=====================  unr.aag =====================
=====================  eq1.aag =====================
=====================  ex1.aag =====================
=====================  ex2.aag =====================
=====================  add2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 2, 6 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 82 --> 48 (16 --> 4, 42 --> 20, 4 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 4.55556 --> 2.66667 (5.33333 --> 1.33333, 6 --> 2.85714, 2 --> 2, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 2, 6 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 82 --> 48 (16 --> 4, 42 --> 20, 4 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 4.55556 --> 2.66667 (5.33333 --> 1.33333, 6 --> 2.85714, 2 --> 2, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.1 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 86 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 84 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 124 (3, 7, 17, 37, 2, 6, 16, 36 )
[LOG] Total clause computation time: 0.03/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.06/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 970 --> 552 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184 )
[LOG] Average clause size reduction: 7.82258 --> 4.45161 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 159 8 2 1 147
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 73 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 71 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 124 (3, 7, 17, 37, 2, 6, 16, 36 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 970 --> 552 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184 )
[LOG] Average clause size reduction: 7.82258 --> 4.45161 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 130 8 2 1 118
=====================  add6n.aag =====================
[LOG] Relation determinization time: 6.14 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 726 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 725 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.39/2 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.16/0 sec, 1.21/2 sec )
[LOG] Nr of iterations: 590 (3, 7, 17, 37, 77, 157, 2, 6, 16, 36, 76, 156 )
[LOG] Total clause computation time: 2.92/3 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec, 0.64/0.64 sec, 2.09/2.09 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 3.16/3 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0.56/0.56 sec, 2.12/2.12 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.2/0.2 sec )
[LOG] Total clause size reduction: 6422 --> 3624 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080 )
[LOG] Average clause size reduction: 10.8847 --> 6.14237 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308 )
[LOG] Overall execution time: 6.14 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.44 sec (Real time) / 6.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 844 12 2 1 825
=====================  add6y.aag =====================
[LOG] Relation determinization time: 6.62 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 704 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 702 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.75/2 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.14/0 sec, 1.59/2 sec )
[LOG] Nr of iterations: 590 (3, 7, 17, 37, 77, 157, 2, 6, 16, 36, 76, 156 )
[LOG] Total clause computation time: 3.06/3 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec, 0.73/0.73 sec, 2.15/2.15 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 3.52/3 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.86/0.86 sec, 2.21/2.21 sec, 0.02/0.02 sec, 0/0 sec, 0.03/0.03 sec, 0.09/0.09 sec, 0.21/0.21 sec )
[LOG] Total clause size reduction: 6422 --> 3624 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080 )
[LOG] Average clause size reduction: 10.8847 --> 6.14237 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308 )
[LOG] Overall execution time: 6.62 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.94 sec (Real time) / 6.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.31 sec (Real time) / 0.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 795 12 2 1 777
=====================  add8n.aag =====================
[LOG] Relation determinization time: 42.67 sec CPU time.
[LOG] Relation determinization time: 44 sec real time.
[LOG] Final circuit size: 3600 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3599 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9.96/10 sec (0.01/1 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.15/0 sec, 1.6/1 sec, 3.09/3 sec, 5.09/5 sec )
[LOG] Nr of iterations: 2496 (3, 7, 17, 37, 77, 157, 317, 637, 2, 6, 16, 36, 76, 156, 316, 636 )
[LOG] Total clause computation time: 14.6/18 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec, 0.71/0.71 sec, 1.24/1.24 sec, 1.48/1.48 sec, 8.73/8.73 sec, 0.19/0.19 sec, 0.11/0.11 sec, 0.1/0.1 sec, 0.05/0.05 sec, 0.16/0.16 sec, 0.52/0.52 sec, 1.26/1.26 sec )
[LOG] Total clause minimization time: 27.52/25 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.88/0.88 sec, 1.84/1.84 sec, 3.51/3.51 sec, 8.88/8.88 sec, 0.26/0.26 sec, 0.16/0.16 sec, 0.21/0.21 sec, 0.35/0.35 sec, 0.84/0.84 sec, 2.14/2.14 sec, 8.32/8.32 sec )
[LOG] Total clause size reduction: 34690 --> 19848 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624 )
[LOG] Average clause size reduction: 13.8982 --> 7.95192 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277 )
[LOG] Overall execution time: 42.67 sec CPU time.
[LOG] Overall execution time: 44 sec real time.
Synthesis time: 43.48 sec (Real time) / 39.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.33 sec (Real time) / 1.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.56 sec (Real time) / 0.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 3762 16 2 1 3737
=====================  add8y.aag =====================
[LOG] Relation determinization time: 46.75 sec CPU time.
[LOG] Relation determinization time: 48 sec real time.
[LOG] Final circuit size: 3627 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3625 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9.86/10 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.15/0 sec, 1.46/2 sec, 3.16/3 sec, 5.07/5 sec )
[LOG] Nr of iterations: 2496 (3, 7, 17, 37, 77, 157, 317, 637, 2, 6, 16, 36, 76, 156, 316, 636 )
[LOG] Total clause computation time: 16.35/15 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.08/0.08 sec, 0.69/0.69 sec, 1.33/1.33 sec, 1.57/1.57 sec, 8.42/8.42 sec, 0.18/0.18 sec, 0.16/0.16 sec, 0.07/0.07 sec, 0.12/0.12 sec, 0.23/0.23 sec, 2.34/2.34 sec, 1.16/1.16 sec )
[LOG] Total clause minimization time: 29.7/32 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.75/0.75 sec, 1.8/1.8 sec, 3.41/3.41 sec, 8.55/8.55 sec, 0.31/0.31 sec, 0.2/0.2 sec, 0.28/0.28 sec, 2.51/2.51 sec, 0.83/0.83 sec, 2.35/2.35 sec, 8.62/8.62 sec )
[LOG] Total clause size reduction: 34690 --> 19848 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624 )
[LOG] Average clause size reduction: 13.8982 --> 7.95192 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277 )
[LOG] Overall execution time: 46.75 sec CPU time.
[LOG] Overall execution time: 48 sec real time.
Synthesis time: 47.57 sec (Real time) / 43.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.33 sec (Real time) / 1.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.55 sec (Real time) / 0.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 3752 16 2 1 3728
=====================  add10n.aag =====================
[LOG] Relation determinization time: 622.91 sec CPU time.
[LOG] Relation determinization time: 626 sec real time.
[LOG] Final circuit size: 15806 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15805 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 78.87/78 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.16/0 sec, 1.52/1 sec, 3.11/3 sec, 5.03/5 sec, 14.27/15 sec, 54.75/54 sec )
[LOG] Nr of iterations: 10162 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556 )
[LOG] Total clause computation time: 114.38/115 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.74/0.74 sec, 1.24/1.24 sec, 1.46/1.46 sec, 2.38/2.38 sec, 5.34/5.34 sec, 55.82/55.82 sec, 6.23/6.23 sec, 2.7/2.7 sec, 2.32/2.32 sec, 1.71/1.71 sec, 0.97/0.97 sec, 1.4/1.4 sec, 3.19/3.19 sec, 7.44/7.44 sec, 21.37/21.37 sec )
[LOG] Total clause minimization time: 498.22/497 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.76/0.76 sec, 1.85/1.85 sec, 3.48/3.48 sec, 11.45/11.45 sec, 47.38/47.38 sec, 56.77/56.77 sec, 8.16/8.16 sec, 4.3/4.3 sec, 3.99/3.99 sec, 2.74/2.74 sec, 4.05/4.05 sec, 9.21/9.21 sec, 21.03/21.03 sec, 67.11/67.11 sec, 255.82/255.82 sec )
[LOG] Total clause size reduction: 171742 --> 100200 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640 )
[LOG] Average clause size reduction: 16.9004 --> 9.86026 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138 )
[LOG] Overall execution time: 622.91 sec CPU time.
[LOG] Overall execution time: 626 sec real time.
Synthesis time: 626.76 sec (Real time) / 530.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.31 sec (Real time) / 3.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.25 sec (Real time) / 8.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 16012 20 2 1 15981
=====================  add10y.aag =====================
[LOG] Relation determinization time: 593.49 sec CPU time.
[LOG] Relation determinization time: 597 sec real time.
[LOG] Final circuit size: 15707 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15705 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 78.68/79 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.15/0 sec, 1.31/2 sec, 3.09/3 sec, 5.18/5 sec, 14.48/14 sec, 54.44/55 sec )
[LOG] Nr of iterations: 10162 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556 )
[LOG] Total clause computation time: 107.92/115 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.07/0.07 sec, 0.51/0.51 sec, 1.28/1.28 sec, 1.56/1.56 sec, 2.64/2.64 sec, 5.44/5.44 sec, 51.22/51.22 sec, 3.68/3.68 sec, 5.27/5.27 sec, 1.13/1.13 sec, 1.35/1.35 sec, 1.04/1.04 sec, 2.08/2.08 sec, 3.22/3.22 sec, 7.06/7.06 sec, 20.37/20.37 sec )
[LOG] Total clause minimization time: 475.31/470 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.79/0.79 sec, 1.78/1.78 sec, 3.55/3.55 sec, 11.34/11.34 sec, 47.11/47.11 sec, 53.96/53.96 sec, 7.11/7.11 sec, 4.08/4.08 sec, 2.17/2.17 sec, 2.1/2.1 sec, 3.53/3.53 sec, 8.76/8.76 sec, 21.76/21.76 sec, 67.5/67.5 sec, 239.67/239.67 sec )
[LOG] Total clause size reduction: 171742 --> 100200 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640 )
[LOG] Average clause size reduction: 16.9004 --> 9.86026 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138 )
[LOG] Overall execution time: 593.49 sec CPU time.
[LOG] Overall execution time: 597 sec real time.
Synthesis time: 597.36 sec (Real time) / 501.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.91 sec (Real time) / 2.83 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.40 sec (Real time) / 13.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 15866 20 2 1 15836
=====================  add12n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.12 sec (Real time) / 9780.30 sec (User CPU time)
Timeout: 1
=====================  add12y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.06 sec (Real time) / 8494.52 sec (User CPU time)
Timeout: 1
=====================  add14n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9825.99 sec (User CPU time)
Timeout: 1
=====================  add14y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 9849.38 sec (User CPU time)
Timeout: 1
=====================  add16n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9831.92 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9837.11 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
=====================  add18y.aag =====================
=====================  add20n.aag =====================
=====================  add20y.aag =====================
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.74 sec (Real time) / 0.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.41 sec (Real time) / 0.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.94 sec (Real time) / 1.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.36 sec (Real time) / 1.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.32 sec (Real time) / 7.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.68 sec (Real time) / 4.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1232.08 sec (Real time) / 1224.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2036.46 sec (Real time) / 2025.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.49 sec (Real time) / 1.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.29 sec (Real time) / 9966.72 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.50 sec (Real time) / 2.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.35 sec (Real time) / 9965.11 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1226.67 sec (Real time) / 1219.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.29 sec (Real time) / 9967.02 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.02/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.44 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.4/1 sec (0.35/1 sec, 0.05/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.1/0 sec (0.05/0.05 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.29/1 sec (0.28/0.28 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.44 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.36 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.34/0 sec (0.3/0 sec, 0.04/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.11/0 sec (0.07/0.07 sec, 0.04/0.04 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.22/0 sec (0.21/0.21 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.36 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.57 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.34 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.32/0 sec (0.29/0 sec, 0.03/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.07/0 sec (0.04/0.04 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.24/0 sec (0.23/0.23 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.34 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.57 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.32 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.3/1 sec (0.24/1 sec, 0.05/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.12/0 sec (0.06/0.06 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.16/1 sec (0.16/0.16 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.32 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.53 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 30.38 sec CPU time.
[LOG] Relation determinization time: 31 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 30.25/30 sec (12.74/13 sec, 13.91/14 sec, 3.13/3 sec, 0.42/0 sec, 0.04/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 19.72/21 sec (2.2/2.2 sec, 13.91/13.91 sec, 3.13/3.13 sec, 0.42/0.42 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 9.41/7 sec (9.4/9.4 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 30.39 sec CPU time.
[LOG] Overall execution time: 31 sec real time.
Synthesis time: 30.63 sec (Real time) / 28.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 26.62 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 26.5/26 sec (11.83/12 sec, 13.02/13 sec, 1.65/1 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 16.67/14 sec (1.99/1.99 sec, 13.02/13.02 sec, 1.65/1.65 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 8.75/11 sec (8.75/8.75 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 26.62 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 26.84 sec (Real time) / 24.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 31.31 sec CPU time.
[LOG] Relation determinization time: 31 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 31.2/31 sec (11.28/11 sec, 14.91/15 sec, 4.42/4 sec, 0.58/1 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 21.88/24 sec (1.95/1.95 sec, 14.91/14.91 sec, 4.42/4.42 sec, 0.58/0.58 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 8.09/6 sec (8.09/8.09 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 31.31 sec CPU time.
[LOG] Overall execution time: 31 sec real time.
Synthesis time: 31.57 sec (Real time) / 29.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 29.12 sec CPU time.
[LOG] Relation determinization time: 30 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 28.99/29 sec (10.01/10 sec, 14.31/14 sec, 3.38/3 sec, 1.12/1 sec, 0.15/0 sec, 0.02/1 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 20.79/21 sec (1.81/1.81 sec, 14.31/14.31 sec, 3.38/3.38 sec, 1.12/1.12 sec, 0.15/0.15 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 7.1/6 sec (7.09/7.09 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 29.12 sec CPU time.
[LOG] Overall execution time: 30 sec real time.
Synthesis time: 29.35 sec (Real time) / 26.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 731.32 sec CPU time.
[LOG] Relation determinization time: 731 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 730.66/730 sec (117.52/117 sec, 425.33/425 sec, 163.16/163 sec, 17.51/18 sec, 5.68/6 sec, 1.29/1 sec, 0.17/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 650.08/651 sec (36.93/36.93 sec, 425.33/425.33 sec, 163.16/163.16 sec, 17.51/17.51 sec, 5.68/5.68 sec, 1.29/1.29 sec, 0.17/0.17 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 46.57/46 sec (46.57/46.57 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736720 --> 524289 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9714 --> 15.9912 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 731.32 sec CPU time.
[LOG] Overall execution time: 731 sec real time.
Synthesis time: 731.54 sec (Real time) / 686.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 435.58 sec CPU time.
[LOG] Relation determinization time: 435 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 434.83/434 sec (93.6/93 sec, 242.93/243 sec, 80.02/80 sec, 13.24/13 sec, 4.42/4 sec, 0.55/1 sec, 0.07/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 370.59/373 sec (29.36/29.36 sec, 242.93/242.93 sec, 80.02/80.02 sec, 13.24/13.24 sec, 4.42/4.42 sec, 0.55/0.55 sec, 0.07/0.07 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 38.01/34 sec (38.01/38.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736720 --> 524289 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9714 --> 15.9912 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 435.58 sec CPU time.
[LOG] Overall execution time: 435 sec real time.
Synthesis time: 435.86 sec (Real time) / 400.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.21 sec (Real time) / 9046.03 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.26 sec (Real time) / 9131.09 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
=====================  mvs20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.19 sec (Real time) / 9174.88 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
=====================  mvs22y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 5927.06 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
=====================  mvs24y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 5942.85 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
=====================  mvs28y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 5865.50 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32 (3, 6, 4, 5, 2, 5, 3, 4 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 111 --> 44 (16 --> 2, 35 --> 12, 18 --> 4, 20 --> 4, 2 --> 2, 12 --> 12, 4 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 3.46875 --> 1.375 (5.33333 --> 0.666667, 5.83333 --> 2, 4.5 --> 1, 4 --> 0.8, 1 --> 1, 2.4 --> 2.4, 1.33333 --> 1.33333, 1 --> 1 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 1.36 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 391 new AND gates.
[LOG] Size before ABC: 865 AND gates.
[LOG] Size after ABC: 390 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.5/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.11/0 sec, 0.25/0 sec, 0.11/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 372 (3, 6, 13, 37, 47, 45, 27, 12, 2, 5, 12, 36, 46, 44, 26, 11 )
[LOG] Total clause computation time: 0.7/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec, 0.23/0.23 sec, 0/0 sec, 0.01/0.01 sec, 0.26/0.26 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 0.64/1 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.11/0.11 sec, 0/0 sec, 0.28/0.28 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause size reduction: 3003 --> 1730 (32 --> 2, 75 --> 12, 168 --> 42, 468 --> 194, 552 --> 251, 484 --> 224, 260 --> 110, 99 --> 30, 2 --> 2, 12 --> 12, 42 --> 42, 194 --> 194, 251 --> 251, 224 --> 224, 110 --> 110, 30 --> 30 )
[LOG] Average clause size reduction: 8.07258 --> 4.65054 (10.6667 --> 0.666667, 12.5 --> 2, 12.9231 --> 3.23077, 12.6486 --> 5.24324, 11.7447 --> 5.34043, 10.7556 --> 4.97778, 9.62963 --> 4.07407, 8.25 --> 2.5, 1 --> 1, 2.4 --> 2.4, 3.5 --> 3.5, 5.38889 --> 5.38889, 5.45652 --> 5.45652, 5.09091 --> 5.09091, 4.23077 --> 4.23077, 2.72727 --> 2.72727 )
[LOG] Overall execution time: 1.36 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.64 sec (Real time) / 1.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 534 8 0 1 519
=====================  mult5.aag =====================
[LOG] Relation determinization time: 79.45 sec CPU time.
[LOG] Relation determinization time: 80 sec real time.
[LOG] Final circuit size: 1790 new AND gates.
[LOG] Size before ABC: 4340 AND gates.
[LOG] Size after ABC: 1789 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 6.45/6 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0.25/0 sec, 1.89/2 sec, 2.01/2 sec, 2.05/2 sec, 0.15/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 1334 (3, 6, 12, 39, 130, 163, 139, 100, 51, 29, 2, 5, 11, 38, 129, 162, 138, 99, 50, 28 )
[LOG] Total clause computation time: 36.32/36 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.11/0.11 sec, 0.03/0.03 sec, 1.76/1.76 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 33.57/33.57 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.08/0.08 sec, 0.15/0.15 sec, 0.16/0.16 sec, 0.1/0.1 sec, 0.13/0.13 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 42.96/43 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.14/0.14 sec, 1.86/1.86 sec, 0.25/0.25 sec, 2.02/2.02 sec, 0.12/0.12 sec, 0.04/0.04 sec, 33.84/33.84 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.42/0.42 sec, 0.62/0.62 sec, 0.65/0.65 sec, 0.51/0.51 sec, 0.24/0.24 sec, 2.08/2.08 sec )
[LOG] Total clause size reduction: 13940 --> 8680 (40 --> 2, 95 --> 12, 198 --> 39, 646 --> 206, 2064 --> 942, 2430 --> 1183, 1932 --> 969, 1287 --> 610, 600 --> 271, 308 --> 106, 2 --> 2, 12 --> 12, 39 --> 39, 206 --> 206, 942 --> 942, 1183 --> 1183, 969 --> 969, 610 --> 610, 271 --> 271, 106 --> 106 )
[LOG] Average clause size reduction: 10.4498 --> 6.50675 (13.3333 --> 0.666667, 15.8333 --> 2, 16.5 --> 3.25, 16.5641 --> 5.28205, 15.8769 --> 7.24615, 14.908 --> 7.25767, 13.8993 --> 6.97122, 12.87 --> 6.1, 11.7647 --> 5.31373, 10.6207 --> 3.65517, 1 --> 1, 2.4 --> 2.4, 3.54545 --> 3.54545, 5.42105 --> 5.42105, 7.30233 --> 7.30233, 7.30247 --> 7.30247, 7.02174 --> 7.02174, 6.16162 --> 6.16162, 5.42 --> 5.42, 3.78571 --> 3.78571 )
[LOG] Overall execution time: 79.45 sec CPU time.
[LOG] Overall execution time: 80 sec real time.
Synthesis time: 79.97 sec (Real time) / 79.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.27 sec (Real time) / 1.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.35 sec (Real time) / 0.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 2026 10 0 1 2007
=====================  mult6.aag =====================
[LOG] Relation determinization time: 301.58 sec CPU time.
[LOG] Relation determinization time: 304 sec real time.
[LOG] Final circuit size: 7630 new AND gates.
[LOG] Size before ABC: 22492 AND gates.
[LOG] Size after ABC: 7629 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 41.3/42 sec (0.02/1 sec, 0/0 sec, 0.01/0 sec, 0.03/0 sec, 0.33/0 sec, 4.42/4 sec, 7.49/8 sec, 10.27/10 sec, 5.57/6 sec, 4.07/4 sec, 1.97/2 sec, 7.12/7 sec )
[LOG] Nr of iterations: 5344 (3, 6, 12, 39, 135, 471, 635, 578, 386, 249, 120, 44, 2, 5, 11, 38, 134, 470, 634, 577, 385, 248, 119, 43 )
[LOG] Total clause computation time: 101.5/98 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.15/0.15 sec, 1.77/1.77 sec, 2.73/2.73 sec, 3.25/3.25 sec, 0.78/0.78 sec, 0.38/0.38 sec, 0.23/0.23 sec, 2.01/2.01 sec, 73.97/73.97 sec, 0.4/0.4 sec, 0.64/0.64 sec, 2.68/2.68 sec, 0.76/0.76 sec, 1.59/1.59 sec, 2.46/2.46 sec, 2.39/2.39 sec, 2.07/2.07 sec, 1.67/1.67 sec, 1.25/1.25 sec, 0.31/0.31 sec )
[LOG] Total clause minimization time: 196.61/204 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.17/0.17 sec, 2.63/2.63 sec, 4.63/4.63 sec, 6.71/6.71 sec, 4.55/4.55 sec, 3.49/3.49 sec, 1.64/1.64 sec, 5.07/5.07 sec, 74.79/74.79 sec, 0.53/0.53 sec, 2.61/2.61 sec, 0.73/0.73 sec, 2.1/2.1 sec, 9.68/9.68 sec, 19.41/19.41 sec, 22.81/22.81 sec, 17.67/17.67 sec, 10.76/10.76 sec, 5.03/5.03 sec, 1.55/1.55 sec )
[LOG] Total clause size reduction: 68631 --> 44984 (48 --> 2, 115 --> 12, 242 --> 41, 798 --> 204, 2680 --> 976, 8930 --> 4267, 11412 --> 5871, 9809 --> 5204, 6160 --> 3160, 3720 --> 1806, 1666 --> 743, 559 --> 206, 2 --> 2, 12 --> 12, 41 --> 41, 204 --> 204, 976 --> 976, 4267 --> 4267, 5871 --> 5871, 5204 --> 5204, 3160 --> 3160, 1806 --> 1806, 743 --> 743, 206 --> 206 )
[LOG] Average clause size reduction: 12.8426 --> 8.41766 (16 --> 0.666667, 19.1667 --> 2, 20.1667 --> 3.41667, 20.4615 --> 5.23077, 19.8519 --> 7.22963, 18.9597 --> 9.05945, 17.9717 --> 9.24567, 16.9706 --> 9.00346, 15.9585 --> 8.18653, 14.9398 --> 7.25301, 13.8833 --> 6.19167, 12.7045 --> 4.68182, 1 --> 1, 2.4 --> 2.4, 3.72727 --> 3.72727, 5.36842 --> 5.36842, 7.28358 --> 7.28358, 9.07872 --> 9.07872, 9.26025 --> 9.26025, 9.01906 --> 9.01906, 8.20779 --> 8.20779, 7.28226 --> 7.28226, 6.2437 --> 6.2437, 4.7907 --> 4.7907 )
[LOG] Overall execution time: 301.58 sec CPU time.
[LOG] Overall execution time: 304 sec real time.
Synthesis time: 303.20 sec (Real time) / 278.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.90 sec (Real time) / 3.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.84 sec (Real time) / 4.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 7975 12 0 1 7952
=====================  mult7.aag =====================
[LOG] Relation determinization time: 2980.33 sec CPU time.
[LOG] Relation determinization time: 2988 sec real time.
[LOG] Final circuit size: 29413 new AND gates.
[LOG] Size before ABC: 103686 AND gates.
[LOG] Size after ABC: 29412 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 523.19/523 sec (0.04/0 sec, 0/0 sec, 0.01/0 sec, 0.03/0 sec, 0.33/0 sec, 4.7/5 sec, 16.58/16 sec, 74.52/75 sec, 114.16/114 sec, 137.55/138 sec, 95.13/95 sec, 50.52/50 sec, 21.67/22 sec, 7.95/8 sec )
[LOG] Nr of iterations: 20264 (3, 6, 11, 38, 131, 478, 1788, 2280, 2076, 1568, 942, 494, 228, 96, 2, 5, 10, 37, 130, 477, 1787, 2279, 2075, 1567, 941, 493, 227, 95 )
[LOG] Total clause computation time: 422.59/410 sec (0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.1/0.1 sec, 1.91/1.91 sec, 3.41/3.41 sec, 8.97/8.97 sec, 11.68/11.68 sec, 15.66/15.66 sec, 7.55/7.55 sec, 4.29/4.29 sec, 1.84/1.84 sec, 0.65/0.65 sec, 88.01/88.01 sec, 7.78/7.78 sec, 13.58/13.58 sec, 11.46/11.46 sec, 10.24/10.24 sec, 26.71/26.71 sec, 23.2/23.2 sec, 33.95/33.95 sec, 37.63/37.63 sec, 38.05/38.05 sec, 29.35/29.35 sec, 22.68/22.68 sec, 19.9/19.9 sec, 3.97/3.97 sec )
[LOG] Total clause minimization time: 2505.44/2527 sec (0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.23/0.23 sec, 2.74/2.74 sec, 12.71/12.71 sec, 63.63/63.63 sec, 98.99/98.99 sec, 118.61/118.61 sec, 84.98/84.98 sec, 44.92/44.92 sec, 19.1/19.1 sec, 7.03/7.03 sec, 97.18/97.18 sec, 12.16/12.16 sec, 6.77/6.77 sec, 7.61/7.61 sec, 14.81/14.81 sec, 63.37/63.37 sec, 223.18/223.18 sec, 388.31/388.31 sec, 444.39/444.39 sec, 374.9/374.9 sec, 225.02/225.02 sec, 116.82/116.82 sec, 54.74/54.74 sec, 23.18/23.18 sec )
[LOG] Total clause size reduction: 307975 --> 207372 (56 --> 2, 135 --> 12, 260 --> 36, 925 --> 200, 3120 --> 942, 10971 --> 4333, 39314 --> 19432, 47859 --> 25242, 41500 --> 22673, 29773 --> 16033, 16938 --> 8633, 8381 --> 3992, 3632 --> 1614, 1425 --> 542, 2 --> 2, 12 --> 12, 36 --> 36, 200 --> 200, 942 --> 942, 4333 --> 4333, 19432 --> 19432, 25242 --> 25242, 22673 --> 22673, 16033 --> 16033, 8633 --> 8633, 3992 --> 3992, 1614 --> 1614, 542 --> 542 )
[LOG] Average clause size reduction: 15.1981 --> 10.2335 (18.6667 --> 0.666667, 22.5 --> 2, 23.6364 --> 3.27273, 24.3421 --> 5.26316, 23.8168 --> 7.19084, 22.9519 --> 9.06485, 21.9877 --> 10.868, 20.9908 --> 11.0711, 19.9904 --> 10.9215, 18.9879 --> 10.2251, 17.9809 --> 9.16454, 16.9656 --> 8.08097, 15.9298 --> 7.07895, 14.8438 --> 5.64583, 1 --> 1, 2.4 --> 2.4, 3.6 --> 3.6, 5.40541 --> 5.40541, 7.24615 --> 7.24615, 9.08386 --> 9.08386, 10.8741 --> 10.8741, 11.0759 --> 11.0759, 10.9267 --> 10.9267, 10.2317 --> 10.2317, 9.17428 --> 9.17428, 8.09736 --> 8.09736, 7.11013 --> 7.11013, 5.70526 --> 5.70526 )
[LOG] Overall execution time: 2980.33 sec CPU time.
[LOG] Overall execution time: 2988 sec real time.
Synthesis time: 2987.97 sec (Real time) / 2635.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 36.68 sec (Real time) / 36.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 73.86 sec (Real time) / 73.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 29895 14 0 1 29868
=====================  mult8.aag =====================
Command terminated by signal 9
Synthesis time: 10000.06 sec (Real time) / 9909.15 sec (User CPU time)
Timeout: 1
=====================  mult9.aag =====================
Command terminated by signal 9
Synthesis time: 10000.07 sec (Real time) / 9909.56 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Command terminated by signal 9
Synthesis time: 10000.12 sec (Real time) / 9915.87 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
=====================  mult12.aag =====================
=====================  mult13.aag =====================
=====================  mult14.aag =====================
=====================  mult15.aag =====================
=====================  mult16.aag =====================
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0 (6 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0 (6 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.02/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.33333 --> 0 (11 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.33333 --> 0 (11 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.04/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0.02/0.02 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13 --> 0 (19.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.04/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0.02/0.02 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13 --> 0 (19.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.18 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.14/0 sec (0.14/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.07/0 sec (0.07/0.07 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.09/0 sec (0.07/0.07 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (36 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.18 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.17 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.12/0 sec (0.12/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.06/0 sec (0.06/0.06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.07/0 sec (0.06/0.06 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (36 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.17 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.57 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.45/0 sec (0.45/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.22/0 sec (0.22/0.22 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.28/0 sec (0.23/0.23 sec, 0.05/0.05 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 45.6667 --> 0 (68.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.58 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.78 sec (Real time) / 0.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.57 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.45/0 sec (0.45/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.22/0 sec (0.22/0.22 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.27/0 sec (0.23/0.23 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 45.6667 --> 0 (68.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.57 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.80 sec (Real time) / 0.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.4 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.4 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.57143 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.57143 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.72727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.72727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.76923 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.76923 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.09 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.82353 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.82353 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.14 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0.03/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.03/0 sec (0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.84211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.14 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.84211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.17 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.11/0 sec (0.04/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.07/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0.04/0.04 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.08/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.07/0.07 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.17 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.24 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.14/1 sec (0.05/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.09/1 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.05/0 sec (0.05/0.05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.11/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.09/0.09 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.86957 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.24 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0.03/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.03/0 sec (0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.86957 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.27 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.17/1 sec (0.06/1 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.11/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.06/1 sec (0.06/0.06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.14/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.11/0.11 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.28 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.49 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.09 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 0.35 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.22/0 sec (0.07/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.15/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.07/0 sec (0.07/0.07 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.19/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.15/0.15 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.36 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.57 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.11 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.11 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.79 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 56 new AND gates.
[LOG] Size before ABC: 74 AND gates.
[LOG] Size after ABC: 55 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.32/0 sec (0.16/0 sec, 0.01/0 sec, 0.07/0 sec, 0.08/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 83 (10, 10, 6, 2, 10, 8, 8, 8, 4, 1, 9, 7 )
[LOG] Total clause computation time: 0.31/0 sec (0.07/0.07 sec, 0/0 sec, 0.07/0.07 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.43/1 sec (0.08/0.08 sec, 0.01/0.01 sec, 0/0 sec, 0.08/0.08 sec, 0/0 sec, 0/0 sec, 0.19/0.19 sec, 0.02/0.02 sec, 0/0 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1260 --> 160 (288 --> 17, 279 --> 22, 150 --> 15, 29 --> 0, 252 --> 20, 189 --> 13, 14 --> 14, 17 --> 17, 9 --> 9, 0 --> 0, 20 --> 20, 13 --> 13 )
[LOG] Average clause size reduction: 15.1807 --> 1.92771 (28.8 --> 1.7, 27.9 --> 2.2, 25 --> 2.5, 14.5 --> 0, 25.2 --> 2, 23.625 --> 1.625, 1.75 --> 1.75, 2.125 --> 2.125, 2.25 --> 2.25, 0 --> 0, 2.22222 --> 2.22222, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 0.79 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.00 sec (Real time) / 0.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 221 5 21 1 190
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 3.82 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 106 new AND gates.
[LOG] Size before ABC: 168 AND gates.
[LOG] Size after ABC: 106 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.81/2 sec (1.38/2 sec, 0.03/0 sec, 0.24/0 sec, 0.01/0 sec, 0.06/0 sec, 0.08/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 157 (20, 20, 6, 6, 7, 20, 6, 18, 16, 5, 5, 5, 19, 4 )
[LOG] Total clause computation time: 1.59/2 sec (0.51/0.51 sec, 0/0 sec, 0.12/0.12 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0/0 sec, 0.01/0.01 sec, 0.79/0.79 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 2.17/2 sec (0.87/0.87 sec, 0.03/0.03 sec, 0.12/0.12 sec, 0/0 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0/0 sec, 0.95/0.95 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 2862 --> 361 (703 --> 50, 684 --> 53, 175 --> 11, 170 --> 10, 198 --> 11, 608 --> 48, 155 --> 10, 46 --> 46, 41 --> 40, 11 --> 11, 10 --> 10, 6 --> 6, 48 --> 48, 7 --> 7 )
[LOG] Average clause size reduction: 18.2293 --> 2.29936 (35.15 --> 2.5, 34.2 --> 2.65, 29.1667 --> 1.83333, 28.3333 --> 1.66667, 28.2857 --> 1.57143, 30.4 --> 2.4, 25.8333 --> 1.66667, 2.55556 --> 2.55556, 2.5625 --> 2.5, 2.2 --> 2.2, 2 --> 2, 1.2 --> 1.2, 2.52632 --> 2.52632, 1.75 --> 1.75 )
[LOG] Overall execution time: 3.82 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.05 sec (Real time) / 3.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 312 6 24 1 275
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 9.35 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 190 new AND gates.
[LOG] Size before ABC: 318 AND gates.
[LOG] Size after ABC: 189 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.22/3 sec (2.62/3 sec, 0.06/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.22/0 sec, 0.14/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 235 (22, 21, 6, 11, 15, 16, 11, 20, 6, 19, 20, 5, 10, 13, 8, 8, 19, 5 )
[LOG] Total clause computation time: 3.61/4 sec (1.45/1.45 sec, 0.02/0.02 sec, 0/0 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0/0 sec, 0.1/0.1 sec, 0.1/0.1 sec, 0.01/0.01 sec, 1.58/1.58 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 5.56/5 sec (1.17/1.17 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.12/0.12 sec, 0.04/0.04 sec, 0/0 sec, 3.1/3.1 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0.43/0.43 sec, 0.09/0.09 sec, 0.09/0.09 sec, 0.07/0.07 sec )
[LOG] Total clause size reduction: 5029 --> 736 (903 --> 81, 840 --> 70, 205 --> 6, 400 --> 37, 546 --> 39, 570 --> 67, 370 --> 53, 684 --> 56, 175 --> 9, 68 --> 66, 70 --> 67, 6 --> 6, 37 --> 37, 33 --> 33, 18 --> 18, 39 --> 26, 56 --> 56, 9 --> 9 )
[LOG] Average clause size reduction: 21.4 --> 3.13191 (41.0455 --> 3.68182, 40 --> 3.33333, 34.1667 --> 1, 36.3636 --> 3.36364, 36.4 --> 2.6, 35.625 --> 4.1875, 33.6364 --> 4.81818, 34.2 --> 2.8, 29.1667 --> 1.5, 3.57895 --> 3.47368, 3.5 --> 3.35, 1.2 --> 1.2, 3.7 --> 3.7, 2.53846 --> 2.53846, 2.25 --> 2.25, 4.875 --> 3.25, 2.94737 --> 2.94737, 1.8 --> 1.8 )
[LOG] Overall execution time: 9.35 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.63 sec (Real time) / 9.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.75 sec (Real time) / 0.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 434 7 27 1 392
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 11.4 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 256 new AND gates.
[LOG] Size before ABC: 463 AND gates.
[LOG] Size after ABC: 256 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.17/3 sec (1.84/2 sec, 0.23/0 sec, 0.1/0 sec, 0.1/0 sec, 0.07/0 sec, 0.03/0 sec, 0.15/0 sec, 0.2/0 sec, 0.44/1 sec, 0.01/0 sec )
[LOG] Nr of iterations: 292 (36, 24, 9, 9, 7, 5, 14, 18, 27, 6, 35, 22, 7, 6, 4, 4, 13, 15, 26, 5 )
[LOG] Total clause computation time: 3.32/2 sec (0.96/0.96 sec, 0.08/0.08 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.1/0.1 sec, 0.09/0.09 sec, 0.25/0.25 sec, 0/0 sec, 0.73/0.73 sec, 0.22/0.22 sec, 0.08/0.08 sec, 0.25/0.25 sec, 0.1/0.1 sec, 0.11/0.11 sec, 0.05/0.05 sec, 0.08/0.08 sec, 0.13/0.13 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 7.57/9 sec (0.88/0.88 sec, 0.13/0.13 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.19/0.19 sec, 0.01/0.01 sec, 2.04/2.04 sec, 0.26/0.26 sec, 0.29/0.29 sec, 2.19/2.19 sec, 0.29/0.29 sec, 0.26/0.26 sec, 0.16/0.16 sec, 0.13/0.13 sec, 0.14/0.14 sec, 0.2/0.2 sec )
[LOG] Total clause size reduction: 6917 --> 1025 (1680 --> 165, 1081 --> 78, 368 --> 16, 360 --> 22, 264 --> 13, 172 --> 6, 546 --> 55, 697 --> 96, 1040 --> 102, 195 --> 9, 165 --> 157, 73 --> 73, 9 --> 9, 10 --> 10, 5 --> 5, 6 --> 6, 55 --> 39, 80 --> 53, 102 --> 102, 9 --> 9 )
[LOG] Average clause size reduction: 23.6884 --> 3.51027 (46.6667 --> 4.58333, 45.0417 --> 3.25, 40.8889 --> 1.77778, 40 --> 2.44444, 37.7143 --> 1.85714, 34.4 --> 1.2, 39 --> 3.92857, 38.7222 --> 5.33333, 38.5185 --> 3.77778, 32.5 --> 1.5, 4.71429 --> 4.48571, 3.31818 --> 3.31818, 1.28571 --> 1.28571, 1.66667 --> 1.66667, 1.25 --> 1.25, 1.5 --> 1.5, 4.23077 --> 3, 5.33333 --> 3.53333, 3.92308 --> 3.92308, 1.8 --> 1.8 )
[LOG] Overall execution time: 11.4 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 11.68 sec (Real time) / 11.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.82 sec (Real time) / 0.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 546 8 30 1 498
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 23.01 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 367 new AND gates.
[LOG] Size before ABC: 683 AND gates.
[LOG] Size after ABC: 367 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.42/9 sec (1.08/1 sec, 0.05/0 sec, 3.58/4 sec, 0.14/0 sec, 0.08/0 sec, 0.12/0 sec, 0.14/0 sec, 0.86/1 sec, 0.43/0 sec, 1.31/2 sec, 0.74/0 sec, 0.89/1 sec )
[LOG] Nr of iterations: 430 (9, 10, 29, 12, 6, 15, 17, 16, 31, 46, 25, 16, 7, 9, 25, 9, 4, 14, 12, 15, 26, 42, 20, 15 )
[LOG] Total clause computation time: 6.32/5 sec (0.53/0.53 sec, 0.01/0.01 sec, 0.81/0.81 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.73/0.73 sec, 0.17/0.17 sec, 0.43/0.43 sec, 0.16/0.16 sec, 0.13/0.13 sec, 1.35/1.35 sec, 0.2/0.2 sec, 0.14/0.14 sec, 0.07/0.07 sec, 0.48/0.48 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.3/0.3 sec, 0.26/0.26 sec, 0.14/0.14 sec, 0.09/0.09 sec, 0.14/0.14 sec )
[LOG] Total clause minimization time: 15.71/17 sec (0.55/0.55 sec, 0.04/0.04 sec, 2.75/2.75 sec, 0.14/0.14 sec, 0.08/0.08 sec, 0.11/0.11 sec, 0.13/0.13 sec, 0.13/0.13 sec, 0.25/0.25 sec, 0.87/0.87 sec, 0.56/0.56 sec, 0.76/0.76 sec, 3.63/3.63 sec, 0.38/0.38 sec, 0.77/0.77 sec, 0.36/0.36 sec, 1.05/1.05 sec, 0.38/0.38 sec, 0.48/0.48 sec, 0.35/0.35 sec, 0.38/0.38 sec, 0.65/0.65 sec, 0.42/0.42 sec, 0.49/0.49 sec )
[LOG] Total clause size reduction: 11164 --> 1537 (432 --> 16, 477 --> 23, 1456 --> 81, 561 --> 19, 250 --> 7, 686 --> 33, 768 --> 35, 705 --> 63, 1380 --> 146, 2025 --> 271, 1056 --> 99, 645 --> 61, 13 --> 13, 23 --> 23, 67 --> 66, 13 --> 13, 5 --> 5, 33 --> 33, 23 --> 21, 63 --> 63, 114 --> 105, 237 --> 209, 71 --> 71, 61 --> 61 )
[LOG] Average clause size reduction: 25.9628 --> 3.57442 (48 --> 1.77778, 47.7 --> 2.3, 50.2069 --> 2.7931, 46.75 --> 1.58333, 41.6667 --> 1.16667, 45.7333 --> 2.2, 45.1765 --> 2.05882, 44.0625 --> 3.9375, 44.5161 --> 4.70968, 44.0217 --> 5.8913, 42.24 --> 3.96, 40.3125 --> 3.8125, 1.85714 --> 1.85714, 2.55556 --> 2.55556, 2.68 --> 2.64, 1.44444 --> 1.44444, 1.25 --> 1.25, 2.35714 --> 2.35714, 1.91667 --> 1.75, 4.2 --> 4.2, 4.38462 --> 4.03846, 5.64286 --> 4.97619, 3.55 --> 3.55, 4.06667 --> 4.06667 )
[LOG] Overall execution time: 23.01 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 23.29 sec (Real time) / 22.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.74 sec (Real time) / 1.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 705 9 33 1 651
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 42.24 sec CPU time.
[LOG] Relation determinization time: 43 sec real time.
[LOG] Final circuit size: 475 new AND gates.
[LOG] Size before ABC: 919 AND gates.
[LOG] Size after ABC: 475 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 16.26/17 sec (2.28/3 sec, 0.07/0 sec, 1.95/2 sec, 0.38/0 sec, 0.2/0 sec, 0.12/0 sec, 0.14/1 sec, 0.1/0 sec, 1.72/1 sec, 0.82/1 sec, 3.04/3 sec, 1.44/2 sec, 4/4 sec )
[LOG] Nr of iterations: 550 (6, 11, 42, 17, 17, 11, 11, 10, 16, 31, 55, 55, 19, 5, 7, 27, 10, 15, 8, 7, 8, 15, 30, 50, 52, 15 )
[LOG] Total clause computation time: 13.35/16 sec (1.15/1.15 sec, 0/0 sec, 0.89/0.89 sec, 0.09/0.09 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.31/0.31 sec, 0.32/0.32 sec, 1.59/1.59 sec, 0.55/0.55 sec, 1.21/1.21 sec, 1.95/1.95 sec, 0.52/0.52 sec, 0.16/0.16 sec, 0.71/0.71 sec, 0.19/0.19 sec, 0.12/0.12 sec, 0.13/0.13 sec, 0.07/0.07 sec, 0.65/0.65 sec, 0.52/0.52 sec, 0.32/0.32 sec, 1.55/1.55 sec, 0.33/0.33 sec )
[LOG] Total clause minimization time: 27.52/25 sec (1.13/1.13 sec, 0.06/0.06 sec, 1.06/1.06 sec, 0.29/0.29 sec, 0.19/0.19 sec, 0.11/0.11 sec, 0.14/0.14 sec, 0.1/0.1 sec, 1.41/1.41 sec, 0.49/0.49 sec, 1.43/1.43 sec, 0.87/0.87 sec, 2.78/2.78 sec, 5.73/5.73 sec, 0.91/0.91 sec, 1.3/1.3 sec, 0.73/0.73 sec, 0.83/0.83 sec, 0.71/0.71 sec, 1.16/1.16 sec, 0.73/0.73 sec, 0.78/0.78 sec, 0.78/0.78 sec, 1.11/1.11 sec, 1.59/1.59 sec, 1.1/1.1 sec )
[LOG] Total clause size reduction: 15618 --> 2211 (290 --> 8, 570 --> 39, 2296 --> 153, 880 --> 54, 864 --> 34, 530 --> 20, 520 --> 32, 459 --> 19, 750 --> 67, 1470 --> 138, 2592 --> 324, 2538 --> 316, 828 --> 88, 8 --> 8, 21 --> 21, 74 --> 74, 14 --> 14, 30 --> 29, 14 --> 14, 12 --> 12, 15 --> 15, 67 --> 67, 138 --> 127, 273 --> 193, 298 --> 278, 67 --> 67 )
[LOG] Average clause size reduction: 28.3964 --> 4.02 (48.3333 --> 1.33333, 51.8182 --> 3.54545, 54.6667 --> 3.64286, 51.7647 --> 3.17647, 50.8235 --> 2, 48.1818 --> 1.81818, 47.2727 --> 2.90909, 45.9 --> 1.9, 46.875 --> 4.1875, 47.4194 --> 4.45161, 47.1273 --> 5.89091, 46.1455 --> 5.74545, 43.5789 --> 4.63158, 1.6 --> 1.6, 3 --> 3, 2.74074 --> 2.74074, 1.4 --> 1.4, 2 --> 1.93333, 1.75 --> 1.75, 1.71429 --> 1.71429, 1.875 --> 1.875, 4.46667 --> 4.46667, 4.6 --> 4.23333, 5.46 --> 3.86, 5.73077 --> 5.34615, 4.46667 --> 4.46667 )
[LOG] Overall execution time: 42.24 sec CPU time.
[LOG] Overall execution time: 43 sec real time.
Synthesis time: 42.55 sec (Real time) / 40.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.56 sec (Real time) / 2.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 856 10 35 1 798
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 65.75 sec CPU time.
[LOG] Relation determinization time: 66 sec real time.
[LOG] Final circuit size: 716 new AND gates.
[LOG] Size before ABC: 1415 AND gates.
[LOG] Size after ABC: 716 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 21.8/22 sec (2.08/2 sec, 0.14/0 sec, 2.38/3 sec, 0.23/0 sec, 0.3/0 sec, 0.22/0 sec, 0.16/1 sec, 0.15/0 sec, 1.82/2 sec, 0.23/0 sec, 1/1 sec, 4.47/4 sec, 3.38/4 sec, 5.24/5 sec )
[LOG] Nr of iterations: 717 (6, 23, 32, 13, 11, 20, 13, 9, 27, 13, 34, 86, 77, 20, 4, 16, 31, 11, 6, 13, 8, 8, 26, 8, 31, 82, 72, 17 )
[LOG] Total clause computation time: 20.96/23 sec (1.06/1.06 sec, 0.02/0.02 sec, 1.08/1.08 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.37/0.37 sec, 0.03/0.03 sec, 0.42/0.42 sec, 3.47/3.47 sec, 2.18/2.18 sec, 0.81/0.81 sec, 3.06/3.06 sec, 0.83/0.83 sec, 0.25/0.25 sec, 0.25/0.25 sec, 0.63/0.63 sec, 0.3/0.3 sec, 0.2/0.2 sec, 0.14/0.14 sec, 1.11/1.11 sec, 0.16/0.16 sec, 0.7/0.7 sec, 2.51/2.51 sec, 0.64/0.64 sec, 0.67/0.67 sec )
[LOG] Total clause minimization time: 42.93/41 sec (1.02/1.02 sec, 0.12/0.12 sec, 1.3/1.3 sec, 0.21/0.21 sec, 0.28/0.28 sec, 0.21/0.21 sec, 0.14/0.14 sec, 0.14/0.14 sec, 1.43/1.43 sec, 0.19/0.19 sec, 0.56/0.56 sec, 0.96/0.96 sec, 1.17/1.17 sec, 4.4/4.4 sec, 8.78/8.78 sec, 1.53/1.53 sec, 2.06/2.06 sec, 1.19/1.19 sec, 1.46/1.46 sec, 1.52/1.52 sec, 0.98/0.98 sec, 1.39/1.39 sec, 1.29/1.29 sec, 1.67/1.67 sec, 1.06/1.06 sec, 4.58/4.58 sec, 1.88/1.88 sec, 1.41/1.41 sec )
[LOG] Total clause size reduction: 21331 --> 3179 (310 --> 10, 1342 --> 80, 1860 --> 105, 708 --> 21, 580 --> 16, 1083 --> 58, 672 --> 35, 440 --> 13, 1404 --> 140, 636 --> 33, 1716 --> 182, 4335 --> 536, 3800 --> 454, 931 --> 81, 7 --> 7, 40 --> 40, 105 --> 103, 15 --> 15, 8 --> 8, 21 --> 21, 12 --> 12, 13 --> 13, 140 --> 140, 14 --> 14, 162 --> 146, 496 --> 428, 414 --> 401, 67 --> 67 )
[LOG] Average clause size reduction: 29.7503 --> 4.43375 (51.6667 --> 1.66667, 58.3478 --> 3.47826, 58.125 --> 3.28125, 54.4615 --> 1.61538, 52.7273 --> 1.45455, 54.15 --> 2.9, 51.6923 --> 2.69231, 48.8889 --> 1.44444, 52 --> 5.18519, 48.9231 --> 2.53846, 50.4706 --> 5.35294, 50.407 --> 6.23256, 49.3506 --> 5.8961, 46.55 --> 4.05, 1.75 --> 1.75, 2.5 --> 2.5, 3.3871 --> 3.32258, 1.36364 --> 1.36364, 1.33333 --> 1.33333, 1.61538 --> 1.61538, 1.5 --> 1.5, 1.625 --> 1.625, 5.38462 --> 5.38462, 1.75 --> 1.75, 5.22581 --> 4.70968, 6.04878 --> 5.21951, 5.75 --> 5.56944, 3.94118 --> 3.94118 )
[LOG] Overall execution time: 65.76 sec CPU time.
[LOG] Overall execution time: 66 sec real time.
Synthesis time: 66.12 sec (Real time) / 63.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.86 sec (Real time) / 4.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1139 11 37 1 1077
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 160.05 sec CPU time.
[LOG] Relation determinization time: 160 sec real time.
[LOG] Final circuit size: 691 new AND gates.
[LOG] Size before ABC: 1308 AND gates.
[LOG] Size after ABC: 691 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 41.32/41 sec (7.1/7 sec, 0.21/0 sec, 4.04/4 sec, 0.78/1 sec, 0.44/0 sec, 0.61/1 sec, 0.45/0 sec, 0.51/1 sec, 5.33/5 sec, 0.61/1 sec, 4.52/4 sec, 0.59/1 sec, 3.54/4 sec, 8.41/8 sec, 4.18/4 sec )
[LOG] Nr of iterations: 715 (6, 8, 35, 10, 13, 7, 7, 13, 35, 7, 48, 10, 61, 90, 37, 5, 6, 27, 8, 10, 6, 6, 8, 34, 5, 39, 9, 58, 74, 33 )
[LOG] Total clause computation time: 45.46/45 sec (3.71/3.71 sec, 0.05/0.05 sec, 1.81/1.81 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.94/0.94 sec, 0.03/0.03 sec, 1.44/1.44 sec, 0.06/0.06 sec, 1.6/1.6 sec, 3.93/3.93 sec, 0.79/0.79 sec, 13.79/13.79 sec, 3.82/3.82 sec, 0.58/0.58 sec, 0.56/0.56 sec, 0.62/0.62 sec, 0.73/0.73 sec, 0.57/0.57 sec, 1.4/1.4 sec, 1.78/1.78 sec, 0.53/0.53 sec, 3.09/3.09 sec, 0.43/0.43 sec, 1.04/1.04 sec, 1.22/1.22 sec, 0.86/0.86 sec )
[LOG] Total clause minimization time: 107.94/108 sec (3.39/3.39 sec, 0.15/0.15 sec, 2.2/2.2 sec, 0.76/0.76 sec, 0.39/0.39 sec, 0.6/0.6 sec, 0.44/0.44 sec, 0.5/0.5 sec, 4.36/4.36 sec, 0.57/0.57 sec, 3.01/3.01 sec, 0.53/0.53 sec, 1.83/1.83 sec, 4.4/4.4 sec, 3.34/3.34 sec, 21.54/21.54 sec, 4.49/4.49 sec, 5.25/5.25 sec, 3.94/3.94 sec, 2.4/2.4 sec, 7.67/7.67 sec, 5.29/5.29 sec, 3.98/3.98 sec, 4.12/4.12 sec, 5.11/5.11 sec, 3.25/3.25 sec, 3.92/3.92 sec, 3.65/3.65 sec, 3.67/3.67 sec, 3.19/3.19 sec )
[LOG] Total clause size reduction: 22833 --> 3256 (335 --> 9, 462 --> 27, 2210 --> 129, 576 --> 13, 756 --> 28, 372 --> 8, 366 --> 7, 720 --> 40, 2006 --> 184, 348 --> 16, 2679 --> 323, 504 --> 16, 3300 --> 348, 4806 --> 650, 1908 --> 150, 9 --> 9, 19 --> 19, 76 --> 76, 11 --> 11, 15 --> 15, 8 --> 8, 7 --> 7, 13 --> 13, 184 --> 183, 8 --> 8, 225 --> 206, 16 --> 16, 323 --> 290, 442 --> 318, 129 --> 129 )
[LOG] Average clause size reduction: 31.9343 --> 4.55385 (55.8333 --> 1.5, 57.75 --> 3.375, 63.1429 --> 3.68571, 57.6 --> 1.3, 58.1538 --> 2.15385, 53.1429 --> 1.14286, 52.2857 --> 1, 55.3846 --> 3.07692, 57.3143 --> 5.25714, 49.7143 --> 2.28571, 55.8125 --> 6.72917, 50.4 --> 1.6, 54.0984 --> 5.70492, 53.4 --> 7.22222, 51.5676 --> 4.05405, 1.8 --> 1.8, 3.16667 --> 3.16667, 2.81481 --> 2.81481, 1.375 --> 1.375, 1.5 --> 1.5, 1.33333 --> 1.33333, 1.16667 --> 1.16667, 1.625 --> 1.625, 5.41176 --> 5.38235, 1.6 --> 1.6, 5.76923 --> 5.28205, 1.77778 --> 1.77778, 5.56897 --> 5, 5.97297 --> 4.2973, 3.90909 --> 3.90909 )
[LOG] Overall execution time: 160.09 sec CPU time.
[LOG] Overall execution time: 160 sec real time.
Synthesis time: 160.48 sec (Real time) / 154.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.63 sec (Real time) / 5.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1164 12 40 1 1097
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 96.04 sec CPU time.
[LOG] Relation determinization time: 96 sec real time.
[LOG] Final circuit size: 749 new AND gates.
[LOG] Size before ABC: 1461 AND gates.
[LOG] Size after ABC: 749 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 35.41/36 sec (3.37/4 sec, 0.13/0 sec, 3.53/3 sec, 0.49/1 sec, 0.5/0 sec, 0.32/1 sec, 0.44/0 sec, 0.25/0 sec, 1.72/2 sec, 0.42/1 sec, 3.1/3 sec, 0.28/0 sec, 0.25/0 sec, 8.85/9 sec, 4.54/5 sec, 3.4/3 sec, 3.82/4 sec )
[LOG] Nr of iterations: 865 (8, 11, 44, 18, 10, 10, 23, 13, 35, 18, 44, 16, 9, 85, 70, 39, 28, 7, 10, 33, 14, 8, 9, 12, 9, 31, 8, 42, 10, 7, 81, 54, 28, 21 )
[LOG] Total clause computation time: 26.31/25 sec (1.68/1.68 sec, 0.03/0.03 sec, 1.04/1.04 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.75/0.75 sec, 0.03/0.03 sec, 2.34/2.34 sec, 0.06/0.06 sec, 0/0 sec, 3.93/3.93 sec, 0.83/0.83 sec, 0.56/0.56 sec, 0.47/0.47 sec, 5.17/5.17 sec, 1.41/1.41 sec, 0.29/0.29 sec, 0.39/0.39 sec, 0.26/0.26 sec, 0.34/0.34 sec, 0.22/0.22 sec, 0.18/0.18 sec, 1.45/1.45 sec, 0.2/0.2 sec, 1.47/1.47 sec, 0.18/0.18 sec, 0.23/0.23 sec, 1.15/1.15 sec, 0.62/0.62 sec, 0.6/0.6 sec, 0.35/0.35 sec )
[LOG] Total clause minimization time: 67.17/69 sec (1.68/1.68 sec, 0.09/0.09 sec, 2.48/2.48 sec, 0.42/0.42 sec, 0.49/0.49 sec, 0.3/0.3 sec, 0.41/0.41 sec, 0.23/0.23 sec, 0.93/0.93 sec, 0.38/0.38 sec, 0.75/0.75 sec, 0.22/0.22 sec, 0.24/0.24 sec, 4.86/4.86 sec, 3.65/3.65 sec, 2.81/2.81 sec, 3.33/3.33 sec, 11.21/11.21 sec, 2.05/2.05 sec, 3.53/3.53 sec, 2.03/2.03 sec, 2.44/2.44 sec, 2.39/2.39 sec, 2.03/2.03 sec, 2.11/2.11 sec, 1.42/1.42 sec, 2.01/2.01 sec, 1.14/1.14 sec, 1.85/1.85 sec, 4.51/4.51 sec, 1.5/1.5 sec, 1.35/1.35 sec, 0.78/0.78 sec, 1.55/1.55 sec )
[LOG] Total clause size reduction: 31016 --> 3919 (511 --> 12, 720 --> 29, 3053 --> 174, 1190 --> 40, 621 --> 13, 612 --> 13, 1474 --> 71, 792 --> 24, 2210 --> 221, 1088 --> 64, 2709 --> 276, 930 --> 40, 488 --> 16, 5040 --> 604, 4071 --> 552, 2204 --> 181, 1539 --> 128, 12 --> 12, 29 --> 29, 93 --> 93, 20 --> 20, 11 --> 11, 13 --> 13, 18 --> 17, 16 --> 15, 191 --> 165, 13 --> 13, 265 --> 237, 19 --> 18, 12 --> 10, 555 --> 401, 314 --> 227, 98 --> 95, 85 --> 85 )
[LOG] Average clause size reduction: 35.8566 --> 4.53064 (63.875 --> 1.5, 65.4545 --> 2.63636, 69.3864 --> 3.95455, 66.1111 --> 2.22222, 62.1 --> 1.3, 61.2 --> 1.3, 64.087 --> 3.08696, 60.9231 --> 1.84615, 63.1429 --> 6.31429, 60.4444 --> 3.55556, 61.5682 --> 6.27273, 58.125 --> 2.5, 54.2222 --> 1.77778, 59.2941 --> 7.10588, 58.1571 --> 7.88571, 56.5128 --> 4.64103, 54.9643 --> 4.57143, 1.71429 --> 1.71429, 2.9 --> 2.9, 2.81818 --> 2.81818, 1.42857 --> 1.42857, 1.375 --> 1.375, 1.44444 --> 1.44444, 1.5 --> 1.41667, 1.77778 --> 1.66667, 6.16129 --> 5.32258, 1.625 --> 1.625, 6.30952 --> 5.64286, 1.9 --> 1.8, 1.71429 --> 1.42857, 6.85185 --> 4.95062, 5.81481 --> 4.2037, 3.5 --> 3.39286, 4.04762 --> 4.04762 )
[LOG] Overall execution time: 96.04 sec CPU time.
[LOG] Overall execution time: 97 sec real time.
Synthesis time: 96.42 sec (Real time) / 92.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.48 sec (Real time) / 6.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1285 13 43 1 1212
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 151.39 sec CPU time.
[LOG] Relation determinization time: 152 sec real time.
[LOG] Final circuit size: 1082 new AND gates.
[LOG] Size before ABC: 2083 AND gates.
[LOG] Size after ABC: 1082 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 46.42/47 sec (3.01/3 sec, 0.18/0 sec, 4.01/4 sec, 0.77/1 sec, 0.3/1 sec, 2.24/2 sec, 0.18/0 sec, 0.21/0 sec, 1.91/2 sec, 0.26/0 sec, 3.29/4 sec, 0.54/0 sec, 0.26/0 sec, 0.28/1 sec, 14.27/14 sec, 6.45/6 sec, 3.61/4 sec, 4.65/5 sec )
[LOG] Nr of iterations: 1069 (9, 12, 51, 23, 18, 9, 10, 20, 23, 10, 61, 27, 12, 19, 92, 104, 63, 27, 7, 8, 38, 21, 11, 8, 9, 17, 21, 9, 58, 17, 10, 7, 58, 102, 53, 25 )
[LOG] Total clause computation time: 43.19/46 sec (1.47/1.47 sec, 0.06/0.06 sec, 1.58/1.58 sec, 0.3/0.3 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.82/0.82 sec, 0.01/0.01 sec, 1.4/1.4 sec, 0.09/0.09 sec, 0.02/0.02 sec, 0.05/0.05 sec, 4.88/4.88 sec, 3.64/3.64 sec, 0.61/0.61 sec, 0.99/0.99 sec, 6.78/6.78 sec, 1.23/1.23 sec, 1.23/1.23 sec, 0.46/0.46 sec, 0.55/0.55 sec, 0.29/0.29 sec, 0.35/0.35 sec, 0.36/0.36 sec, 2.15/2.15 sec, 0.32/0.32 sec, 2.73/2.73 sec, 0.34/0.34 sec, 7.79/7.79 sec, 0.17/0.17 sec, 0.58/0.58 sec, 1.04/1.04 sec, 0.32/0.32 sec, 0.46/0.46 sec )
[LOG] Total clause minimization time: 104.97/103 sec (1.54/1.54 sec, 0.11/0.11 sec, 2.41/2.41 sec, 0.47/0.47 sec, 0.24/0.24 sec, 2.23/2.23 sec, 0.16/0.16 sec, 0.17/0.17 sec, 1.08/1.08 sec, 0.24/0.24 sec, 1.83/1.83 sec, 0.42/0.42 sec, 0.23/0.23 sec, 0.23/0.23 sec, 9.31/9.31 sec, 2.73/2.73 sec, 2.96/2.96 sec, 3.65/3.65 sec, 12.47/12.47 sec, 3.06/3.06 sec, 4.87/4.87 sec, 4.53/4.53 sec, 3/3 sec, 2.92/2.92 sec, 3.52/3.52 sec, 3.38/3.38 sec, 1.84/1.84 sec, 2.38/2.38 sec, 2.34/2.34 sec, 2.98/2.98 sec, 17.44/17.44 sec, 2.07/2.07 sec, 1.59/1.59 sec, 2.5/2.5 sec, 1.71/1.71 sec, 2.36/2.36 sec )
[LOG] Total clause size reduction: 40070 --> 5032 (616 --> 15, 836 --> 58, 3750 --> 185, 1628 --> 39, 1241 --> 51, 576 --> 13, 639 --> 13, 1330 --> 39, 1518 --> 168, 612 --> 15, 4020 --> 440, 1716 --> 71, 715 --> 21, 1152 --> 38, 5733 --> 610, 6386 --> 737, 3782 --> 313, 1560 --> 123, 12 --> 12, 33 --> 33, 106 --> 105, 34 --> 31, 15 --> 15, 13 --> 12, 13 --> 13, 30 --> 29, 156 --> 156, 15 --> 14, 414 --> 359, 30 --> 30, 17 --> 14, 12 --> 11, 283 --> 244, 725 --> 664, 237 --> 226, 115 --> 115 )
[LOG] Average clause size reduction: 37.4836 --> 4.7072 (68.4444 --> 1.66667, 69.6667 --> 4.83333, 73.5294 --> 3.62745, 70.7826 --> 1.69565, 68.9444 --> 2.83333, 64 --> 1.44444, 63.9 --> 1.3, 66.5 --> 1.95, 66 --> 7.30435, 61.2 --> 1.5, 65.9016 --> 7.21311, 63.5556 --> 2.62963, 59.5833 --> 1.75, 60.6316 --> 2, 62.3152 --> 6.63043, 61.4038 --> 7.08654, 60.0317 --> 4.96825, 57.7778 --> 4.55556, 1.71429 --> 1.71429, 4.125 --> 4.125, 2.78947 --> 2.76316, 1.61905 --> 1.47619, 1.36364 --> 1.36364, 1.625 --> 1.5, 1.44444 --> 1.44444, 1.76471 --> 1.70588, 7.42857 --> 7.42857, 1.66667 --> 1.55556, 7.13793 --> 6.18966, 1.76471 --> 1.76471, 1.7 --> 1.4, 1.71429 --> 1.57143, 4.87931 --> 4.2069, 7.10784 --> 6.5098, 4.4717 --> 4.26415, 4.6 --> 4.6 )
[LOG] Overall execution time: 151.4 sec CPU time.
[LOG] Overall execution time: 152 sec real time.
Synthesis time: 151.84 sec (Real time) / 147.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.41 sec (Real time) / 0.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.25 sec (Real time) / 13.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 1653 14 45 1 1576
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 145.6 sec CPU time.
[LOG] Relation determinization time: 146 sec real time.
[LOG] Final circuit size: 646 new AND gates.
[LOG] Size before ABC: 1244 AND gates.
[LOG] Size after ABC: 644 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 51.28/52 sec (9.35/10 sec, 3.41/3 sec, 0.04/0 sec, 1.5/2 sec, 2.56/2 sec, 1.11/1 sec, 0.69/1 sec, 0.52/1 sec, 1.77/1 sec, 0.79/1 sec, 0.47/1 sec, 0.66/0 sec, 0.37/1 sec, 0.55/0 sec, 0.73/1 sec, 0.51/0 sec, 2.98/3 sec, 14.51/15 sec, 8.76/9 sec )
[LOG] Nr of iterations: 841 (6, 2, 9, 25, 35, 15, 20, 8, 25, 22, 16, 35, 22, 26, 29, 28, 77, 26, 46, 4, 1, 7, 24, 28, 14, 17, 7, 20, 21, 13, 28, 20, 19, 24, 23, 34, 25, 40 )
[LOG] Total clause computation time: 55.18/54 sec (6.54/6.54 sec, 3.4/3.4 sec, 0/0 sec, 0.46/0.46 sec, 0.6/0.6 sec, 0.12/0.12 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.21/0.21 sec, 0.09/0.09 sec, 0.2/0.2 sec, 0.11/0.11 sec, 0.13/0.13 sec, 0.2/0.2 sec, 0.12/0.12 sec, 0.63/0.63 sec, 3.48/3.48 sec, 4.82/4.82 sec, 11.85/11.85 sec, 3.75/3.75 sec, 0.3/0.3 sec, 1.36/1.36 sec, 1.49/1.49 sec, 0.36/0.36 sec, 0.26/0.26 sec, 0.28/0.28 sec, 0.23/0.23 sec, 0.33/0.33 sec, 0.32/0.32 sec, 0.25/0.25 sec, 0.2/0.2 sec, 0.15/0.15 sec, 0.35/0.35 sec, 0.38/0.38 sec, 6.4/6.4 sec, 3.09/3.09 sec, 2.61/2.61 sec )
[LOG] Total clause minimization time: 86.87/88 sec (2.81/2.81 sec, 0.01/0.01 sec, 0.04/0.04 sec, 1.02/1.02 sec, 1.95/1.95 sec, 0.99/0.99 sec, 0.64/0.64 sec, 0.5/0.5 sec, 1.71/1.71 sec, 0.58/0.58 sec, 0.36/0.36 sec, 0.44/0.44 sec, 0.26/0.26 sec, 0.4/0.4 sec, 0.52/0.52 sec, 0.38/0.38 sec, 2.27/2.27 sec, 11.01/11.01 sec, 3.92/3.92 sec, 5.61/5.61 sec, 0.71/0.71 sec, 5.19/5.19 sec, 2.03/2.03 sec, 2.05/2.05 sec, 3.79/3.79 sec, 4.29/4.29 sec, 5.06/5.06 sec, 2.86/2.86 sec, 4.33/4.33 sec, 3.11/3.11 sec, 1.84/1.84 sec, 3.45/3.45 sec, 1.95/1.95 sec, 2.57/2.57 sec, 2.19/2.19 sec, 1.64/1.64 sec, 2.01/2.01 sec, 2.38/2.38 sec )
[LOG] Total clause size reduction: 32782 --> 3164 (405 --> 17, 80 --> 4, 632 --> 16, 1872 --> 175, 2618 --> 262, 1064 --> 17, 1425 --> 33, 518 --> 10, 1752 --> 46, 1512 --> 45, 1065 --> 47, 2380 --> 120, 1449 --> 61, 1700 --> 100, 1876 --> 136, 1782 --> 93, 4940 --> 387, 1600 --> 135, 2835 --> 216, 12 --> 12, 4 --> 4, 13 --> 13, 175 --> 170, 171 --> 169, 17 --> 17, 23 --> 23, 10 --> 10, 34 --> 34, 45 --> 44, 30 --> 29, 67 --> 67, 52 --> 51, 49 --> 48, 81 --> 79, 59 --> 57, 117 --> 116, 135 --> 118, 183 --> 183 )
[LOG] Average clause size reduction: 38.9798 --> 3.76219 (67.5 --> 2.83333, 40 --> 2, 70.2222 --> 1.77778, 74.88 --> 7, 74.8 --> 7.48571, 70.9333 --> 1.13333, 71.25 --> 1.65, 64.75 --> 1.25, 70.08 --> 1.84, 68.7273 --> 2.04545, 66.5625 --> 2.9375, 68 --> 3.42857, 65.8636 --> 2.77273, 65.3846 --> 3.84615, 64.6897 --> 4.68966, 63.6429 --> 3.32143, 64.1558 --> 5.02597, 61.5385 --> 5.19231, 61.6304 --> 4.69565, 3 --> 3, 4 --> 4, 1.85714 --> 1.85714, 7.29167 --> 7.08333, 6.10714 --> 6.03571, 1.21429 --> 1.21429, 1.35294 --> 1.35294, 1.42857 --> 1.42857, 1.7 --> 1.7, 2.14286 --> 2.09524, 2.30769 --> 2.23077, 2.39286 --> 2.39286, 2.6 --> 2.55, 2.57895 --> 2.52632, 3.375 --> 3.29167, 2.56522 --> 2.47826, 3.44118 --> 3.41176, 5.4 --> 4.72, 4.575 --> 4.575 )
[LOG] Overall execution time: 145.61 sec CPU time.
[LOG] Overall execution time: 146 sec real time.
Synthesis time: 145.95 sec (Real time) / 140.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.28 sec (Real time) / 6.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1256 15 47 1 1177
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 135.02 sec CPU time.
[LOG] Relation determinization time: 135 sec real time.
[LOG] Final circuit size: 726 new AND gates.
[LOG] Size before ABC: 1353 AND gates.
[LOG] Size after ABC: 724 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 52.62/53 sec (4.09/4 sec, 4.99/5 sec, 0.05/0 sec, 2.68/3 sec, 1.85/2 sec, 1.32/1 sec, 0.23/0 sec, 0.16/1 sec, 0.17/0 sec, 0.32/0 sec, 0.25/0 sec, 0.32/1 sec, 0.35/0 sec, 0.36/0 sec, 0.38/1 sec, 0.41/0 sec, 1.76/2 sec, 1.45/1 sec, 23.2/24 sec, 8.28/8 sec )
[LOG] Nr of iterations: 875 (7, 2, 7, 43, 28, 15, 18, 11, 12, 17, 23, 27, 29, 32, 19, 27, 62, 27, 34, 38, 5, 1, 5, 42, 23, 14, 15, 10, 11, 15, 21, 22, 20, 25, 15, 21, 42, 21, 33, 36 )
[LOG] Total clause computation time: 57.22/62 sec (1.96/1.96 sec, 4.98/4.98 sec, 0/0 sec, 0.56/0.56 sec, 1.19/1.19 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.12/0.12 sec, 0.08/0.08 sec, 0.12/0.12 sec, 0.15/0.15 sec, 0.13/0.13 sec, 0.72/0.72 sec, 0.15/0.15 sec, 15.78/15.78 sec, 2.31/2.31 sec, 9.6/9.6 sec, 3.15/3.15 sec, 0.14/0.14 sec, 0.81/0.81 sec, 1.39/1.39 sec, 0.29/0.29 sec, 0.27/0.27 sec, 0.17/0.17 sec, 0.17/0.17 sec, 0.31/0.31 sec, 0.27/0.27 sec, 0.21/0.21 sec, 0.18/0.18 sec, 0.16/0.16 sec, 0.33/0.33 sec, 0.27/0.27 sec, 1.09/1.09 sec, 0.27/0.27 sec, 7.73/7.73 sec, 1.97/1.97 sec )
[LOG] Total clause minimization time: 75.07/71 sec (2.12/2.12 sec, 0.01/0.01 sec, 0.04/0.04 sec, 2.09/2.09 sec, 0.66/0.66 sec, 1.3/1.3 sec, 0.22/0.22 sec, 0.15/0.15 sec, 0.17/0.17 sec, 0.23/0.23 sec, 0.18/0.18 sec, 0.2/0.2 sec, 0.25/0.25 sec, 0.23/0.23 sec, 0.23/0.23 sec, 0.27/0.27 sec, 0.99/0.99 sec, 1.28/1.28 sec, 7.41/7.41 sec, 5.95/5.95 sec, 4.3/4.3 sec, 0.36/0.36 sec, 4.03/4.03 sec, 2.17/2.17 sec, 1.13/1.13 sec, 4.23/4.23 sec, 4.03/4.03 sec, 3.24/3.24 sec, 2.05/2.05 sec, 2.57/2.57 sec, 2.47/2.47 sec, 1.71/1.71 sec, 5.07/5.07 sec, 2.18/2.18 sec, 1.79/1.79 sec, 1.7/1.7 sec, 1.36/1.36 sec, 2.43/2.43 sec, 2.2/2.2 sec, 2.07/2.07 sec )
[LOG] Total clause size reduction: 35053 --> 3424 (510 --> 19, 84 --> 5, 498 --> 12, 3444 --> 290, 2187 --> 154, 1120 --> 15, 1343 --> 25, 780 --> 13, 847 --> 17, 1216 --> 37, 1650 --> 59, 1924 --> 109, 2044 --> 159, 2232 --> 122, 1278 --> 84, 1820 --> 106, 4209 --> 376, 1768 --> 88, 2211 --> 181, 2442 --> 200, 14 --> 14, 5 --> 5, 9 --> 9, 290 --> 233, 102 --> 99, 15 --> 15, 18 --> 18, 13 --> 13, 17 --> 17, 29 --> 29, 50 --> 49, 44 --> 44, 46 --> 46, 65 --> 64, 45 --> 44, 66 --> 61, 188 --> 180, 60 --> 60, 181 --> 164, 189 --> 189 )
[LOG] Average clause size reduction: 40.0606 --> 3.91314 (72.8571 --> 2.71429, 42 --> 2.5, 71.1429 --> 1.71429, 80.093 --> 6.74419, 78.1071 --> 5.5, 74.6667 --> 1, 74.6111 --> 1.38889, 70.9091 --> 1.18182, 70.5833 --> 1.41667, 71.5294 --> 2.17647, 71.7391 --> 2.56522, 71.2593 --> 4.03704, 70.4828 --> 5.48276, 69.75 --> 3.8125, 67.2632 --> 4.42105, 67.4074 --> 3.92593, 67.8871 --> 6.06452, 65.4815 --> 3.25926, 65.0294 --> 5.32353, 64.2632 --> 5.26316, 2.8 --> 2.8, 5 --> 5, 1.8 --> 1.8, 6.90476 --> 5.54762, 4.43478 --> 4.30435, 1.07143 --> 1.07143, 1.2 --> 1.2, 1.3 --> 1.3, 1.54545 --> 1.54545, 1.93333 --> 1.93333, 2.38095 --> 2.33333, 2 --> 2, 2.3 --> 2.3, 2.6 --> 2.56, 3 --> 2.93333, 3.14286 --> 2.90476, 4.47619 --> 4.28571, 2.85714 --> 2.85714, 5.48485 --> 4.9697, 5.25 --> 5.25 )
[LOG] Overall execution time: 135.03 sec CPU time.
[LOG] Overall execution time: 135 sec real time.
Synthesis time: 135.37 sec (Real time) / 130.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.36 sec (Real time) / 8.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1370 16 49 1 1287
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 172.94 sec CPU time.
[LOG] Relation determinization time: 173 sec real time.
[LOG] Final circuit size: 858 new AND gates.
[LOG] Size before ABC: 1681 AND gates.
[LOG] Size after ABC: 858 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 49.69/49 sec (5.22/5 sec, 0.08/0 sec, 0.03/0 sec, 3.7/4 sec, 1.94/2 sec, 0.44/0 sec, 0.33/0 sec, 0.22/1 sec, 0.26/0 sec, 0.28/0 sec, 0.34/0 sec, 0.33/1 sec, 0.43/0 sec, 0.41/1 sec, 0.39/0 sec, 0.33/0 sec, 4.29/5 sec, 1.24/1 sec, 1/1 sec, 17.59/17 sec, 10.84/11 sec )
[LOG] Nr of iterations: 958 (6, 3, 6, 46, 21, 24, 25, 10, 14, 13, 16, 17, 20, 17, 17, 12, 96, 39, 34, 33, 43, 5, 2, 5, 43, 16, 21, 21, 9, 12, 12, 14, 13, 12, 11, 13, 11, 84, 36, 33, 31, 42 )
[LOG] Total clause computation time: 54.75/54 sec (1.93/1.93 sec, 0/0 sec, 0/0 sec, 1.96/1.96 sec, 1.25/1.25 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0/0 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.11/0.11 sec, 0.15/0.15 sec, 0.12/0.12 sec, 0.15/0.15 sec, 1.78/1.78 sec, 0.07/0.07 sec, 0.18/0.18 sec, 4.64/4.64 sec, 4.62/4.62 sec, 9.57/9.57 sec, 4.1/4.1 sec, 0.29/0.29 sec, 0.84/0.84 sec, 1.93/1.93 sec, 0.5/0.5 sec, 0.36/0.36 sec, 0.46/0.46 sec, 0.42/0.42 sec, 0.41/0.41 sec, 0.29/0.29 sec, 0.34/0.34 sec, 0.29/0.29 sec, 0.35/0.35 sec, 0.29/0.29 sec, 0.2/0.2 sec, 0.83/0.83 sec, 0.25/0.25 sec, 0.3/0.3 sec, 14.12/14.12 sec, 1.3/1.3 sec )
[LOG] Total clause minimization time: 113.9/112 sec (3.28/3.28 sec, 0.08/0.08 sec, 0.02/0.02 sec, 1.71/1.71 sec, 0.69/0.69 sec, 0.38/0.38 sec, 0.31/0.31 sec, 0.21/0.21 sec, 0.2/0.2 sec, 0.19/0.19 sec, 0.22/0.22 sec, 0.26/0.26 sec, 0.3/0.3 sec, 0.24/0.24 sec, 0.25/0.25 sec, 0.18/0.18 sec, 2.4/2.4 sec, 1.13/1.13 sec, 0.79/0.79 sec, 12.93/12.93 sec, 6.18/6.18 sec, 12.07/12.07 sec, 2.08/2.08 sec, 4.01/4.01 sec, 3.45/3.45 sec, 1.29/1.29 sec, 3.82/3.82 sec, 4.03/4.03 sec, 5.31/5.31 sec, 3.34/3.34 sec, 3.81/3.81 sec, 2.26/2.26 sec, 3.03/3.03 sec, 3.95/3.95 sec, 4.13/4.13 sec, 2.79/2.79 sec, 3.17/3.17 sec, 3.22/3.22 sec, 6.91/6.91 sec, 3.07/3.07 sec, 2.93/2.93 sec, 3.28/3.28 sec )
[LOG] Total clause size reduction: 39740 --> 4361 (445 --> 15, 176 --> 9, 435 --> 9, 3870 --> 309, 1700 --> 117, 1932 --> 34, 1992 --> 42, 738 --> 11, 1053 --> 21, 960 --> 24, 1185 --> 45, 1248 --> 59, 1463 --> 103, 1216 --> 83, 1200 --> 66, 814 --> 34, 6935 --> 1058, 2736 --> 139, 2343 --> 106, 2240 --> 174, 2898 --> 222, 15 --> 15, 9 --> 9, 9 --> 9, 277 --> 209, 61 --> 61, 28 --> 28, 30 --> 30, 11 --> 11, 18 --> 18, 24 --> 24, 37 --> 36, 36 --> 33, 44 --> 43, 38 --> 37, 38 --> 38, 34 --> 34, 834 --> 448, 123 --> 123, 106 --> 106, 167 --> 147, 222 --> 222 )
[LOG] Average clause size reduction: 41.4823 --> 4.55219 (74.1667 --> 2.5, 58.6667 --> 3, 72.5 --> 1.5, 84.1304 --> 6.71739, 80.9524 --> 5.57143, 80.5 --> 1.41667, 79.68 --> 1.68, 73.8 --> 1.1, 75.2143 --> 1.5, 73.8462 --> 1.84615, 74.0625 --> 2.8125, 73.4118 --> 3.47059, 73.15 --> 5.15, 71.5294 --> 4.88235, 70.5882 --> 3.88235, 67.8333 --> 2.83333, 72.2396 --> 11.0208, 70.1538 --> 3.5641, 68.9118 --> 3.11765, 67.8788 --> 5.27273, 67.3953 --> 5.16279, 3 --> 3, 4.5 --> 4.5, 1.8 --> 1.8, 6.44186 --> 4.86047, 3.8125 --> 3.8125, 1.33333 --> 1.33333, 1.42857 --> 1.42857, 1.22222 --> 1.22222, 1.5 --> 1.5, 2 --> 2, 2.64286 --> 2.57143, 2.76923 --> 2.53846, 3.66667 --> 3.58333, 3.45455 --> 3.36364, 2.92308 --> 2.92308, 3.09091 --> 3.09091, 9.92857 --> 5.33333, 3.41667 --> 3.41667, 3.21212 --> 3.21212, 5.3871 --> 4.74194, 5.28571 --> 5.28571 )
[LOG] Overall execution time: 172.97 sec CPU time.
[LOG] Overall execution time: 174 sec real time.
Synthesis time: 173.35 sec (Real time) / 167.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.33 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.66 sec (Real time) / 9.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 1549 17 51 1 1460
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 219.98 sec CPU time.
[LOG] Relation determinization time: 220 sec real time.
[LOG] Final circuit size: 1134 new AND gates.
[LOG] Size before ABC: 2114 AND gates.
[LOG] Size after ABC: 1134 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 58.57/59 sec (11.17/11 sec, 0.25/0 sec, 0.05/0 sec, 2.2/3 sec, 4.16/4 sec, 0.52/0 sec, 0.54/1 sec, 0.45/0 sec, 0.3/1 sec, 0.55/0 sec, 0.57/1 sec, 0.53/0 sec, 0.77/1 sec, 0.49/1 sec, 0.51/0 sec, 0.4/0 sec, 3.7/4 sec, 1.48/2 sec, 2.19/2 sec, 3.16/3 sec, 9.72/10 sec, 14.86/15 sec )
[LOG] Nr of iterations: 1213 (4, 3, 6, 45, 26, 18, 23, 27, 22, 22, 16, 17, 32, 11, 16, 13, 116, 47, 57, 31, 51, 52, 3, 2, 5, 42, 17, 17, 16, 24, 19, 21, 9, 14, 20, 9, 15, 11, 102, 44, 41, 28, 48, 51 )
[LOG] Total clause computation time: 57.85/57 sec (5.74/5.74 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.58/0.58 sec, 2.98/2.98 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.1/0.1 sec, 0.04/0.04 sec, 0.18/0.18 sec, 0.19/0.19 sec, 0.12/0.12 sec, 0.2/0.2 sec, 0.26/0.26 sec, 0.27/0.27 sec, 0.16/0.16 sec, 0.71/0.71 sec, 0.24/0.24 sec, 0.4/0.4 sec, 0.29/0.29 sec, 1.95/1.95 sec, 4.31/4.31 sec, 17.47/17.47 sec, 3.75/3.75 sec, 0.69/0.69 sec, 1.61/1.61 sec, 2.6/2.6 sec, 0.58/0.58 sec, 0.36/0.36 sec, 0.53/0.53 sec, 0.45/0.45 sec, 0.47/0.47 sec, 0.38/0.38 sec, 0.14/0.14 sec, 0.28/0.28 sec, 0.24/0.24 sec, 0.24/0.24 sec, 0.39/0.39 sec, 1.17/1.17 sec, 0.58/0.58 sec, 0.59/0.59 sec, 0.49/0.49 sec, 1.92/1.92 sec, 4.04/4.04 sec )
[LOG] Total clause minimization time: 156.65/159 sec (5.43/5.43 sec, 0.19/0.19 sec, 0.03/0.03 sec, 1.58/1.58 sec, 1.15/1.15 sec, 0.45/0.45 sec, 0.49/0.49 sec, 0.35/0.35 sec, 0.26/0.26 sec, 0.37/0.37 sec, 0.37/0.37 sec, 0.4/0.4 sec, 0.54/0.54 sec, 0.23/0.23 sec, 0.23/0.23 sec, 0.24/0.24 sec, 2.91/2.91 sec, 1.21/1.21 sec, 1.73/1.73 sec, 2.85/2.85 sec, 7.68/7.68 sec, 10.44/10.44 sec, 22.78/22.78 sec, 4.33/4.33 sec, 4.82/4.82 sec, 7.13/7.13 sec, 2.67/2.67 sec, 6.47/6.47 sec, 6.12/6.12 sec, 3.4/3.4 sec, 7.31/7.31 sec, 5.16/5.16 sec, 4.9/4.9 sec, 4.09/4.09 sec, 4.47/4.47 sec, 4.34/4.34 sec, 8.2/8.2 sec, 3.56/3.56 sec, 3.23/3.23 sec, 3.45/3.45 sec, 2.17/2.17 sec, 2.47/2.47 sec, 1.86/1.86 sec, 4.59/4.59 sec )
[LOG] Total clause size reduction: 52629 --> 5200 (279 --> 14, 184 --> 9, 455 --> 9, 3960 --> 307, 2225 --> 198, 1496 --> 20, 1914 --> 68, 2236 --> 46, 1785 --> 40, 1764 --> 38, 1245 --> 75, 1312 --> 58, 2511 --> 128, 800 --> 36, 1185 --> 53, 936 --> 48, 8855 --> 756, 3496 --> 181, 4200 --> 374, 2220 --> 125, 3650 --> 240, 3672 --> 263, 14 --> 14, 9 --> 9, 9 --> 9, 271 --> 217, 78 --> 78, 20 --> 20, 18 --> 18, 38 --> 38, 32 --> 32, 38 --> 37, 23 --> 22, 41 --> 35, 38 --> 38, 28 --> 26, 53 --> 53, 39 --> 36, 580 --> 550, 163 --> 156, 163 --> 157, 107 --> 101, 224 --> 205, 263 --> 263 )
[LOG] Average clause size reduction: 43.3875 --> 4.28689 (69.75 --> 3.5, 61.3333 --> 3, 75.8333 --> 1.5, 88 --> 6.82222, 85.5769 --> 7.61538, 83.1111 --> 1.11111, 83.2174 --> 2.95652, 82.8148 --> 1.7037, 81.1364 --> 1.81818, 80.1818 --> 1.72727, 77.8125 --> 4.6875, 77.1765 --> 3.41176, 78.4688 --> 4, 72.7273 --> 3.27273, 74.0625 --> 3.3125, 72 --> 3.69231, 76.3362 --> 6.51724, 74.383 --> 3.85106, 73.6842 --> 6.5614, 71.6129 --> 4.03226, 71.5686 --> 4.70588, 70.6154 --> 5.05769, 4.66667 --> 4.66667, 4.5 --> 4.5, 1.8 --> 1.8, 6.45238 --> 5.16667, 4.58824 --> 4.58824, 1.17647 --> 1.17647, 1.125 --> 1.125, 1.58333 --> 1.58333, 1.68421 --> 1.68421, 1.80952 --> 1.7619, 2.55556 --> 2.44444, 2.92857 --> 2.5, 1.9 --> 1.9, 3.11111 --> 2.88889, 3.53333 --> 3.53333, 3.54545 --> 3.27273, 5.68627 --> 5.39216, 3.70455 --> 3.54545, 3.97561 --> 3.82927, 3.82143 --> 3.60714, 4.66667 --> 4.27083, 5.15686 --> 5.15686 )
[LOG] Overall execution time: 219.98 sec CPU time.
[LOG] Overall execution time: 220 sec real time.
Synthesis time: 220.40 sec (Real time) / 213.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.46 sec (Real time) / 0.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.92 sec (Real time) / 18.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 1866 18 53 1 1773
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 303.94 sec CPU time.
[LOG] Relation determinization time: 304 sec real time.
[LOG] Final circuit size: 1807 new AND gates.
[LOG] Size before ABC: 3504 AND gates.
[LOG] Size after ABC: 1807 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 70.11/70 sec (6.19/6 sec, 0.07/0 sec, 0.05/0 sec, 5.96/6 sec, 3.35/4 sec, 0.53/0 sec, 1.43/2 sec, 0.38/0 sec, 0.23/0 sec, 0.66/1 sec, 2.13/2 sec, 0.42/0 sec, 0.41/1 sec, 0.61/0 sec, 0.53/1 sec, 0.49/0 sec, 4.63/5 sec, 2.2/2 sec, 2.4/3 sec, 3.59/3 sec, 1.34/2 sec, 6.97/7 sec, 25.54/25 sec )
[LOG] Nr of iterations: 1445 (4, 3, 7, 77, 18, 20, 19, 24, 15, 28, 16, 9, 19, 18, 14, 12, 125, 53, 53, 24, 22, 153, 31, 3, 2, 6, 71, 17, 19, 16, 20, 14, 26, 12, 8, 17, 17, 9, 10, 100, 50, 47, 20, 15, 152, 30 )
[LOG] Total clause computation time: 87.94/91 sec (2.48/2.48 sec, 0.01/0.01 sec, 0.01/0.01 sec, 2.03/2.03 sec, 2.59/2.59 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.18/0.18 sec, 1.79/1.79 sec, 0.11/0.11 sec, 0.1/0.1 sec, 0.19/0.19 sec, 0.2/0.2 sec, 0.21/0.21 sec, 1.41/1.41 sec, 0.16/0.16 sec, 0.23/0.23 sec, 0.27/0.27 sec, 0.21/0.21 sec, 2.67/2.67 sec, 8.85/8.85 sec, 17.23/17.23 sec, 6.98/6.98 sec, 0.87/0.87 sec, 2.97/2.97 sec, 5.96/5.96 sec, 0.78/0.78 sec, 0.71/0.71 sec, 0.65/0.65 sec, 0.74/0.74 sec, 0.6/0.6 sec, 0.59/0.59 sec, 0.5/0.5 sec, 0.68/0.68 sec, 0.66/0.66 sec, 4.72/4.72 sec, 0.59/0.59 sec, 2.47/2.47 sec, 0.62/0.62 sec, 0.64/0.64 sec, 0.54/0.54 sec, 0.46/0.46 sec, 7.29/7.29 sec, 6.86/6.86 sec )
[LOG] Total clause minimization time: 210.29/208 sec (3.71/3.71 sec, 0.06/0.06 sec, 0.04/0.04 sec, 3.8/3.8 sec, 0.75/0.75 sec, 0.51/0.51 sec, 1.4/1.4 sec, 0.31/0.31 sec, 0.18/0.18 sec, 0.42/0.42 sec, 0.34/0.34 sec, 0.31/0.31 sec, 0.3/0.3 sec, 0.41/0.41 sec, 0.32/0.32 sec, 0.27/0.27 sec, 3.11/3.11 sec, 2.01/2.01 sec, 2.13/2.13 sec, 3.3/3.3 sec, 1.08/1.08 sec, 4.19/4.19 sec, 16.65/16.65 sec, 17.16/17.16 sec, 6.01/6.01 sec, 9.03/9.03 sec, 6.48/6.48 sec, 4.17/4.17 sec, 13.24/13.24 sec, 7.7/7.7 sec, 10.05/10.05 sec, 8.47/8.47 sec, 6.95/6.95 sec, 8.02/8.02 sec, 3.85/3.85 sec, 3.54/3.54 sec, 5.34/5.34 sec, 6.41/6.41 sec, 6.59/6.59 sec, 4.74/4.74 sec, 8.82/8.82 sec, 8.37/8.37 sec, 5.31/5.31 sec, 4.34/4.34 sec, 5.16/5.16 sec, 4.94/4.94 sec )
[LOG] Total clause size reduction: 65083 --> 8161 (291 --> 12, 192 --> 10, 570 --> 10, 7144 --> 852, 1581 --> 72, 1748 --> 22, 1638 --> 29, 2070 --> 38, 1246 --> 17, 2376 --> 103, 1305 --> 55, 688 --> 17, 1530 --> 45, 1428 --> 78, 1079 --> 65, 902 --> 37, 10044 --> 1167, 4160 --> 180, 4108 --> 299, 1794 --> 96, 1617 --> 122, 11552 --> 1181, 2250 --> 150, 12 --> 12, 10 --> 10, 10 --> 10, 767 --> 715, 72 --> 72, 22 --> 22, 20 --> 20, 26 --> 26, 17 --> 17, 93 --> 89, 29 --> 29, 17 --> 17, 37 --> 37, 78 --> 76, 30 --> 30, 29 --> 28, 681 --> 572, 156 --> 155, 199 --> 187, 70 --> 69, 64 --> 61, 1181 --> 1100, 150 --> 150 )
[LOG] Average clause size reduction: 45.0401 --> 5.64775 (72.75 --> 3, 64 --> 3.33333, 81.4286 --> 1.42857, 92.7792 --> 11.0649, 87.8333 --> 4, 87.4 --> 1.1, 86.2105 --> 1.52632, 86.25 --> 1.58333, 83.0667 --> 1.13333, 84.8571 --> 3.67857, 81.5625 --> 3.4375, 76.4444 --> 1.88889, 80.5263 --> 2.36842, 79.3333 --> 4.33333, 77.0714 --> 4.64286, 75.1667 --> 3.08333, 80.352 --> 9.336, 78.4906 --> 3.39623, 77.5094 --> 5.64151, 74.75 --> 4, 73.5 --> 5.54545, 75.5033 --> 7.71895, 72.5806 --> 4.83871, 4 --> 4, 5 --> 5, 1.66667 --> 1.66667, 10.8028 --> 10.0704, 4.23529 --> 4.23529, 1.15789 --> 1.15789, 1.25 --> 1.25, 1.3 --> 1.3, 1.21429 --> 1.21429, 3.57692 --> 3.42308, 2.41667 --> 2.41667, 2.125 --> 2.125, 2.17647 --> 2.17647, 4.58824 --> 4.47059, 3.33333 --> 3.33333, 2.9 --> 2.8, 6.81 --> 5.72, 3.12 --> 3.1, 4.23404 --> 3.97872, 3.5 --> 3.45, 4.26667 --> 4.06667, 7.76974 --> 7.23684, 5 --> 5 )
[LOG] Overall execution time: 303.97 sec CPU time.
[LOG] Overall execution time: 304 sec real time.
Synthesis time: 304.53 sec (Real time) / 294.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.87 sec (Real time) / 0.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 42.34 sec (Real time) / 42.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2589 19 55 1 2492
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 248.75 sec CPU time.
[LOG] Relation determinization time: 250 sec real time.
[LOG] Final circuit size: 1012 new AND gates.
[LOG] Size before ABC: 1880 AND gates.
[LOG] Size after ABC: 1012 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 45.5/45 sec (7.02/7 sec, 0.05/0 sec, 0.07/0 sec, 4.72/5 sec, 4.22/4 sec, 0.74/1 sec, 0.33/0 sec, 0.34/0 sec, 0.29/1 sec, 0.72/0 sec, 0.36/1 sec, 0.44/0 sec, 0.44/1 sec, 0.33/0 sec, 0.37/0 sec, 0.4/1 sec, 2.59/2 sec, 0.49/1 sec, 1.39/1 sec, 0.94/1 sec, 0.95/1 sec, 4.17/4 sec, 7.31/7 sec, 6.82/7 sec )
[LOG] Nr of iterations: 1164 (6, 3, 12, 50, 36, 26, 12, 19, 10, 20, 11, 23, 22, 11, 10, 13, 80, 13, 45, 23, 26, 20, 115, 52, 5, 2, 10, 48, 31, 20, 11, 17, 9, 17, 9, 17, 18, 10, 8, 10, 56, 10, 43, 19, 23, 13, 49, 51 )
[LOG] Total clause computation time: 55.09/59 sec (2.85/2.85 sec, 0.03/0.03 sec, 0.02/0.02 sec, 2.35/2.35 sec, 3.15/3.15 sec, 0.08/0.08 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.23/0.23 sec, 0.1/0.1 sec, 0.11/0.11 sec, 0.16/0.16 sec, 0.14/0.14 sec, 0.14/0.14 sec, 0.17/0.17 sec, 0.28/0.28 sec, 0.2/0.2 sec, 0.36/0.36 sec, 0.24/0.24 sec, 0.23/0.23 sec, 0.28/0.28 sec, 2.95/2.95 sec, 1.63/1.63 sec, 11.4/11.4 sec, 2.31/2.31 sec, 1.9/1.9 sec, 3.86/3.86 sec, 5.36/5.36 sec, 0.28/0.28 sec, 0.48/0.48 sec, 0.44/0.44 sec, 0.56/0.56 sec, 0.41/0.41 sec, 1.39/1.39 sec, 0.5/0.5 sec, 0.53/0.53 sec, 0.42/0.42 sec, 0.67/0.67 sec, 0.5/0.5 sec, 4.37/4.37 sec, 0.39/0.39 sec, 0.37/0.37 sec, 0.39/0.39 sec, 0.44/0.44 sec, 0.51/0.51 sec, 0.95/0.95 sec, 0.88/0.88 sec )
[LOG] Total clause minimization time: 187.15/182 sec (4.17/4.17 sec, 0.02/0.02 sec, 0.04/0.04 sec, 2.34/2.34 sec, 1.02/1.02 sec, 0.65/0.65 sec, 0.3/0.3 sec, 0.29/0.29 sec, 0.26/0.26 sec, 0.47/0.47 sec, 0.26/0.26 sec, 0.33/0.33 sec, 0.24/0.24 sec, 0.17/0.17 sec, 0.22/0.22 sec, 0.23/0.23 sec, 2.24/2.24 sec, 0.28/0.28 sec, 0.99/0.99 sec, 0.68/0.68 sec, 0.7/0.7 sec, 3.86/3.86 sec, 4.25/4.25 sec, 5.15/5.15 sec, 21.92/21.92 sec, 5.41/5.41 sec, 10.67/10.67 sec, 3.94/3.94 sec, 3.86/3.86 sec, 7.81/7.81 sec, 10.76/10.76 sec, 10.9/10.9 sec, 10.39/10.39 sec, 4.61/4.61 sec, 7.59/7.59 sec, 3.21/3.21 sec, 6.83/6.83 sec, 3.22/3.22 sec, 4.82/4.82 sec, 5.28/5.28 sec, 5.63/5.63 sec, 4.57/4.57 sec, 5.56/5.56 sec, 5.25/5.25 sec, 5.12/5.12 sec, 3.96/3.96 sec, 3.61/3.61 sec, 3.07/3.07 sec )
[LOG] Total clause size reduction: 57592 --> 6128 (510 --> 13, 202 --> 9, 1100 --> 21, 4851 --> 333, 3430 --> 237, 2425 --> 45, 1056 --> 13, 1710 --> 27, 846 --> 12, 1767 --> 77, 920 --> 32, 2002 --> 79, 1890 --> 71, 890 --> 26, 792 --> 31, 1044 --> 47, 6794 --> 688, 1020 --> 44, 3696 --> 191, 1826 --> 91, 2050 --> 106, 1539 --> 98, 9120 --> 1699, 4029 --> 258, 13 --> 13, 9 --> 9, 18 --> 18, 316 --> 222, 169 --> 161, 23 --> 23, 13 --> 13, 23 --> 23, 12 --> 12, 55 --> 50, 23 --> 23, 34 --> 34, 45 --> 45, 26 --> 26, 22 --> 22, 31 --> 29, 316 --> 294, 26 --> 26, 172 --> 162, 65 --> 64, 88 --> 83, 39 --> 39, 287 --> 231, 258 --> 258 )
[LOG] Average clause size reduction: 49.4777 --> 5.2646 (85 --> 2.16667, 67.3333 --> 3, 91.6667 --> 1.75, 97.02 --> 6.66, 95.2778 --> 6.58333, 93.2692 --> 1.73077, 88 --> 1.08333, 90 --> 1.42105, 84.6 --> 1.2, 88.35 --> 3.85, 83.6364 --> 2.90909, 87.0435 --> 3.43478, 85.9091 --> 3.22727, 80.9091 --> 2.36364, 79.2 --> 3.1, 80.3077 --> 3.61538, 84.925 --> 8.6, 78.4615 --> 3.38462, 82.1333 --> 4.24444, 79.3913 --> 3.95652, 78.8462 --> 4.07692, 76.95 --> 4.9, 79.3043 --> 14.7739, 77.4808 --> 4.96154, 2.6 --> 2.6, 4.5 --> 4.5, 1.8 --> 1.8, 6.58333 --> 4.625, 5.45161 --> 5.19355, 1.15 --> 1.15, 1.18182 --> 1.18182, 1.35294 --> 1.35294, 1.33333 --> 1.33333, 3.23529 --> 2.94118, 2.55556 --> 2.55556, 2 --> 2, 2.5 --> 2.5, 2.6 --> 2.6, 2.75 --> 2.75, 3.1 --> 2.9, 5.64286 --> 5.25, 2.6 --> 2.6, 4 --> 3.76744, 3.42105 --> 3.36842, 3.82609 --> 3.6087, 3 --> 3, 5.85714 --> 4.71429, 5.05882 --> 5.05882 )
[LOG] Overall execution time: 248.78 sec CPU time.
[LOG] Overall execution time: 250 sec real time.
Synthesis time: 249.22 sec (Real time) / 241.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.48 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.50 sec (Real time) / 11.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 1847 20 58 1 1745
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.37 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 49 new AND gates.
[LOG] Size before ABC: 80 AND gates.
[LOG] Size after ABC: 48 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.13/0 sec (0.07/0 sec, 0/0 sec, 0.01/0 sec, 0.05/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 92 (12, 11, 7, 2, 13, 6, 11, 9, 5, 1, 10, 5 )
[LOG] Total clause computation time: 0.14/0 sec (0.04/0.04 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.21/0 sec (0.03/0.03 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 1511 --> 176 (374 --> 23, 330 --> 21, 192 --> 15, 31 --> 0, 360 --> 29, 145 --> 9, 23 --> 23, 16 --> 16, 10 --> 10, 0 --> 0, 21 --> 21, 9 --> 9 )
[LOG] Average clause size reduction: 16.4239 --> 1.91304 (31.1667 --> 1.91667, 30 --> 1.90909, 27.4286 --> 2.14286, 15.5 --> 0, 27.6923 --> 2.23077, 24.1667 --> 1.5, 2.09091 --> 2.09091, 1.77778 --> 1.77778, 2 --> 2, 0 --> 0, 2.1 --> 2.1, 1.8 --> 1.8 )
[LOG] Overall execution time: 0.37 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.59 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 223 5 23 1 190
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 1.24 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 89 new AND gates.
[LOG] Size before ABC: 135 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.54/0 sec (0.19/0 sec, 0.12/0 sec, 0.16/0 sec, 0.01/0 sec, 0.01/0 sec, 0.04/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 142 (19, 12, 6, 9, 8, 18, 7, 17, 7, 5, 5, 6, 17, 6 )
[LOG] Total clause computation time: 0.52/0 sec (0.12/0.12 sec, 0/0 sec, 0.08/0.08 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.16/0.16 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.68/1 sec (0.07/0.07 sec, 0.12/0.12 sec, 0.08/0.08 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.27/0.27 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 2756 --> 319 (702 --> 54, 418 --> 32, 185 --> 8, 288 --> 20, 245 --> 17, 578 --> 43, 198 --> 10, 49 --> 42, 13 --> 13, 8 --> 8, 9 --> 9, 10 --> 10, 43 --> 43, 10 --> 10 )
[LOG] Average clause size reduction: 19.4085 --> 2.24648 (36.9474 --> 2.84211, 34.8333 --> 2.66667, 30.8333 --> 1.33333, 32 --> 2.22222, 30.625 --> 2.125, 32.1111 --> 2.38889, 28.2857 --> 1.42857, 2.88235 --> 2.47059, 1.85714 --> 1.85714, 1.6 --> 1.6, 1.8 --> 1.8, 1.66667 --> 1.66667, 2.52941 --> 2.52941, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 1.24 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.47 sec (Real time) / 1.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 302 6 26 1 263
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 4.71 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 116 new AND gates.
[LOG] Size before ABC: 180 AND gates.
[LOG] Size after ABC: 116 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.86/2 sec (1.52/1 sec, 0.08/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.07/0 sec, 0.08/1 sec, 0/0 sec )
[LOG] Nr of iterations: 201 (10, 14, 16, 17, 16, 8, 13, 23, 6, 6, 8, 10, 9, 10, 4, 5, 21, 5 )
[LOG] Total clause computation time: 2.15/3 sec (0.77/0.77 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec, 1.16/1.16 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 2.48/1 sec (0.75/0.75 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0/0 sec, 1.35/1.35 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 4973 --> 544 (414 --> 34, 585 --> 45, 660 --> 43, 688 --> 53, 630 --> 40, 287 --> 27, 480 --> 42, 858 --> 71, 190 --> 9, 14 --> 14, 16 --> 16, 19 --> 19, 17 --> 17, 18 --> 18, 10 --> 9, 13 --> 13, 65 --> 65, 9 --> 9 )
[LOG] Average clause size reduction: 24.7413 --> 2.70647 (41.4 --> 3.4, 41.7857 --> 3.21429, 41.25 --> 2.6875, 40.4706 --> 3.11765, 39.375 --> 2.5, 35.875 --> 3.375, 36.9231 --> 3.23077, 37.3043 --> 3.08696, 31.6667 --> 1.5, 2.33333 --> 2.33333, 2 --> 2, 1.9 --> 1.9, 1.88889 --> 1.88889, 1.8 --> 1.8, 2.5 --> 2.25, 2.6 --> 2.6, 3.09524 --> 3.09524, 1.8 --> 1.8 )
[LOG] Overall execution time: 4.71 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.94 sec (Real time) / 4.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.48 sec (Real time) / 0.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 370 7 30 1 324
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 3.72 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 201 new AND gates.
[LOG] Size before ABC: 308 AND gates.
[LOG] Size after ABC: 201 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.53/2 sec (0.08/0 sec, 0.01/0 sec, 0.62/1 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.57/1 sec, 0.04/0 sec, 0.09/0 sec, 0.09/0 sec )
[LOG] Nr of iterations: 277 (6, 8, 27, 7, 6, 7, 7, 17, 41, 33, 5, 6, 26, 5, 4, 5, 6, 7, 32, 22 )
[LOG] Total clause computation time: 1.5/2 sec (0.05/0.05 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.55/0.55 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.72/0.72 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 2.14/2 sec (0.03/0.03 sec, 0.01/0.01 sec, 0.61/0.61 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.91/0.91 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.05/0.05 sec )
[LOG] Total clause size reduction: 7029 --> 803 (255 --> 9, 350 --> 26, 1274 --> 78, 288 --> 16, 235 --> 8, 276 --> 12, 270 --> 15, 704 --> 93, 1720 --> 141, 1344 --> 97, 9 --> 9, 20 --> 20, 78 --> 75, 7 --> 7, 6 --> 6, 8 --> 8, 15 --> 15, 17 --> 17, 98 --> 96, 55 --> 55 )
[LOG] Average clause size reduction: 25.3755 --> 2.89892 (42.5 --> 1.5, 43.75 --> 3.25, 47.1852 --> 2.88889, 41.1429 --> 2.28571, 39.1667 --> 1.33333, 39.4286 --> 1.71429, 38.5714 --> 2.14286, 41.4118 --> 5.47059, 41.9512 --> 3.43902, 40.7273 --> 2.93939, 1.8 --> 1.8, 3.33333 --> 3.33333, 3 --> 2.88462, 1.4 --> 1.4, 1.5 --> 1.5, 1.6 --> 1.6, 2.5 --> 2.5, 2.42857 --> 2.42857, 3.0625 --> 3, 2.5 --> 2.5 )
[LOG] Overall execution time: 3.72 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.99 sec (Real time) / 3.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.83 sec (Real time) / 0.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 497 8 33 1 446
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 9.53 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 649 new AND gates.
[LOG] Size before ABC: 1243 AND gates.
[LOG] Size after ABC: 649 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.17/4 sec (0.11/0 sec, 0.03/0 sec, 1.6/2 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.51/1 sec, 0.08/0 sec, 0.66/0 sec, 0.88/1 sec, 0.21/0 sec )
[LOG] Nr of iterations: 582 (8, 11, 31, 14, 15, 10, 13, 7, 17, 131, 33, 15, 7, 8, 30, 13, 14, 9, 11, 6, 8, 130, 30, 11 )
[LOG] Total clause computation time: 2.25/3 sec (0.06/0.06 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.47/0.47 sec, 0.05/0.05 sec, 0.12/0.12 sec, 0.05/0.05 sec, 0.06/0.06 sec, 1.03/1.03 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 7.1/7 sec (0.05/0.05 sec, 0.03/0.03 sec, 1.58/1.58 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.54/0.54 sec, 0.83/0.83 sec, 0.14/0.14 sec, 2.02/2.02 sec, 0.05/0.05 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.58/0.58 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.52/0.52 sec, 0.17/0.17 sec, 0.12/0.12 sec )
[LOG] Total clause size reduction: 16394 --> 2860 (406 --> 11, 570 --> 31, 1680 --> 104, 715 --> 21, 756 --> 26, 477 --> 17, 624 --> 24, 306 --> 17, 800 --> 97, 6370 --> 1129, 1536 --> 91, 658 --> 49, 11 --> 11, 21 --> 21, 104 --> 99, 21 --> 21, 26 --> 26, 17 --> 17, 20 --> 18, 17 --> 17, 20 --> 20, 1129 --> 883, 79 --> 79, 31 --> 31 )
[LOG] Average clause size reduction: 28.1684 --> 4.91409 (50.75 --> 1.375, 51.8182 --> 2.81818, 54.1935 --> 3.35484, 51.0714 --> 1.5, 50.4 --> 1.73333, 47.7 --> 1.7, 48 --> 1.84615, 43.7143 --> 2.42857, 47.0588 --> 5.70588, 48.626 --> 8.61832, 46.5455 --> 2.75758, 43.8667 --> 3.26667, 1.57143 --> 1.57143, 2.625 --> 2.625, 3.46667 --> 3.3, 1.61538 --> 1.61538, 1.85714 --> 1.85714, 1.88889 --> 1.88889, 1.81818 --> 1.63636, 2.83333 --> 2.83333, 2.5 --> 2.5, 8.68462 --> 6.79231, 2.63333 --> 2.63333, 2.81818 --> 2.81818 )
[LOG] Overall execution time: 9.53 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 9.87 sec (Real time) / 9.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.53 sec (Real time) / 2.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 989 9 37 1 931
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 28.69 sec CPU time.
[LOG] Relation determinization time: 29 sec real time.
[LOG] Final circuit size: 1375 new AND gates.
[LOG] Size before ABC: 2936 AND gates.
[LOG] Size after ABC: 1375 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.41/12 sec (0.19/0 sec, 0.02/0 sec, 1.42/2 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.06/0 sec, 0.08/0 sec, 2.75/3 sec, 0.06/0 sec, 0.61/0 sec, 2.49/3 sec, 3.65/4 sec )
[LOG] Nr of iterations: 1084 (6, 8, 65, 9, 9, 6, 24, 21, 15, 9, 68, 320, 28, 5, 7, 31, 8, 8, 5, 20, 13, 10, 8, 42, 318, 21 )
[LOG] Total clause computation time: 10.59/11 sec (0.1/0.1 sec, 0/0 sec, 0.22/0.22 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 2.68/2.68 sec, 0.02/0.02 sec, 0.1/0.1 sec, 0.23/0.23 sec, 1.57/1.57 sec, 1.52/1.52 sec, 0.22/0.22 sec, 0.73/0.73 sec, 2.15/2.15 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.14/0.14 sec, 0.11/0.11 sec, 0.03/0.03 sec, 0.33/0.33 sec, 0.27/0.27 sec )
[LOG] Total clause minimization time: 17.57/18 sec (0.08/0.08 sec, 0.02/0.02 sec, 1.2/1.2 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.5/0.5 sec, 2.19/2.19 sec, 2.07/2.07 sec, 4.77/4.77 sec, 1.82/1.82 sec, 0.35/0.35 sec, 0.39/0.39 sec, 0.23/0.23 sec, 0.22/0.22 sec, 0.16/0.16 sec, 0.18/0.18 sec, 0.16/0.16 sec, 0.14/0.14 sec, 0.38/0.38 sec, 2.11/2.11 sec, 0.31/0.31 sec )
[LOG] Total clause size reduction: 34669 --> 7287 (315 --> 8, 434 --> 22, 3904 --> 400, 480 --> 13, 472 --> 11, 290 --> 8, 1311 --> 52, 1120 --> 65, 770 --> 79, 432 --> 22, 3551 --> 404, 16588 --> 3151, 1377 --> 116, 8 --> 8, 22 --> 22, 92 --> 91, 13 --> 13, 11 --> 11, 8 --> 8, 38 --> 38, 24 --> 24, 37 --> 37, 22 --> 22, 146 --> 133, 3136 --> 2461, 68 --> 68 )
[LOG] Average clause size reduction: 31.9825 --> 6.72232 (52.5 --> 1.33333, 54.25 --> 2.75, 60.0615 --> 6.15385, 53.3333 --> 1.44444, 52.4444 --> 1.22222, 48.3333 --> 1.33333, 54.625 --> 2.16667, 53.3333 --> 3.09524, 51.3333 --> 5.26667, 48 --> 2.44444, 52.2206 --> 5.94118, 51.8375 --> 9.84688, 49.1786 --> 4.14286, 1.6 --> 1.6, 3.14286 --> 3.14286, 2.96774 --> 2.93548, 1.625 --> 1.625, 1.375 --> 1.375, 1.6 --> 1.6, 1.9 --> 1.9, 1.84615 --> 1.84615, 3.7 --> 3.7, 2.75 --> 2.75, 3.47619 --> 3.16667, 9.86164 --> 7.73899, 3.2381 --> 3.2381 )
[LOG] Overall execution time: 28.69 sec CPU time.
[LOG] Overall execution time: 29 sec real time.
Synthesis time: 29.16 sec (Real time) / 28.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.53 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.29 sec (Real time) / 4.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 1760 10 40 1 1697
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 38.69 sec CPU time.
[LOG] Relation determinization time: 39 sec real time.
[LOG] Final circuit size: 2633 new AND gates.
[LOG] Size before ABC: 5197 AND gates.
[LOG] Size after ABC: 2633 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 14.19/14 sec (0.16/0 sec, 0.05/0 sec, 2.03/2 sec, 0.04/1 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.07/0 sec, 3.31/3 sec, 0.05/0 sec, 1.96/2 sec, 1.17/1 sec, 2.98/3 sec, 2.27/2 sec )
[LOG] Nr of iterations: 1378 (7, 14, 55, 17, 19, 17, 16, 19, 16, 8, 12, 150, 350, 29, 6, 10, 25, 11, 16, 15, 14, 11, 6, 7, 8, 147, 349, 24 )
[LOG] Total clause computation time: 12.43/11 sec (0.08/0.08 sec, 0.01/0.01 sec, 0.34/0.34 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 3.22/3.22 sec, 0/0 sec, 0.23/0.23 sec, 0.12/0.12 sec, 0.37/0.37 sec, 1.57/1.57 sec, 2.8/2.8 sec, 1.74/1.74 sec, 0.09/0.09 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.15/0.15 sec, 0.06/0.06 sec, 0.21/0.21 sec, 0.21/0.21 sec, 0.6/0.6 sec, 0.3/0.3 sec )
[LOG] Total clause minimization time: 25.68/28 sec (0.08/0.08 sec, 0.04/0.04 sec, 1.67/1.67 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.05/0.05 sec, 1.73/1.73 sec, 1.04/1.04 sec, 2.5/2.5 sec, 0.7/0.7 sec, 6.54/6.54 sec, 0.79/0.79 sec, 0.48/0.48 sec, 0.27/0.27 sec, 0.21/0.21 sec, 0.16/0.16 sec, 0.2/0.2 sec, 0.12/0.12 sec, 0.21/0.21 sec, 0.29/0.29 sec, 0.14/0.14 sec, 1.43/1.43 sec, 6.47/6.47 sec, 0.32/0.32 sec )
[LOG] Total clause size reduction: 47206 --> 11383 (408 --> 10, 871 --> 48, 3564 --> 353, 1040 --> 37, 1152 --> 33, 1008 --> 29, 930 --> 28, 1098 --> 75, 900 --> 121, 413 --> 12, 638 --> 56, 8493 --> 1456, 19544 --> 3805, 1540 --> 123, 10 --> 10, 31 --> 31, 69 --> 66, 15 --> 15, 26 --> 26, 26 --> 26, 25 --> 25, 19 --> 19, 22 --> 22, 12 --> 12, 24 --> 24, 1424 --> 1319, 3805 --> 3503, 99 --> 99 )
[LOG] Average clause size reduction: 34.2569 --> 8.26052 (58.2857 --> 1.42857, 62.2143 --> 3.42857, 64.8 --> 6.41818, 61.1765 --> 2.17647, 60.6316 --> 1.73684, 59.2941 --> 1.70588, 58.125 --> 1.75, 57.7895 --> 3.94737, 56.25 --> 7.5625, 51.625 --> 1.5, 53.1667 --> 4.66667, 56.62 --> 9.70667, 55.84 --> 10.8714, 53.1034 --> 4.24138, 1.66667 --> 1.66667, 3.1 --> 3.1, 2.76 --> 2.64, 1.36364 --> 1.36364, 1.625 --> 1.625, 1.73333 --> 1.73333, 1.78571 --> 1.78571, 1.72727 --> 1.72727, 3.66667 --> 3.66667, 1.71429 --> 1.71429, 3 --> 3, 9.68707 --> 8.97279, 10.9026 --> 10.0372, 4.125 --> 4.125 )
[LOG] Overall execution time: 38.69 sec CPU time.
[LOG] Overall execution time: 39 sec real time.
Synthesis time: 39.38 sec (Real time) / 37.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.03 sec (Real time) / 1.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.81 sec (Real time) / 14.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 3059 11 43 1 2991
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 18.8 sec CPU time.
[LOG] Relation determinization time: 19 sec real time.
[LOG] Final circuit size: 480 new AND gates.
[LOG] Size before ABC: 801 AND gates.
[LOG] Size after ABC: 480 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.67/5 sec (0.31/0 sec, 0.02/0 sec, 0.86/1 sec, 0.07/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.04/0 sec, 1.31/1 sec, 0.06/0 sec, 0.11/0 sec, 0.04/1 sec, 0.31/0 sec, 1.93/2 sec, 0.55/0 sec )
[LOG] Nr of iterations: 590 (7, 6, 25, 16, 13, 10, 7, 10, 13, 9, 14, 6, 55, 77, 62, 5, 5, 19, 10, 11, 9, 6, 9, 6, 8, 7, 5, 48, 56, 56 )
[LOG] Total clause computation time: 8.87/6 sec (0.15/0.15 sec, 0/0 sec, 0.2/0.2 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.23/1.23 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.13/0.13 sec, 2.01/2.01 sec, 0.11/0.11 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0.03/0.03 sec, 4.32/4.32 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.05/0.05 sec, 0.08/0.08 sec )
[LOG] Total clause minimization time: 9.5/12 sec (0.16/0.16 sec, 0.02/0.02 sec, 0.65/0.65 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.26/0.26 sec, 1.82/1.82 sec, 0.39/0.39 sec, 2/2 sec, 0.6/0.6 sec, 0.21/0.21 sec, 0.11/0.11 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.25/0.25 sec, 0.22/0.22 sec, 0.14/0.14 sec, 0.31/0.31 sec, 0.14/0.14 sec, 0.37/0.37 sec, 0.27/0.27 sec, 0.32/0.32 sec, 0.69/0.69 sec )
[LOG] Total clause size reduction: 20672 --> 2196 (438 --> 18, 360 --> 19, 1704 --> 87, 1050 --> 46, 828 --> 19, 612 --> 13, 402 --> 7, 594 --> 16, 780 --> 101, 512 --> 13, 819 --> 100, 310 --> 8, 3294 --> 258, 4560 --> 431, 3599 --> 259, 9 --> 9, 19 --> 19, 50 --> 49, 13 --> 13, 15 --> 15, 13 --> 13, 7 --> 7, 16 --> 16, 24 --> 24, 13 --> 13, 25 --> 25, 8 --> 8, 185 --> 179, 205 --> 203, 208 --> 208 )
[LOG] Average clause size reduction: 35.0373 --> 3.72203 (62.5714 --> 2.57143, 60 --> 3.16667, 68.16 --> 3.48, 65.625 --> 2.875, 63.6923 --> 1.46154, 61.2 --> 1.3, 57.4286 --> 1, 59.4 --> 1.6, 60 --> 7.76923, 56.8889 --> 1.44444, 58.5 --> 7.14286, 51.6667 --> 1.33333, 59.8909 --> 4.69091, 59.2208 --> 5.5974, 58.0484 --> 4.17742, 1.8 --> 1.8, 3.8 --> 3.8, 2.63158 --> 2.57895, 1.3 --> 1.3, 1.36364 --> 1.36364, 1.44444 --> 1.44444, 1.16667 --> 1.16667, 1.77778 --> 1.77778, 4 --> 4, 1.625 --> 1.625, 3.57143 --> 3.57143, 1.6 --> 1.6, 3.85417 --> 3.72917, 3.66071 --> 3.625, 3.71429 --> 3.71429 )
[LOG] Overall execution time: 18.8 sec CPU time.
[LOG] Overall execution time: 19 sec real time.
Synthesis time: 19.11 sec (Real time) / 18.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.58 sec (Real time) / 3.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 948 12 46 1 875
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 45.97 sec CPU time.
[LOG] Relation determinization time: 47 sec real time.
[LOG] Final circuit size: 1762 new AND gates.
[LOG] Size before ABC: 3550 AND gates.
[LOG] Size after ABC: 1762 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 23.68/23 sec (0.47/0 sec, 0.06/0 sec, 3.11/3 sec, 1.53/2 sec, 0.1/0 sec, 0.06/0 sec, 0.07/0 sec, 0.07/0 sec, 0.59/1 sec, 0.06/0 sec, 0.35/0 sec, 0.08/0 sec, 0.06/0 sec, 7.85/8 sec, 4.75/5 sec, 2.24/2 sec, 2.23/2 sec )
[LOG] Nr of iterations: 1598 (8, 13, 273, 18, 19, 10, 19, 18, 19, 15, 17, 7, 13, 266, 82, 99, 33, 7, 11, 126, 14, 18, 9, 13, 16, 6, 13, 7, 6, 8, 223, 70, 90, 32 )
[LOG] Total clause computation time: 9.04/10 sec (0.23/0.23 sec, 0.01/0.01 sec, 0.41/0.41 sec, 1.46/1.46 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.19/0.19 sec, 0/0 sec, 0.1/0.1 sec, 0/0 sec, 0.01/0.01 sec, 0.64/0.64 sec, 0.26/0.26 sec, 0.45/0.45 sec, 0.26/0.26 sec, 2.22/2.22 sec, 0.48/0.48 sec, 0.21/0.21 sec, 0.05/0.05 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.22/0.22 sec, 0.06/0.06 sec, 0.25/0.25 sec, 0.03/0.03 sec, 0.08/0.08 sec, 0.47/0.47 sec, 0.23/0.23 sec, 0.25/0.25 sec, 0.19/0.19 sec )
[LOG] Total clause minimization time: 35.82/35 sec (0.24/0.24 sec, 0.05/0.05 sec, 2.61/2.61 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.39/0.39 sec, 0.06/0.06 sec, 0.25/0.25 sec, 0.08/0.08 sec, 0.05/0.05 sec, 7.11/7.11 sec, 4.45/4.45 sec, 1.71/1.71 sec, 1.94/1.94 sec, 3.95/3.95 sec, 0.42/0.42 sec, 1.23/1.23 sec, 0.41/0.41 sec, 0.3/0.3 sec, 0.52/0.52 sec, 0.37/0.37 sec, 0.32/0.32 sec, 0.27/0.27 sec, 0.39/0.39 sec, 1.72/1.72 sec, 0.65/0.65 sec, 0.32/0.32 sec, 3.22/3.22 sec, 0.72/0.72 sec, 0.91/0.91 sec, 0.84/0.84 sec )
[LOG] Total clause size reduction: 69522 --> 11573 (560 --> 12, 948 --> 46, 21216 --> 3358, 1309 --> 45, 1368 --> 28, 675 --> 15, 1332 --> 34, 1241 --> 34, 1296 --> 189, 994 --> 27, 1120 --> 150, 414 --> 12, 816 --> 24, 17755 --> 3125, 5346 --> 399, 6370 --> 399, 2048 --> 126, 12 --> 12, 37 --> 37, 1313 --> 579, 19 --> 18, 28 --> 28, 15 --> 15, 20 --> 20, 30 --> 26, 26 --> 26, 23 --> 22, 27 --> 27, 12 --> 12, 14 --> 12, 2441 --> 2049, 261 --> 231, 310 --> 310, 126 --> 126 )
[LOG] Average clause size reduction: 43.5056 --> 7.24218 (70 --> 1.5, 72.9231 --> 3.53846, 77.7143 --> 12.3004, 72.7222 --> 2.5, 72 --> 1.47368, 67.5 --> 1.5, 70.1053 --> 1.78947, 68.9444 --> 1.88889, 68.2105 --> 9.94737, 66.2667 --> 1.8, 65.8824 --> 8.82353, 59.1429 --> 1.71429, 62.7692 --> 1.84615, 66.7481 --> 11.7481, 65.1951 --> 4.86585, 64.3434 --> 4.0303, 62.0606 --> 3.81818, 1.71429 --> 1.71429, 3.36364 --> 3.36364, 10.4206 --> 4.59524, 1.35714 --> 1.28571, 1.55556 --> 1.55556, 1.66667 --> 1.66667, 1.53846 --> 1.53846, 1.875 --> 1.625, 4.33333 --> 4.33333, 1.76923 --> 1.69231, 3.85714 --> 3.85714, 2 --> 2, 1.75 --> 1.5, 10.9462 --> 9.18834, 3.72857 --> 3.3, 3.44444 --> 3.44444, 3.9375 --> 3.9375 )
[LOG] Overall execution time: 45.97 sec CPU time.
[LOG] Overall execution time: 47 sec real time.
Synthesis time: 46.52 sec (Real time) / 44.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.82 sec (Real time) / 0.82 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.66 sec (Real time) / 11.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 2285 13 50 1 2205
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 27.97 sec CPU time.
[LOG] Relation determinization time: 29 sec real time.
[LOG] Final circuit size: 762 new AND gates.
[LOG] Size before ABC: 1427 AND gates.
[LOG] Size after ABC: 760 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 16.57/17 sec (2.13/2 sec, 0.14/0 sec, 0.02/0 sec, 1.46/2 sec, 0.16/0 sec, 0.07/0 sec, 0.07/0 sec, 0.1/0 sec, 0.08/0 sec, 0.3/1 sec, 0.1/0 sec, 0.1/0 sec, 0.18/0 sec, 0.59/0 sec, 0.24/1 sec, 1.25/1 sec, 8.26/8 sec, 1.32/2 sec )
[LOG] Nr of iterations: 1002 (4, 2, 6, 8, 14, 15, 23, 22, 24, 42, 22, 21, 30, 64, 26, 163, 75, 42, 3, 1, 4, 6, 8, 14, 21, 20, 18, 15, 16, 17, 22, 16, 19, 158, 15, 26 )
[LOG] Total clause computation time: 9.63/11 sec (1.88/1.88 sec, 0.13/0.13 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.12/0.12 sec, 2.55/2.55 sec, 0.21/0.21 sec, 1.91/1.91 sec, 0.18/0.18 sec, 0.04/0.04 sec, 0.12/0.12 sec, 0.1/0.1 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.02/0.02 sec, 1.36/1.36 sec, 0.21/0.21 sec, 0.12/0.12 sec )
[LOG] Total clause minimization time: 17.53/16 sec (0.25/0.25 sec, 0.01/0.01 sec, 0.01/0.01 sec, 1.35/1.35 sec, 0.13/0.13 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.27/0.27 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.13/0.13 sec, 0.55/0.55 sec, 0.19/0.19 sec, 1.09/1.09 sec, 5.67/5.67 sec, 1.11/1.11 sec, 1.66/1.66 sec, 0.08/0.08 sec, 0.87/0.87 sec, 0.17/0.17 sec, 0.12/0.12 sec, 0.3/0.3 sec, 0.22/0.22 sec, 0.21/0.21 sec, 0.2/0.2 sec, 0.15/0.15 sec, 0.19/0.19 sec, 0.2/0.2 sec, 0.19/0.19 sec, 0.11/0.11 sec, 0.18/0.18 sec, 0.91/0.91 sec, 0.28/0.28 sec, 0.28/0.28 sec )
[LOG] Total clause size reduction: 43925 --> 4737 (255 --> 11, 84 --> 3, 415 --> 18, 574 --> 42, 1053 --> 102, 1120 --> 17, 1738 --> 40, 1638 --> 36, 1771 --> 54, 3116 --> 379, 1575 --> 77, 1480 --> 52, 2117 --> 101, 4536 --> 600, 1775 --> 112, 11340 --> 949, 5106 --> 538, 2788 --> 179, 11 --> 11, 3 --> 3, 7 --> 7, 28 --> 28, 30 --> 30, 17 --> 17, 32 --> 32, 32 --> 32, 32 --> 32, 26 --> 26, 34 --> 34, 31 --> 31, 45 --> 45, 35 --> 35, 46 --> 44, 901 --> 889, 55 --> 52, 79 --> 79 )
[LOG] Average clause size reduction: 43.8373 --> 4.72754 (63.75 --> 2.75, 42 --> 1.5, 69.1667 --> 3, 71.75 --> 5.25, 75.2143 --> 7.28571, 74.6667 --> 1.13333, 75.5652 --> 1.73913, 74.4545 --> 1.63636, 73.7917 --> 2.25, 74.1905 --> 9.02381, 71.5909 --> 3.5, 70.4762 --> 2.47619, 70.5667 --> 3.36667, 70.875 --> 9.375, 68.2692 --> 4.30769, 69.5706 --> 5.82209, 68.08 --> 7.17333, 66.381 --> 4.2619, 3.66667 --> 3.66667, 3 --> 3, 1.75 --> 1.75, 4.66667 --> 4.66667, 3.75 --> 3.75, 1.21429 --> 1.21429, 1.52381 --> 1.52381, 1.6 --> 1.6, 1.77778 --> 1.77778, 1.73333 --> 1.73333, 2.125 --> 2.125, 1.82353 --> 1.82353, 2.04545 --> 2.04545, 2.1875 --> 2.1875, 2.42105 --> 2.31579, 5.70253 --> 5.62658, 3.66667 --> 3.46667, 3.03846 --> 3.03846 )
[LOG] Overall execution time: 27.97 sec CPU time.
[LOG] Overall execution time: 29 sec real time.
Synthesis time: 28.32 sec (Real time) / 27.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.23 sec (Real time) / 4.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1320 14 53 1 1237
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 39.93 sec CPU time.
[LOG] Relation determinization time: 41 sec real time.
[LOG] Final circuit size: 579 new AND gates.
[LOG] Size before ABC: 966 AND gates.
[LOG] Size after ABC: 577 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 20.3/21 sec (1.61/2 sec, 0.11/0 sec, 0.03/0 sec, 0.86/1 sec, 0.18/0 sec, 0.09/0 sec, 0.05/0 sec, 0.18/0 sec, 0.08/0 sec, 0.15/1 sec, 0.09/0 sec, 2.25/2 sec, 0.16/0 sec, 0.44/0 sec, 0.17/1 sec, 0.21/0 sec, 1.14/1 sec, 7.11/7 sec, 5.39/6 sec )
[LOG] Nr of iterations: 1079 (6, 2, 7, 7, 9, 17, 14, 33, 19, 29, 17, 233, 19, 38, 20, 19, 110, 43, 77, 5, 1, 6, 6, 8, 15, 13, 32, 17, 26, 16, 25, 12, 10, 12, 11, 86, 18, 41 )
[LOG] Total clause computation time: 11.3/12 sec (1.23/1.23 sec, 0.11/0.11 sec, 0/0 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.23/0.23 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.29/0.29 sec, 0.51/0.51 sec, 0.4/0.4 sec, 4.64/4.64 sec, 0.36/0.36 sec, 0.08/0.08 sec, 0.1/0.1 sec, 0.12/0.12 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.12/0.12 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.27/0.27 sec, 0.32/0.32 sec, 1.66/1.66 sec )
[LOG] Total clause minimization time: 27.43/27 sec (0.38/0.38 sec, 0/0 sec, 0.03/0.03 sec, 0.75/0.75 sec, 0.11/0.11 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.15/0.15 sec, 0.07/0.07 sec, 0.11/0.11 sec, 0.08/0.08 sec, 1.98/1.98 sec, 0.12/0.12 sec, 0.37/0.37 sec, 0.11/0.11 sec, 0.15/0.15 sec, 0.78/0.78 sec, 6.59/6.59 sec, 4.95/4.95 sec, 2.57/2.57 sec, 0.1/0.1 sec, 1.92/1.92 sec, 0.32/0.32 sec, 0.26/0.26 sec, 0.52/0.52 sec, 0.52/0.52 sec, 0.34/0.34 sec, 0.38/0.38 sec, 1.18/1.18 sec, 0.23/0.23 sec, 0.17/0.17 sec, 0.23/0.23 sec, 0.19/0.19 sec, 0.23/0.23 sec, 0.24/0.24 sec, 0.5/0.5 sec, 0.36/0.36 sec, 0.34/0.34 sec )
[LOG] Total clause size reduction: 55363 --> 6139 (450 --> 14, 89 --> 4, 528 --> 10, 522 --> 29, 688 --> 32, 1360 --> 22, 1092 --> 19, 2656 --> 72, 1476 --> 32, 2268 --> 79, 1280 --> 34, 18328 --> 2959, 1404 --> 80, 2849 --> 325, 1444 --> 68, 1350 --> 109, 8066 --> 559, 3066 --> 262, 5472 --> 464, 14 --> 14, 4 --> 4, 10 --> 10, 29 --> 29, 32 --> 32, 18 --> 18, 19 --> 19, 72 --> 72, 29 --> 29, 61 --> 61, 34 --> 34, 46 --> 46, 24 --> 24, 22 --> 22, 28 --> 28, 25 --> 25, 311 --> 311, 66 --> 57, 131 --> 131 )
[LOG] Average clause size reduction: 51.3095 --> 5.68953 (75 --> 2.33333, 44.5 --> 2, 75.4286 --> 1.42857, 74.5714 --> 4.14286, 76.4444 --> 3.55556, 80 --> 1.29412, 78 --> 1.35714, 80.4848 --> 2.18182, 77.6842 --> 1.68421, 78.2069 --> 2.72414, 75.2941 --> 2, 78.6609 --> 12.6996, 73.8947 --> 4.21053, 74.9737 --> 8.55263, 72.2 --> 3.4, 71.0526 --> 5.73684, 73.3273 --> 5.08182, 71.3023 --> 6.09302, 71.0649 --> 6.02597, 2.8 --> 2.8, 4 --> 4, 1.66667 --> 1.66667, 4.83333 --> 4.83333, 4 --> 4, 1.2 --> 1.2, 1.46154 --> 1.46154, 2.25 --> 2.25, 1.70588 --> 1.70588, 2.34615 --> 2.34615, 2.125 --> 2.125, 1.84 --> 1.84, 2 --> 2, 2.2 --> 2.2, 2.33333 --> 2.33333, 2.27273 --> 2.27273, 3.61628 --> 3.61628, 3.66667 --> 3.16667, 3.19512 --> 3.19512 )
[LOG] Overall execution time: 39.93 sec CPU time.
[LOG] Overall execution time: 41 sec real time.
Synthesis time: 40.25 sec (Real time) / 38.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.05 sec (Real time) / 3.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1177 15 56 1 1089
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 43.7 sec CPU time.
[LOG] Relation determinization time: 44 sec real time.
[LOG] Final circuit size: 811 new AND gates.
[LOG] Size before ABC: 1449 AND gates.
[LOG] Size after ABC: 809 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 27.21/27 sec (0.72/0 sec, 1.1/2 sec, 0.02/0 sec, 1.14/1 sec, 0.38/0 sec, 0.12/0 sec, 0.23/0 sec, 0.11/1 sec, 0.26/0 sec, 0.64/0 sec, 0.15/1 sec, 0.11/0 sec, 0.15/0 sec, 2.38/2 sec, 0.9/1 sec, 0.34/0 sec, 1.11/2 sec, 0.39/0 sec, 13.15/13 sec, 3.81/4 sec )
[LOG] Nr of iterations: 1077 (7, 2, 6, 10, 31, 15, 25, 17, 27, 59, 18, 19, 28, 29, 33, 32, 139, 36, 60, 60, 5, 1, 4, 7, 8, 14, 22, 15, 19, 16, 13, 16, 23, 13, 17, 10, 138, 31, 28, 24 )
[LOG] Total clause computation time: 17.85/18 sec (0.33/0.33 sec, 1.09/1.09 sec, 0/0 sec, 0.16/0.16 sec, 0.11/0.11 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.18/0.18 sec, 0.06/0.06 sec, 8.95/8.95 sec, 1.34/1.34 sec, 2.66/2.66 sec, 0.4/0.4 sec, 0.09/0.09 sec, 0.13/0.13 sec, 0.16/0.16 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.16/0.16 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.45/0.45 sec, 0.05/0.05 sec, 0.46/0.46 sec, 0.36/0.36 sec )
[LOG] Total clause minimization time: 24.84/24 sec (0.38/0.38 sec, 0/0 sec, 0.02/0.02 sec, 0.98/0.98 sec, 0.26/0.26 sec, 0.1/0.1 sec, 0.22/0.22 sec, 0.1/0.1 sec, 0.21/0.21 sec, 0.62/0.62 sec, 0.13/0.13 sec, 0.09/0.09 sec, 0.12/0.12 sec, 2.34/2.34 sec, 0.86/0.86 sec, 0.3/0.3 sec, 0.89/0.89 sec, 0.31/0.31 sec, 4.17/4.17 sec, 2.46/2.46 sec, 1.46/1.46 sec, 0.13/0.13 sec, 0.97/0.97 sec, 0.33/0.33 sec, 0.3/0.3 sec, 0.55/0.55 sec, 0.4/0.4 sec, 0.26/0.26 sec, 0.46/0.46 sec, 1.01/1.01 sec, 0.29/0.29 sec, 0.38/0.38 sec, 0.34/0.34 sec, 0.32/0.32 sec, 0.28/0.28 sec, 0.47/0.47 sec, 1.05/1.05 sec, 0.72/0.72 sec, 0.29/0.29 sec, 0.27/0.27 sec )
[LOG] Total clause size reduction: 53418 --> 5148 (570 --> 19, 94 --> 5, 465 --> 20, 828 --> 63, 2730 --> 391, 1260 --> 15, 2136 --> 42, 1408 --> 24, 2262 --> 66, 4988 --> 606, 1445 --> 84, 1512 --> 50, 2241 --> 66, 2296 --> 151, 2592 --> 153, 2480 --> 256, 10902 --> 784, 2730 --> 116, 4543 --> 308, 4484 --> 480, 14 --> 14, 5 --> 5, 7 --> 7, 33 --> 33, 34 --> 34, 15 --> 15, 34 --> 34, 20 --> 20, 29 --> 29, 26 --> 26, 21 --> 21, 27 --> 27, 45 --> 45, 27 --> 27, 36 --> 36, 20 --> 20, 784 --> 784, 84 --> 83, 105 --> 103, 86 --> 86 )
[LOG] Average clause size reduction: 49.5989 --> 4.77994 (81.4286 --> 2.71429, 47 --> 2.5, 77.5 --> 3.33333, 82.8 --> 6.3, 88.0645 --> 12.6129, 84 --> 1, 85.44 --> 1.68, 82.8235 --> 1.41176, 83.7778 --> 2.44444, 84.5424 --> 10.2712, 80.2778 --> 4.66667, 79.5789 --> 2.63158, 80.0357 --> 2.35714, 79.1724 --> 5.2069, 78.5455 --> 4.63636, 77.5 --> 8, 78.4317 --> 5.64029, 75.8333 --> 3.22222, 75.7167 --> 5.13333, 74.7333 --> 8, 2.8 --> 2.8, 5 --> 5, 1.75 --> 1.75, 4.71429 --> 4.71429, 4.25 --> 4.25, 1.07143 --> 1.07143, 1.54545 --> 1.54545, 1.33333 --> 1.33333, 1.52632 --> 1.52632, 1.625 --> 1.625, 1.61538 --> 1.61538, 1.6875 --> 1.6875, 1.95652 --> 1.95652, 2.07692 --> 2.07692, 2.11765 --> 2.11765, 2 --> 2, 5.68116 --> 5.68116, 2.70968 --> 2.67742, 3.75 --> 3.67857, 3.58333 --> 3.58333 )
[LOG] Overall execution time: 43.7 sec CPU time.
[LOG] Overall execution time: 44 sec real time.
Synthesis time: 44.10 sec (Real time) / 42.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.20 sec (Real time) / 7.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 1451 16 59 1 1358
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 59.98 sec CPU time.
[LOG] Relation determinization time: 60 sec real time.
[LOG] Final circuit size: 1514 new AND gates.
[LOG] Size before ABC: 2977 AND gates.
[LOG] Size after ABC: 1514 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 24.95/25 sec (0.72/0 sec, 0.02/0 sec, 0.36/1 sec, 1/1 sec, 0.25/0 sec, 0.13/0 sec, 0.25/0 sec, 0.08/0 sec, 0.12/1 sec, 0.39/0 sec, 0.4/0 sec, 0.1/0 sec, 0.15/1 sec, 0.22/0 sec, 0.8/1 sec, 0.4/0 sec, 3.36/3 sec, 1/1 sec, 3.3/4 sec, 7.48/7 sec, 4.42/5 sec )
[LOG] Nr of iterations: 1453 (5, 3, 8, 14, 15, 17, 26, 15, 12, 35, 34, 13, 16, 21, 63, 28, 284, 72, 58, 66, 50, 4, 2, 7, 6, 8, 16, 17, 13, 10, 11, 10, 10, 12, 13, 11, 12, 265, 66, 48, 23, 34 )
[LOG] Total clause computation time: 12.43/15 sec (0.34/0.34 sec, 0.01/0.01 sec, 0/0 sec, 0.61/0.61 sec, 0.11/0.11 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0.03/0.03 sec, 0.32/0.32 sec, 0.11/0.11 sec, 0.25/0.25 sec, 0.84/0.84 sec, 0.53/0.53 sec, 4.33/4.33 sec, 1.57/1.57 sec, 0.14/0.14 sec, 0.3/0.3 sec, 0.2/0.2 sec, 0.1/0.1 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.68/0.68 sec, 0.12/0.12 sec, 0.17/0.17 sec, 0.47/0.47 sec, 0.36/0.36 sec )
[LOG] Total clause minimization time: 46.02/44 sec (0.38/0.38 sec, 0/0 sec, 0.36/0.36 sec, 0.39/0.39 sec, 0.14/0.14 sec, 0.1/0.1 sec, 0.22/0.22 sec, 0.07/0.07 sec, 0.1/0.1 sec, 0.35/0.35 sec, 0.32/0.32 sec, 0.07/0.07 sec, 0.12/0.12 sec, 0.16/0.16 sec, 0.7/0.7 sec, 0.36/0.36 sec, 2.96/2.96 sec, 0.88/0.88 sec, 3.01/3.01 sec, 6.61/6.61 sec, 3.84/3.84 sec, 7.01/7.01 sec, 1.25/1.25 sec, 0.76/0.76 sec, 0.56/0.56 sec, 0.52/0.52 sec, 0.9/0.9 sec, 0.72/0.72 sec, 2.1/2.1 sec, 0.78/0.78 sec, 0.4/0.4 sec, 0.3/0.3 sec, 0.34/0.34 sec, 0.46/0.46 sec, 0.31/0.31 sec, 0.25/0.25 sec, 0.5/0.5 sec, 2.67/2.67 sec, 1.15/1.15 sec, 2.83/2.83 sec, 0.47/0.47 sec, 0.6/0.6 sec )
[LOG] Total clause size reduction: 74556 --> 9172 (400 --> 13, 198 --> 9, 686 --> 12, 1261 --> 160, 1344 --> 155, 1520 --> 18, 2350 --> 140, 1302 --> 21, 1012 --> 18, 3094 --> 349, 2970 --> 322, 1068 --> 40, 1320 --> 58, 1740 --> 123, 5332 --> 775, 2295 --> 261, 23772 --> 2557, 5893 --> 255, 4674 --> 198, 5265 --> 454, 3920 --> 257, 13 --> 13, 9 --> 9, 12 --> 12, 34 --> 34, 49 --> 49, 18 --> 18, 21 --> 21, 17 --> 17, 14 --> 14, 16 --> 16, 16 --> 16, 16 --> 16, 18 --> 18, 27 --> 27, 26 --> 26, 27 --> 26, 2251 --> 2103, 219 --> 217, 127 --> 127, 93 --> 81, 117 --> 117 )
[LOG] Average clause size reduction: 51.3118 --> 6.31246 (80 --> 2.6, 66 --> 3, 85.75 --> 1.5, 90.0714 --> 11.4286, 89.6 --> 10.3333, 89.4118 --> 1.05882, 90.3846 --> 5.38462, 86.8 --> 1.4, 84.3333 --> 1.5, 88.4 --> 9.97143, 87.3529 --> 9.47059, 82.1538 --> 3.07692, 82.5 --> 3.625, 82.8571 --> 5.85714, 84.6349 --> 12.3016, 81.9643 --> 9.32143, 83.7042 --> 9.00352, 81.8472 --> 3.54167, 80.5862 --> 3.41379, 79.7727 --> 6.87879, 78.4 --> 5.14, 3.25 --> 3.25, 4.5 --> 4.5, 1.71429 --> 1.71429, 5.66667 --> 5.66667, 6.125 --> 6.125, 1.125 --> 1.125, 1.23529 --> 1.23529, 1.30769 --> 1.30769, 1.4 --> 1.4, 1.45455 --> 1.45455, 1.6 --> 1.6, 1.6 --> 1.6, 1.5 --> 1.5, 2.07692 --> 2.07692, 2.36364 --> 2.36364, 2.25 --> 2.16667, 8.49434 --> 7.93585, 3.31818 --> 3.28788, 2.64583 --> 2.64583, 4.04348 --> 3.52174, 3.44118 --> 3.44118 )
[LOG] Overall execution time: 59.98 sec CPU time.
[LOG] Overall execution time: 60 sec real time.
Synthesis time: 60.49 sec (Real time) / 58.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.63 sec (Real time) / 0.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.37 sec (Real time) / 10.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 2196 17 62 1 2096
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 78.19 sec CPU time.
[LOG] Relation determinization time: 79 sec real time.
[LOG] Final circuit size: 1384 new AND gates.
[LOG] Size before ABC: 2536 AND gates.
[LOG] Size after ABC: 1384 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 39.73/39 sec (1.5/1 sec, 0.04/0 sec, 0.03/0 sec, 1.41/2 sec, 0.66/0 sec, 0.34/1 sec, 0.25/0 sec, 0.14/0 sec, 0.12/0 sec, 0.86/1 sec, 0.8/1 sec, 1.16/1 sec, 0.23/0 sec, 0.51/1 sec, 0.25/0 sec, 0.49/0 sec, 2.86/3 sec, 1/1 sec, 0.87/1 sec, 5.47/6 sec, 7.83/7 sec, 12.91/13 sec )
[LOG] Nr of iterations: 1569 (4, 3, 6, 12, 17, 17, 18, 16, 14, 19, 60, 85, 23, 38, 24, 36, 195, 63, 48, 38, 112, 90, 3, 2, 5, 11, 11, 16, 17, 15, 13, 14, 8, 16, 12, 19, 18, 14, 138, 60, 36, 27, 91, 85 )
[LOG] Total clause computation time: 12.94/15 sec (0.53/0.53 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.89/0.89 sec, 0.18/0.18 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.12/0.12 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.42/0.42 sec, 0.11/0.11 sec, 0.09/0.09 sec, 0.09/0.09 sec, 0.54/0.54 sec, 1.16/1.16 sec, 3.48/3.48 sec, 0.38/0.38 sec, 0.23/0.23 sec, 0.42/0.42 sec, 0.39/0.39 sec, 0.13/0.13 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.72/0.72 sec, 0.31/0.31 sec, 0.04/0.04 sec, 0.52/0.52 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.34/0.34 sec, 0.73/0.73 sec )
[LOG] Total clause minimization time: 63.29/61 sec (0.97/0.97 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.52/0.52 sec, 0.48/0.48 sec, 0.31/0.31 sec, 0.23/0.23 sec, 0.13/0.13 sec, 0.09/0.09 sec, 0.81/0.81 sec, 0.67/0.67 sec, 1.02/1.02 sec, 0.19/0.19 sec, 0.42/0.42 sec, 0.2/0.2 sec, 0.42/0.42 sec, 2.41/2.41 sec, 0.82/0.82 sec, 0.75/0.75 sec, 5.36/5.36 sec, 7.23/7.23 sec, 11.69/11.69 sec, 7.06/7.06 sec, 0.83/0.83 sec, 0.83/0.83 sec, 0.8/0.8 sec, 0.72/0.72 sec, 1.5/1.5 sec, 0.84/0.84 sec, 1.13/1.13 sec, 0.72/0.72 sec, 0.74/0.74 sec, 0.57/0.57 sec, 0.67/0.67 sec, 0.48/0.48 sec, 0.5/0.5 sec, 0.52/0.52 sec, 0.48/0.48 sec, 1.32/1.32 sec, 1.25/1.25 sec, 0.98/0.98 sec, 0.69/0.69 sec, 1.36/1.36 sec, 4.53/4.53 sec )
[LOG] Total clause size reduction: 85204 --> 8774 (315 --> 12, 208 --> 9, 515 --> 9, 1122 --> 85, 1616 --> 190, 1600 --> 17, 1683 --> 21, 1470 --> 19, 1261 --> 21, 1728 --> 64, 5605 --> 638, 7896 --> 1023, 2046 --> 112, 3404 --> 318, 2093 --> 74, 3150 --> 270, 17266 --> 1437, 5456 --> 215, 4089 --> 164, 3182 --> 153, 9435 --> 691, 7476 --> 696, 12 --> 12, 9 --> 9, 9 --> 9, 85 --> 84, 97 --> 97, 17 --> 17, 21 --> 21, 19 --> 19, 21 --> 21, 25 --> 24, 12 --> 12, 27 --> 26, 22 --> 22, 48 --> 47, 44 --> 43, 32 --> 31, 693 --> 669, 198 --> 198, 97 --> 96, 81 --> 75, 402 --> 387, 617 --> 617 )
[LOG] Average clause size reduction: 54.3047 --> 5.5921 (78.75 --> 3, 69.3333 --> 3, 85.8333 --> 1.5, 93.5 --> 7.08333, 95.0588 --> 11.1765, 94.1176 --> 1, 93.5 --> 1.16667, 91.875 --> 1.1875, 90.0714 --> 1.5, 90.9474 --> 3.36842, 93.4167 --> 10.6333, 92.8941 --> 12.0353, 88.9565 --> 4.86957, 89.5789 --> 8.36842, 87.2083 --> 3.08333, 87.5 --> 7.5, 88.5436 --> 7.36923, 86.6032 --> 3.4127, 85.1875 --> 3.41667, 83.7368 --> 4.02632, 84.2411 --> 6.16964, 83.0667 --> 7.73333, 4 --> 4, 4.5 --> 4.5, 1.8 --> 1.8, 7.72727 --> 7.63636, 8.81818 --> 8.81818, 1.0625 --> 1.0625, 1.23529 --> 1.23529, 1.26667 --> 1.26667, 1.61538 --> 1.61538, 1.78571 --> 1.71429, 1.5 --> 1.5, 1.6875 --> 1.625, 1.83333 --> 1.83333, 2.52632 --> 2.47368, 2.44444 --> 2.38889, 2.28571 --> 2.21429, 5.02174 --> 4.84783, 3.3 --> 3.3, 2.69444 --> 2.66667, 3 --> 2.77778, 4.41758 --> 4.25275, 7.25882 --> 7.25882 )
[LOG] Overall execution time: 78.19 sec CPU time.
[LOG] Overall execution time: 79 sec real time.
Synthesis time: 78.72 sec (Real time) / 75.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.47 sec (Real time) / 0.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.56 sec (Real time) / 12.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 2106 18 65 1 2001
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 665.44 sec CPU time.
[LOG] Relation determinization time: 669 sec real time.
[LOG] Final circuit size: 11792 new AND gates.
[LOG] Size before ABC: 31955 AND gates.
[LOG] Size after ABC: 11792 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 96.6/96 sec (2.28/2 sec, 0.02/0 sec, 0.03/0 sec, 0.79/1 sec, 0.7/0 sec, 0.22/1 sec, 1.07/1 sec, 0.25/0 sec, 0.26/0 sec, 0.29/0 sec, 0.93/1 sec, 0.18/1 sec, 0.16/0 sec, 0.41/0 sec, 0.21/0 sec, 0.26/1 sec, 5.69/5 sec, 1.36/2 sec, 1.21/1 sec, 0.46/0 sec, 0.55/1 sec, 57.77/58 sec, 21.5/21 sec )
[LOG] Nr of iterations: 4604 (5, 3, 6, 14, 24, 19, 22, 22, 22, 17, 51, 12, 10, 23, 20, 21, 136, 57, 94, 20, 32, 1802, 46, 4, 2, 5, 10, 8, 17, 16, 18, 16, 13, 12, 10, 9, 11, 16, 15, 66, 56, 90, 16, 19, 1661, 36 )
[LOG] Total clause computation time: 50.45/44 sec (1.23/1.23 sec, 0/0 sec, 0/0 sec, 0.54/0.54 sec, 0.24/0.24 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0/0 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.25/0.25 sec, 0.14/0.14 sec, 0.17/0.17 sec, 0.06/0.06 sec, 0.07/0.07 sec, 5.62/5.62 sec, 3.81/3.81 sec, 15.68/15.68 sec, 0.79/0.79 sec, 1.35/1.35 sec, 3.24/3.24 sec, 1.49/1.49 sec, 0.3/0.3 sec, 0.11/0.11 sec, 0.19/0.19 sec, 0.2/0.2 sec, 0.25/0.25 sec, 0.11/0.11 sec, 0.37/0.37 sec, 0.22/0.22 sec, 0.14/0.14 sec, 0.13/0.13 sec, 0.35/0.35 sec, 1.27/1.27 sec, 0.21/0.21 sec, 0.41/0.41 sec, 0.12/0.12 sec, 1.41/1.41 sec, 7.64/7.64 sec, 1.94/1.94 sec )
[LOG] Total clause minimization time: 609.59/615 sec (1.05/1.05 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.25/0.25 sec, 0.44/0.44 sec, 0.17/0.17 sec, 1.05/1.05 sec, 0.24/0.24 sec, 0.23/0.23 sec, 0.22/0.22 sec, 0.84/0.84 sec, 0.18/0.18 sec, 0.12/0.12 sec, 0.34/0.34 sec, 0.17/0.17 sec, 0.22/0.22 sec, 5.39/5.39 sec, 1.17/1.17 sec, 1/1 sec, 0.39/0.39 sec, 0.46/0.46 sec, 51.14/51.14 sec, 17.62/17.62 sec, 30.94/30.94 sec, 1.95/1.95 sec, 6.02/6.02 sec, 3.84/3.84 sec, 1.6/1.6 sec, 5.54/5.54 sec, 2.48/2.48 sec, 10.04/10.04 sec, 3.73/3.73 sec, 2.42/2.42 sec, 1.9/1.9 sec, 2.55/2.55 sec, 2.45/2.45 sec, 1.68/1.68 sec, 1.74/1.74 sec, 1.77/1.77 sec, 4.11/4.11 sec, 17.29/17.29 sec, 5.76/5.76 sec, 1.76/1.76 sec, 1.5/1.5 sec, 414.2/414.2 sec, 1.58/1.58 sec )
[LOG] Total clause size reduction: 256885 --> 71706 (440 --> 14, 218 --> 10, 540 --> 9, 1391 --> 138, 2438 --> 344, 1890 --> 22, 2184 --> 48, 2163 --> 37, 2142 --> 53, 1616 --> 32, 5000 --> 567, 1089 --> 37, 882 --> 15, 2134 --> 188, 1824 --> 55, 1900 --> 84, 12690 --> 1669, 5208 --> 252, 8556 --> 561, 1729 --> 74, 2790 --> 199, 160289 --> 35116, 3960 --> 227, 14 --> 14, 10 --> 10, 9 --> 9, 87 --> 87, 55 --> 55, 18 --> 18, 21 --> 21, 25 --> 25, 27 --> 27, 20 --> 20, 19 --> 19, 17 --> 17, 15 --> 15, 20 --> 20, 37 --> 37, 32 --> 32, 374 --> 338, 252 --> 232, 506 --> 483, 53 --> 49, 49 --> 49, 32005 --> 30231, 147 --> 147 )
[LOG] Average clause size reduction: 55.796 --> 15.5747 (88 --> 2.8, 72.6667 --> 3.33333, 90 --> 1.5, 99.3571 --> 9.85714, 101.583 --> 14.3333, 99.4737 --> 1.15789, 99.2727 --> 2.18182, 98.3182 --> 1.68182, 97.3636 --> 2.40909, 95.0588 --> 1.88235, 98.0392 --> 11.1176, 90.75 --> 3.08333, 88.2 --> 1.5, 92.7826 --> 8.17391, 91.2 --> 2.75, 90.4762 --> 4, 93.3088 --> 12.2721, 91.3684 --> 4.42105, 91.0213 --> 5.96809, 86.45 --> 3.7, 87.1875 --> 6.21875, 88.9506 --> 19.4872, 86.087 --> 4.93478, 3.5 --> 3.5, 5 --> 5, 1.8 --> 1.8, 8.7 --> 8.7, 6.875 --> 6.875, 1.05882 --> 1.05882, 1.3125 --> 1.3125, 1.38889 --> 1.38889, 1.6875 --> 1.6875, 1.53846 --> 1.53846, 1.58333 --> 1.58333, 1.7 --> 1.7, 1.66667 --> 1.66667, 1.81818 --> 1.81818, 2.3125 --> 2.3125, 2.13333 --> 2.13333, 5.66667 --> 5.12121, 4.5 --> 4.14286, 5.62222 --> 5.36667, 3.3125 --> 3.0625, 2.57895 --> 2.57895, 19.2685 --> 18.2005, 4.08333 --> 4.08333 )
[LOG] Overall execution time: 665.44 sec CPU time.
[LOG] Overall execution time: 669 sec real time.
Synthesis time: 668.52 sec (Real time) / 626.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.96 sec (Real time) / 2.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 143.29 sec (Real time) / 143.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 12554 19 68 1 12444
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 299.66 sec CPU time.
[LOG] Relation determinization time: 300 sec real time.
[LOG] Final circuit size: 1025 new AND gates.
[LOG] Size before ABC: 1739 AND gates.
[LOG] Size after ABC: 1025 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 119.09/119 sec (1.84/2 sec, 0.03/0 sec, 0.03/0 sec, 2.25/2 sec, 0.59/1 sec, 1.09/1 sec, 0.26/0 sec, 0.27/0 sec, 0.23/1 sec, 0.47/0 sec, 41.63/42 sec, 11.05/11 sec, 0.31/0 sec, 0.7/1 sec, 4.73/4 sec, 2.18/3 sec, 2.25/2 sec, 1.24/1 sec, 1.97/2 sec, 1.72/2 sec, 0.79/1 sec, 1.06/1 sec, 8.58/8 sec, 33.82/34 sec )
[LOG] Nr of iterations: 3270 (4, 3, 6, 13, 12, 20, 19, 12, 17, 19, 1710, 43, 13, 28, 119, 61, 69, 33, 70, 48, 24, 25, 153, 148, 3, 2, 5, 11, 10, 19, 18, 11, 16, 12, 13, 13, 11, 20, 17, 19, 52, 17, 59, 21, 18, 11, 119, 104 )
[LOG] Total clause computation time: 53.5/57 sec (0.88/0.88 sec, 0/0 sec, 0.01/0.01 sec, 1.31/1.31 sec, 0.34/0.34 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.07/0.07 sec, 1.83/1.83 sec, 2.35/2.35 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.3/0.3 sec, 0.22/0.22 sec, 0.26/0.26 sec, 0.14/0.14 sec, 0.21/0.21 sec, 0.18/0.18 sec, 0.12/0.12 sec, 0.13/0.13 sec, 2.73/2.73 sec, 1.27/1.27 sec, 30.93/30.93 sec, 0.2/0.2 sec, 0.85/0.85 sec, 1.05/1.05 sec, 1.07/1.07 sec, 0.43/0.43 sec, 0.09/0.09 sec, 0.11/0.11 sec, 1.94/1.94 sec, 0.18/0.18 sec, 0.15/0.15 sec, 0.12/0.12 sec, 0.11/0.11 sec, 0.11/0.11 sec, 0.09/0.09 sec, 0.14/0.14 sec, 1.09/1.09 sec, 0.07/0.07 sec, 0.28/0.28 sec, 0.16/0.16 sec, 0.16/0.16 sec, 0.09/0.09 sec, 0.7/0.7 sec, 0.82/0.82 sec )
[LOG] Total clause minimization time: 241.67/239 sec (0.95/0.95 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.94/0.94 sec, 0.24/0.24 sec, 1.05/1.05 sec, 0.24/0.24 sec, 0.27/0.27 sec, 0.22/0.22 sec, 0.39/0.39 sec, 38.91/38.91 sec, 8.68/8.68 sec, 0.24/0.24 sec, 0.59/0.59 sec, 4.33/4.33 sec, 1.88/1.88 sec, 1.88/1.88 sec, 1.07/1.07 sec, 1.67/1.67 sec, 1.46/1.46 sec, 0.63/0.63 sec, 0.9/0.9 sec, 5.61/5.61 sec, 32.38/32.38 sec, 55.89/55.89 sec, 1.9/1.9 sec, 5.64/5.64 sec, 1.99/1.99 sec, 2.36/2.36 sec, 3.44/3.44 sec, 3.79/3.79 sec, 11.42/11.42 sec, 2.52/2.52 sec, 1.8/1.8 sec, 1.05/1.05 sec, 1.24/1.24 sec, 0.94/0.94 sec, 1.03/1.03 sec, 0.91/0.91 sec, 1.03/1.03 sec, 2.3/2.3 sec, 1.76/1.76 sec, 3.11/3.11 sec, 1.22/1.22 sec, 1.37/1.37 sec, 0.77/0.77 sec, 26.63/26.63 sec, 2.98/2.98 sec )
[LOG] Total clause size reduction: 273289 --> 39537 (345 --> 11, 228 --> 9, 565 --> 9, 1344 --> 115, 1221 --> 110, 2090 --> 21, 1962 --> 22, 1188 --> 13, 1712 --> 20, 1908 --> 103, 179445 --> 31243, 4368 --> 499, 1236 --> 42, 2754 --> 112, 11918 --> 1587, 6000 --> 684, 6732 --> 425, 3136 --> 280, 6693 --> 265, 4512 --> 314, 2185 --> 67, 2256 --> 160, 14136 --> 871, 13524 --> 816, 11 --> 11, 9 --> 9, 9 --> 9, 97 --> 95, 92 --> 92, 21 --> 21, 22 --> 22, 13 --> 13, 20 --> 20, 18 --> 18, 24 --> 24, 19 --> 19, 21 --> 21, 46 --> 46, 33 --> 33, 41 --> 41, 227 --> 186, 34 --> 34, 175 --> 175, 55 --> 55, 40 --> 40, 25 --> 25, 456 --> 407, 323 --> 323 )
[LOG] Average clause size reduction: 83.5746 --> 12.0908 (86.25 --> 2.75, 76 --> 3, 94.1667 --> 1.5, 103.385 --> 8.84615, 101.75 --> 9.16667, 104.5 --> 1.05, 103.263 --> 1.15789, 99 --> 1.08333, 100.706 --> 1.17647, 100.421 --> 5.42105, 104.939 --> 18.2708, 101.581 --> 11.6047, 95.0769 --> 3.23077, 98.3571 --> 4, 100.151 --> 13.3361, 98.3607 --> 11.2131, 97.5652 --> 6.15942, 95.0303 --> 8.48485, 95.6143 --> 3.78571, 94 --> 6.54167, 91.0417 --> 2.79167, 90.24 --> 6.4, 92.3922 --> 5.69281, 91.3784 --> 5.51351, 3.66667 --> 3.66667, 4.5 --> 4.5, 1.8 --> 1.8, 8.81818 --> 8.63636, 9.2 --> 9.2, 1.10526 --> 1.10526, 1.22222 --> 1.22222, 1.18182 --> 1.18182, 1.25 --> 1.25, 1.5 --> 1.5, 1.84615 --> 1.84615, 1.46154 --> 1.46154, 1.90909 --> 1.90909, 2.3 --> 2.3, 1.94118 --> 1.94118, 2.15789 --> 2.15789, 4.36538 --> 3.57692, 2 --> 2, 2.9661 --> 2.9661, 2.61905 --> 2.61905, 2.22222 --> 2.22222, 2.27273 --> 2.27273, 3.83193 --> 3.42017, 3.10577 --> 3.10577 )
[LOG] Overall execution time: 299.66 sec CPU time.
[LOG] Overall execution time: 300 sec real time.
Synthesis time: 300.08 sec (Real time) / 292.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.41 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.47 sec (Real time) / 11.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 1827 20 71 1 1712
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.37 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 50 new AND gates.
[LOG] Size before ABC: 78 AND gates.
[LOG] Size after ABC: 49 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.13/1 sec (0.06/0 sec, 0.01/0 sec, 0/0 sec, 0.05/1 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 85 (12, 12, 5, 2, 8, 7, 11, 11, 3, 1, 7, 6 )
[LOG] Total clause computation time: 0.13/0 sec (0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.22/1 sec (0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0/0 sec, 0.09/0.09 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 1358 --> 158 (374 --> 24, 363 --> 23, 128 --> 7, 31 --> 0, 210 --> 16, 174 --> 11, 24 --> 23, 23 --> 23, 4 --> 4, 0 --> 0, 16 --> 16, 11 --> 11 )
[LOG] Average clause size reduction: 15.9765 --> 1.85882 (31.1667 --> 2, 30.25 --> 1.91667, 25.6 --> 1.4, 15.5 --> 0, 26.25 --> 2, 24.8571 --> 1.57143, 2.18182 --> 2.09091, 2.09091 --> 2.09091, 1.33333 --> 1.33333, 0 --> 0, 2.28571 --> 2.28571, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 0.37 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.58 sec (Real time) / 0.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 221 5 23 1 188
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 1.71 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 118 new AND gates.
[LOG] Size before ABC: 171 AND gates.
[LOG] Size after ABC: 118 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.65/1 sec (0.39/1 sec, 0.02/0 sec, 0.12/0 sec, 0.01/0 sec, 0.04/0 sec, 0.07/0 sec, 0/0 sec )
[LOG] Nr of iterations: 162 (19, 13, 6, 7, 7, 28, 8, 16, 12, 5, 6, 3, 27, 5 )
[LOG] Total clause computation time: 0.68/1 sec (0.19/0.19 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.24/0.24 sec, 0.15/0.15 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.99/1 sec (0.2/0.2 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0/0 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0/0 sec, 0.49/0.49 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.04/0.04 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 3089 --> 369 (702 --> 43, 456 --> 25, 185 --> 7, 216 --> 12, 210 --> 16, 918 --> 81, 231 --> 14, 34 --> 34, 25 --> 25, 7 --> 7, 12 --> 12, 4 --> 4, 81 --> 81, 8 --> 8 )
[LOG] Average clause size reduction: 19.0679 --> 2.27778 (36.9474 --> 2.26316, 35.0769 --> 1.92308, 30.8333 --> 1.16667, 30.8571 --> 1.71429, 30 --> 2.28571, 32.7857 --> 2.89286, 28.875 --> 1.75, 2.125 --> 2.125, 2.08333 --> 2.08333, 1.4 --> 1.4, 2 --> 2, 1.33333 --> 1.33333, 3 --> 3, 1.6 --> 1.6 )
[LOG] Overall execution time: 1.71 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.93 sec (Real time) / 1.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 325 6 26 1 286
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 3.79 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 146 new AND gates.
[LOG] Size before ABC: 234 AND gates.
[LOG] Size after ABC: 145 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.09/1 sec (0.57/0 sec, 0.26/1 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec, 0.09/0 sec, 0.09/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 200 (12, 14, 9, 7, 12, 14, 6, 30, 7, 9, 12, 8, 6, 10, 6, 3, 29, 6 )
[LOG] Total clause computation time: 1.33/1 sec (0.28/0.28 sec, 0.18/0.18 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0.66/0.66 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 2.35/2 sec (0.29/0.29 sec, 0.08/0.08 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.01/0.01 sec, 1.03/1.03 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.22/0.22 sec, 0.11/0.11 sec, 0.18/0.18 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 4489 --> 538 (506 --> 34, 585 --> 35, 352 --> 12, 258 --> 10, 462 --> 22, 533 --> 56, 200 --> 12, 1131 --> 112, 228 --> 11, 21 --> 21, 31 --> 31, 12 --> 12, 10 --> 10, 18 --> 18, 13 --> 13, 6 --> 6, 112 --> 112, 11 --> 11 )
[LOG] Average clause size reduction: 22.445 --> 2.69 (42.1667 --> 2.83333, 41.7857 --> 2.5, 39.1111 --> 1.33333, 36.8571 --> 1.42857, 38.5 --> 1.83333, 38.0714 --> 4, 33.3333 --> 2, 37.7 --> 3.73333, 32.5714 --> 1.57143, 2.33333 --> 2.33333, 2.58333 --> 2.58333, 1.5 --> 1.5, 1.66667 --> 1.66667, 1.8 --> 1.8, 2.16667 --> 2.16667, 2 --> 2, 3.86207 --> 3.86207, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 3.8 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.03 sec (Real time) / 3.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.51 sec (Real time) / 1.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 391 7 30 1 346
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 17.85 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 442 new AND gates.
[LOG] Size before ABC: 739 AND gates.
[LOG] Size after ABC: 442 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.52/9 sec (0.24/0 sec, 0.03/0 sec, 4.84/5 sec, 0.12/0 sec, 0.09/0 sec, 0.1/0 sec, 0.18/0 sec, 0.22/0 sec, 0.22/1 sec, 3.48/3 sec )
[LOG] Nr of iterations: 451 (8, 8, 50, 23, 19, 21, 19, 22, 33, 31, 7, 7, 49, 22, 17, 17, 18, 21, 32, 27 )
[LOG] Total clause computation time: 6.05/6 sec (0.11/0.11 sec, 0/0 sec, 2.41/2.41 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.1/0.1 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.47/0.47 sec, 0.13/0.13 sec, 1.72/1.72 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.3/0.3 sec, 0.22/0.22 sec, 0.09/0.09 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 11.48/11 sec (0.13/0.13 sec, 0.03/0.03 sec, 2.43/2.43 sec, 0.11/0.11 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.15/0.15 sec, 0.16/0.16 sec, 3.4/3.4 sec, 2.02/2.02 sec, 0.21/0.21 sec, 0.33/0.33 sec, 0.27/0.27 sec, 0.41/0.41 sec, 0.25/0.25 sec, 0.23/0.23 sec, 0.23/0.23 sec, 0.45/0.45 sec, 0.47/0.47 sec )
[LOG] Total clause size reduction: 11052 --> 1537 (357 --> 12, 350 --> 26, 2401 --> 205, 1056 --> 66, 846 --> 52, 920 --> 68, 810 --> 76, 924 --> 78, 1376 --> 110, 1260 --> 105, 12 --> 12, 26 --> 26, 205 --> 198, 66 --> 65, 46 --> 45, 50 --> 49, 76 --> 76, 78 --> 78, 110 --> 107, 83 --> 83 )
[LOG] Average clause size reduction: 24.5055 --> 3.40798 (44.625 --> 1.5, 43.75 --> 3.25, 48.02 --> 4.1, 45.913 --> 2.86957, 44.5263 --> 2.73684, 43.8095 --> 3.2381, 42.6316 --> 4, 42 --> 3.54545, 41.697 --> 3.33333, 40.6452 --> 3.3871, 1.71429 --> 1.71429, 3.71429 --> 3.71429, 4.18367 --> 4.04082, 3 --> 2.95455, 2.70588 --> 2.64706, 2.94118 --> 2.88235, 4.22222 --> 4.22222, 3.71429 --> 3.71429, 3.4375 --> 3.34375, 3.07407 --> 3.07407 )
[LOG] Overall execution time: 17.85 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 18.15 sec (Real time) / 17.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.49 sec (Real time) / 6.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 728 8 33 1 677
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 47.35 sec CPU time.
[LOG] Relation determinization time: 48 sec real time.
[LOG] Final circuit size: 841 new AND gates.
[LOG] Size before ABC: 1672 AND gates.
[LOG] Size after ABC: 841 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 18.47/18 sec (0.66/1 sec, 0.06/0 sec, 2.36/2 sec, 0.37/0 sec, 0.33/1 sec, 0.39/0 sec, 0.29/0 sec, 0.91/1 sec, 0.83/1 sec, 4.59/5 sec, 3.01/3 sec, 4.67/4 sec )
[LOG] Nr of iterations: 836 (7, 17, 44, 27, 22, 32, 33, 27, 21, 135, 50, 12, 5, 14, 42, 26, 20, 30, 32, 26, 20, 134, 49, 11 )
[LOG] Total clause computation time: 11.34/15 sec (0.32/0.32 sec, 0.01/0.01 sec, 1.04/1.04 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.1/0.1 sec, 0.06/0.06 sec, 0.46/0.46 sec, 0.31/0.31 sec, 1.28/1.28 sec, 0.19/0.19 sec, 0.37/0.37 sec, 2.15/2.15 sec, 0.56/0.56 sec, 0.66/0.66 sec, 0.24/0.24 sec, 0.19/0.19 sec, 0.17/0.17 sec, 0.19/0.19 sec, 0.75/0.75 sec, 0.5/0.5 sec, 1.09/1.09 sec, 0.18/0.18 sec, 0.38/0.38 sec )
[LOG] Total clause minimization time: 34.91/32 sec (0.33/0.33 sec, 0.05/0.05 sec, 1.3/1.3 sec, 0.29/0.29 sec, 0.25/0.25 sec, 0.29/0.29 sec, 0.22/0.22 sec, 0.45/0.45 sec, 0.52/0.52 sec, 3.27/3.27 sec, 2.79/2.79 sec, 4.3/4.3 sec, 4.35/4.35 sec, 1.49/1.49 sec, 1.16/1.16 sec, 1.09/1.09 sec, 1.38/1.38 sec, 1.41/1.41 sec, 1.9/1.9 sec, 1.02/1.02 sec, 0.96/0.96 sec, 2.63/2.63 sec, 2.1/2.1 sec, 1.36/1.36 sec )
[LOG] Total clause size reduction: 23255 --> 3668 (348 --> 15, 912 --> 47, 2408 --> 189, 1430 --> 74, 1134 --> 75, 1643 --> 94, 1664 --> 98, 1326 --> 122, 1000 --> 103, 6566 --> 997, 2352 --> 154, 517 --> 28, 9 --> 9, 37 --> 37, 178 --> 157, 74 --> 71, 66 --> 65, 89 --> 87, 98 --> 86, 122 --> 121, 103 --> 102, 997 --> 756, 154 --> 153, 28 --> 28 )
[LOG] Average clause size reduction: 27.817 --> 4.38756 (49.7143 --> 2.14286, 53.6471 --> 2.76471, 54.7273 --> 4.29545, 52.963 --> 2.74074, 51.5455 --> 3.40909, 51.3438 --> 2.9375, 50.4242 --> 2.9697, 49.1111 --> 4.51852, 47.619 --> 4.90476, 48.637 --> 7.38519, 47.04 --> 3.08, 43.0833 --> 2.33333, 1.8 --> 1.8, 2.64286 --> 2.64286, 4.2381 --> 3.7381, 2.84615 --> 2.73077, 3.3 --> 3.25, 2.96667 --> 2.9, 3.0625 --> 2.6875, 4.69231 --> 4.65385, 5.15 --> 5.1, 7.4403 --> 5.64179, 3.14286 --> 3.12245, 2.54545 --> 2.54545 )
[LOG] Overall execution time: 47.35 sec CPU time.
[LOG] Overall execution time: 48 sec real time.
Synthesis time: 47.75 sec (Real time) / 45.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.39 sec (Real time) / 18.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 1171 9 37 1 1113
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 222.79 sec CPU time.
[LOG] Relation determinization time: 223 sec real time.
[LOG] Final circuit size: 1338 new AND gates.
[LOG] Size before ABC: 2551 AND gates.
[LOG] Size after ABC: 1338 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 73.18/73 sec (3.7/4 sec, 0.09/0 sec, 6.65/7 sec, 3.4/3 sec, 1.96/2 sec, 0.99/1 sec, 1.34/1 sec, 1.08/2 sec, 5.44/5 sec, 7.46/7 sec, 12.22/13 sec, 14.92/15 sec, 13.93/13 sec )
[LOG] Nr of iterations: 1218 (8, 11, 110, 26, 48, 26, 35, 30, 29, 22, 34, 249, 15, 7, 10, 106, 25, 47, 22, 32, 28, 28, 21, 33, 203, 13 )
[LOG] Total clause computation time: 49.55/50 sec (1.85/1.85 sec, 0/0 sec, 2.44/2.44 sec, 0.33/0.33 sec, 0.52/0.52 sec, 0.21/0.21 sec, 0.31/0.31 sec, 0.19/0.19 sec, 2.87/2.87 sec, 2.44/2.44 sec, 1.83/1.83 sec, 2.11/2.11 sec, 2.73/2.73 sec, 6.41/6.41 sec, 3.78/3.78 sec, 1.43/1.43 sec, 1.13/1.13 sec, 0.98/0.98 sec, 0.61/0.61 sec, 0.78/0.78 sec, 0.66/0.66 sec, 4.1/4.1 sec, 6.88/6.88 sec, 1.04/1.04 sec, 2.07/2.07 sec, 1.85/1.85 sec )
[LOG] Total clause minimization time: 169.6/168 sec (1.85/1.85 sec, 0.09/0.09 sec, 4.11/4.11 sec, 3.04/3.04 sec, 1.37/1.37 sec, 0.74/0.74 sec, 1.02/1.02 sec, 0.88/0.88 sec, 2.53/2.53 sec, 4.99/4.99 sec, 10.36/10.36 sec, 12.6/12.6 sec, 11.17/11.17 sec, 24.58/24.58 sec, 5.49/5.49 sec, 6.67/6.67 sec, 6.04/6.04 sec, 6.97/6.97 sec, 7.82/7.82 sec, 6.45/6.45 sec, 8.93/8.93 sec, 9.6/9.6 sec, 5.73/5.73 sec, 9.08/9.08 sec, 9.65/9.65 sec, 7.84/7.84 sec )
[LOG] Total clause size reduction: 38014 --> 6127 (441 --> 12, 620 --> 24, 6649 --> 595, 1500 --> 83, 2773 --> 222, 1450 --> 71, 1938 --> 108, 1624 --> 85, 1540 --> 181, 1134 --> 114, 1749 --> 128, 12896 --> 1914, 714 --> 39, 12 --> 12, 24 --> 24, 563 --> 529, 83 --> 72, 222 --> 211, 56 --> 56, 98 --> 94, 78 --> 74, 181 --> 180, 114 --> 110, 128 --> 122, 1392 --> 1032, 35 --> 35 )
[LOG] Average clause size reduction: 31.2102 --> 5.03038 (55.125 --> 1.5, 56.3636 --> 2.18182, 60.4455 --> 5.40909, 57.6923 --> 3.19231, 57.7708 --> 4.625, 55.7692 --> 2.73077, 55.3714 --> 3.08571, 54.1333 --> 2.83333, 53.1034 --> 6.24138, 51.5455 --> 5.18182, 51.4412 --> 3.76471, 51.7912 --> 7.68675, 47.6 --> 2.6, 1.71429 --> 1.71429, 2.4 --> 2.4, 5.31132 --> 4.99057, 3.32 --> 2.88, 4.7234 --> 4.48936, 2.54545 --> 2.54545, 3.0625 --> 2.9375, 2.78571 --> 2.64286, 6.46429 --> 6.42857, 5.42857 --> 5.2381, 3.87879 --> 3.69697, 6.85714 --> 5.08374, 2.69231 --> 2.69231 )
[LOG] Overall execution time: 222.8 sec CPU time.
[LOG] Overall execution time: 223 sec real time.
Synthesis time: 223.25 sec (Real time) / 214.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.40 sec (Real time) / 0.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 49.79 sec (Real time) / 49.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 1710 10 40 1 1647
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 673.16 sec CPU time.
[LOG] Relation determinization time: 674 sec real time.
[LOG] Final circuit size: 1885 new AND gates.
[LOG] Size before ABC: 3840 AND gates.
[LOG] Size after ABC: 1885 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 184.9/185 sec (6.1/6 sec, 0.24/0 sec, 8.99/9 sec, 5.17/5 sec, 7.13/7 sec, 4.68/5 sec, 3.42/4 sec, 2.78/2 sec, 13.78/14 sec, 4.02/4 sec, 13.48/14 sec, 25.5/25 sec, 31.69/32 sec, 57.92/58 sec )
[LOG] Nr of iterations: 1522 (8, 13, 60, 32, 45, 38, 27, 32, 42, 39, 21, 135, 283, 13, 7, 9, 58, 26, 37, 37, 25, 29, 41, 33, 20, 119, 282, 11 )
[LOG] Total clause computation time: 175.32/176 sec (3.01/3.01 sec, 0.04/0.04 sec, 3.48/3.48 sec, 1.66/1.66 sec, 0.47/0.47 sec, 1.56/1.56 sec, 0.31/0.31 sec, 0.21/0.21 sec, 6.99/6.99 sec, 0.38/0.38 sec, 3.32/3.32 sec, 12.59/12.59 sec, 6.89/6.89 sec, 18.78/18.78 sec, 22.81/22.81 sec, 11.9/11.9 sec, 4.8/4.8 sec, 2.26/2.26 sec, 1.67/1.67 sec, 3.86/3.86 sec, 3.47/3.47 sec, 1.42/1.42 sec, 11.89/11.89 sec, 2.25/2.25 sec, 7.93/7.93 sec, 22.69/22.69 sec, 7.27/7.27 sec, 11.41/11.41 sec )
[LOG] Total clause minimization time: 488.28/489 sec (3.09/3.09 sec, 0.19/0.19 sec, 5.44/5.44 sec, 3.5/3.5 sec, 6.6/6.6 sec, 3.1/3.1 sec, 3.1/3.1 sec, 2.54/2.54 sec, 6.77/6.77 sec, 3.59/3.59 sec, 10.14/10.14 sec, 12.72/12.72 sec, 24.45/24.45 sec, 39.1/39.1 sec, 86.7/86.7 sec, 16.96/16.96 sec, 19.96/19.96 sec, 20.04/20.04 sec, 30.72/30.72 sec, 20.41/20.41 sec, 28.52/28.52 sec, 22.45/22.45 sec, 17.72/17.72 sec, 37.5/37.5 sec, 16.91/16.91 sec, 14.99/14.99 sec, 19.5/19.5 sec, 11.57/11.57 sec )
[LOG] Total clause size reduction: 50331 --> 8741 (476 --> 12, 804 --> 49, 3894 --> 290, 2015 --> 121, 2816 --> 155, 2331 --> 128, 1612 --> 81, 1891 --> 108, 2460 --> 340, 2242 --> 113, 1160 --> 137, 7638 --> 1021, 15792 --> 2309, 660 --> 37, 12 --> 12, 28 --> 28, 276 --> 268, 80 --> 79, 111 --> 110, 128 --> 124, 75 --> 75, 96 --> 91, 340 --> 320, 86 --> 86, 137 --> 128, 829 --> 680, 2309 --> 1806, 33 --> 33 )
[LOG] Average clause size reduction: 33.069 --> 5.7431 (59.5 --> 1.5, 61.8462 --> 3.76923, 64.9 --> 4.83333, 62.9688 --> 3.78125, 62.5778 --> 3.44444, 61.3421 --> 3.36842, 59.7037 --> 3, 59.0938 --> 3.375, 58.5714 --> 8.09524, 57.4872 --> 2.89744, 55.2381 --> 6.52381, 56.5778 --> 7.56296, 55.8021 --> 8.15901, 50.7692 --> 2.84615, 1.71429 --> 1.71429, 3.11111 --> 3.11111, 4.75862 --> 4.62069, 3.07692 --> 3.03846, 3 --> 2.97297, 3.45946 --> 3.35135, 3 --> 3, 3.31034 --> 3.13793, 8.29268 --> 7.80488, 2.60606 --> 2.60606, 6.85 --> 6.4, 6.96639 --> 5.71429, 8.18794 --> 6.40426, 3 --> 3 )
[LOG] Overall execution time: 673.18 sec CPU time.
[LOG] Overall execution time: 674 sec real time.
Synthesis time: 673.77 sec (Real time) / 648.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.84 sec (Real time) / 0.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 213.52 sec (Real time) / 213.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 2297 11 43 1 2229
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 10.38 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 961 new AND gates.
[LOG] Size before ABC: 1759 AND gates.
[LOG] Size after ABC: 960 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.64/5 sec (0.9/1 sec, 0.18/0 sec, 0.35/0 sec, 0.01/0 sec, 0.04/0 sec, 0.01/0 sec, 0.78/1 sec, 3.37/3 sec )
[LOG] Nr of iterations: 635 (6, 6, 12, 5, 15, 8, 243, 46, 3, 4, 8, 4, 9, 6, 215, 45 )
[LOG] Total clause computation time: 3.94/5 sec (0.45/0.45 sec, 0.18/0.18 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.1/0.1 sec, 1.37/1.37 sec, 0.96/0.96 sec, 0.31/0.31 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.1/0.1 sec, 0.13/0.13 sec, 0.12/0.12 sec )
[LOG] Total clause minimization time: 6.31/5 sec (0.45/0.45 sec, 0/0 sec, 0.31/0.31 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.67/0.67 sec, 1.99/1.99 sec, 0.95/0.95 sec, 0.04/0.04 sec, 0.33/0.33 sec, 0.12/0.12 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0.94/0.94 sec, 0.31/0.31 sec )
[LOG] Total clause size reduction: 14280 --> 3959 (215 --> 13, 210 --> 24, 451 --> 36, 160 --> 7, 546 --> 41, 266 --> 26, 8954 --> 1823, 1620 --> 230, 5 --> 5, 16 --> 16, 21 --> 20, 7 --> 7, 21 --> 17, 20 --> 20, 1538 --> 1444, 230 --> 230 )
[LOG] Average clause size reduction: 22.4882 --> 6.23465 (35.8333 --> 2.16667, 35 --> 4, 37.5833 --> 3, 32 --> 1.4, 36.4 --> 2.73333, 33.25 --> 3.25, 36.8477 --> 7.50206, 35.2174 --> 5, 1.66667 --> 1.66667, 4 --> 4, 2.625 --> 2.5, 1.75 --> 1.75, 2.33333 --> 1.88889, 3.33333 --> 3.33333, 7.15349 --> 6.71628, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 10.38 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 10.77 sec (Real time) / 10.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.68 sec (Real time) / 4.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1180 7 28 1 1138
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 29.99 sec CPU time.
[LOG] Relation determinization time: 30 sec real time.
[LOG] Final circuit size: 945 new AND gates.
[LOG] Size before ABC: 1822 AND gates.
[LOG] Size after ABC: 945 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 12.51/12 sec (0.14/0 sec, 0.65/0 sec, 0.01/0 sec, 0.31/1 sec, 0.01/0 sec, 2.42/2 sec, 0.62/1 sec, 2.49/2 sec, 5.47/6 sec, 0.39/0 sec )
[LOG] Nr of iterations: 859 (8, 22, 5, 22, 8, 104, 67, 103, 89, 29, 6, 14, 4, 21, 6, 103, 34, 102, 85, 27 )
[LOG] Total clause computation time: 11.07/11 sec (0.07/0.07 sec, 0.25/0.25 sec, 0/0 sec, 0.05/0.05 sec, 0/0 sec, 0.09/0.09 sec, 0.17/0.17 sec, 1.77/1.77 sec, 0.54/0.54 sec, 0.23/0.23 sec, 1.96/1.96 sec, 2.04/2.04 sec, 0.18/0.18 sec, 0.2/0.2 sec, 0.18/0.18 sec, 0.08/0.08 sec, 0.2/0.2 sec, 0.16/0.16 sec, 0.28/0.28 sec, 2.62/2.62 sec )
[LOG] Total clause minimization time: 18.56/19 sec (0.07/0.07 sec, 0.4/0.4 sec, 0.01/0.01 sec, 0.26/0.26 sec, 0.01/0.01 sec, 2.31/2.31 sec, 0.44/0.44 sec, 0.71/0.71 sec, 4.92/4.92 sec, 0.16/0.16 sec, 1.87/1.87 sec, 0.14/0.14 sec, 0.21/0.21 sec, 2.11/2.11 sec, 0.16/0.16 sec, 0.82/0.82 sec, 0.3/0.3 sec, 0.6/0.6 sec, 0.71/0.71 sec, 2.35/2.35 sec )
[LOG] Total clause size reduction: 22939 --> 4202 (371 --> 14, 1092 --> 138, 204 --> 7, 1050 --> 101, 343 --> 15, 4944 --> 482, 3102 --> 499, 4692 --> 467, 3960 --> 498, 1232 --> 159, 11 --> 11, 67 --> 67, 7 --> 7, 101 --> 96, 11 --> 11, 482 --> 416, 181 --> 169, 467 --> 429, 473 --> 467, 149 --> 149 )
[LOG] Average clause size reduction: 26.7043 --> 4.89173 (46.375 --> 1.75, 49.6364 --> 6.27273, 40.8 --> 1.4, 47.7273 --> 4.59091, 42.875 --> 1.875, 47.5385 --> 4.63462, 46.2985 --> 7.44776, 45.5534 --> 4.53398, 44.4944 --> 5.59551, 42.4828 --> 5.48276, 1.83333 --> 1.83333, 4.78571 --> 4.78571, 1.75 --> 1.75, 4.80952 --> 4.57143, 1.83333 --> 1.83333, 4.67961 --> 4.03883, 5.32353 --> 4.97059, 4.57843 --> 4.20588, 5.56471 --> 5.49412, 5.51852 --> 5.51852 )
[LOG] Overall execution time: 29.99 sec CPU time.
[LOG] Overall execution time: 30 sec real time.
Synthesis time: 30.36 sec (Real time) / 29.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.73 sec (Real time) / 6.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 1235 9 34 1 1182
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 503.54 sec CPU time.
[LOG] Relation determinization time: 505 sec real time.
[LOG] Final circuit size: 8262 new AND gates.
[LOG] Size before ABC: 17665 AND gates.
[LOG] Size after ABC: 8261 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 109.23/110 sec (0.31/1 sec, 0.64/0 sec, 0/0 sec, 1.19/2 sec, 0.01/0 sec, 1.93/2 sec, 0.05/0 sec, 8.73/8 sec, 19.22/20 sec, 50.65/50 sec, 26.5/27 sec )
[LOG] Nr of iterations: 4849 (10, 10, 4, 23, 6, 152, 12, 620, 608, 847, 218, 7, 9, 3, 16, 4, 29, 10, 614, 605, 832, 210 )
[LOG] Total clause computation time: 210.41/221 sec (0.15/0.15 sec, 0.6/0.6 sec, 0/0 sec, 0.17/0.17 sec, 0/0 sec, 0.26/0.26 sec, 0/0 sec, 0.81/0.81 sec, 2.54/2.54 sec, 9.83/9.83 sec, 12.97/12.97 sec, 45.39/45.39 sec, 22.42/22.42 sec, 11.91/11.91 sec, 5.81/5.81 sec, 9.02/9.02 sec, 3.66/3.66 sec, 43.16/43.16 sec, 5.78/5.78 sec, 6.31/6.31 sec, 9.19/9.19 sec, 20.43/20.43 sec )
[LOG] Total clause minimization time: 288.75/277 sec (0.15/0.15 sec, 0.04/0.04 sec, 0/0 sec, 1.02/1.02 sec, 0.01/0.01 sec, 1.65/1.65 sec, 0.05/0.05 sec, 7.76/7.76 sec, 16.44/16.44 sec, 40.18/40.18 sec, 13.39/13.39 sec, 15.44/15.44 sec, 2.19/2.19 sec, 10.77/10.77 sec, 13.88/13.88 sec, 14.01/14.01 sec, 9.49/9.49 sec, 5.37/5.37 sec, 36.96/36.96 sec, 34.82/34.82 sec, 50.75/50.75 sec, 14.38/14.38 sec )
[LOG] Total clause size reduction: 149806 --> 38691 (540 --> 23, 531 --> 38, 174 --> 6, 1254 --> 106, 280 --> 17, 8305 --> 903, 594 --> 53, 32807 --> 5253, 31564 --> 5069, 43146 --> 7903, 10850 --> 1655, 13 --> 13, 38 --> 38, 6 --> 6, 66 --> 65, 7 --> 7, 68 --> 47, 44 --> 44, 5190 --> 4528, 5043 --> 4106, 7708 --> 7233, 1578 --> 1578 )
[LOG] Average clause size reduction: 30.8942 --> 7.97917 (54 --> 2.3, 53.1 --> 3.8, 43.5 --> 1.5, 54.5217 --> 4.6087, 46.6667 --> 2.83333, 54.6382 --> 5.94079, 49.5 --> 4.41667, 52.9145 --> 8.47258, 51.9145 --> 8.33717, 50.9398 --> 9.33058, 49.7706 --> 7.59174, 1.85714 --> 1.85714, 4.22222 --> 4.22222, 2 --> 2, 4.125 --> 4.0625, 1.75 --> 1.75, 2.34483 --> 1.62069, 4.4 --> 4.4, 8.45277 --> 7.37459, 8.33554 --> 6.78678, 9.26442 --> 8.69351, 7.51429 --> 7.51429 )
[LOG] Overall execution time: 503.54 sec CPU time.
[LOG] Overall execution time: 505 sec real time.
Synthesis time: 505.42 sec (Real time) / 479.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.38 sec (Real time) / 2.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 553.49 sec (Real time) / 553.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 8600 11 38 1 8541
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 97.18 sec CPU time.
[LOG] Relation determinization time: 97 sec real time.
[LOG] Final circuit size: 2045 new AND gates.
[LOG] Size before ABC: 4487 AND gates.
[LOG] Size after ABC: 2044 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 38.4/39 sec (3.85/4 sec, 4.55/5 sec, 3.84/3 sec, 2.82/3 sec, 2.46/3 sec, 2.53/2 sec, 2.5/3 sec, 5.2/5 sec, 8.47/8 sec, 0.05/0 sec, 0.77/1 sec, 1.32/1 sec, 0.04/1 sec )
[LOG] Nr of iterations: 1870 (149, 247, 166, 20, 105, 87, 88, 44, 64, 9, 11, 7, 6, 148, 167, 148, 18, 97, 83, 84, 42, 56, 8, 6, 6, 4 )
[LOG] Total clause computation time: 36.42/39 sec (0.88/0.88 sec, 0.31/0.31 sec, 0.44/0.44 sec, 2.02/2.02 sec, 0.23/0.23 sec, 0.26/0.26 sec, 0.19/0.19 sec, 0.83/0.83 sec, 5.75/5.75 sec, 0.01/0.01 sec, 0.66/0.66 sec, 0.49/0.49 sec, 0.03/0.03 sec, 9.67/9.67 sec, 0.38/0.38 sec, 1.65/1.65 sec, 5.48/5.48 sec, 0.28/0.28 sec, 0.23/0.23 sec, 0.23/0.23 sec, 1.75/1.75 sec, 1.47/1.47 sec, 0.8/0.8 sec, 0.83/0.83 sec, 0.71/0.71 sec, 0.84/0.84 sec )
[LOG] Total clause minimization time: 59.03/57 sec (2.92/2.92 sec, 4.18/4.18 sec, 3.31/3.31 sec, 0.8/0.8 sec, 2.13/2.13 sec, 2.21/2.21 sec, 2.27/2.27 sec, 4.33/4.33 sec, 2.67/2.67 sec, 0.04/0.04 sec, 0.1/0.1 sec, 0.82/0.82 sec, 0.01/0.01 sec, 7.59/7.59 sec, 6.17/6.17 sec, 2.57/2.57 sec, 0.58/0.58 sec, 2.34/2.34 sec, 4.18/4.18 sec, 2.61/2.61 sec, 1.75/1.75 sec, 1.58/1.58 sec, 1.06/1.06 sec, 0.68/0.68 sec, 1.13/1.13 sec, 1/1 sec )
[LOG] Total clause size reduction: 70838 --> 11311 (10212 --> 1669, 16728 --> 1561, 11055 --> 1469, 1254 --> 88, 6760 --> 467, 5504 --> 380, 5481 --> 395, 2666 --> 261, 3843 --> 460, 480 --> 15, 590 --> 38, 348 --> 11, 285 --> 10, 1669 --> 1177, 822 --> 586, 1243 --> 1011, 81 --> 81, 408 --> 338, 356 --> 294, 368 --> 317, 251 --> 251, 388 --> 386, 15 --> 15, 13 --> 13, 11 --> 11, 7 --> 7 )
[LOG] Average clause size reduction: 37.8813 --> 6.04866 (68.5369 --> 11.2013, 67.7247 --> 6.31984, 66.5964 --> 8.8494, 62.7 --> 4.4, 64.381 --> 4.44762, 63.2644 --> 4.36782, 62.2841 --> 4.48864, 60.5909 --> 5.93182, 60.0469 --> 7.1875, 53.3333 --> 1.66667, 53.6364 --> 3.45455, 49.7143 --> 1.57143, 47.5 --> 1.66667, 11.277 --> 7.9527, 4.92216 --> 3.50898, 8.39865 --> 6.83108, 4.5 --> 4.5, 4.20619 --> 3.48454, 4.28916 --> 3.54217, 4.38095 --> 3.77381, 5.97619 --> 5.97619, 6.92857 --> 6.89286, 1.875 --> 1.875, 2.16667 --> 2.16667, 1.83333 --> 1.83333, 1.75 --> 1.75 )
[LOG] Overall execution time: 97.18 sec CPU time.
[LOG] Overall execution time: 97 sec real time.
Synthesis time: 97.87 sec (Real time) / 93.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.97 sec (Real time) / 0.97 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 104.71 sec (Real time) / 104.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 2458 13 43 1 2390
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 117.84 sec CPU time.
[LOG] Relation determinization time: 119 sec real time.
[LOG] Final circuit size: 2567 new AND gates.
[LOG] Size before ABC: 5546 AND gates.
[LOG] Size after ABC: 2567 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 44.3/44 sec (4.67/5 sec, 4.72/4 sec, 4.33/5 sec, 1.64/1 sec, 3.5/4 sec, 3.2/3 sec, 5.98/6 sec, 3.96/4 sec, 1.58/2 sec, 8.61/8 sec, 0.06/0 sec, 0.09/0 sec, 1.93/2 sec, 0.03/0 sec )
[LOG] Nr of iterations: 2286 (200, 222, 184, 19, 108, 119, 83, 132, 43, 67, 8, 11, 9, 5, 147, 189, 168, 18, 106, 111, 79, 131, 41, 60, 7, 9, 6, 4 )
[LOG] Total clause computation time: 42.32/37 sec (1/1 sec, 0.36/0.36 sec, 0.69/0.69 sec, 1.11/1.11 sec, 0.22/0.22 sec, 0.26/0.26 sec, 0.24/0.24 sec, 0.39/0.39 sec, 0.64/0.64 sec, 5.75/5.75 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.66/0.66 sec, 0.02/0.02 sec, 14.29/14.29 sec, 0.39/0.39 sec, 1.88/1.88 sec, 2.41/2.41 sec, 0.32/0.32 sec, 0.29/0.29 sec, 0.3/0.3 sec, 0.48/0.48 sec, 3.95/3.95 sec, 2.06/2.06 sec, 1.01/1.01 sec, 1.26/1.26 sec, 1.09/1.09 sec, 1.21/1.21 sec )
[LOG] Total clause minimization time: 73.52/79 sec (3.59/3.59 sec, 4.24/4.24 sec, 3.55/3.55 sec, 0.5/0.5 sec, 3.23/3.23 sec, 2.88/2.88 sec, 5.72/5.72 sec, 3.48/3.48 sec, 0.9/0.9 sec, 2.78/2.78 sec, 0.05/0.05 sec, 0.06/0.06 sec, 1.26/1.26 sec, 0.01/0.01 sec, 11.44/11.44 sec, 6.85/6.85 sec, 2.42/2.42 sec, 0.63/0.63 sec, 2.55/2.55 sec, 4.71/4.71 sec, 1.93/1.93 sec, 2.77/2.77 sec, 1.92/1.92 sec, 1.77/1.77 sec, 0.85/0.85 sec, 1.21/1.21 sec, 1.54/1.54 sec, 0.68/0.68 sec )
[LOG] Total clause size reduction: 93315 --> 13807 (15124 --> 2443, 16575 --> 1286, 13542 --> 1704, 1314 --> 78, 7704 --> 458, 8378 --> 544, 5740 --> 347, 9039 --> 584, 2856 --> 251, 4422 --> 502, 462 --> 13, 650 --> 23, 512 --> 21, 252 --> 7, 1646 --> 1252, 965 --> 708, 1498 --> 1196, 78 --> 78, 448 --> 379, 482 --> 394, 320 --> 281, 584 --> 534, 239 --> 239, 437 --> 437, 13 --> 13, 17 --> 17, 11 --> 11, 7 --> 7 )
[LOG] Average clause size reduction: 40.8202 --> 6.03981 (75.62 --> 12.215, 74.6622 --> 5.79279, 73.5978 --> 9.26087, 69.1579 --> 4.10526, 71.3333 --> 4.24074, 70.4034 --> 4.57143, 69.1566 --> 4.18072, 68.4773 --> 4.42424, 66.4186 --> 5.83721, 66 --> 7.49254, 57.75 --> 1.625, 59.0909 --> 2.09091, 56.8889 --> 2.33333, 50.4 --> 1.4, 11.1973 --> 8.51701, 5.10582 --> 3.74603, 8.91667 --> 7.11905, 4.33333 --> 4.33333, 4.22642 --> 3.57547, 4.34234 --> 3.54955, 4.05063 --> 3.55696, 4.45802 --> 4.07634, 5.82927 --> 5.82927, 7.28333 --> 7.28333, 1.85714 --> 1.85714, 1.88889 --> 1.88889, 1.83333 --> 1.83333, 1.75 --> 1.75 )
[LOG] Overall execution time: 117.84 sec CPU time.
[LOG] Overall execution time: 119 sec real time.
Synthesis time: 118.47 sec (Real time) / 113.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.06 sec (Real time) / 1.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 75.92 sec (Real time) / 75.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 3038 15 47 1 2962
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 223.39 sec CPU time.
[LOG] Relation determinization time: 224 sec real time.
[LOG] Final circuit size: 3068 new AND gates.
[LOG] Size before ABC: 6633 AND gates.
[LOG] Size after ABC: 3068 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 71.97/72 sec (7.65/8 sec, 6.23/6 sec, 6/6 sec, 1.84/2 sec, 5.64/5 sec, 7.37/8 sec, 4.06/4 sec, 5.37/5 sec, 8.75/9 sec, 1.94/2 sec, 16.79/17 sec, 0.12/0 sec, 0.07/0 sec, 0.09/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 2708 (177, 195, 182, 25, 151, 159, 118, 128, 85, 39, 117, 11, 8, 9, 5, 130, 165, 175, 23, 150, 152, 117, 126, 84, 38, 112, 9, 7, 8, 3 )
[LOG] Total clause computation time: 82.49/90 sec (1.72/1.72 sec, 0.36/0.36 sec, 0.67/0.67 sec, 1.57/1.57 sec, 0.44/0.44 sec, 2.25/2.25 sec, 0.23/0.23 sec, 0.42/0.42 sec, 0.28/0.28 sec, 1.08/1.08 sec, 9.87/9.87 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0/0 sec, 27.85/27.85 sec, 0.6/0.6 sec, 3.35/3.35 sec, 5.67/5.67 sec, 0.52/0.52 sec, 0.51/0.51 sec, 0.6/0.6 sec, 0.53/0.53 sec, 0.39/0.39 sec, 3.27/3.27 sec, 3.14/3.14 sec, 1.78/1.78 sec, 1.76/1.76 sec, 1.71/1.71 sec, 11.86/11.86 sec )
[LOG] Total clause minimization time: 137.97/131 sec (5.85/5.85 sec, 5.73/5.73 sec, 5.23/5.23 sec, 0.26/0.26 sec, 5.16/5.16 sec, 4.99/4.99 sec, 3.73/3.73 sec, 4.84/4.84 sec, 8.42/8.42 sec, 0.83/0.83 sec, 6.84/6.84 sec, 0.11/0.11 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.04/0.04 sec, 20.5/20.5 sec, 13.59/13.59 sec, 6.59/6.59 sec, 1.48/1.48 sec, 7.58/7.58 sec, 4.4/4.4 sec, 4.38/4.38 sec, 4.77/4.77 sec, 10.59/10.59 sec, 2.55/2.55 sec, 3.68/3.68 sec, 1.04/1.04 sec, 1.47/1.47 sec, 1.85/1.85 sec, 1.37/1.37 sec )
[LOG] Total clause size reduction: 118952 --> 15847 (14784 --> 2259, 16102 --> 995, 14842 --> 1830, 1944 --> 114, 12000 --> 614, 12482 --> 734, 9126 --> 530, 9779 --> 610, 6384 --> 363, 2850 --> 220, 8584 --> 883, 730 --> 22, 504 --> 13, 568 --> 15, 280 --> 12, 1521 --> 1130, 730 --> 566, 1747 --> 1337, 105 --> 105, 614 --> 505, 675 --> 575, 530 --> 453, 599 --> 536, 363 --> 317, 220 --> 220, 839 --> 839, 17 --> 17, 13 --> 13, 15 --> 15, 5 --> 5 )
[LOG] Average clause size reduction: 43.9261 --> 5.85192 (83.5254 --> 12.7627, 82.5744 --> 5.10256, 81.5495 --> 10.0549, 77.76 --> 4.56, 79.4702 --> 4.06623, 78.5031 --> 4.61635, 77.339 --> 4.49153, 76.3984 --> 4.76562, 75.1059 --> 4.27059, 73.0769 --> 5.64103, 73.3675 --> 7.54701, 66.3636 --> 2, 63 --> 1.625, 63.1111 --> 1.66667, 56 --> 2.4, 11.7 --> 8.69231, 4.42424 --> 3.4303, 9.98286 --> 7.64, 4.56522 --> 4.56522, 4.09333 --> 3.36667, 4.44079 --> 3.78289, 4.52991 --> 3.87179, 4.75397 --> 4.25397, 4.32143 --> 3.77381, 5.78947 --> 5.78947, 7.49107 --> 7.49107, 1.88889 --> 1.88889, 1.85714 --> 1.85714, 1.875 --> 1.875, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 223.39 sec CPU time.
[LOG] Overall execution time: 224 sec real time.
Synthesis time: 224.13 sec (Real time) / 215.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.25 sec (Real time) / 1.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 130.64 sec (Real time) / 130.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 3601 17 52 1 3517
=====================  amba8c7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.20 sec (Real time) / 9909.97 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 452.98 sec CPU time.
[LOG] Relation determinization time: 454 sec real time.
[LOG] Final circuit size: 4137 new AND gates.
[LOG] Size before ABC: 9132 AND gates.
[LOG] Size after ABC: 4137 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 160.36/160 sec (11.43/11 sec, 10.75/11 sec, 9.25/9 sec, 6.4/6 sec, 8.16/9 sec, 8.33/8 sec, 12.89/13 sec, 7.93/8 sec, 7.12/7 sec, 5.9/6 sec, 7.01/7 sec, 7.43/7 sec, 29.78/30 sec, 0.18/0 sec, 4.21/4 sec, 18.04/18 sec, 5.47/6 sec, 0.08/0 sec )
[LOG] Nr of iterations: 3850 (130, 275, 187, 42, 179, 207, 148, 148, 143, 119, 127, 62, 127, 12, 13, 12, 14, 7, 123, 273, 175, 41, 178, 203, 147, 145, 139, 118, 124, 61, 125, 11, 11, 11, 9, 4 )
[LOG] Total clause computation time: 150.62/144 sec (4.05/4.05 sec, 0.9/0.9 sec, 0.88/0.88 sec, 5.8/5.8 sec, 0.48/0.48 sec, 0.69/0.69 sec, 0.46/0.46 sec, 0.84/0.84 sec, 0.64/0.64 sec, 0.51/0.51 sec, 0.52/0.52 sec, 3.3/3.3 sec, 18.18/18.18 sec, 0.05/0.05 sec, 4.03/4.03 sec, 0.07/0.07 sec, 1.8/1.8 sec, 0.03/0.03 sec, 42.79/42.79 sec, 1.04/1.04 sec, 8.26/8.26 sec, 9.07/9.07 sec, 0.67/0.67 sec, 0.91/0.91 sec, 0.87/0.87 sec, 0.73/0.73 sec, 0.72/0.72 sec, 0.83/0.83 sec, 0.83/0.83 sec, 6.8/6.8 sec, 19.27/19.27 sec, 2.14/2.14 sec, 3.79/3.79 sec, 1.53/1.53 sec, 3.67/3.67 sec, 3.47/3.47 sec )
[LOG] Total clause minimization time: 296.51/303 sec (7.29/7.29 sec, 9.73/9.73 sec, 8.3/8.3 sec, 0.56/0.56 sec, 7.52/7.52 sec, 7.47/7.47 sec, 12.32/12.32 sec, 6.97/6.97 sec, 6.33/6.33 sec, 5.25/5.25 sec, 6.38/6.38 sec, 4.05/4.05 sec, 11.43/11.43 sec, 0.1/0.1 sec, 0.17/0.17 sec, 17.95/17.95 sec, 3.66/3.66 sec, 0.05/0.05 sec, 31.9/31.9 sec, 19.28/19.28 sec, 7.47/7.47 sec, 2.5/2.5 sec, 15.52/15.52 sec, 16.89/16.89 sec, 10.93/10.93 sec, 5.08/5.08 sec, 7.41/7.41 sec, 7.77/7.77 sec, 6.05/6.05 sec, 6.05/6.05 sec, 22.43/22.43 sec, 4.74/4.74 sec, 2.74/2.74 sec, 4.92/4.92 sec, 6.3/6.3 sec, 3/3 sec )
[LOG] Total clause size reduction: 193943 --> 21008 (12900 --> 1974, 27126 --> 1327, 18228 --> 2248, 3977 --> 177, 17088 --> 704, 19570 --> 921, 13818 --> 654, 13671 --> 664, 13064 --> 659, 10738 --> 546, 11340 --> 565, 5429 --> 378, 11088 --> 926, 957 --> 21, 1032 --> 32, 935 --> 29, 1092 --> 38, 498 --> 13, 1844 --> 1236, 1315 --> 923, 2064 --> 1562, 177 --> 177, 704 --> 568, 888 --> 724, 654 --> 539, 641 --> 538, 629 --> 551, 546 --> 450, 537 --> 477, 378 --> 375, 914 --> 911, 21 --> 21, 27 --> 27, 29 --> 29, 17 --> 17, 7 --> 7 )
[LOG] Average clause size reduction: 50.3748 --> 5.45662 (99.2308 --> 15.1846, 98.64 --> 4.82545, 97.4759 --> 12.0214, 94.6905 --> 4.21429, 95.4637 --> 3.93296, 94.5411 --> 4.44928, 93.3649 --> 4.41892, 92.3716 --> 4.48649, 91.3566 --> 4.60839, 90.2353 --> 4.58824, 89.2913 --> 4.44882, 87.5645 --> 6.09677, 87.3071 --> 7.29134, 79.75 --> 1.75, 79.3846 --> 2.46154, 77.9167 --> 2.41667, 78 --> 2.71429, 71.1429 --> 1.85714, 14.9919 --> 10.0488, 4.81685 --> 3.38095, 11.7943 --> 8.92571, 4.31707 --> 4.31707, 3.95506 --> 3.19101, 4.37438 --> 3.5665, 4.44898 --> 3.66667, 4.42069 --> 3.71034, 4.52518 --> 3.96403, 4.62712 --> 3.81356, 4.33065 --> 3.84677, 6.19672 --> 6.14754, 7.312 --> 7.288, 1.90909 --> 1.90909, 2.45455 --> 2.45455, 2.63636 --> 2.63636, 1.88889 --> 1.88889, 1.75 --> 1.75 )
[LOG] Overall execution time: 452.98 sec CPU time.
[LOG] Overall execution time: 454 sec real time.
Synthesis time: 454.04 sec (Real time) / 436.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.39 sec (Real time) / 1.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 293.25 sec (Real time) / 293.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 4820 21 61 1 4720
=====================  amba10c5y.aag =====================
[LOG] Relation determinization time: 726.58 sec CPU time.
[LOG] Relation determinization time: 728 sec real time.
[LOG] Final circuit size: 5326 new AND gates.
[LOG] Size before ABC: 12061 AND gates.
[LOG] Size after ABC: 5326 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 247.05/247 sec (18.6/19 sec, 10.54/10 sec, 11.92/12 sec, 7.38/8 sec, 8.74/8 sec, 8.49/9 sec, 17.4/17 sec, 8.9/9 sec, 8.89/9 sec, 9.17/9 sec, 10.41/11 sec, 12.61/12 sec, 37.71/38 sec, 57.72/58 sec, 0.25/0 sec, 3.22/3 sec, 8.24/8 sec, 6.8/7 sec, 0.06/0 sec )
[LOG] Nr of iterations: 4657 (231, 237, 207, 41, 163, 143, 138, 162, 153, 183, 155, 211, 114, 195, 13, 13, 11, 9, 4, 227, 225, 188, 40, 158, 130, 134, 151, 152, 181, 140, 206, 106, 191, 12, 12, 10, 8, 3 )
[LOG] Total clause computation time: 251.17/257 sec (4.24/4.24 sec, 0.81/0.81 sec, 1.65/1.65 sec, 6.83/6.83 sec, 0.68/0.68 sec, 0.64/0.64 sec, 0.48/0.48 sec, 0.5/0.5 sec, 0.6/0.6 sec, 0.7/0.7 sec, 0.63/0.63 sec, 0.82/0.82 sec, 4.15/4.15 sec, 39.5/39.5 sec, 0.05/0.05 sec, 3.01/3.01 sec, 2.47/2.47 sec, 2.74/2.74 sec, 0.02/0.02 sec, 86.4/86.4 sec, 1.38/1.38 sec, 14.26/14.26 sec, 17.84/17.84 sec, 0.89/0.89 sec, 0.76/0.76 sec, 1.03/1.03 sec, 0.83/0.83 sec, 0.77/0.77 sec, 0.94/0.94 sec, 0.83/0.83 sec, 0.93/0.93 sec, 10.93/10.93 sec, 12.63/12.63 sec, 5.56/5.56 sec, 6.58/6.58 sec, 4.96/4.96 sec, 7.68/7.68 sec, 5.45/5.45 sec )
[LOG] Total clause minimization time: 467.5/463 sec (14.25/14.25 sec, 9.57/9.57 sec, 10.12/10.12 sec, 0.51/0.51 sec, 7.91/7.91 sec, 7.72/7.72 sec, 16.83/16.83 sec, 8.26/8.26 sec, 8.04/8.04 sec, 8.36/8.36 sec, 9.6/9.6 sec, 11.55/11.55 sec, 33.45/33.45 sec, 17.92/17.92 sec, 0.18/0.18 sec, 0.19/0.19 sec, 5.77/5.77 sec, 4.05/4.05 sec, 0.03/0.03 sec, 63.43/63.43 sec, 22.44/22.44 sec, 8.18/8.18 sec, 3.7/3.7 sec, 14.96/14.96 sec, 21.46/21.46 sec, 12.38/12.38 sec, 12.06/12.06 sec, 13.77/13.77 sec, 16.62/16.62 sec, 13.18/13.18 sec, 36.43/36.43 sec, 13/13 sec, 12.56/12.56 sec, 6.03/6.03 sec, 5/5 sec, 7.47/7.47 sec, 8.02/8.02 sec, 2.5/2.5 sec )
[LOG] Total clause size reduction: 252377 --> 27998 (24610 --> 3489, 25016 --> 1402, 21630 --> 2392, 4160 --> 196, 16686 --> 720, 14484 --> 691, 13837 --> 586, 16100 --> 742, 15048 --> 663, 17836 --> 806, 14938 --> 764, 20160 --> 1064, 10735 --> 834, 18236 --> 1498, 1116 --> 23, 1104 --> 28, 910 --> 19, 720 --> 15, 267 --> 5, 3420 --> 2465, 1275 --> 949, 2077 --> 1501, 196 --> 196, 679 --> 578, 565 --> 471, 555 --> 469, 643 --> 535, 663 --> 556, 795 --> 673, 624 --> 525, 1014 --> 869, 729 --> 729, 1459 --> 1455, 23 --> 23, 28 --> 28, 19 --> 19, 15 --> 15, 5 --> 5 )
[LOG] Average clause size reduction: 54.193 --> 6.01202 (106.537 --> 15.1039, 105.553 --> 5.91561, 104.493 --> 11.5556, 101.463 --> 4.78049, 102.368 --> 4.41718, 101.287 --> 4.83217, 100.268 --> 4.24638, 99.3827 --> 4.58025, 98.3529 --> 4.33333, 97.4645 --> 4.40437, 96.3742 --> 4.92903, 95.545 --> 5.04265, 94.1667 --> 7.31579, 93.5179 --> 7.68205, 85.8462 --> 1.76923, 84.9231 --> 2.15385, 82.7273 --> 1.72727, 80 --> 1.66667, 66.75 --> 1.25, 15.0661 --> 10.859, 5.66667 --> 4.21778, 11.0479 --> 7.98404, 4.9 --> 4.9, 4.29747 --> 3.65823, 4.34615 --> 3.62308, 4.14179 --> 3.5, 4.25828 --> 3.54305, 4.36184 --> 3.65789, 4.39227 --> 3.71823, 4.45714 --> 3.75, 4.92233 --> 4.21845, 6.87736 --> 6.87736, 7.63874 --> 7.6178, 1.91667 --> 1.91667, 2.33333 --> 2.33333, 1.9 --> 1.9, 1.875 --> 1.875, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 726.59 sec CPU time.
[LOG] Overall execution time: 728 sec real time.
Synthesis time: 727.95 sec (Real time) / 705.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.65 sec (Real time) / 1.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 870.31 sec (Real time) / 869.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 6063 23 65 1 5956
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 11.29 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 982 new AND gates.
[LOG] Size before ABC: 1803 AND gates.
[LOG] Size after ABC: 981 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 5.44/6 sec (0.06/0 sec, 0.85/1 sec, 0.33/0 sec, 0.01/0 sec, 0.11/1 sec, 0.02/0 sec, 0.96/1 sec, 3.1/3 sec )
[LOG] Nr of iterations: 651 (8, 5, 9, 10, 28, 11, 209, 63, 7, 4, 6, 6, 12, 6, 205, 62 )
[LOG] Total clause computation time: 4.92/3 sec (0.02/0.02 sec, 0.85/0.85 sec, 0.03/0.03 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.07/0.07 sec, 1.26/1.26 sec, 1.2/1.2 sec, 0.8/0.8 sec, 0.07/0.07 sec, 0.12/0.12 sec, 0.06/0.06 sec, 0.16/0.16 sec, 0.1/0.1 sec, 0.15/0.15 sec )
[LOG] Total clause minimization time: 6.17/8 sec (0.04/0.04 sec, 0/0 sec, 0.3/0.3 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.02/0.02 sec, 0.83/0.83 sec, 1.83/1.83 sec, 0.93/0.93 sec, 0.03/0.03 sec, 0.35/0.35 sec, 0.16/0.16 sec, 0.11/0.11 sec, 0.07/0.07 sec, 1.01/1.01 sec, 0.4/0.4 sec )
[LOG] Total clause size reduction: 15436 --> 3865 (322 --> 13, 180 --> 16, 352 --> 27, 387 --> 23, 1134 --> 96, 410 --> 42, 8320 --> 1517, 2418 --> 328, 13 --> 13, 16 --> 16, 15 --> 14, 11 --> 11, 29 --> 23, 19 --> 19, 1482 --> 1379, 328 --> 328 )
[LOG] Average clause size reduction: 23.7112 --> 5.93702 (40.25 --> 1.625, 36 --> 3.2, 39.1111 --> 3, 38.7 --> 2.3, 40.5 --> 3.42857, 37.2727 --> 3.81818, 39.8086 --> 7.25837, 38.381 --> 5.20635, 1.85714 --> 1.85714, 4 --> 4, 2.5 --> 2.33333, 1.83333 --> 1.83333, 2.41667 --> 1.91667, 3.16667 --> 3.16667, 7.22927 --> 6.72683, 5.29032 --> 5.29032 )
[LOG] Overall execution time: 11.29 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 11.67 sec (Real time) / 10.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.64 sec (Real time) / 4.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1216 7 31 1 1171
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 26.6 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Final circuit size: 1123 new AND gates.
[LOG] Size before ABC: 2249 AND gates.
[LOG] Size after ABC: 1122 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 11.05/11 sec (0.11/0 sec, 2.87/3 sec, 0.01/0 sec, 2.32/2 sec, 0/0 sec, 0.62/1 sec, 0.49/0 sec, 0.89/1 sec, 3.28/4 sec, 0.46/0 sec )
[LOG] Nr of iterations: 1013 (8, 10, 8, 21, 9, 159, 62, 119, 92, 41, 7, 9, 7, 20, 8, 158, 35, 109, 91, 40 )
[LOG] Total clause computation time: 10.63/10 sec (0.06/0.06 sec, 2.86/2.86 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.07/0.07 sec, 0.1/0.1 sec, 0.11/0.11 sec, 1.2/1.2 sec, 0.13/0.13 sec, 4.11/4.11 sec, 0.39/0.39 sec, 0.17/0.17 sec, 0.19/0.19 sec, 0.15/0.15 sec, 0.12/0.12 sec, 0.27/0.27 sec, 0.1/0.1 sec, 0.34/0.34 sec, 0.23/0.23 sec )
[LOG] Total clause minimization time: 15.54/16 sec (0.04/0.04 sec, 0.01/0.01 sec, 0.01/0.01 sec, 2.29/2.29 sec, 0/0 sec, 0.54/0.54 sec, 0.38/0.38 sec, 0.75/0.75 sec, 2.05/2.05 sec, 0.33/0.33 sec, 2.76/2.76 sec, 0.08/0.08 sec, 0.21/0.21 sec, 1.73/1.73 sec, 0.18/0.18 sec, 0.7/0.7 sec, 0.34/0.34 sec, 0.71/0.71 sec, 2.06/2.06 sec, 0.37/0.37 sec )
[LOG] Total clause size reduction: 27770 --> 4981 (385 --> 13, 486 --> 38, 371 --> 13, 1040 --> 98, 408 --> 15, 7900 --> 751, 2989 --> 413, 5664 --> 614, 4277 --> 546, 1840 --> 231, 13 --> 13, 38 --> 38, 13 --> 13, 98 --> 96, 15 --> 15, 751 --> 655, 188 --> 185, 517 --> 457, 546 --> 546, 231 --> 231 )
[LOG] Average clause size reduction: 27.4136 --> 4.91708 (48.125 --> 1.625, 48.6 --> 3.8, 46.375 --> 1.625, 49.5238 --> 4.66667, 45.3333 --> 1.66667, 49.6855 --> 4.72327, 48.2097 --> 6.66129, 47.5966 --> 5.15966, 46.4891 --> 5.93478, 44.878 --> 5.63415, 1.85714 --> 1.85714, 4.22222 --> 4.22222, 1.85714 --> 1.85714, 4.9 --> 4.8, 1.875 --> 1.875, 4.75316 --> 4.14557, 5.37143 --> 5.28571, 4.74312 --> 4.19266, 6 --> 6, 5.775 --> 5.775 )
[LOG] Overall execution time: 26.6 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 27.02 sec (Real time) / 26.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.38 sec (Real time) / 0.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.10 sec (Real time) / 8.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 1408 9 36 1 1354
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 1794.21 sec CPU time.
[LOG] Relation determinization time: 1798 sec real time.
[LOG] Final circuit size: 15007 new AND gates.
[LOG] Size before ABC: 32741 AND gates.
[LOG] Size after ABC: 15006 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 412.38/413 sec (0.87/1 sec, 1.56/2 sec, 0.02/0 sec, 2.92/3 sec, 0.03/0 sec, 4.96/5 sec, 0.17/0 sec, 19.81/20 sec, 84.8/84 sec, 177.63/178 sec, 119.61/120 sec )
[LOG] Nr of iterations: 7809 (8, 11, 10, 17, 8, 222, 27, 713, 1151, 1448, 399, 7, 10, 8, 9, 4, 136, 17, 691, 1123, 1392, 398 )
[LOG] Total clause computation time: 745.95/739 sec (0.44/0.44 sec, 1.5/1.5 sec, 0/0 sec, 0.57/0.57 sec, 0/0 sec, 0.56/0.56 sec, 0.03/0.03 sec, 1.8/1.8 sec, 5.42/5.42 sec, 22.46/22.46 sec, 48.9/48.9 sec, 134.19/134.19 sec, 122.51/122.51 sec, 22.73/22.73 sec, 35.83/35.83 sec, 36.37/36.37 sec, 63.15/63.15 sec, 44.08/44.08 sec, 17.23/17.23 sec, 20.36/20.36 sec, 34.73/34.73 sec, 133.09/133.09 sec )
[LOG] Total clause minimization time: 1038.05/1043 sec (0.43/0.43 sec, 0.06/0.06 sec, 0.02/0.02 sec, 2.35/2.35 sec, 0.02/0.02 sec, 4.32/4.32 sec, 0.12/0.12 sec, 17.7/17.7 sec, 78.6/78.6 sec, 153.46/153.46 sec, 70.08/70.08 sec, 22.37/22.37 sec, 7/7 sec, 53.78/53.78 sec, 23.64/23.64 sec, 49.19/49.19 sec, 35.01/35.01 sec, 22.06/22.06 sec, 71.97/71.97 sec, 137.13/137.13 sec, 229.15/229.15 sec, 59.59/59.59 sec )
[LOG] Total clause size reduction: 260436 --> 72088 (448 --> 13, 630 --> 42, 558 --> 19, 976 --> 75, 420 --> 20, 13039 --> 1611, 1508 --> 136, 40584 --> 7417, 64400 --> 11007, 79585 --> 15438, 21492 --> 3569, 13 --> 13, 42 --> 42, 16 --> 16, 24 --> 24, 7 --> 7, 800 --> 680, 76 --> 76, 7078 --> 5593, 10596 --> 9102, 14575 --> 13619, 3569 --> 3569 )
[LOG] Average clause size reduction: 33.3507 --> 9.2314 (56 --> 1.625, 57.2727 --> 3.81818, 55.8 --> 1.9, 57.4118 --> 4.41176, 52.5 --> 2.5, 58.7342 --> 7.25676, 55.8519 --> 5.03704, 56.9201 --> 10.4025, 55.9513 --> 9.56299, 54.962 --> 10.6616, 53.8647 --> 8.94486, 1.85714 --> 1.85714, 4.2 --> 4.2, 2 --> 2, 2.66667 --> 2.66667, 1.75 --> 1.75, 5.88235 --> 5, 4.47059 --> 4.47059, 10.2431 --> 8.09407, 9.43544 --> 8.10508, 10.4705 --> 9.78376, 8.96734 --> 8.96734 )
[LOG] Overall execution time: 1794.21 sec CPU time.
[LOG] Overall execution time: 1798 sec real time.
Synthesis time: 1797.74 sec (Real time) / 1714.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.86 sec (Real time) / 2.82 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1973.85 sec (Real time) / 1972.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 15356 11 42 1 15293
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 127.35 sec CPU time.
[LOG] Relation determinization time: 128 sec real time.
[LOG] Final circuit size: 2680 new AND gates.
[LOG] Size before ABC: 5835 AND gates.
[LOG] Size after ABC: 2680 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 50.91/51 sec (2.86/3 sec, 3.99/3 sec, 4.47/5 sec, 2.16/2 sec, 5.92/6 sec, 7.79/8 sec, 6.86/7 sec, 8.29/8 sec, 6.83/7 sec, 0.1/0 sec, 0.44/0 sec, 1.14/1 sec, 0.06/1 sec )
[LOG] Nr of iterations: 2535 (118, 215, 219, 24, 204, 190, 193, 46, 81, 10, 8, 10, 6, 115, 207, 156, 20, 197, 186, 185, 45, 74, 8, 7, 7, 4 )
[LOG] Total clause computation time: 41.91/35 sec (0.83/0.83 sec, 0.29/0.29 sec, 0.47/0.47 sec, 1.95/1.95 sec, 0.41/0.41 sec, 0.4/0.4 sec, 0.47/0.47 sec, 2.45/2.45 sec, 3.22/3.22 sec, 0.02/0.02 sec, 0.34/0.34 sec, 0.39/0.39 sec, 0/0 sec, 20.2/20.2 sec, 0.49/0.49 sec, 0.92/0.92 sec, 1.18/1.18 sec, 0.38/0.38 sec, 0.51/0.51 sec, 0.53/0.53 sec, 1.29/1.29 sec, 1.1/1.1 sec, 0.53/0.53 sec, 0.59/0.59 sec, 2.38/2.38 sec, 0.57/0.57 sec )
[LOG] Total clause minimization time: 83.74/90 sec (2.02/2.02 sec, 3.63/3.63 sec, 3.93/3.93 sec, 0.21/0.21 sec, 5.46/5.46 sec, 7.33/7.33 sec, 6.29/6.29 sec, 5.82/5.82 sec, 3.53/3.53 sec, 0.08/0.08 sec, 0.1/0.1 sec, 0.74/0.74 sec, 0.06/0.06 sec, 17.45/17.45 sec, 6.22/6.22 sec, 2.51/2.51 sec, 0.44/0.44 sec, 3.36/3.36 sec, 2.36/2.36 sec, 4.4/4.4 sec, 1.98/1.98 sec, 2.02/2.02 sec, 1.12/1.12 sec, 0.59/0.59 sec, 1.25/1.25 sec, 0.84/0.84 sec )
[LOG] Total clause size reduction: 98030 --> 14462 (8541 --> 1330, 15408 --> 1188, 15478 --> 2373, 1610 --> 114, 14007 --> 922, 12852 --> 878, 12864 --> 895, 2970 --> 262, 5200 --> 592, 576 --> 20, 441 --> 16, 558 --> 22, 305 --> 15, 1296 --> 960, 1114 --> 863, 1334 --> 1134, 88 --> 88, 868 --> 665, 851 --> 646, 833 --> 645, 262 --> 261, 523 --> 522, 15 --> 15, 16 --> 16, 13 --> 13, 7 --> 7 )
[LOG] Average clause size reduction: 38.6706 --> 5.70493 (72.3814 --> 11.2712, 71.6651 --> 5.52558, 70.6758 --> 10.8356, 67.0833 --> 4.75, 68.6618 --> 4.51961, 67.6421 --> 4.62105, 66.6528 --> 4.63731, 64.5652 --> 5.69565, 64.1975 --> 7.30864, 57.6 --> 2, 55.125 --> 2, 55.8 --> 2.2, 50.8333 --> 2.5, 11.2696 --> 8.34783, 5.38164 --> 4.16908, 8.55128 --> 7.26923, 4.4 --> 4.4, 4.40609 --> 3.37563, 4.57527 --> 3.47312, 4.5027 --> 3.48649, 5.82222 --> 5.8, 7.06757 --> 7.05405, 1.875 --> 1.875, 2.28571 --> 2.28571, 1.85714 --> 1.85714, 1.75 --> 1.75 )
[LOG] Overall execution time: 127.35 sec CPU time.
[LOG] Overall execution time: 128 sec real time.
Synthesis time: 128.11 sec (Real time) / 123.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.11 sec (Real time) / 1.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 74.06 sec (Real time) / 73.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 3097 13 47 1 3024
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 156.96 sec CPU time.
[LOG] Relation determinization time: 157 sec real time.
[LOG] Final circuit size: 3371 new AND gates.
[LOG] Size before ABC: 7331 AND gates.
[LOG] Size after ABC: 3370 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 66.94/67 sec (3.56/4 sec, 5.28/5 sec, 4.1/4 sec, 2.1/2 sec, 6.27/6 sec, 8.23/9 sec, 6.4/6 sec, 14.29/14 sec, 4.24/5 sec, 8.35/8 sec, 0.26/0 sec, 0.09/0 sec, 3.72/4 sec, 0.05/0 sec )
[LOG] Nr of iterations: 3177 (128, 324, 182, 22, 274, 194, 145, 271, 54, 78, 20, 10, 11, 6, 110, 229, 171, 21, 220, 190, 132, 224, 53, 75, 10, 9, 9, 5 )
[LOG] Total clause computation time: 50.33/50 sec (0.91/0.91 sec, 0.33/0.33 sec, 0.55/0.55 sec, 1.97/1.97 sec, 0.43/0.43 sec, 0.45/0.45 sec, 0.41/0.41 sec, 0.5/0.5 sec, 2.56/2.56 sec, 4.32/4.32 sec, 0.03/0.03 sec, 0.02/0.02 sec, 3.03/3.03 sec, 0/0 sec, 17.97/17.97 sec, 0.58/0.58 sec, 1.49/1.49 sec, 2.86/2.86 sec, 0.74/0.74 sec, 0.63/0.63 sec, 0.44/0.44 sec, 0.78/0.78 sec, 3.57/3.57 sec, 1.82/1.82 sec, 1.1/1.1 sec, 0.77/0.77 sec, 1.22/1.22 sec, 0.85/0.85 sec )
[LOG] Total clause minimization time: 104.21/106 sec (2.61/2.61 sec, 4.86/4.86 sec, 3.46/3.46 sec, 0.13/0.13 sec, 5.7/5.7 sec, 7.72/7.72 sec, 5.9/5.9 sec, 13.6/13.6 sec, 1.62/1.62 sec, 3.99/3.99 sec, 0.22/0.22 sec, 0.06/0.06 sec, 0.67/0.67 sec, 0.05/0.05 sec, 14.69/14.69 sec, 8.81/8.81 sec, 4.04/4.04 sec, 0.65/0.65 sec, 5.99/5.99 sec, 3.69/3.69 sec, 3.54/3.54 sec, 4.03/4.03 sec, 2.2/2.2 sec, 2.69/2.69 sec, 0.75/0.75 sec, 0.97/0.97 sec, 0.83/0.83 sec, 0.74/0.74 sec )
[LOG] Total clause size reduction: 139742 --> 19125 (10287 --> 1737, 25840 --> 2008, 14299 --> 1762, 1638 --> 90, 21021 --> 1728, 14668 --> 950, 10800 --> 727, 19980 --> 1721, 3869 --> 326, 5544 --> 627, 1349 --> 62, 630 --> 17, 690 --> 30, 340 --> 9, 1411 --> 1059, 1085 --> 868, 1588 --> 1377, 90 --> 90, 990 --> 807, 921 --> 749, 619 --> 522, 1086 --> 868, 326 --> 320, 601 --> 601, 19 --> 19, 17 --> 17, 25 --> 25, 9 --> 9 )
[LOG] Average clause size reduction: 43.9855 --> 6.01983 (80.3672 --> 13.5703, 79.7531 --> 6.19753, 78.5659 --> 9.68132, 74.4545 --> 4.09091, 76.719 --> 6.30657, 75.6082 --> 4.89691, 74.4828 --> 5.01379, 73.7269 --> 6.35055, 71.6481 --> 6.03704, 71.0769 --> 8.03846, 67.45 --> 3.1, 63 --> 1.7, 62.7273 --> 2.72727, 56.6667 --> 1.5, 12.8273 --> 9.62727, 4.73799 --> 3.79039, 9.28655 --> 8.05263, 4.28571 --> 4.28571, 4.5 --> 3.66818, 4.84737 --> 3.94211, 4.68939 --> 3.95455, 4.84821 --> 3.875, 6.15094 --> 6.03774, 8.01333 --> 8.01333, 1.9 --> 1.9, 1.88889 --> 1.88889, 2.77778 --> 2.77778, 1.8 --> 1.8 )
[LOG] Overall execution time: 156.96 sec CPU time.
[LOG] Overall execution time: 157 sec real time.
Synthesis time: 157.87 sec (Real time) / 150.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.25 sec (Real time) / 1.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 106.55 sec (Real time) / 106.39 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 3842 15 52 1 3762
=====================  amba7b5y.aag =====================
[LOG] Relation determinization time: 266.03 sec CPU time.
[LOG] Relation determinization time: 268 sec real time.
[LOG] Final circuit size: 4322 new AND gates.
[LOG] Size before ABC: 9470 AND gates.
[LOG] Size after ABC: 4322 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 110.81/111 sec (4.71/5 sec, 9.14/9 sec, 8.8/9 sec, 1.13/1 sec, 8.68/9 sec, 12.1/12 sec, 12.7/13 sec, 18.45/18 sec, 14.44/15 sec, 4.03/4 sec, 15.91/16 sec, 0.12/0 sec, 0.18/0 sec, 0.23/0 sec, 0.19/0 sec )
[LOG] Nr of iterations: 4252 (120, 535, 199, 24, 268, 212, 231, 232, 267, 66, 75, 10, 14, 16, 14, 110, 317, 174, 21, 265, 208, 223, 231, 246, 61, 73, 9, 11, 12, 8 )
[LOG] Total clause computation time: 74.3/70 sec (1.33/1.33 sec, 0.71/0.71 sec, 2.17/2.17 sec, 0.88/0.88 sec, 0.66/0.66 sec, 0.59/0.59 sec, 2.34/2.34 sec, 0.61/0.61 sec, 0.78/0.78 sec, 1.3/1.3 sec, 9.59/9.59 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.03/0.03 sec, 25.73/25.73 sec, 1.22/1.22 sec, 2.96/2.96 sec, 6.14/6.14 sec, 0.81/0.81 sec, 0.85/0.85 sec, 0.87/0.87 sec, 1.05/1.05 sec, 1.07/1.07 sec, 2.61/2.61 sec, 3.29/3.29 sec, 1.82/1.82 sec, 1.44/1.44 sec, 1.79/1.79 sec, 1.59/1.59 sec )
[LOG] Total clause minimization time: 187.13/192 sec (3.3/3.3 sec, 8.22/8.22 sec, 6.52/6.52 sec, 0.24/0.24 sec, 7.82/7.82 sec, 11.35/11.35 sec, 10.18/10.18 sec, 17.6/17.6 sec, 13.45/13.45 sec, 2.66/2.66 sec, 6.27/6.27 sec, 0.09/0.09 sec, 0.16/0.16 sec, 0.19/0.19 sec, 0.13/0.13 sec, 18.29/18.29 sec, 14.72/14.72 sec, 8/8 sec, 1.31/1.31 sec, 8.22/8.22 sec, 7.25/7.25 sec, 6.53/6.53 sec, 6.68/6.68 sec, 13.84/13.84 sec, 4.14/4.14 sec, 3.65/3.65 sec, 1.34/1.34 sec, 2.21/2.21 sec, 1.48/1.48 sec, 1.29/1.29 sec )
[LOG] Total clause size reduction: 203143 --> 24471 (10591 --> 1610, 46992 --> 4247, 17226 --> 2195, 1978 --> 107, 22695 --> 1182, 17724 --> 1000, 19090 --> 1064, 18942 --> 1024, 21546 --> 1442, 5200 --> 448, 5846 --> 573, 702 --> 17, 1001 --> 27, 1140 --> 35, 975 --> 30, 1436 --> 1157, 1855 --> 1441, 1719 --> 1389, 92 --> 92, 1163 --> 940, 971 --> 821, 1003 --> 797, 1024 --> 814, 1199 --> 988, 400 --> 398, 557 --> 557, 17 --> 17, 21 --> 21, 23 --> 23, 15 --> 15 )
[LOG] Average clause size reduction: 47.7759 --> 5.75517 (88.2583 --> 13.4167, 87.8355 --> 7.93832, 86.5628 --> 11.0302, 82.4167 --> 4.45833, 84.6828 --> 4.41045, 83.6038 --> 4.71698, 82.6407 --> 4.60606, 81.6466 --> 4.41379, 80.6966 --> 5.40075, 78.7879 --> 6.78788, 77.9467 --> 7.64, 70.2 --> 1.7, 71.5 --> 1.92857, 71.25 --> 2.1875, 69.6429 --> 2.14286, 13.0545 --> 10.5182, 5.85174 --> 4.54574, 9.87931 --> 7.98276, 4.38095 --> 4.38095, 4.38868 --> 3.54717, 4.66827 --> 3.94712, 4.49776 --> 3.57399, 4.4329 --> 3.52381, 4.87398 --> 4.01626, 6.55738 --> 6.52459, 7.63014 --> 7.63014, 1.88889 --> 1.88889, 1.90909 --> 1.90909, 1.91667 --> 1.91667, 1.875 --> 1.875 )
[LOG] Overall execution time: 266.03 sec CPU time.
[LOG] Overall execution time: 268 sec real time.
Synthesis time: 267.12 sec (Real time) / 253.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.43 sec (Real time) / 1.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 121.96 sec (Real time) / 121.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 527 32 57 1 438
Raw AIGER output size: aag 4849 17 57 1 4760
=====================  amba8b6y.aag =====================
Command terminated by signal 6
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9b5y.aag =====================
[LOG] Relation determinization time: 1242.69 sec CPU time.
[LOG] Relation determinization time: 1244 sec real time.
[LOG] Final circuit size: 6743 new AND gates.
[LOG] Size before ABC: 15505 AND gates.
[LOG] Size after ABC: 6743 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 705.63/706 sec (16.62/17 sec, 84.56/84 sec, 42.77/43 sec, 7.13/7 sec, 27.75/28 sec, 30.89/31 sec, 33.56/33 sec, 49.88/50 sec, 98.41/99 sec, 71.29/71 sec, 78.23/78 sec, 36.67/37 sec, 70.93/71 sec, 0.57/0 sec, 3.36/4 sec, 45.76/45 sec, 6.57/7 sec, 0.68/1 sec )
[LOG] Nr of iterations: 9410 (166, 3002, 337, 49, 265, 303, 288, 346, 333, 369, 462, 144, 160, 15, 11, 12, 10, 14, 125, 391, 238, 42, 257, 295, 286, 345, 248, 254, 296, 139, 157, 13, 10, 11, 9, 8 )
[LOG] Total clause computation time: 253.98/238 sec (4.66/4.66 sec, 4.24/4.24 sec, 5.97/5.97 sec, 5.68/5.68 sec, 1.8/1.8 sec, 1.72/1.72 sec, 3.36/3.36 sec, 2.65/2.65 sec, 2.33/2.33 sec, 2.74/2.74 sec, 2.97/2.97 sec, 9.25/9.25 sec, 38.86/38.86 sec, 0.12/0.12 sec, 2.86/2.86 sec, 2.77/2.77 sec, 2.25/2.25 sec, 0.09/0.09 sec, 67.1/67.1 sec, 3.44/3.44 sec, 14.08/14.08 sec, 11.49/11.49 sec, 2.43/2.43 sec, 2.81/2.81 sec, 2.72/2.72 sec, 3.17/3.17 sec, 2.38/2.38 sec, 2.56/2.56 sec, 2.95/2.95 sec, 11.26/11.26 sec, 12.63/12.63 sec, 2.93/2.93 sec, 5.26/5.26 sec, 4.32/4.32 sec, 4.59/4.59 sec, 3.54/3.54 sec )
[LOG] Total clause minimization time: 969.26/991 sec (11.74/11.74 sec, 77.85/77.85 sec, 36.23/36.23 sec, 1.37/1.37 sec, 25.53/25.53 sec, 28.42/28.42 sec, 29.69/29.69 sec, 46.66/46.66 sec, 95.36/95.36 sec, 67.77/67.77 sec, 74.13/74.13 sec, 27.14/27.14 sec, 31.71/31.71 sec, 0.42/0.42 sec, 0.48/0.48 sec, 42.97/42.97 sec, 4.29/4.29 sec, 0.56/0.56 sec, 51.23/51.23 sec, 58.54/58.54 sec, 25.49/25.49 sec, 4.93/4.93 sec, 28.64/28.64 sec, 17.99/17.99 sec, 17.29/17.29 sec, 18.26/18.26 sec, 14.18/14.18 sec, 15.19/15.19 sec, 23.2/23.2 sec, 19/19 sec, 19/19 sec, 9.78/9.78 sec, 3.78/3.78 sec, 4.68/4.68 sec, 7.95/7.95 sec, 27.81/27.81 sec )
[LOG] Total clause size reduction: 664255 --> 80030 (17655 --> 2846, 318106 --> 38543, 35280 --> 4892, 4992 --> 254, 27192 --> 1259, 30804 --> 1414, 28987 --> 1350, 34500 --> 1717, 32868 --> 2421, 36064 --> 3009, 44717 --> 4078, 13728 --> 1099, 15105 --> 1506, 1316 --> 31, 930 --> 24, 1012 --> 21, 819 --> 17, 1170 --> 44, 1995 --> 1516, 2004 --> 1518, 2821 --> 2332, 206 --> 206, 1174 --> 924, 1332 --> 1068, 1340 --> 1059, 1717 --> 1320, 1162 --> 886, 1184 --> 915, 1465 --> 1185, 1035 --> 1007, 1473 --> 1467, 25 --> 25, 24 --> 24, 21 --> 21, 17 --> 17, 15 --> 15 )
[LOG] Average clause size reduction: 70.5903 --> 8.50478 (106.355 --> 17.1446, 105.965 --> 12.8391, 104.688 --> 14.5163, 101.878 --> 5.18367, 102.611 --> 4.75094, 101.663 --> 4.66667, 100.649 --> 4.6875, 99.711 --> 4.96243, 98.7027 --> 7.27027, 97.7344 --> 8.15447, 96.79 --> 8.82684, 95.3333 --> 7.63194, 94.4062 --> 9.4125, 87.7333 --> 2.06667, 84.5455 --> 2.18182, 84.3333 --> 1.75, 81.9 --> 1.7, 83.5714 --> 3.14286, 15.96 --> 12.128, 5.12532 --> 3.88235, 11.8529 --> 9.79832, 4.90476 --> 4.90476, 4.56809 --> 3.59533, 4.51525 --> 3.62034, 4.68531 --> 3.7028, 4.97681 --> 3.82609, 4.68548 --> 3.57258, 4.66142 --> 3.60236, 4.94932 --> 4.00338, 7.44604 --> 7.2446, 9.38217 --> 9.34395, 1.92308 --> 1.92308, 2.4 --> 2.4, 1.90909 --> 1.90909, 1.88889 --> 1.88889, 1.875 --> 1.875 )
[LOG] Overall execution time: 1242.7 sec CPU time.
[LOG] Overall execution time: 1244 sec real time.
Synthesis time: 1244.38 sec (Real time) / 1190.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.80 sec (Real time) / 1.79 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 575.92 sec (Real time) / 575.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 665 39 68 1 558
Raw AIGER output size: aag 7408 21 68 1 7301
=====================  amba10b5y.aag =====================
[LOG] Relation determinization time: 4615.68 sec CPU time.
[LOG] Relation determinization time: 4618 sec real time.
[LOG] Final circuit size: 8893 new AND gates.
[LOG] Size before ABC: 21555 AND gates.
[LOG] Size after ABC: 8893 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 3166.18/3165 sec (15.03/15 sec, 446.24/446 sec, 199.04/199 sec, 53.59/53 sec, 329.8/330 sec, 338.5/338 sec, 149.38/150 sec, 165.25/165 sec, 418.07/418 sec, 142.44/143 sec, 208.69/208 sec, 206.44/207 sec, 97.45/97 sec, 354.4/354 sec, 1.09/2 sec, 7.61/7 sec, 13.45/14 sec, 18.79/18 sec, 0.92/1 sec )
[LOG] Nr of iterations: 22501 (139, 14250, 323, 51, 420, 323, 303, 353, 595, 271, 406, 329, 121, 236, 14, 16, 15, 11, 7, 124, 944, 282, 49, 350, 319, 302, 351, 282, 269, 339, 302, 120, 229, 13, 14, 14, 10, 5 )
[LOG] Total clause computation time: 967.15/992 sec (5.02/5.02 sec, 18.48/18.48 sec, 59.13/59.13 sec, 49.83/49.83 sec, 6.5/6.5 sec, 5.49/5.49 sec, 5.06/5.06 sec, 5.95/5.95 sec, 9.88/9.88 sec, 5/5 sec, 7.61/7.61 sec, 6.08/6.08 sec, 62.77/62.77 sec, 255.14/255.14 sec, 0.28/0.28 sec, 6.22/6.22 sec, 3.4/3.4 sec, 9.51/9.51 sec, 0.12/0.12 sec, 216.7/216.7 sec, 22.9/22.9 sec, 18.32/18.32 sec, 21.81/21.81 sec, 9.74/9.74 sec, 8.55/8.55 sec, 8.48/8.48 sec, 9.79/9.79 sec, 7.44/7.44 sec, 7.52/7.52 sec, 8.98/8.98 sec, 9.22/9.22 sec, 18.71/18.71 sec, 38.33/38.33 sec, 4.79/4.79 sec, 9.96/9.96 sec, 9.43/9.43 sec, 8.81/8.81 sec, 6.2/6.2 sec )
[LOG] Total clause minimization time: 3583.1/3548 sec (9.88/9.88 sec, 410.61/410.61 sec, 138.32/138.32 sec, 3.54/3.54 sec, 321.7/321.7 sec, 331.4/331.4 sec, 142.9/142.9 sec, 157.64/157.64 sec, 405.06/405.06 sec, 135.95/135.95 sec, 198.81/198.81 sec, 198.46/198.46 sec, 33.96/33.96 sec, 97.97/97.97 sec, 0.79/0.79 sec, 1.31/1.31 sec, 10.01/10.01 sec, 9.24/9.24 sec, 0.75/0.75 sec, 113.22/113.22 sec, 210.64/210.64 sec, 80.15/80.15 sec, 10.07/10.07 sec, 59.8/59.8 sec, 82.18/82.18 sec, 43.68/43.68 sec, 47.01/47.01 sec, 41.78/41.78 sec, 52.05/52.05 sec, 52.56/52.56 sec, 45.53/45.53 sec, 35.22/35.22 sec, 65.1/65.1 sec, 7.05/7.05 sec, 6.08/6.08 sec, 7.76/7.76 sec, 8.42/8.42 sec, 6.5/6.5 sec )
[LOG] Total clause size reduction: 2072526 --> 278379 (15870 --> 2411, 1624386 --> 226514, 36386 --> 4363, 5600 --> 242, 46509 --> 2726, 35420 --> 1512, 32918 --> 1397, 38016 --> 1604, 63558 --> 6999, 28620 --> 1282, 42525 --> 2880, 34112 --> 1930, 12360 --> 847, 23970 --> 1980, 1313 --> 25, 1500 --> 40, 1386 --> 27, 980 --> 19, 582 --> 26, 2088 --> 1580, 6136 --> 5090, 3458 --> 2571, 234 --> 234, 1513 --> 1233, 1471 --> 1171, 1397 --> 1094, 1591 --> 1225, 1243 --> 984, 1269 --> 976, 1792 --> 1400, 1482 --> 1167, 847 --> 845, 1880 --> 1871, 25 --> 25, 34 --> 34, 27 --> 27, 19 --> 19, 9 --> 9 )
[LOG] Average clause size reduction: 92.1082 --> 12.3719 (114.173 --> 17.3453, 113.992 --> 15.8957, 112.65 --> 13.5077, 109.804 --> 4.7451, 110.736 --> 6.49048, 109.659 --> 4.68111, 108.64 --> 4.61056, 107.694 --> 4.54391, 106.82 --> 11.763, 105.609 --> 4.73063, 104.741 --> 7.0936, 103.684 --> 5.86626, 102.149 --> 7, 101.568 --> 8.38983, 93.7857 --> 1.78571, 93.75 --> 2.5, 92.4 --> 1.8, 89.0909 --> 1.72727, 83.1429 --> 3.71429, 16.8387 --> 12.7419, 6.5 --> 5.39195, 12.2624 --> 9.11702, 4.77551 --> 4.77551, 4.32286 --> 3.52286, 4.61129 --> 3.67085, 4.62583 --> 3.62252, 4.53276 --> 3.49003, 4.4078 --> 3.48936, 4.71747 --> 3.62825, 5.28614 --> 4.12979, 4.90728 --> 3.86424, 7.05833 --> 7.04167, 8.20961 --> 8.17031, 1.92308 --> 1.92308, 2.42857 --> 2.42857, 1.92857 --> 1.92857, 1.9 --> 1.9, 1.8 --> 1.8 )
[LOG] Overall execution time: 4615.69 sec CPU time.
[LOG] Overall execution time: 4618 sec real time.
Synthesis time: 4617.92 sec (Real time) / 4349.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.19 sec (Real time) / 2.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1039.30 sec (Real time) / 1038.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 721 42 73 1 606
Raw AIGER output size: aag 9614 23 73 1 9499
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 12.17 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 826 new AND gates.
[LOG] Size before ABC: 1548 AND gates.
[LOG] Size after ABC: 825 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 5.36/5 sec (0.07/0 sec, 0.89/1 sec, 0.65/1 sec, 0.01/0 sec, 0.09/0 sec, 0.01/0 sec, 0.76/1 sec, 2.88/2 sec )
[LOG] Nr of iterations: 652 (8, 5, 28, 17, 31, 8, 202, 52, 6, 4, 7, 8, 22, 7, 196, 51 )
[LOG] Total clause computation time: 5.24/5 sec (0.04/0.04 sec, 0.89/0.89 sec, 0.11/0.11 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.13/0.13 sec, 1.28/1.28 sec, 1.59/1.59 sec, 0.16/0.16 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.12/0.12 sec, 0.14/0.14 sec, 0.6/0.6 sec )
[LOG] Total clause minimization time: 6.77/7 sec (0.03/0.03 sec, 0/0 sec, 0.53/0.53 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.6/0.6 sec, 1.59/1.59 sec, 1.62/1.62 sec, 0.01/0.01 sec, 0.12/0.12 sec, 0.09/0.09 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0.69/0.69 sec, 1.23/1.23 sec )
[LOG] Total clause size reduction: 15643 --> 3496 (322 --> 15, 180 --> 16, 1188 --> 156, 688 --> 45, 1260 --> 106, 287 --> 23, 8040 --> 1343, 1989 --> 244, 11 --> 11, 16 --> 16, 18 --> 17, 15 --> 15, 69 --> 51, 23 --> 23, 1293 --> 1171, 244 --> 244 )
[LOG] Average clause size reduction: 23.9923 --> 5.36196 (40.25 --> 1.875, 36 --> 3.2, 42.4286 --> 5.57143, 40.4706 --> 2.64706, 40.6452 --> 3.41935, 35.875 --> 2.875, 39.802 --> 6.64851, 38.25 --> 4.69231, 1.83333 --> 1.83333, 4 --> 4, 2.57143 --> 2.42857, 1.875 --> 1.875, 3.13636 --> 2.31818, 3.28571 --> 3.28571, 6.59694 --> 5.97449, 4.78431 --> 4.78431 )
[LOG] Overall execution time: 12.17 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 12.53 sec (Real time) / 12.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.87 sec (Real time) / 4.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1052 7 31 1 1007
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 185.55 sec CPU time.
[LOG] Relation determinization time: 186 sec real time.
[LOG] Final circuit size: 5293 new AND gates.
[LOG] Size before ABC: 10724 AND gates.
[LOG] Size after ABC: 5293 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 60.25/60 sec (0.3/1 sec, 1.87/1 sec, 0.01/0 sec, 0.99/1 sec, 0.01/0 sec, 5.95/6 sec, 3.39/4 sec, 13.19/13 sec, 26.57/26 sec, 7.97/8 sec )
[LOG] Nr of iterations: 3443 (8, 10, 5, 46, 8, 417, 65, 435, 638, 121, 7, 9, 4, 37, 7, 405, 44, 425, 632, 120 )
[LOG] Total clause computation time: 60.86/65 sec (0.14/0.14 sec, 1.3/1.3 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0/0 sec, 0.71/0.71 sec, 2.13/2.13 sec, 2.44/2.44 sec, 3.3/3.3 sec, 3.7/3.7 sec, 17.17/17.17 sec, 6.39/6.39 sec, 2.19/2.19 sec, 1.98/1.98 sec, 1.43/1.43 sec, 1.25/1.25 sec, 9.47/9.47 sec, 1.13/1.13 sec, 2.36/2.36 sec, 3.68/3.68 sec )
[LOG] Total clause minimization time: 122.42/119 sec (0.16/0.16 sec, 0.57/0.57 sec, 0/0 sec, 0.9/0.9 sec, 0.01/0.01 sec, 5.17/5.17 sec, 1.25/1.25 sec, 10.61/10.61 sec, 22.95/22.95 sec, 4.16/4.16 sec, 12.64/12.64 sec, 1.17/1.17 sec, 4.08/4.08 sec, 3.37/3.37 sec, 2.2/2.2 sec, 9.43/9.43 sec, 6.28/6.28 sec, 10.63/10.63 sec, 22.42/22.42 sec, 4.42/4.42 sec )
[LOG] Total clause size reduction: 97444 --> 23043 (392 --> 13, 495 --> 40, 216 --> 7, 2385 --> 300, 364 --> 13, 21216 --> 2947, 3200 --> 498, 21266 --> 2843, 30576 --> 4777, 5640 --> 881, 13 --> 13, 40 --> 39, 7 --> 7, 199 --> 182, 13 --> 13, 2826 --> 2407, 247 --> 229, 2748 --> 2369, 4720 --> 4584, 881 --> 881 )
[LOG] Average clause size reduction: 28.3021 --> 6.69271 (49 --> 1.625, 49.5 --> 4, 43.2 --> 1.4, 51.8478 --> 6.52174, 45.5 --> 1.625, 50.8777 --> 7.06715, 49.2308 --> 7.66154, 48.8874 --> 6.53563, 47.9248 --> 7.48746, 46.6116 --> 7.28099, 1.85714 --> 1.85714, 4.44444 --> 4.33333, 1.75 --> 1.75, 5.37838 --> 4.91892, 1.85714 --> 1.85714, 6.97778 --> 5.94321, 5.61364 --> 5.20455, 6.46588 --> 5.57412, 7.46835 --> 7.25316, 7.34167 --> 7.34167 )
[LOG] Overall execution time: 185.55 sec CPU time.
[LOG] Overall execution time: 186 sec real time.
Synthesis time: 186.69 sec (Real time) / 175.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.89 sec (Real time) / 1.87 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 306.93 sec (Real time) / 306.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 5578 9 37 1 5522
=====================  amba4f25y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.13 sec (Real time) / 9701.29 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
[LOG] Relation determinization time: 7486.06 sec CPU time.
[LOG] Relation determinization time: 7489 sec real time.
[LOG] Final circuit size: 16880 new AND gates.
[LOG] Size before ABC: 40617 AND gates.
[LOG] Size after ABC: 16880 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 2919.9/2920 sec (136.83/137 sec, 123.44/124 sec, 242.41/242 sec, 85.07/85 sec, 243.02/243 sec, 307.49/308 sec, 425.47/425 sec, 320.37/320 sec, 875.47/876 sec, 0.68/1 sec, 51.06/51 sec, 108.09/108 sec, 0.5/0 sec )
[LOG] Nr of iterations: 10739 (1100, 785, 907, 23, 544, 666, 551, 119, 840, 8, 8, 7, 8, 990, 706, 793, 21, 528, 631, 546, 94, 839, 7, 7, 6, 5 )
[LOG] Total clause computation time: 2971.11/2994 sec (18.46/18.46 sec, 8.91/8.91 sec, 45.44/45.44 sec, 83.25/83.25 sec, 15.2/15.2 sec, 14.95/14.95 sec, 13.3/13.3 sec, 57.85/57.85 sec, 441.9/441.9 sec, 0.08/0.08 sec, 49.61/49.61 sec, 37.4/37.4 sec, 0.08/0.08 sec, 720.09/720.09 sec, 32.87/32.87 sec, 180.9/180.9 sec, 238.42/238.42 sec, 23.71/23.71 sec, 13.87/13.87 sec, 20.82/20.82 sec, 422.18/422.18 sec, 143.54/143.54 sec, 64.71/64.71 sec, 106.39/106.39 sec, 96.06/96.06 sec, 121.12/121.12 sec )
[LOG] Total clause minimization time: 4485.76/4450 sec (116.72/116.72 sec, 113.18/113.18 sec, 195.13/195.13 sec, 1.74/1.74 sec, 226.82/226.82 sec, 290.91/290.91 sec, 410.84/410.84 sec, 262.17/262.17 sec, 431.29/431.29 sec, 0.57/0.57 sec, 1.44/1.44 sec, 70.68/70.68 sec, 0.41/0.41 sec, 247.57/247.57 sec, 377.1/377.1 sec, 321.84/321.84 sec, 38.48/38.48 sec, 226/226 sec, 230.54/230.54 sec, 284.07/284.07 sec, 116.54/116.54 sec, 159.79/159.79 sec, 72.91/72.91 sec, 55.36/55.36 sec, 90.3/90.3 sec, 143.36/143.36 sec )
[LOG] Total clause size reduction: 446661 --> 95607 (82425 --> 16122, 58016 --> 6746, 66138 --> 10258, 1584 --> 104, 38553 --> 3830, 46550 --> 4806, 37950 --> 4026, 8024 --> 883, 56213 --> 8159, 462 --> 13, 455 --> 16, 384 --> 11, 441 --> 16, 14227 --> 11266, 5745 --> 4435, 8520 --> 6490, 96 --> 96, 3641 --> 2942, 4406 --> 3495, 3971 --> 3097, 652 --> 598, 8159 --> 8149, 13 --> 13, 16 --> 16, 11 --> 11, 9 --> 9 )
[LOG] Average clause size reduction: 41.5924 --> 8.90278 (74.9318 --> 14.6564, 73.9057 --> 8.59363, 72.9195 --> 11.3098, 68.8696 --> 4.52174, 70.8695 --> 7.04044, 69.8949 --> 7.21622, 68.8748 --> 7.30672, 67.4286 --> 7.42017, 66.9202 --> 9.7131, 57.75 --> 1.625, 56.875 --> 2, 54.8571 --> 1.57143, 55.125 --> 2, 14.3707 --> 11.3798, 8.13739 --> 6.28187, 10.744 --> 8.18411, 4.57143 --> 4.57143, 6.89583 --> 5.57197, 6.98257 --> 5.53883, 7.27289 --> 5.67216, 6.93617 --> 6.3617, 9.72467 --> 9.71275, 1.85714 --> 1.85714, 2.28571 --> 2.28571, 1.83333 --> 1.83333, 1.8 --> 1.8 )
[LOG] Overall execution time: 7486.06 sec CPU time.
[LOG] Overall execution time: 7489 sec real time.
Synthesis time: 7489.32 sec (Real time) / 7323.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.94 sec (Real time) / 2.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5704.54 sec (Real time) / 5702.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 421 26 49 1 346
Raw AIGER output size: aag 17301 13 49 1 17226
=====================  amba6f21y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 9808.41 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
