{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430339584386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430339584386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 22:33:04 2015 " "Processing started: Wed Apr 29 22:33:04 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430339584386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1430339584386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=on --write_settings_files=off sockit_test -c sockit_test " "Command: quartus_drc --read_settings_files=on --write_settings_files=off sockit_test -c sockit_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1430339584386 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sockit_test.sdc " "Synopsys Design Constraints File file not found: 'sockit_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1430339585480 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1430339585480 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1430339585480 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1430339585480 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 1 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 1 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CLOCK_50~inputCLKENA0 " "Node  \"CLOCK_50~inputCLKENA0\"" {  } { { "hdl/sockit_test.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/sockit_test.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/" { { 0 { 0 ""} 0 209 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339585527 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1430339585527 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CLOCK_50~inputCLKENA0 " "Node  \"CLOCK_50~inputCLKENA0\"" {  } { { "hdl/sockit_test.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/sockit_test.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/" { { 0 { 0 ""} 0 209 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339585527 ""} { "Info" "IDRC_NODES_INFO" " blinker:b\|count~0 " "Node  \"blinker:b\|count~0\"" {  } { { "hdl/blinker.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/blinker.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/" { { 0 { 0 ""} 0 90 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339585527 ""} { "Info" "IDRC_NODES_INFO" " blinker:b\|count\[20\]~1 " "Node  \"blinker:b\|count\[20\]~1\"" {  } { { "hdl/blinker.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/blinker.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/" { { 0 { 0 ""} 0 91 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339585527 ""} { "Info" "IDRC_NODES_INFO" " oneshot:os\|cur_value\[3\] " "Node  \"oneshot:os\|cur_value\[3\]\"" {  } { { "hdl/oneshot.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/oneshot.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/" { { 0 { 0 ""} 0 70 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339585527 ""} { "Info" "IDRC_NODES_INFO" " oneshot:os\|level_sig\[3\] " "Node  \"oneshot:os\|level_sig\[3\]\"" {  } { { "hdl/oneshot.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/oneshot.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/" { { 0 { 0 ""} 0 71 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339585527 ""} { "Info" "IDRC_NODES_INFO" " blinker:b\|pos\[1\] " "Node  \"blinker:b\|pos\[1\]\"" {  } { { "hdl/blinker.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/blinker.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/" { { 0 { 0 ""} 0 21 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339585527 ""} { "Info" "IDRC_NODES_INFO" " oneshot:os\|last_value\[3\] " "Node  \"oneshot:os\|last_value\[3\]\"" {  } { { "hdl/oneshot.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/oneshot.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/" { { 0 { 0 ""} 0 66 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339585527 ""} { "Info" "IDRC_NODES_INFO" " delay_ctrl:dc\|delay_intern\[1\] " "Node  \"delay_ctrl:dc\|delay_intern\[1\]\"" {  } { { "hdl/delay_ctrl.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/delay_ctrl.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/" { { 0 { 0 ""} 0 55 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339585527 ""} { "Info" "IDRC_NODES_INFO" " blinker:b\|pos\[2\]~2 " "Node  \"blinker:b\|pos\[2\]~2\"" {  } { { "hdl/blinker.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/blinker.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/" { { 0 { 0 ""} 0 82 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339585527 ""} { "Info" "IDRC_NODES_INFO" " delay_ctrl:dc\|always0~1 " "Node  \"delay_ctrl:dc\|always0~1\"" {  } { { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/" { { 0 { 0 ""} 0 190 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339585527 ""} { "Info" "IDRC_NODES_INFO" " oneshot:os\|cur_value\[2\] " "Node  \"oneshot:os\|cur_value\[2\]\"" {  } { { "hdl/oneshot.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/oneshot.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/" { { 0 { 0 ""} 0 69 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339585527 ""} { "Info" "IDRC_NODES_INFO" " delay_ctrl:dc\|delay_intern\[2\] " "Node  \"delay_ctrl:dc\|delay_intern\[2\]\"" {  } { { "hdl/delay_ctrl.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/delay_ctrl.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/" { { 0 { 0 ""} 0 56 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339585527 ""} { "Info" "IDRC_NODES_INFO" " delay_ctrl:dc\|always0~0 " "Node  \"delay_ctrl:dc\|always0~0\"" {  } { { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/" { { 0 { 0 ""} 0 189 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339585527 ""} { "Info" "IDRC_NODES_INFO" " delay_ctrl:dc\|delay_intern\[3\] " "Node  \"delay_ctrl:dc\|delay_intern\[3\]\"" {  } { { "hdl/delay_ctrl.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/delay_ctrl.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/" { { 0 { 0 ""} 0 57 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339585527 ""} { "Info" "IDRC_NODES_INFO" " delay_ctrl:dc\|delay_intern\[0\] " "Node  \"delay_ctrl:dc\|delay_intern\[0\]\"" {  } { { "hdl/delay_ctrl.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/delay_ctrl.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/" { { 0 { 0 ""} 0 54 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339585527 ""} { "Info" "IDRC_NODES_INFO" " blinker:b\|count~2 " "Node  \"blinker:b\|count~2\"" {  } { { "hdl/blinker.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/blinker.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/" { { 0 { 0 ""} 0 136 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339585527 ""} { "Info" "IDRC_NODES_INFO" " blinker:b\|pos\[0\]~DUPLICATE " "Node  \"blinker:b\|pos\[0\]~DUPLICATE\"" {  } { { "hdl/blinker.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/blinker.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/" { { 0 { 0 ""} 0 214 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339585527 ""} { "Info" "IDRC_NODES_INFO" " blinker:b\|Equal0~0 " "Node  \"blinker:b\|Equal0~0\"" {  } { { "hdl/blinker.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/blinker.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/" { { 0 { 0 ""} 0 78 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339585527 ""} { "Info" "IDRC_NODES_INFO" " blinker:b\|Equal0~2 " "Node  \"blinker:b\|Equal0~2\"" {  } { { "hdl/blinker.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/blinker.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/" { { 0 { 0 ""} 0 80 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339585527 ""} { "Info" "IDRC_NODES_INFO" " blinker:b\|running " "Node  \"blinker:b\|running\"" {  } { { "hdl/blinker.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/blinker.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/" { { 0 { 0 ""} 0 50 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339585527 ""} { "Info" "IDRC_NODES_INFO" " blinker:b\|Equal0~3 " "Node  \"blinker:b\|Equal0~3\"" {  } { { "hdl/blinker.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/blinker.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/" { { 0 { 0 ""} 0 81 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339585527 ""} { "Info" "IDRC_NODES_INFO" " blinker:b\|Equal0~1 " "Node  \"blinker:b\|Equal0~1\"" {  } { { "hdl/blinker.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/blinker.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/" { { 0 { 0 ""} 0 79 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339585527 ""} { "Info" "IDRC_NODES_INFO" " oneshot:os\|last_value\[2\] " "Node  \"oneshot:os\|last_value\[2\]\"" {  } { { "hdl/oneshot.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/oneshot.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/" { { 0 { 0 ""} 0 65 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339585527 ""} { "Info" "IDRC_NODES_INFO" " delay_ctrl:dc\|delay_intern\[0\]~DUPLICATE " "Node  \"delay_ctrl:dc\|delay_intern\[0\]~DUPLICATE\"" {  } { { "hdl/delay_ctrl.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/delay_ctrl.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/" { { 0 { 0 ""} 0 217 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339585527 ""} { "Info" "IDRC_NODES_INFO" " oneshot:os\|cur_value\[1\] " "Node  \"oneshot:os\|cur_value\[1\]\"" {  } { { "hdl/oneshot.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/oneshot.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/" { { 0 { 0 ""} 0 68 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339585527 ""} { "Info" "IDRC_NODES_INFO" " blinker:b\|pos\[0\] " "Node  \"blinker:b\|pos\[0\]\"" {  } { { "hdl/blinker.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/blinker.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/" { { 0 { 0 ""} 0 20 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339585527 ""} { "Info" "IDRC_NODES_INFO" " blinker:b\|pos\[2\] " "Node  \"blinker:b\|pos\[2\]\"" {  } { { "hdl/blinker.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/blinker.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/" { { 0 { 0 ""} 0 22 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339585527 ""} { "Info" "IDRC_NODES_INFO" " blinker:b\|count\[6\] " "Node  \"blinker:b\|count\[6\]\"" {  } { { "hdl/blinker.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/blinker.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/" { { 0 { 0 ""} 0 29 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339585527 ""} { "Info" "IDRC_NODES_INFO" " blinker:b\|count\[0\] " "Node  \"blinker:b\|count\[0\]\"" {  } { { "hdl/blinker.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/blinker.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/" { { 0 { 0 ""} 0 23 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339585527 ""} { "Info" "IDRC_NODES_INFO" " blinker:b\|count\[7\] " "Node  \"blinker:b\|count\[7\]\"" {  } { { "hdl/blinker.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/blinker.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/" { { 0 { 0 ""} 0 30 9695 10437 0 0 }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339585527 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1430339585527 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1430339585527 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "51 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 51 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1430339585527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "591 " "Peak virtual memory: 591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430339585589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 29 22:33:05 2015 " "Processing ended: Wed Apr 29 22:33:05 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430339585589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430339585589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430339585589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1430339585589 ""}
