module tb_main_control();
	reg[5:0] opcode;
	wire Jal,Imm,Jr,Jmp,RegDest,Branch, Bneq, MemRead, MemtoReg,ALUOp, MemWrite,ALUSrc,RegWrite,RegWrite2,Lui;
	
	main_control mc(opcode,Jal,Imm,Jr,Jmp,RegDest,Branch, Bneq, MemRead, MemtoReg,ALUOp, MemWrite,ALUSrc,RegWrite,RegWrite2,Lui);
	initial begin
		opcode = 6'b
	end
	
endmodule

	//6'b000000 r_type
	//6'b100011 lw
	//6'b101011 sw
	//6'b000100 beq
	//6'b000101 bne
	//6'b000010 j
	//6'b000011 jal
	//6'b001000 jr
	//6'b001101 ori
	//6'b001111 lui