Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 163 ns : File "E:/FYP/FPGA_XILINX 2/Task_In_Verilog/Task_In_Verilog.srcs/sim_1/new/Task_In_Verilog_Tb.v" Line 19
