digraph "CFG for '_Z15ExpKernel_naivePKfiiPfi' function" {
	label="CFG for '_Z15ExpKernel_naivePKfiiPfi' function";

	Node0x4728a20 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = getelementptr inbounds i8, i8 addrspace(4)* %6, i64 12\l  %12 = bitcast i8 addrspace(4)* %11 to i32 addrspace(4)*\l  %13 = load i32, i32 addrspace(4)* %12, align 4, !tbaa !6\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %16 = udiv i32 %13, %10\l  %17 = mul i32 %16, %10\l  %18 = icmp ugt i32 %13, %17\l  %19 = zext i1 %18 to i32\l  %20 = add i32 %16, %19\l  %21 = mul i32 %20, %15\l  %22 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %23 = add i32 %21, %14\l  %24 = mul i32 %23, %10\l  %25 = add i32 %24, %22\l  %26 = icmp slt i32 %25, %4\l  br i1 %26, label %27, label %46\l|{<s0>T|<s1>F}}"];
	Node0x4728a20:s0 -> Node0x472b230;
	Node0x4728a20:s1 -> Node0x472b2c0;
	Node0x472b230 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%27:\l27:                                               \l  %28 = sext i32 %25 to i64\l  %29 = getelementptr inbounds float, float addrspace(1)* %0, i64 %28\l  %30 = load float, float addrspace(1)* %29, align 4, !tbaa !16,\l... !amdgpu.noclobber !5\l  %31 = fmul float %30, 0x3FF7154760000000\l  %32 = tail call float @llvm.rint.f32(float %31)\l  %33 = fcmp ogt float %30, 0x40562E4300000000\l  %34 = fcmp olt float %30, 0xC059D1DA00000000\l  %35 = fneg float %31\l  %36 = tail call float @llvm.fma.f32(float %30, float 0x3FF7154760000000,\l... float %35)\l  %37 = tail call float @llvm.fma.f32(float %30, float 0x3E54AE0BE0000000,\l... float %36)\l  %38 = fsub float %31, %32\l  %39 = fadd float %37, %38\l  %40 = tail call float @llvm.exp2.f32(float %39)\l  %41 = fptosi float %32 to i32\l  %42 = tail call float @llvm.amdgcn.ldexp.f32(float %40, i32 %41)\l  %43 = select i1 %34, float 0.000000e+00, float %42\l  %44 = select i1 %33, float 0x7FF0000000000000, float %43\l  %45 = getelementptr inbounds float, float addrspace(1)* %3, i64 %28\l  store float %44, float addrspace(1)* %45, align 4, !tbaa !16\l  br label %46\l}"];
	Node0x472b230 -> Node0x472b2c0;
	Node0x472b2c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%46:\l46:                                               \l  ret void\l}"];
}
