Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/ASHISH KUMAR/Desktop/DD LAB/EXP 3/tb_adder_isim_beh.exe -prj C:/Users/ASHISH KUMAR/Desktop/DD LAB/EXP 3/tb_adder_beh.prj work.tb_adder 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/ASHISH KUMAR/Desktop/DD LAB/EXP 3/cla_block.vhd" into library work
Parsing VHDL file "C:/Users/ASHISH KUMAR/Desktop/DD LAB/EXP 3/cla_adder.vhd" into library work
Parsing VHDL file "C:/Users/ASHISH KUMAR/Desktop/DD LAB/EXP 3/cla_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity cla_block [cla_block_default]
Compiling architecture behavioral of entity cla_adder [cla_adder_default]
Compiling architecture behavior of entity tb_adder
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable C:/Users/ASHISH KUMAR/Desktop/DD LAB/EXP 3/tb_adder_isim_beh.exe
Fuse Memory Usage: 34040 KB
Fuse CPU Usage: 1014 ms
