# Single-Cycle Processor (VHDL)

VHDL implementation of a **single-cycle processor**.

## Documentation
- Assignment: `Assignment-1.pdf`
- Report: `REPORT.pdf`

## Repository contents
- `SOURCES/` — VHDL modules (ALU, Register File, datapath stages, control, memory, etc.)
- `WAVEFORMS/` — simulation waveform configuration files (`.wcfg`) used in Xilinx ISim/Vivado simulation.
