
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.All;
USE  IEEE.STD_LOGIC_ARITH.all;
USE  IEEE.STD_LOGIC_UNSIGNED.all;

ENTITY SM_VHDL IS  -- Do not modify this entity statement!
  PORT(X       : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
       RESETN,
       CLOCK   : IN  STD_LOGIC;
       Z       : OUT STD_LOGIC;
       Q       : OUT STD_LOGIC_VECTOR(1 DOWNTO 0)  );
END SM_VHDL;       -- Do not modify this entity statement!


ARCHITECTURE behavior of SM_VHDL IS
  TYPE STATE_TYPE IS (A, B, C);
  SIGNAL state : STATE_TYPE;

  BEGIN
    PROCESS(CLOCK, RESETN)
      BEGIN
        IF RESETN = '0' THEN
          state <= A;
        ELSIF CLOCK'EVENT AND CLOCK = '1' THEN
          CASE state IS
            WHEN A =>
              CASE X IS
                WHEN "00"   => state <= A;
                WHEN "01"   => state <= C;
                WHEN "10"	=> state <= B;
                WHEN "11"	=> state <= A;
                WHEN OTHERS =>
              END CASE;
              
            WHEN B =>
			  CASE X IS
				WHEN "00"   => state <= A;
                WHEN "01"   => state <= C;
                WHEN "10"	=> state <= B;
                WHEN "11"	=> state <= B;
                WHEN OTHERS =>
			END CASE;
			
            WHEN C =>
			 CASE X IS
				WHEN "00"   => state <= C;
                WHEN "01"   => state <= C;
                WHEN "10"	=> state <= B;
                WHEN "11"	=> state <= A;
                WHEN OTHERS =>
          END CASE;
		END CASE;  
        END IF;
      END PROCESS;
    Z  <= '1' WHEN STATE = C ELSE '0';
    Q  <= "00" WHEN STATE = A ELSE "01" WHEN STATE = B ELSE "10";

  END behavior;