
AVRASM ver. 2.1.42  main.asm Thu Apr 04 00:36:26 2019

[builtin](2): Including file 'C:\Program Files (x86)\Labcenter Electronics\Proteus 7 Professional\tools\AVRASM\appnotes\m168Pdef.inc'
main.asm(40): Including file 'rammapping.asm'
main.asm(41): Including file 'TIMER0_OVF.asm'
main.asm(42): Including file 'ANA_COMP.asm'
main.asm(265): Including file '1WIRE.asm'
main.asm(266): Including file 'UART.asm'
main.asm(267): Including file 'RFID.asm'
main.asm(268): Including file 'RFID_5577.asm'
main.asm(269): Including file 'cyfral.asm'
                 
                  .ORG 0x00 rjmp RESET ; Reset Handler
                 
                 ;***** Created: 2010-02-25 11:46 ******* Source: ATmega168P.xml **********
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m168Pdef.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega168P
                 ;* Date              : 2010-02-25
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega168P
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M168PDEF_INC_
                 #define _M168PDEF_INC_
                 
                 
                 #pragma partinc 0
                 
                 ; ***** SPECIFY DEVICE ***************************************************
                 .device ATmega168P
                 #pragma AVRPART ADMIN PART_NAME ATmega168P
                 .equ	SIGNATURE_000	= 0x1e
                 .equ	SIGNATURE_001	= 0x94
                 .equ	SIGNATURE_002	= 0x0b
                 
                 #pragma AVRPART CORE CORE_VERSION V2E
                 
                 
                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                 ; NOTE:
                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                 ; and cannot be used with IN/OUT instructions
                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                 .equ	PRR	= 0x64	; MEMORY MAPPED
                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                 .equ	SREG	= 0x3f
                 .equ	SPL	= 0x3d
                 .equ	SPH	= 0x3e
                 .equ	SPMCSR	= 0x37
                 .equ	MCUCR	= 0x35
                 .equ	MCUSR	= 0x34
                 .equ	SMCR	= 0x33
                 .equ	ACSR	= 0x30
                 .equ	SPDR	= 0x2e
                 .equ	SPSR	= 0x2d
                 .equ	SPCR	= 0x2c
                 .equ	GPIOR2	= 0x2b
                 .equ	GPIOR1	= 0x2a
                 .equ	OCR0B	= 0x28
                 .equ	OCR0A	= 0x27
                 .equ	TCNT0	= 0x26
                 .equ	TCCR0B	= 0x25
                 .equ	TCCR0A	= 0x24
                 .equ	GTCCR	= 0x23
                 .equ	EEARH	= 0x22
                 .equ	EEARL	= 0x21
                 .equ	EEDR	= 0x20
                 .equ	EECR	= 0x1f
                 .equ	GPIOR0	= 0x1e
                 .equ	EIMSK	= 0x1d
                 .equ	EIFR	= 0x1c
                 .equ	PCIFR	= 0x1b
                 .equ	TIFR2	= 0x17
                 .equ	TIFR1	= 0x16
                 .equ	TIFR0	= 0x15
                 .equ	PORTD	= 0x0b
                 .equ	DDRD	= 0x0a
                 .equ	PIND	= 0x09
                 .equ	PORTC	= 0x08
                 .equ	DDRC	= 0x07
                 .equ	PINC	= 0x06
                 .equ	PORTB	= 0x05
                 .equ	DDRB	= 0x04
                 .equ	PINB	= 0x03
                 
                 
                 ; ***** BIT DEFINITIONS **************************************************
                 
                 ; ***** USART0 ***********************
                 ; UDR0 - USART I/O Data Register
                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSR0A - USART Control and Status Register A
                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                 .equ	U2X0	= 1	; Double the USART transmission speed
                 .equ	UPE0	= 2	; Parity Error
                 .equ	DOR0	= 3	; Data overRun
                 .equ	FE0	= 4	; Framing Error
                 .equ	UDRE0	= 5	; USART Data Register Empty
                 .equ	TXC0	= 6	; USART Transmitt Complete
                 .equ	RXC0	= 7	; USART Receive Complete
                 
                 ; UCSR0B - USART Control and Status Register B
                 .equ	TXB80	= 0	; Transmit Data Bit 8
                 .equ	RXB80	= 1	; Receive Data Bit 8
                 .equ	UCSZ02	= 2	; Character Size
                 .equ	TXEN0	= 3	; Transmitter Enable
                 .equ	RXEN0	= 4	; Receiver Enable
                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSR0C - USART Control and Status Register C
                 .equ	UCPOL0	= 0	; Clock Polarity
                 .equ	UCSZ00	= 1	; Character Size
                 .equ	UCPHA0	= UCSZ00	; For compatibility
                 .equ	UCSZ01	= 2	; Character Size
                 .equ	UDORD0	= UCSZ01	; For compatibility
                 .equ	USBS0	= 3	; Stop Bit Select
                 .equ	UPM00	= 4	; Parity Mode Bit 0
                 .equ	UPM01	= 5	; Parity Mode Bit 1
                 .equ	UMSEL00	= 6	; USART Mode Select
                 .equ	UMSEL0	= UMSEL00	; For compatibility
                 .equ	UMSEL01	= 7	; USART Mode Select
                 .equ	UMSEL1	= UMSEL01	; For compatibility
                 
                 ; UBRR0H - USART Baud Rate Register High Byte
                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                 
                 ; UBRR0L - USART Baud Rate Register Low Byte
                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                 
                 
                 ; ***** TWI **************************
                 ; TWAMR - TWI (Slave) Address Mask Register
                 .equ	TWAM0	= 1	; 
                 .equ	TWAMR0	= TWAM0	; For compatibility
                 .equ	TWAM1	= 2	; 
                 .equ	TWAMR1	= TWAM1	; For compatibility
                 .equ	TWAM2	= 3	; 
                 .equ	TWAMR2	= TWAM2	; For compatibility
                 .equ	TWAM3	= 4	; 
                 .equ	TWAMR3	= TWAM3	; For compatibility
                 .equ	TWAM4	= 5	; 
                 .equ	TWAMR4	= TWAM4	; For compatibility
                 .equ	TWAM5	= 6	; 
                 .equ	TWAMR5	= TWAM5	; For compatibility
                 .equ	TWAM6	= 7	; 
                 .equ	TWAMR6	= TWAM6	; For compatibility
                 
                 ; TWBR - TWI Bit Rate register
                 .equ	TWBR0	= 0	; 
                 .equ	TWBR1	= 1	; 
                 .equ	TWBR2	= 2	; 
                 .equ	TWBR3	= 3	; 
                 .equ	TWBR4	= 4	; 
                 .equ	TWBR5	= 5	; 
                 .equ	TWBR6	= 6	; 
                 .equ	TWBR7	= 7	; 
                 
                 ; TWCR - TWI Control Register
                 .equ	TWIE	= 0	; TWI Interrupt Enable
                 .equ	TWEN	= 2	; TWI Enable Bit
                 .equ	TWWC	= 3	; TWI Write Collition Flag
                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                 .equ	TWINT	= 7	; TWI Interrupt Flag
                 
                 ; TWSR - TWI Status Register
                 .equ	TWPS0	= 0	; TWI Prescaler
                 .equ	TWPS1	= 1	; TWI Prescaler
                 .equ	TWS3	= 3	; TWI Status
                 .equ	TWS4	= 4	; TWI Status
                 .equ	TWS5	= 5	; TWI Status
                 .equ	TWS6	= 6	; TWI Status
                 .equ	TWS7	= 7	; TWI Status
                 
                 ; TWDR - TWI Data register
                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                 
                 ; TWAR - TWI (Slave) Address register
                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                 
                 
                 ; ***** TIMER_COUNTER_1 **************
                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                 
                 ; TIFR1 - Timer/Counter Interrupt Flag register
                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                 .equ	ICF1	= 5	; Input Capture Flag 1
                 
                 ; TCCR1A - Timer/Counter1 Control Register A
                 .equ	WGM10	= 0	; Waveform Generation Mode
                 .equ	WGM11	= 1	; Waveform Generation Mode
                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                 
                 ; TCCR1B - Timer/Counter1 Control Register B
                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                 .equ	WGM12	= 3	; Waveform Generation Mode
                 .equ	WGM13	= 4	; Waveform Generation Mode
                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                 
                 ; TCCR1C - Timer/Counter1 Control Register C
                 .equ	FOC1B	= 6	; 
                 .equ	FOC1A	= 7	; 
                 
                 ; GTCCR - General Timer/Counter Control Register
                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** TIMER_COUNTER_2 **************
                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                 .equ	TOIE2A	= TOIE2	; For compatibility
                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                 
                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                 
                 ; TCCR2A - Timer/Counter2 Control Register A
                 .equ	WGM20	= 0	; Waveform Genration Mode
                 .equ	WGM21	= 1	; Waveform Genration Mode
                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                 
                 ; TCCR2B - Timer/Counter2 Control Register B
                 .equ	CS20	= 0	; Clock Select bit 0
                 .equ	CS21	= 1	; Clock Select bit 1
                 .equ	CS22	= 2	; Clock Select bit 2
                 .equ	WGM22	= 3	; Waveform Generation Mode
                 .equ	FOC2B	= 6	; Force Output Compare B
                 .equ	FOC2A	= 7	; Force Output Compare A
                 
                 ; TCNT2 - Timer/Counter2
                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                 
                 ; OCR2A - Timer/Counter2 Output Compare Register A
                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                 
                 ; OCR2B - Timer/Counter2 Output Compare Register B
                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                 
                 ; ASSR - Asynchronous Status Register
                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                 .equ	EXCLK	= 6	; Enable External Clock Input
                 
                 ; GTCCR - General Timer Counter Control register
                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                 .equ	PSR2	= PSRASY	; For compatibility
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** AD_CONVERTER *****************
                 ; ADMUX - The ADC multiplexer Selection Register
                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                 .equ	ADLAR	= 5	; Left Adjust Result
                 .equ	REFS0	= 6	; Reference Selection Bit 0
                 .equ	REFS1	= 7	; Reference Selection Bit 1
                 
                 ; ADCSRA - The ADC Control and Status register A
                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                 .equ	ADIE	= 3	; ADC Interrupt Enable
                 .equ	ADIF	= 4	; ADC Interrupt Flag
                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                 .equ	ADSC	= 6	; ADC Start Conversion
                 .equ	ADEN	= 7	; ADC Enable
                 
                 ; ADCSRB - The ADC Control and Status register B
                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                 .equ	ACME	= 6	; 
                 
                 ; ADCH - ADC Data Register High Byte
                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                 
                 ; ADCL - ADC Data Register Low Byte
                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                 
                 ; DIDR0 - Digital Input Disable Register
                 .equ	ADC0D	= 0	; 
                 .equ	ADC1D	= 1	; 
                 .equ	ADC2D	= 2	; 
                 .equ	ADC3D	= 3	; 
                 .equ	ADC4D	= 4	; 
                 .equ	ADC5D	= 5	; 
                 
                 
                 ; ***** ANALOG_COMPARATOR ************
                 ; ACSR - Analog Comparator Control And Status Register
                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                 .equ	ACO	= 5	; Analog Compare Output
                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                 .equ	ACD	= 7	; Analog Comparator Disable
                 
                 ; DIDR1 - Digital Input Disable Register 1
                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                 
                 
                 ; ***** PORTB ************************
                 ; PORTB - Port B Data Register
                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                 .equ	PB0	= 0	; For compatibility
                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                 .equ	PB1	= 1	; For compatibility
                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                 .equ	PB2	= 2	; For compatibility
                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                 .equ	PB3	= 3	; For compatibility
                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                 .equ	PB4	= 4	; For compatibility
                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                 .equ	PB5	= 5	; For compatibility
                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                 .equ	PB6	= 6	; For compatibility
                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                 .equ	PB7	= 7	; For compatibility
                 
                 ; DDRB - Port B Data Direction Register
                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                 
                 ; PINB - Port B Input Pins
                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                 
                 
                 ; ***** PORTC ************************
                 ; PORTC - Port C Data Register
                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                 .equ	PC0	= 0	; For compatibility
                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                 .equ	PC1	= 1	; For compatibility
                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                 .equ	PC2	= 2	; For compatibility
                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                 .equ	PC3	= 3	; For compatibility
                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                 .equ	PC4	= 4	; For compatibility
                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                 .equ	PC5	= 5	; For compatibility
                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                 .equ	PC6	= 6	; For compatibility
                 
                 ; DDRC - Port C Data Direction Register
                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                 
                 ; PINC - Port C Input Pins
                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                 
                 
                 ; ***** PORTD ************************
                 ; PORTD - Port D Data Register
                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                 .equ	PD0	= 0	; For compatibility
                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                 .equ	PD1	= 1	; For compatibility
                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                 .equ	PD2	= 2	; For compatibility
                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                 .equ	PD3	= 3	; For compatibility
                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                 .equ	PD4	= 4	; For compatibility
                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                 .equ	PD5	= 5	; For compatibility
                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                 .equ	PD6	= 6	; For compatibility
                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                 .equ	PD7	= 7	; For compatibility
                 
                 ; DDRD - Port D Data Direction Register
                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                 
                 ; PIND - Port D Input Pins
                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                 
                 
                 ; ***** TIMER_COUNTER_0 **************
                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                 
                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                 
                 ; TCCR0A - Timer/Counter  Control Register A
                 .equ	WGM00	= 0	; Waveform Generation Mode
                 .equ	WGM01	= 1	; Waveform Generation Mode
                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                 
                 ; TCCR0B - Timer/Counter Control Register B
                 .equ	CS00	= 0	; Clock Select
                 .equ	CS01	= 1	; Clock Select
                 .equ	CS02	= 2	; Clock Select
                 .equ	WGM02	= 3	; 
                 .equ	FOC0B	= 6	; Force Output Compare B
                 .equ	FOC0A	= 7	; Force Output Compare A
                 
                 ; TCNT0 - Timer/Counter0
                 .equ	TCNT0_0	= 0	; 
                 .equ	TCNT0_1	= 1	; 
                 .equ	TCNT0_2	= 2	; 
                 .equ	TCNT0_3	= 3	; 
                 .equ	TCNT0_4	= 4	; 
                 .equ	TCNT0_5	= 5	; 
                 .equ	TCNT0_6	= 6	; 
                 .equ	TCNT0_7	= 7	; 
                 
                 ; OCR0A - Timer/Counter0 Output Compare Register
                 .equ	OCR0A_0	= 0	; 
                 .equ	OCR0A_1	= 1	; 
                 .equ	OCR0A_2	= 2	; 
                 .equ	OCR0A_3	= 3	; 
                 .equ	OCR0A_4	= 4	; 
                 .equ	OCR0A_5	= 5	; 
                 .equ	OCR0A_6	= 6	; 
                 .equ	OCR0A_7	= 7	; 
                 
                 ; OCR0B - Timer/Counter0 Output Compare Register
                 .equ	OCR0B_0	= 0	; 
                 .equ	OCR0B_1	= 1	; 
                 .equ	OCR0B_2	= 2	; 
                 .equ	OCR0B_3	= 3	; 
                 .equ	OCR0B_4	= 4	; 
                 .equ	OCR0B_5	= 5	; 
                 .equ	OCR0B_6	= 6	; 
                 .equ	OCR0B_7	= 7	; 
                 
                 ; GTCCR - General Timer/Counter Control Register
                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                 .equ	PSR10	= PSRSYNC	; For compatibility
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** EXTERNAL_INTERRUPT ***********
                 ; EICRA - External Interrupt Control Register
                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                 
                 ; EIMSK - External Interrupt Mask Register
                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                 
                 ; EIFR - External Interrupt Flag Register
                 .equ	INTF0	= 0	; External Interrupt Flag 0
                 .equ	INTF1	= 1	; External Interrupt Flag 1
                 
                 ; PCICR - Pin Change Interrupt Control Register
                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                 
                 ; PCMSK2 - Pin Change Mask Register 2
                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                 
                 ; PCMSK1 - Pin Change Mask Register 1
                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                 
                 ; PCMSK0 - Pin Change Mask Register 0
                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                 
                 ; PCIFR - Pin Change Interrupt Flag Register
                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                 
                 
                 ; ***** SPI **************************
                 ; SPDR - SPI Data Register
                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                 
                 ; SPSR - SPI Status Register
                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                 .equ	WCOL	= 6	; Write Collision Flag
                 .equ	SPIF	= 7	; SPI Interrupt Flag
                 
                 ; SPCR - SPI Control Register
                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                 .equ	CPHA	= 2	; Clock Phase
                 .equ	CPOL	= 3	; Clock polarity
                 .equ	MSTR	= 4	; Master/Slave Select
                 .equ	DORD	= 5	; Data Order
                 .equ	SPE	= 6	; SPI Enable
                 .equ	SPIE	= 7	; SPI Interrupt Enable
                 
                 
                 ; ***** WATCHDOG *********************
                 ; WDTCSR - Watchdog Timer Control Register
                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                 .equ	WDE	= 3	; Watch Dog Enable
                 .equ	WDCE	= 4	; Watchdog Change Enable
                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                 
                 
                 ; ***** EEPROM ***********************
                 ; EEARL - EEPROM Address Register Low Byte
                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                 
                 ; EEARH - EEPROM Address Register High Byte
                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 0
                 
                 ; EEDR - EEPROM Data Register
                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                 
                 ; EECR - EEPROM Control Register
                 .equ	EERE	= 0	; EEPROM Read Enable
                 .equ	EEPE	= 1	; EEPROM Write Enable
                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                 
                 
                 ; ***** CPU **************************
                 ; SREG - Status Register
                 .equ	SREG_C	= 0	; Carry Flag
                 .equ	SREG_Z	= 1	; Zero Flag
                 .equ	SREG_N	= 2	; Negative Flag
                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                 .equ	SREG_S	= 4	; Sign Bit
                 .equ	SREG_H	= 5	; Half Carry Flag
                 .equ	SREG_T	= 6	; Bit Copy Storage
                 .equ	SREG_I	= 7	; Global Interrupt Enable
                 
                 ; OSCCAL - Oscillator Calibration Value
                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                 
                 ; CLKPR - Clock Prescale Register
                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                 
                 ; SPMCSR - Store Program Memory Control and Status Register
                 .equ	SELFPRGEN	= 0	; Self Programming Enable
                 .equ	PGERS	= 1	; Page Erase
                 .equ	PGWRT	= 2	; Page Write
                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                 
                 ; MCUCR - MCU Control Register
                 .equ	IVCE	= 0	; 
                 .equ	IVSEL	= 1	; 
                 .equ	PUD	= 4	; 
                 .equ	BODSE	= 5	; BOD Sleep Enable
                 .equ	BODS	= 6	; BOD Sleep
                 
                 ; MCUSR - MCU Status Register
                 .equ	PORF	= 0	; Power-on reset flag
                 .equ	EXTRF	= 1	; External Reset Flag
                 .equ	EXTREF	= EXTRF	; For compatibility
                 .equ	BORF	= 2	; Brown-out Reset Flag
                 .equ	WDRF	= 3	; Watchdog Reset Flag
                 
                 ; SMCR - Sleep Mode Control Register
                 .equ	SE	= 0	; Sleep Enable
                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                 
                 ; GPIOR2 - General Purpose I/O Register 2
                 .equ	GPIOR20	= 0	; 
                 .equ	GPIOR21	= 1	; 
                 .equ	GPIOR22	= 2	; 
                 .equ	GPIOR23	= 3	; 
                 .equ	GPIOR24	= 4	; 
                 .equ	GPIOR25	= 5	; 
                 .equ	GPIOR26	= 6	; 
                 .equ	GPIOR27	= 7	; 
                 
                 ; GPIOR1 - General Purpose I/O Register 1
                 .equ	GPIOR10	= 0	; 
                 .equ	GPIOR11	= 1	; 
                 .equ	GPIOR12	= 2	; 
                 .equ	GPIOR13	= 3	; 
                 .equ	GPIOR14	= 4	; 
                 .equ	GPIOR15	= 5	; 
                 .equ	GPIOR16	= 6	; 
                 .equ	GPIOR17	= 7	; 
                 
                 ; GPIOR0 - General Purpose I/O Register 0
                 .equ	GPIOR00	= 0	; 
                 .equ	GPIOR01	= 1	; 
                 .equ	GPIOR02	= 2	; 
                 .equ	GPIOR03	= 3	; 
                 .equ	GPIOR04	= 4	; 
                 .equ	GPIOR05	= 5	; 
                 .equ	GPIOR06	= 6	; 
                 .equ	GPIOR07	= 7	; 
                 
                 ; PRR - Power Reduction Register
                 .equ	PRADC	= 0	; Power Reduction ADC
                 .equ	PRUSART0	= 1	; Power Reduction USART
                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                 .equ	PRTWI	= 7	; Power Reduction TWI
                 
                 
                 
                 ; ***** LOCKSBITS ********************************************************
                 .equ	LB1	= 0	; Lock bit
                 .equ	LB2	= 1	; Lock bit
                 .equ	BLB01	= 2	; Boot Lock bit
                 .equ	BLB02	= 3	; Boot Lock bit
                 .equ	BLB11	= 4	; Boot lock bit
                 .equ	BLB12	= 5	; Boot lock bit
                 
                 
                 ; ***** FUSES ************************************************************
                 ; LOW fuse bits
                 .equ	CKSEL0	= 0	; Select Clock Source
                 .equ	CKSEL1	= 1	; Select Clock Source
                 .equ	CKSEL2	= 2	; Select Clock Source
                 .equ	CKSEL3	= 3	; Select Clock Source
                 .equ	SUT0	= 4	; Select start-up time
                 .equ	SUT1	= 5	; Select start-up time
                 .equ	CKOUT	= 6	; Clock output
                 .equ	CKDIV8	= 7	; Divide clock by 8
                 
                 ; HIGH fuse bits
                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                 .equ	WDTON	= 4	; Watchdog Timer Always On
                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                 .equ	DWEN	= 6	; debugWIRE Enable
                 .equ	RSTDISBL	= 7	; External reset disable
                 
                 ; EXTENDED fuse bits
                 .equ	BOOTRST	= 0	; Select reset vector
                 .equ	BOOTSZ0	= 1	; Select boot size
                 .equ	BOOTSZ1	= 2	; Select boot size
                 
                 
                 
                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                 .def	XH	= r27
                 .def	XL	= r26
                 .def	YH	= r29
                 .def	YL	= r28
                 .def	ZH	= r31
                 .def	ZL	= r30
                 
                 
                 
                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                 .equ	FLASHEND	= 0x1fff	; Note: Word address
                 .equ	IOEND	= 0x00ff
                 .equ	SRAM_START	= 0x0100
                 .equ	SRAM_SIZE	= 1024
                 .equ	RAMEND	= 0x04ff
                 .equ	XRAMEND	= 0x0000
                 .equ	E2END	= 0x01ff
                 .equ	EEPROMEND	= 0x01ff
                 .equ	EEADRBITS	= 9
                 #pragma AVRPART MEMORY PROG_FLASH 16384
                 #pragma AVRPART MEMORY EEPROM 512
                 #pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 
                 
                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                 .equ	NRWW_START_ADDR	= 0x1c00
                 .equ	NRWW_STOP_ADDR	= 0x1fff
                 .equ	RWW_START_ADDR	= 0x0
                 .equ	RWW_STOP_ADDR	= 0x1bff
                 .equ	PAGESIZE	= 64
                 .equ	FIRSTBOOTSTART	= 0x1f80
                 .equ	SECONDBOOTSTART	= 0x1f00
                 .equ	THIRDBOOTSTART	= 0x1e00
                 .equ	FOURTHBOOTSTART	= 0x1c00
                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                 
                 
                 
                 ; ***** INTERRUPT VECTORS ************************************************
                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                 
                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                 
                 #endif  /* _M168PDEF_INC_ */
                 
                 ; ***** END OF FILE ******************************************************
000000 c0cb      
                 ;.ORG 0x01 rjmp EXT_INT0 ; IRQ0 Handler
                 ;.ORG 0x02 rjmp EXT_INT1 ; IRQ1 Handler
                 ;.ORG 0x03 rjmp EXT_INT0 ; PCINT0 Handler
                 ;.ORG 0x04 rjmp EXT_INT1 ; PCINT1 Handler
                 ;.ORG 0x05 rjmp EXT_INT0 ; PCINT2 Handler
                 ;.ORG 0x06 rjmp EXT_INT1 ; WDT Handler
                 ;.ORG 0x07 rjmp TIM2_COMPA ; Timer2 Compare Handler
                 ;.ORG 0x08 rjmp TIM2_COMPB ; Timer2 Compare Handler
                 ;.ORG 0x09 rjmp TIM2_OVF ; Timer2 Overflow Handler
                 ;.ORG 0x0a rjmp TIM1_CAPT ; Timer1 Capture Handler
                 ;.ORG 0x0B rjmp TIM1_COMPA ; Timer1 CompareA Handler
                 ;.ORG 0x0C rjmp TIM1_COMPB ; Timer1 CompareB Handler
                 ;.ORG 0x0D rjmp TIM1_OVF ; Timer1 Overflow Handler
                 ;.ORG 0x0E rjmp TIM0_COMPA ; Timer1 CompareA Handler
                 ;.ORG 0x0F rjmp TIM0_COMPB ; Timer1 CompareB Handler
000010 c007      .ORG 0x10 rjmp TIM0_OVF ; Timer0 Overflow Handler
                 ;.ORG 0x11 rjmp SPI_STC ; SPI Transfer Complete Handler
                 ;.ORG 0x12 rjmp USART_RXC ; USART RX Complete Handler
                 ;.ORG 0x13 rjmp USART_UDRE ; UDR Empty Handler
                 ;.ORG 0x14 rjmp USART_TXC ; USART TX Complete Handler
                 ;.ORG 0x15 rjmp ADC ; ADC Conversion Complete Handler
                 ;.ORG 0x16 rjmp EE_RDY ; EEPROM Ready Handler
000017 c016      .ORG 0x17 rjmp ANA_COMP ; Analog Comparator Handler
                 ;.ORG 0x18 rjmp TWSI ; Two-wire Serial Interface Handler
                 ;.ORG 0x19 rjmp SPM_RDY ; Store Program Memory Ready Handler
                 
                 #define CRC_POLYNOM 0x8C
                 #define TOV2_MASK 0b01000000
                 #define OCF1A_MASK 0b00010000
                 #define CYFRAL_THRESHOLD 128
                 #define DDRB_COILOFF 0b00000000
                 #define DDRB_COILON 0b00000110
                 
                 #define RFIDFlags r24
                 #define LINE_ONE_VALUE 0
                 #define DATA_ENABLED 1
                 #define TIMER0_OVERFLOW 7
                 
                 #include "rammapping.asm"
                 
                 #define ONEWIREbuffer 0x60
                 #define ONEWIREbuffer_size 8
                 #define onewirecrc ONEWIREbuffer+ONEWIREbuffer_size
                 ;cyfral
                 #define CYFRALBuffer onewirecrc+1
                 #define CYFRALBuffer_size 4
                 ;emarin
                 #define RFIDBuffer CYFRALBuffer+CYFRALBuffer_size
                 #define RFIDBuffer_size 5
                 #define RAM_BitCounter RFIDBuffer+RFIDBuffer_size
                 #define RAM_GroupNumber RAM_BitCounter+1
                 #define RAM_BitMask RAM_BitCounter+2
                 #define RAM_ReceivedByte RAM_BitCounter+3
                 #define RAM_ParityVertical RAM_BitCounter+4
                 #define RAM_ParityHorizontal RAM_BitCounter+5
                 #define RAM_RFIDPass0 RAM_BitCounter+6
                 #define RAM_RFIDPass1 RAM_BitCounter+7
                 #define RAM_RFIDPass2 RAM_BitCounter+8
                 #define RAM_RFIDPass3 RAM_BitCounter+9
                 #define RAM_RFIDOP RAM_BitCounter+10
                 ;#define RFIDOP_READ 0  
                 #define RFIDOP_WRITE5577 1
                 ;uart
                 #define uart_txbuffer 0x100
                 #include "TIMER0_OVF.asm"
                 
000018 930f      push r16
000019 b70f      in r16, SREG
00001a 930f      push r16
                 ;
00001b 9100 0030 lds r16, ACSR
00001d ff03      sbrs r16, 3
00001e c005      rjmp t0_normal
                  ;    ,     
00001f 6880       sbr RFIDFlags, 1 << TIMER0_OVERFLOW 
                  ;
000020 910f       pop r16
000021 bf0f       out SREG, r16
000022 910f       pop r16
000023 9518       reti
                 t0_normal:
                 ;    
000024 6081      sbr RFIDFlags, 1 << LINE_ONE_VALUE
000025 ff05      sbrs r16, 5
000026 7f8e      cbr RFIDFlags, 1 << LINE_ONE_VALUE
                 ;
000027 6108      sbr r16, 0b00011000;//   (   1),  
000028 9300 0030 sts ACSR, r16;
                 ;
00002a 910f      pop r16
00002b bf0f      out SREG, r16
00002c 910f      pop r16
                 #include "ANA_COMP.asm"
00002d 9518      
                 #define F_CPU 16000000
                 #define RFID_PERIOD_LENGTH (F_CPU/64/2000) ;125
                 #define TCNT0VALUE 162 ;0x100-(RFID_PERIOD_LENGTH*3/4);
                 
                 ;lds r18, BitCounter
                 ;lds r19, GroupNumber
                 ;lds r20, BitMask
                 ;lds r21, ReceivedByte
                 ;lds r22, ParityHorizontal
                 ;lds r23, ParityVertical
                 
                 ANA_COMP:
00002e 930f      push r16
00002f 931f      push r17
000030 932f      push r18
000031 933f      push r19
000032 934f      push r20
000033 935f      push r21
000034 936f      push r22
000035 937f      push r23
000036 b70f      in r16, SREG
000037 930f      push r16
                 ;
                 ;sbrc RFIDFlags, DATA_ENABLED
000038 c06b      rjmp actrueexit
                 ;
000039 9100 0030 lds r16,  ACSR
00003b 7f0c      cbr r16, 3;//  
00003c 6004      sbr r16, 4;//   ,    
00003d 9300 0030 sts ACSR, r16
                 ;
00003f b506      in r16, TCNT0
000040 bc56      out TCNT0, r5;//     3\4   RFID  
                 ;
000041 9120 0072 lds r18, RAM_BitCounter
000043 9523      inc r18
000044 9130 0073 lds r19, RAM_GroupNumber
000046 9140 0074 lds r20, RAM_BitMask
000048 9150 0075 lds r21, RAM_ReceivedByte
00004a 9160 0077 lds r22, RAM_ParityHorizontal
00004c 9170 0076 lds r23, RAM_ParityVertical
                 ;          RFID
00004e 330e      cpi r16, RFID_PERIOD_LENGTH/2
00004f f410      brsh ac2
000050 ff87      sbrs RFIDFlags, TIMER0_OVERFLOW
000051 c003      rjmp ac1
                 ac2:
                 ;   
000052 778f       cbr RFIDFlags, 1 << TIMER0_OVERFLOW
000053 e021       ldi r18, 1
000054 2733       clr r19
                 ;
                 ac1:
                 ;-----   -----  
000055 2333      tst r19
000056 f471      brne ac3
                 ;							
000057 fd80        sbrc RFIDFlags, LINE_ONE_VALUE
000058 c003        rjmp ac4   
                    ;,     
                    ;    
000059 2722         clr r18
00005a 2733         clr r19
00005b c03c         rjmp acexit
                   ac4:  
00005c 3029        cpi r18, 9
00005d f1d0        brlo acexit
                    ;   -            
00005e 2722         clr r18
00005f e031         ldi r19, 1
000060 e840         ldi r20, 0x80;	
000061 e050         ldi r21, 0;
000062 e060         ldi r22, 0;
000063 e070         ldi r23, 0;
000064 c033         rjmp acexit
                 ;-----   (   10     )-----
                 ac3:  
000065 3025      cpi r18, 5
000066 f4a1      brne ac5
                  ;  - 
000067 3036       cpi r19, 6
000068 f450       brsh ac31				
                    ; 1-5   
000069 7061         andi r22, 0x01
00006a 2f08         mov r16, RFIDFlags
00006b 7001         andi r16, 0x01
00006c 1760         cp r22, r16
00006d f411         brne ac32
                     ; 
00006e 2766          clr r22
00006f c028      	rjmp acexit
                    ac32:
                     ;  
000070 2722          clr r18
000071 2733          clr r19
000072 c025          rjmp acexit
                   ac31:
                   ;  -      
000073 1757        cp r21, r23
000074 f419        brne ac33
000075 d043      	rcall rfid_checknotzero
000076 f40e      	brtc ac33
                 	 ;   
000077 6082      	 sbr RFIDFlags, 1 << DATA_ENABLED
                    ac33:
                    ;  
000078 2722         clr r18
000079 2733         clr r19
00007a c01d         rjmp acexit
                 ac5:
00007b 302a      cpi r18, 10
00007c f4b1      brne ac6
                  ;  10-   					
00007d 7061        andi r22, 0x01
00007e 2f08        mov r16, RFIDFlags
00007f 7001        andi r16, 0x01
000080 1760        cp r22, r16
000081 f471        brne ac52
                    ;   
000082 2f05         mov r16, r21
000083 7f00         andi r16, 0xF0
000084 2770         eor r23, r16;    
000085 2f05         mov r16, r21
000086 9502         swap r16
000087 7f00         andi r16, 0xF0
000088 2770         eor r23, r16;
                    ;
000089 d025         rcall save
                    ;
00008a 2722         clr r18
00008b 9533         inc r19
00008c e840         ldi r20, 0x80
00008d 2755         clr r21
00008e 2766         clr r22
00008f c008         rjmp acexit
                   ac52:
                   ;  
000090 2722        clr r18
000091 2733        clr r19
000092 c005        rjmp acexit 
                 ac6:
                 ;   5-   10- ,   
000093 ff80      sbrs RFIDFlags, LINE_ONE_VALUE
000094 c002      rjmp ac7
000095 2b54       or r21, r20
000096 2564       eor r22, r4;//   
                 ac7: 
000097 9546      lsr r20;   
                 ;
                 acexit:
000098 9320 0072 sts RAM_BitCounter, r18
00009a 9330 0073 sts RAM_GroupNumber, r19
00009c 9340 0074 sts RAM_BitMask, r20
00009e 9350 0075 sts RAM_ReceivedByte, r21
0000a0 9360 0077 sts RAM_ParityHorizontal, r22
0000a2 9370 0076 sts RAM_ParityVertical, r23
                 ;
                 actrueexit:
0000a4 910f      pop r16
0000a5 bf0f      out SREG, r16
0000a6 917f      pop r23
0000a7 916f      pop r22
0000a8 915f      pop r21
0000a9 914f      pop r20
0000aa 913f      pop r19
0000ab 912f      pop r18
0000ac 911f      pop r17
0000ad 910f      pop r16
0000ae 9518      reti
                 
                 save:
0000af 93af      push r26
0000b0 93bf      push r27
                 ;
0000b1 e6ac      ldi r26, low(RFIDBuffer-1);     -1
0000b2 e0b0      ldi r27, high(RFIDBuffer-1)
0000b3 0fa3      add r26, r19
0000b4 1db2      adc r27, r2
                 ;
0000b5 935c      st x, r21
                 ;
0000b6 91bf      pop r27
0000b7 91af      pop r26
0000b8 9508      ret
                 
                 ;t = true,     
                 rfid_checknotzero:
0000b9 930f      push r16
0000ba 931f      push r17
0000bb 93af      push r26
0000bc 93bf      push r27
                 ;
0000bd e6ad      ldi r26, low(RFIDBuffer)
0000be e0b0      ldi r27, high(RFIDBuffer)
0000bf e015      ldi r17, 5
0000c0 94e8      clt
                 ;
                 rc0:
0000c1 910d      ld r16, x+
0000c2 2300      tst r16
0000c3 f009      breq rc1
0000c4 9468       set
                 rc1:
0000c5 951a      dec r17
0000c6 f7d1      brne rc0
                 ;
0000c7 91bf      pop r27
0000c8 91af      pop r26
0000c9 911f      pop r17
0000ca 910f      pop r16
0000cb 9508      ret
                 
                 RESET:
                 ;
0000cc e004      ldi r16,high(RAMEND)
0000cd bf0e      out SPH,r16
0000ce ef0f      ldi r16,low(RAMEND)
0000cf bf0d      out SPL,r16
                 ;
0000d0 2700      clr r16
0000d1 ef1f      ser r17
0000d2 0118      movw r2, r16
0000d3 e001      ldi r16, 1
0000d4 ea12      ldi r17, TCNT0VALUE
0000d5 0128      movw r4, r16
0000d6 e80c      ldi r16, CRC_POLYNOM
0000d7 e012      ldi r17, 0b00000010
0000d8 0138      movw r6, r16
0000d9 e400      ldi r16, TOV2_MASK
0000da e110      ldi r17, OCF1A_MASK
0000db 0148      movw r8, r16
0000dc e000      ldi r16, DDRB_COILOFF
0000dd e016      ldi r17, DDRB_COILON
0000de 0158      movw r10, r16
                 ;
0000df e000      ldi r16, 0b00000000;
0000e0 b904      out ddrb, r16
0000e1 e002      ldi r16, 0b00000010;
0000e2 b905      out portb, r16
0000e3 e004      ldi r16, 0b00000100;
0000e4 b907      out ddrc, r16
0000e5 e000      ldi r16, 0b00000000;
0000e6 b908      out portc, r16
0000e7 e10a      ldi r16, 0b00011010;
0000e8 b90a      out ddrd, r16
0000e9 e107      ldi r16, 0b00010111;
0000ea b90b      out portd, r16
                 ;T0 - 125 KHz data strobe + 2khx
0000eb 9220 0024 sts TCCR0A, r2
0000ed e003      ldi r16, 0b00000011 ;/64
0000ee 9300 0025 sts TCCR0B, r16
0000f0 9220 0026 sts TCNT0, r2
                 ;ldi r16, 0b00000001
                 ;sts TIMSK0, r16 
                 ;T1 250kHz / toggle carrier generator
                 ;ldi r16, 0b10000000
                 ;sts TCCR1C, r16
0000f2 9220 0085 sts TCNT1H, r2
0000f4 9220 0084 sts TCNT1L, r2
0000f6 9220 0089 sts OCR1AH, r2
0000f8 e007      ldi r16, 7
0000f9 9300 0088 sts OCR1AL, r16
0000fb 9220 008b sts OCR1BH, r2
0000fd e007      ldi r16, 7
0000fe 9300 008a sts OCR1BL, r16
000100 e500      ldi r16, 0b01010000 ;Toggle OC1A, OC1B on Compare Match
000101 9300 0080 sts TCCR1A, r16
000103 e00a      ldi r16, 0b00001010 ;clk/8, CTC
000104 9300 0081 sts TCCR1B, r16
000106 e800      ldi r16, 0b10000000 
000107 9300 0082 sts TCCR1C, r16
                 ;T2 - 1us systick
000109 9220 00b0 sts TCCR2A, r2
00010b e002      ldi r16, 0b00000010
00010c 9300 00b1 sts TCCR2B, r16 ;start t2
                 ;UART 19200 ODD
00010e e000      ldi r16, 0b0000000 
00010f 9300 00c0 sts UCSR0A, r16
000111 e108      ldi r16, 0b00011000
000112 9300 00c1 sts UCSR0B, r16
000114 eb06      ldi r16, 0b10110110
000115 9300 00c2 sts UCSR0C, r16
000117 9220 00c5 sts UBRR0H, r2
000119 e109      ldi r16, 25
00011a 9300 00c4 sts UBRR0L, r16
00011c ea0b      ldi r16, 0xAB
00011d 9300 00c6 sts UDR0, r16
                 ;COMP
                 ;sts ADCSRB, r2
                 ;ldi r16, 0b00001000
                 ;sts ACSR, r16
                 ;ldi r16, 0b00000011
                 ;sts DIDR1, r16
                 ;
00011f d14e      rcall rfid_init
                 ;
000120 b8b4      out ddrb, r11 ;coil on
000121 d048      rcall delayhalfsec
000122 d047      rcall delayhalfsec
000123 d046      rcall delayhalfsec
000124 d045      rcall delayhalfsec
                 ;
                 ;sei
                 ;
                 l1:
000125 9100 0030 lds r16, ACSR
000127 ff05      sbrs r16, 5
000128 c002      rjmp a1
000129 9a5c      sbi portd, 4
00012a c001      rjmp a2
                 a1:
00012b 985c      cbi portd, 4
                 a2:
00012c cff8      rjmp l1
                 
                 ;-----cyfral-----
00012d d1bb      rcall cyfral_read
00012e 3002      cpi r16, 2
00012f f3a9      breq l1
000130 3001      cpi r16, 1
000131 f429      brne l4
                  ;
000132 d12d       rcall uart_sendcyfral
                  ;beep
000133 d022       rcall beep
                  ;
000134 d035       rcall delayhalfsec
000135 d034       rcall delayhalfsec
000136 cfee       rjmp l1
                 ;-----1wire-----
                 l4:
000137 d042      rcall onewire_readserialnumber
000138 3001      cpi r16, 1
000139 f429      brne l3
                  ;--1wire present-- 
00013a d109       rcall uart_send1wire
                  ;beep
00013b d01a       rcall beep 
                  ;
00013c d02d       rcall delayhalfsec
00013d d02c       rcall delayhalfsec
00013e cfe6       rjmp l1
                 ;-----rfid-----
                 l3:
00013f 9100 007c lds r16, RAM_RFIDOP
000141 3001      cpi r16, RFIDOP_WRITE5577
000142 f459      brne l1_1
                   ;--write-- 
                   ;cli
                   ;
000143 d143        rcall rf5577_write
                   ;
000144 eb0d        ldi r16, 0xBD
000145 9300 00c6   sts UDR0, r16
                   ;
000147 9220 007c   sts RAM_RFIDOP, r2
000149 7f8d        cbr RFIDFlags, 1 << DATA_ENABLED
                   ;beep
00014a d00b        rcall beep
                   ;
00014b d01e        rcall delayhalfsec
00014c d01d        rcall delayhalfsec
                   ;
                   ;sei
00014d cfd7        rjmp l1
                 ;--read--
                 l1_1: 
00014e ff81      sbrs RFIDFlags, DATA_ENABLED; RFID 
00014f cfd5      rjmp l1
                  ;----rfid present----
000150 d101        rcall uart_sendemarin
000151 7f8d        cbr RFIDFlags, 1 << DATA_ENABLED
                   ;beep
000152 d003        rcall beep
                   ;
000153 d016        rcall delayhalfsec
000154 d015        rcall delayhalfsec
                   ;
000155 cfcf        rjmp l1
                 
                  
                 beep:
000156 9a5b      sbi portd, 3
000157 d002      rcall delay200ms 
000158 985b      cbi portd, 3
000159 9508      ret
                 
                 delay200ms:
00015a 932f      push r18
00015b 931f      push r17
00015c 930f      push r16
                 ;
00015d e028      ldi r18, 8
                 d9:
00015e 2711      clr r17
                 d10:
00015f 2700       clr r16
                  d11:
000160 950a       dec r16
000161 f7f1       brne d11
000162 951a      dec r17
000163 f7d9      brne d10
000164 952a      dec r18
000165 f7c1      brne d9
                 ;
000166 910f      pop r16
000167 911f      pop r17
000168 912f      pop r18
000169 9508      ret
                 
                 delayhalfsec:
00016a 932f      push r18
00016b 931f      push r17
00016c 930f      push r16
                 ;
00016d e124      ldi r18, 20
                 d8:
00016e 2711      clr r17
                 d7:
00016f 2700       clr r16
                  d6:
000170 950a       dec r16
000171 f7f1       brne d6
000172 951a      dec r17
000173 f7d9      brne d7
000174 952a      dec r18
000175 f7c1      brne d8
                 ;
000176 910f      pop r16
000177 911f      pop r17
000178 912f      pop r18
000179 9508      ret
                 
                 #include "1WIRE.asm"
                 
00017a d043      rcall onewire_reset
00017b 2300      tst r16
00017c f409      brne or2
                  ;not detected
00017d 9508       ret
                 or2:
                 ;
00017e e6a0      ldi r26, low(ONEWIREbuffer)
00017f e0b0      ldi r27, high(ONEWIREbuffer)
000180 9220 0068 sts onewirecrc, r2
                 ;
000182 e303      ldi r16, 0x33
000183 d047      rcall writebyte
                 ;family_code
000184 d04f      rcall readbyte
000185 2300      tst r16
000186 f411      brne or3
                  ;bad family code
000187 e003       ldi r16, 0x03
000188 9508       ret
                 or3:
000189 930d      st x+, r16
00018a d01c      rcall crc8
                 ;serial number
00018b d048      rcall readbyte
00018c 930d      st x+, r16
00018d d019      rcall crc8
00018e d045      rcall readbyte
00018f 930d      st x+, r16
000190 d016      rcall crc8
000191 d042      rcall readbyte
000192 930d      st x+, r16
000193 d013      rcall crc8
000194 d03f      rcall readbyte
000195 930d      st x+, r16
000196 d010      rcall crc8
000197 d03c      rcall readbyte
000198 930d      st x+, r16
000199 d00d      rcall crc8
00019a d039      rcall readbyte
00019b 930d      st x+, r16
00019c d00a      rcall crc8
                 ;crc
00019d d036      rcall readbyte
00019e 930d      st x+, r16
00019f 9110 0068 lds r17, onewirecrc
0001a1 1701      cp r16, r17
0001a2 f011      breq or1
                  ;bad crc
0001a3 e003       ldi r16, 0x03
0001a4 9508       ret
                 or1:
0001a5 e001      ldi r16, 0x01
0001a6 9508      ret
                 
                 crc8:
0001a7 930f      push r16
0001a8 931f      push r17
0001a9 932f      push r18
0001aa 933f      push r19
                 ;
0001ab 9120 0068 lds r18, onewirecrc
0001ad e018      ldi r17, 8 ; 
                 ;--  
                 cc4:
0001ae 2f30       mov r19, r16
0001af 2732       eor r19, r18
0001b0 9526       lsr r18
0001b1 ff30       sbrs r19, 0
0001b2 c001       rjmp cc2  
0001b3 2526        eor r18, r6
                  cc2:
0001b4 9506       lsr r16
0001b5 951a       dec r17
0001b6 f7b9       brne cc4 
                 ;
0001b7 9320 0068 sts onewirecrc, r18
                 ;
0001b9 913f      pop r19
0001ba 912f      pop r18
0001bb 911f      pop r17
0001bc 910f      pop r16
0001bd 9508      ret
                 
                 onewire_reset:
                 ;reset pulse
0001be 985c      cbi portd, 4
0001bf 9a54      sbi ddrd, 4
0001c0 d05d      rcall delay480
                 ;presence pulse
0001c1 9854      cbi ddrd, 4
0001c2 9a5c      sbi portd, 4
0001c3 d045      rcall delay60
0001c4 9b4c      sbis pind, 4
0001c5 c002      rjmp keypresent
                 ;key not present
0001c6 e000      ldi r16, 0x00
0001c7 9508      ret
                 keypresent:
0001c8 d044      rcall delay420
0001c9 e001      ldi r16, 0x01
0001ca 9508      ret
                 
                 writebyte:
0001cb e018      ldi r17, 8
                 wb3:
0001cc 9507      ror r16
0001cd f010      brcs wb1
0001ce d017       rcall write0
0001cf c001       rjmp wb2
                 wb1:
0001d0 d00a       rcall write1
                 wb2: 
0001d1 951a      dec r17
0001d2 f7c9      brne wb3
0001d3 9508      ret
                 
                 readbyte:
0001d4 e018      ldi r17, 8
                 rb1:
0001d5 d01b      rcall read
0001d6 9506      lsr r16
0001d7 f907      bld r16, 7
                 ;
0001d8 951a      dec r17
0001d9 f7d9      brne rb1
0001da 9508      ret
                 
                 write1:
0001db 930f      push r16
                 ;
0001dc 985c      cbi portd, 4
0001dd 9a54      sbi ddrd, 4
                 ;
0001de e001      ldi r16, 1
0001df d021      rcall delay
                 ;
0001e0 9854      cbi ddrd, 4
0001e1 9a5c      sbi portd, 4
                 ;
0001e2 e309      ldi r16, 57
0001e3 d01d      rcall delay
                 ;
0001e4 910f      pop r16
0001e5 9508      ret
                 
                 write0:
0001e6 930f      push r16
                 ;
0001e7 985c      cbi portd, 4
0001e8 9a54      sbi ddrd, 4
                 ;
0001e9 e30b      ldi r16, 59
0001ea d016      rcall delay
                 ;
0001eb 9854      cbi ddrd, 4
0001ec 9a5c      sbi portd, 4
                 ;
0001ed e001      ldi r16, 1
0001ee d012      rcall delay
                 ;
0001ef 910f      pop r16
0001f0 9508      ret
                 
                 read:
0001f1 930f      push r16
                 ;
0001f2 985c      cbi portd, 4
0001f3 9a54      sbi ddrd, 4
                 ;
0001f4 e001      ldi r16, 1
0001f5 d00b      rcall delay
                 ;
0001f6 9854      cbi ddrd, 4
0001f7 9a5c      sbi portd, 4
                 ;wait
0001f8 e00a      ldi r16, 10
0001f9 d007      rcall delay
                 ;read
0001fa 94e8      clt
0001fb 994c      sbic pind, 4
0001fc 9468      set
                 ;
0001fd e301      ldi r16, 49
0001fe d002      rcall delay
                 ;
0001ff 910f      pop r16
000200 9508      ret
                 
                 delay:
000201 0000      nop
000202 0000      nop
000203 0000      nop
000204 0000      nop
000205 0000      nop
000206 950a      dec r16
000207 f7c9      brne delay
000208 9508      ret
                 
                 delay60:
000209 e90e      ldi r16, 158
                 d1:
00020a 950a      dec r16
00020b f7f1      brne d1
00020c 9508      ret
                 
                 delay420:
00020d ed0c      ldi r16, 220
                 d2:
00020e 0000      nop
00020f 0000      nop
000210 0000      nop
000211 0000      nop
000212 0000      nop
000213 950a      dec r16
000214 f7c9      brne d2
000215 ec08      ldi r16, 200
                 d3:
000216 0000      nop
000217 0000      nop
000218 0000      nop
000219 0000      nop
00021a 0000      nop
00021b 950a      dec r16
00021c f7c9      brne d3
00021d 9508      ret
                 
                 delay480:
00021e ef00      ldi r16, 240
                 d4:
00021f 0000      nop
000220 0000      nop
000221 0000      nop
000222 0000      nop
000223 0000      nop
000224 950a      dec r16
000225 f7c9      brne d4
000226 ef00      ldi r16, 240
                 d5:
000227 0000      nop
000228 0000      nop
000229 0000      nop
00022a 0000      nop
00022b 0000      nop
00022c 950a      dec r16
00022d f7c9      brne d5
                 #include "UART.asm"
00022e 9508      
00022f e0a0      ldi r26, low(uart_txbuffer)
000230 e0b1      ldi r27, high(uart_txbuffer)
                 ;token
000231 d00d      rcall wait_buffer
000232 ea0d      ldi r16, 0xAD
000233 9300 00c6 sts UDR0, r16
                 ;length
000235 d009      rcall wait_buffer
000236 9310 00c6 sts UDR0, r17
                 ;buffer
                 us1:
000238 910d      ld r16, x+
000239 d005      rcall wait_buffer
00023a 9300 00c6 sts UDR0, r16
00023c 951a      dec r17
00023d f7d1      brne us1
                 ;
00023e 9508      ret
                 
                 wait_buffer:
00023f 9110 00c0 lds r17, UCSR0A
000241 ff15      sbrs r17, 5
000242 cffc      rjmp wait_buffer
000243 9508      ret
                 
                 uart_send1wire:
000244 e0a0      ldi r26, low(uart_txbuffer)
000245 e0b1      ldi r27, high(uart_txbuffer)
                 ;type
000246 e001      ldi r16, 0x01
000247 930d      st x+, r16
                 ;data
000248 e6c0      ldi r28, low(ONEWIREbuffer)
000249 e0d0      ldi r29, high(ONEWIREbuffer)
00024a e018      ldi r17,8
                 us2:
00024b 9109      ld r16, y+
00024c 930d      st x+, r16
00024d 951a      dec r17
00024e f7e1      brne us2
                 ;send
00024f e019      ldi r17,9
000250 dfde      rcall uart_send
                 ;
000251 9508      ret
                 
                 uart_sendemarin:
000252 e0a0      ldi r26, low(uart_txbuffer)
000253 e0b1      ldi r27, high(uart_txbuffer)
                 ;type
000254 e002      ldi r16, 0x02
000255 930d      st x+, r16
                 ;data
000256 e6cd      ldi r28, low(RFIDBuffer)
000257 e0d0      ldi r29, high(RFIDBuffer)
000258 e015      ldi r17, 5
                 us3:
000259 9109      ld r16, y+
00025a 930d      st x+, r16
00025b 951a      dec r17
00025c f7e1      brne us3
                 ;send
00025d e016      ldi r17, 6
00025e dfd0      rcall uart_send
                 ;
00025f 9508      ret
                 
                 uart_sendcyfral:
000260 e0a0      ldi r26, low(uart_txbuffer)
000261 e0b1      ldi r27, high(uart_txbuffer)
                 ;type
000262 e003      ldi r16, 0x03
000263 930d      st x+, r16
                 ;data
000264 e6c9      ldi r28, low(CYFRALBuffer)
000265 e0d0      ldi r29, high(CYFRALBuffer)
000266 e014      ldi r17, 4
                 us4:
000267 9109      ld r16, y+
000268 930d      st x+, r16
000269 951a      dec r17
00026a f7e1      brne us4
                 ;send
00026b e015      ldi r17, 5
00026c dfc2      rcall uart_send
                 ;
                 #include "RFID.asm"
00026d 9508      
00026e 9220 0072 sts RAM_BitCounter, r2;//    
000270 9220 0073 sts RAM_GroupNumber, r2;//   (0 -  , 1-5 , 6    )
000272 9220 0074 sts RAM_BitMask, r2;//   (0x80 - 0x01)
000274 9220 0075 sts RAM_ReceivedByte, r2;// 
000276 9220 0076 sts RAM_ParityVertical, r2;//    	
000278 9220 0077 sts RAM_ParityHorizontal, r2;//     
00027a 9240 007c sts RAM_RFIDOP, r4
00027c 9508      ret
                 
                 ;4uS +/-1T delay
                 t1delay:
00027d 930f      push r16
                 ;
00027e ba95      out TIFR0, r9
                 ;
                 t1:
00027f b305      in r16, TIFR0
000280 ff04      sbrs r16, 4
000281 cffd      rjmp t1
000282 ba95      out TIFR0, r9
000283 951a      dec r17
000284 f7d1      brne t1
                 ;
000285 910f      pop r16
000286 9508      ret
                 #include "RFID_5577.asm"
                 
                 ;data1
000287 e031      ldi r19, 1
000288 ef4f      ldi r20, 0xFF;
000289 e956      ldi r21, 0x96;
00028a e260      ldi r22, 0x20;
00028b e178      ldi r23, 0x18;
00028c d00f      rcall rf5577_writepage
                 ;data2
00028d e032      ldi r19, 2
00028e e249      ldi r20, 0x29;
00028f eb56      ldi r21, 0xB6;
000290 e363      ldi r22, 0x33;
000291 ea74      ldi r23, 0xA4;
000292 d009      rcall rf5577_writepage
                 ;config
000293 e030      ldi r19, 0
000294 e040      ldi r20, 0x00;
000295 e154      ldi r21, 0x14;
000296 e860      ldi r22, 0x80;
000297 e470      ldi r23, 0x40;
000298 d003      rcall rf5577_writepage
                 ;
000299 d036      rcall rf5577_makeStartGap
00029a d013      rcall rf5577_writeReset;
00029b 9508      ret
                 
                 rf5577_writepage:
00029c d033      rcall rf5577_makeStartGap
00029d d00c      rcall rf5577_writeOpWithLock
                 ;
00029e 2f04      mov r16, r20
00029f d011      rcall rf5577_writebyte
0002a0 2f05      mov r16, r21
0002a1 d00f      rcall rf5577_writebyte
0002a2 2f06      mov r16, r22
0002a3 d00d      rcall rf5577_writebyte
0002a4 2f07      mov r16, r23
0002a5 d00b      rcall rf5577_writebyte
                 ;
0002a6 2f03      mov r16, r19
0002a7 d016      rcall rf5577_writeaddress
                 ;
0002a8 deb1      rcall delay200ms
0002a9 9508      ret
                 
                 rf5577_writeOpWithLock:
0002aa d02c      rcall rf5577_write1
0002ab d034      rcall rf5577_write0
0002ac d033      rcall rf5577_write0
0002ad 9508      ret
                 
                 rf5577_writeReset:
                 ;
0002ae d031      rcall rf5577_write0
0002af d030      rcall rf5577_write0
                 ;
0002b0 9508      ret
                 
                 rf5577_writebyte:
0002b1 930f      push r16
0002b2 931f      push r17
                 ;
0002b3 e018      ldi r17, 8
                 ;
                 rfwb2:
0002b4 1f00      rol r16
0002b5 f010      brcs rfwb1
0002b6 d029       rcall rf5577_write0
0002b7 c001       rjmp rfwb0
                 rfwb1: 
0002b8 d01e       rcall rf5577_write1
                 rfwb0:
                 ;
0002b9 951a      dec r17
0002ba f7c9      brne rfwb2
                 ;
0002bb 911f      pop r17
0002bc 910f      pop r16
0002bd 9508      ret
                 
                 rf5577_writeaddress:
0002be 930f      push r16
0002bf 931f      push r17
                 ;
0002c0 1f00      rol r16
0002c1 1f00      rol r16
0002c2 1f00      rol r16
0002c3 1f00      rol r16
0002c4 1f00      rol r16
                 ;
0002c5 e013      ldi r17, 3
                 ;
                 rfwa2:
0002c6 1f00      rol r16
0002c7 f010      brcs rfwa1
0002c8 d017       rcall rf5577_write0
0002c9 c001       rjmp rfwa0
                 rfwa1: 
0002ca d00c       rcall rf5577_write1
                 rfwa0:
                 ;
0002cb 951a      dec r17
0002cc f7c9      brne rfwa2
                 ;
0002cd 911f      pop r17
0002ce 910f      pop r16
0002cf 9508      ret
                 
                 rf5577_makeStartGap:
0002d0 931f      push r17
                 ;
0002d1 b8a4      out ddrb, r10
0002d2 e31c      ldi r17, 60
0002d3 dfa9      rcall t1delay
0002d4 b8b4      out ddrb, r11
                 ;
0002d5 911f      pop r17 
0002d6 9508      ret
                 
                 rf5577_write1:
0002d7 931f      push r17
                 ;
0002d8 e515      ldi r17, 85
0002d9 dfa3      rcall t1delay
0002da b8a4      out ddrb, r10
0002db e317      ldi r17, 55
0002dc dfa0      rcall t1delay
0002dd b8b4      out ddrb, r11
                 ;
0002de 911f      pop r17   
0002df 9508      ret
                 
                 rf5577_write0:
0002e0 931f      push r17
                 ;
0002e1 e111      ldi r17, 17
0002e2 df9a      rcall t1delay
0002e3 b8a4      out ddrb, r10
0002e4 e317      ldi r17, 55
0002e5 df97      rcall t1delay
0002e6 b8b4      out ddrb, r11 
                 ;
0002e7 911f      pop r17    
0002e8 9508      ret
                 #include "cyfral.asm"
                 
                 ;
                 ;   
0002e9 df34      rcall delay480
                 ;-----  -----
0002ea 9220 00b2 sts TCNT2, r2
0002ec 9280 0015 sts TIFR0, r8
                 ;
                 cr2:
0002ee 994c      sbic pind, 4
0002ef c006      rjmp cr1
0002f0 9100 0015 lds r16, TIFR0
0002f2 ff06      sbrs r16, 6
0002f3 cffa      rjmp cr2
                  ; 
0002f4 e002       ldi r16, 2
0002f5 9508       ret
                 ;
                 cr1:
0002f6 2722      clr r18;   
                 ;-----   (0001)-----
                 cr8:
0002f7 d03f      rcall cyfral_readbit
0002f8 f19e      brts cr3
0002f9 f3e0      brcs cr1
0002fa d03c      rcall cyfral_readbit
0002fb f186      brts cr3
0002fc f3c8      brcs cr1
0002fd d039      rcall cyfral_readbit
0002fe f16e      brts cr3
0002ff f3b0      brcs cr1
000300 d036      rcall cyfral_readbit
000301 f156      brts cr3
000302 f798      brcc cr1
                 ;----- -----
                 ;1 
000303 d02a      rcall cyfral_readbyte
000304 f13e      brts cr3
000305 9110 0069 lds r17, CYFRALBuffer
000307 1701      cp r16, r17
000308 f019      breq cr1comp
000309 9300 0069  sts CYFRALBuffer, r16
00030b 2722       clr r18
                 cr1comp:
                 ;2 
00030c d021      rcall cyfral_readbyte
00030d f0f6      brts cr3
00030e 9110 006a lds r17, CYFRALBuffer+1
000310 1701      cp r16, r17
000311 f019      breq cr2comp
000312 9300 006a  sts CYFRALBuffer+1, r16
000314 2722       clr r18
                 cr2comp:
                 ;3 
000315 d018      rcall cyfral_readbyte
000316 f0ae      brts cr3
000317 9110 006b lds r17, CYFRALBuffer+2
000319 1701      cp r16, r17
00031a f019      breq cr3comp
00031b 9300 006b  sts CYFRALBuffer+2, r16
00031d 2722       clr r18
                 cr3comp:
                 ;4 
00031e d00f      rcall cyfral_readbyte
00031f f066      brts cr3
000320 9110 006c lds r17, CYFRALBuffer+3
000322 1701      cp r16, r17
000323 f019      breq cr4comp
000324 9300 006c  sts CYFRALBuffer+3, r16
000326 2722       clr r18
                 cr4comp:
                 ;
000327 9523      inc r18
000328 3023      cpi r18, 3
000329 f268      brlo cr8
                 ;readed
00032a e001      ldi r16, 1
00032b 9508      ret
                 ;
                 cr3:
                 ;not detected
00032c e000      ldi r16, 0
00032d 9508      ret
                 
                 cyfral_readbyte:
00032e 931f      push r17
                 ;
00032f e018      ldi r17, 8
                 readbytecycle:
                 ;
000330 d006      rcall cyfral_readbit
000331 f01e      brts readbyteexit
000332 1f00      rol r16
                 ;
000333 951a      dec r17
000334 f7d9      brne readbytecycle
                 ;
                 readbyteexit:
000335 911f      pop r17
000336 9508      ret
                 
                 cyfral_readbit:
000337 930f      push r16
                 ;
000338 94e8      clt
000339 9220 00b2 sts TCNT2, r2
00033b 9280 0015 sts TIFR0, r8
                 ;--- ---
                 cr4:
00033d 9b4c      sbis pind, 4
00033e c007      rjmp cr5
00033f 9100 0015 lds r16, TIFR0
000341 ff06      sbrs r16, 6
000342 cffa      rjmp cr4
                  ;timeout
000343 9468       set
000344 910f       pop r16
000345 9508       ret
                 ;----  ---
                 cr5:
000346 9220 00b2 sts TCNT2, r2
000348 9280 0015 sts TIFR0, r8
                 ; 1
                 cr6:
00034a 994c      sbic pind, 4
00034b c007      rjmp cr7
00034c 9100 0015 lds r16, TIFR0
00034e ff06      sbrs r16, 6
00034f cffa      rjmp cr6
                  ;timeout 
000350 9468       set
000351 910f       pop r16
000352 9508       ret
                 ;
                 cr7: 
000353 9100 00b2 lds r16, TCNT2
000355 3800      cpi r16, CYFRAL_THRESHOLD
                 ;
000356 910f      pop r16
000357 9508      ret
                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega168P register use summary:
r0 :   0 r1 :   0 r2 :  21 r3 :   0 r4 :   3 r5 :   1 r6 :   2 r7 :   0 
r8 :   4 r9 :   2 r10:   4 r11:   4 r12:   0 r13:   0 r14:   0 r15:   0 
r16: 218 r17:  74 r18:  37 r19:  23 r20:  12 r21:  15 r22:  16 r23:  12 
r24:  13 r25:   0 r26:  12 r27:  12 r28:   3 r29:   3 r30:   0 r31:   0 
x  :  17 y  :   3 z  :   0 
Registers used: 23 out of 35 (65.7%)

ATmega168P instruction use summary:
.lds  :   0 .sts  :   0 adc   :   1 add   :   1 adiw  :   0 and   :   0 
andi  :   6 asr   :   0 bclr  :   0 bld   :   1 brbc  :   0 brbs  :   0 
brcc  :   1 brcs  :   6 break :   0 breq  :   7 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   2 brlt  :   0 brmi  :   0 
brne  :  35 brpl  :   0 brsh  :   2 brtc  :   1 brts  :   9 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :  10 cbr   :   5 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :  24 cls   :   0 
clt   :   3 clv   :   0 clz   :   0 com   :   0 cp    :   8 cpc   :   0 
cpi   :  11 cpse  :   0 dec   :  24 eor   :   5 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   4 inc   :   3 jmp   :   0 
ld    :   5 ldd   :   0 ldi   : 116 lds   :  21 lpm   :   0 lsl   :   0 
lsr   :   4 mov   :  10 movw  :   5 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :  25 or    :   1 ori   :   0 out   :  21 pop   :  44 
push  :  40 rcall :  99 ret   :  44 reti  :   3 rjmp  :  36 rol   :   8 
ror   :   1 sbc   :   0 sbci  :   0 sbi   :  10 sbic  :   3 sbis  :   2 
sbiw  :   0 sbr   :   5 sbrc  :   1 sbrs  :  12 sec   :   0 seh   :   0 
sei   :   0 sen   :   0 ser   :   1 ses   :   0 set   :   4 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :  15 std   :   0 sts   :  52 
sub   :   0 subi  :   0 swap  :   1 tst   :   4 wdr   :   0 
Instructions used: 51 out of 113 (45.1%)

ATmega168P memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0006b0   1670      0   1670   16384  10.2%
[.dseg] 0x000100 0x000100      0      0      0    1024   0.0%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 0 warnings
