__design_bin_path=Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP3/simulation/questa
opt_data_elab=Z:/Users/eloiseleblanc/Desktop/TP_FPGA/TP3/simulation/questa/rtl_work/@_opt1
