OpenROAD v2.0-17941-g7fb347f37 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.

Design:                   sha256_unrolled_pipelined
Die area:                 ( 0 0 ) ( 928920 928920 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     28544
Number of terminals:      771
Number of snets:          2
Number of nets:           17944

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 385.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 785566.
[INFO DRT-0033] mcon shape region query size = 500215.
[INFO DRT-0033] met1 shape region query size = 156124.
[INFO DRT-0033] via shape region query size = 57970.
[INFO DRT-0033] met2 shape region query size = 35256.
[INFO DRT-0033] via2 shape region query size = 46376.
[INFO DRT-0033] met3 shape region query size = 35079.
[INFO DRT-0033] via3 shape region query size = 46376.
[INFO DRT-0033] met4 shape region query size = 13974.
[INFO DRT-0033] via4 shape region query size = 2312.
[INFO DRT-0033] met5 shape region query size = 2380.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3147 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 385 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11412 groups.
#scanned instances     = 28544
#unique  instances     = 385
#stdCellGenAp          = 14421
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9482
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 68040
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:20:03, elapsed time = 00:02:31, memory = 455.93 (MB), peak = 471.34 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     185348

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 134 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 134 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56474.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 43844.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23466.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 6242.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1557.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 167.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 512.34 (MB), peak = 512.34 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 81497 vertical wires in 3 frboxes and 50253 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 10423 vertical wires in 3 frboxes and 15412 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:05, memory = 870.88 (MB), peak = 947.62 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 870.88 (MB), peak = 947.62 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:12, memory = 1136.27 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:32, memory = 1549.33 (MB).
    Completing 30% with 2735 violations.
    elapsed time = 00:00:43, memory = 1573.04 (MB).
    Completing 40% with 2735 violations.
    elapsed time = 00:01:14, memory = 1692.60 (MB).
    Completing 50% with 2735 violations.
    elapsed time = 00:01:25, memory = 1709.16 (MB).
    Completing 60% with 5462 violations.
    elapsed time = 00:01:44, memory = 1775.74 (MB).
    Completing 70% with 5462 violations.
    elapsed time = 00:02:06, memory = 1835.11 (MB).
    Completing 80% with 8499 violations.
    elapsed time = 00:02:24, memory = 1756.82 (MB).
    Completing 90% with 8499 violations.
    elapsed time = 00:03:03, memory = 1887.22 (MB).
    Completing 100% with 11420 violations.
    elapsed time = 00:03:17, memory = 1825.82 (MB).
[INFO DRT-0199]   Number of violations = 13607.
Viol/Layer         li1   mcon   met1    via   met2   via2   met3   via3   met4   via4   met5
Cut Spacing          0     39      0      2      0      2      0      0      0      1      0
Metal Spacing       11      0   2064      0    810      0    160      0     34      0     27
Min Hole             0      0      4      0      0      0      0      0      0      0      0
Recheck             89      0   1182      0    666      0    131      0     85      0     34
Short               18     25   5930     15   2021      0    215      1     11      2     28
[INFO DRT-0267] cpu time = 00:23:25, elapsed time = 00:03:18, memory = 1924.54 (MB), peak = 1924.54 (MB)
Total wire length = 1085251 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 309675 um.
Total wire length on LAYER met2 = 464193 um.
Total wire length on LAYER met3 = 198615 um.
Total wire length on LAYER met4 = 103288 um.
Total wire length on LAYER met5 = 9478 um.
Total number of vias = 169478.
Up-via summary (total 169478):

-------------------------
 FR_MASTERSLICE         0
            li1     67828
           met1     84100
           met2     14076
           met3      3198
           met4       276
-------------------------
                   169478


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 13607 violations.
    elapsed time = 00:00:12, memory = 1925.80 (MB).
    Completing 20% with 13607 violations.
    elapsed time = 00:00:32, memory = 2043.56 (MB).
    Completing 30% with 11915 violations.
    elapsed time = 00:00:52, memory = 1930.45 (MB).
    Completing 40% with 11915 violations.
    elapsed time = 00:01:17, memory = 1998.68 (MB).
    Completing 50% with 11915 violations.
    elapsed time = 00:01:32, memory = 1930.75 (MB).
    Completing 60% with 10763 violations.
    elapsed time = 00:01:52, memory = 1952.73 (MB).
    Completing 70% with 10763 violations.
    elapsed time = 00:02:15, memory = 2046.46 (MB).
    Completing 80% with 8654 violations.
    elapsed time = 00:02:41, memory = 1959.58 (MB).
    Completing 90% with 8654 violations.
    elapsed time = 00:03:16, memory = 1963.84 (MB).
    Completing 100% with 6566 violations.
    elapsed time = 00:03:27, memory = 2006.55 (MB).
[INFO DRT-0199]   Number of violations = 6566.
Viol/Layer        mcon   met1    via   met2   met3   met4   met5
Cut Spacing         10      0      0      0      0      0      0
Metal Spacing        0   1384      0    399     63     11      3
Min Hole             0      0      0      2      0      0      0
Short                0   3859      2    807     18      5      3
[INFO DRT-0267] cpu time = 00:22:58, elapsed time = 00:03:28, memory = 2006.55 (MB), peak = 2057.30 (MB)
Total wire length = 1075690 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 305920 um.
Total wire length on LAYER met2 = 459868 um.
Total wire length on LAYER met3 = 197964 um.
Total wire length on LAYER met4 = 102721 um.
Total wire length on LAYER met5 = 9214 um.
Total number of vias = 167345.
Up-via summary (total 167345):

-------------------------
 FR_MASTERSLICE         0
            li1     67871
           met1     82141
           met2     13924
           met3      3166
           met4       243
-------------------------
                   167345


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 6566 violations.
    elapsed time = 00:00:09, memory = 2038.29 (MB).
    Completing 20% with 6566 violations.
    elapsed time = 00:00:36, memory = 2007.24 (MB).
    Completing 30% with 6645 violations.
    elapsed time = 00:00:45, memory = 2007.24 (MB).
    Completing 40% with 6645 violations.
    elapsed time = 00:01:09, memory = 2042.45 (MB).
    Completing 50% with 6645 violations.
    elapsed time = 00:01:24, memory = 2007.66 (MB).
    Completing 60% with 6478 violations.
    elapsed time = 00:01:43, memory = 2007.66 (MB).
    Completing 70% with 6478 violations.
    elapsed time = 00:02:02, memory = 2115.03 (MB).
    Completing 80% with 6375 violations.
    elapsed time = 00:02:11, memory = 2008.16 (MB).
    Completing 90% with 6375 violations.
    elapsed time = 00:02:41, memory = 2042.39 (MB).
    Completing 100% with 6264 violations.
    elapsed time = 00:02:58, memory = 2008.16 (MB).
[INFO DRT-0199]   Number of violations = 6264.
Viol/Layer        mcon   met1    via   met2   met3   met4   met5
Cut Spacing          9      0      0      0      0      0      0
Metal Spacing        0   1308      0    418     30      9      3
Min Hole             0      0      0      2      0      0      0
Short                0   3657      1    802     19      3      3
[INFO DRT-0267] cpu time = 00:22:00, elapsed time = 00:02:59, memory = 2008.16 (MB), peak = 2155.08 (MB)
Total wire length = 1073890 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 304908 um.
Total wire length on LAYER met2 = 458869 um.
Total wire length on LAYER met3 = 198156 um.
Total wire length on LAYER met4 = 102820 um.
Total wire length on LAYER met5 = 9136 um.
Total number of vias = 167253.
Up-via summary (total 167253):

-------------------------
 FR_MASTERSLICE         0
            li1     67881
           met1     81900
           met2     14066
           met3      3168
           met4       238
-------------------------
                   167253


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6264 violations.
    elapsed time = 00:00:13, memory = 2010.38 (MB).
    Completing 20% with 6264 violations.
    elapsed time = 00:00:36, memory = 2081.32 (MB).
    Completing 30% with 4916 violations.
    elapsed time = 00:00:45, memory = 2018.27 (MB).
    Completing 40% with 4916 violations.
    elapsed time = 00:01:11, memory = 2093.58 (MB).
    Completing 50% with 4916 violations.
    elapsed time = 00:01:22, memory = 2030.26 (MB).
    Completing 60% with 3703 violations.
    elapsed time = 00:01:42, memory = 2070.11 (MB).
    Completing 70% with 3703 violations.
    elapsed time = 00:02:11, memory = 2191.38 (MB).
    Completing 80% with 2290 violations.
    elapsed time = 00:02:43, memory = 2108.10 (MB).
    Completing 90% with 2290 violations.
    elapsed time = 00:03:12, memory = 2186.58 (MB).
    Completing 100% with 974 violations.
    elapsed time = 00:03:26, memory = 2110.05 (MB).
[INFO DRT-0199]   Number of violations = 974.
Viol/Layer        met1   met2   met3
Metal Spacing      220     89     15
Min Hole             3      0      0
Short              544     88     15
[INFO DRT-0267] cpu time = 00:23:02, elapsed time = 00:03:27, memory = 2110.05 (MB), peak = 2264.34 (MB)
Total wire length = 1073489 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 297509 um.
Total wire length on LAYER met2 = 454543 um.
Total wire length on LAYER met3 = 204962 um.
Total wire length on LAYER met4 = 107465 um.
Total wire length on LAYER met5 = 9008 um.
Total number of vias = 170026.
Up-via summary (total 170026):

-------------------------
 FR_MASTERSLICE         0
            li1     67907
           met1     82460
           met2     15765
           met3      3656
           met4       238
-------------------------
                   170026


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 974 violations.
    elapsed time = 00:00:01, memory = 2110.05 (MB).
    Completing 20% with 974 violations.
    elapsed time = 00:00:04, memory = 2176.51 (MB).
    Completing 30% with 781 violations.
    elapsed time = 00:00:15, memory = 2133.82 (MB).
    Completing 40% with 781 violations.
    elapsed time = 00:00:19, memory = 2133.82 (MB).
    Completing 50% with 781 violations.
    elapsed time = 00:00:23, memory = 2137.16 (MB).
    Completing 60% with 602 violations.
    elapsed time = 00:00:25, memory = 2137.16 (MB).
    Completing 70% with 602 violations.
    elapsed time = 00:00:31, memory = 2202.63 (MB).
    Completing 80% with 302 violations.
    elapsed time = 00:00:38, memory = 2159.68 (MB).
    Completing 90% with 302 violations.
    elapsed time = 00:00:42, memory = 2159.68 (MB).
    Completing 100% with 41 violations.
    elapsed time = 00:00:46, memory = 2159.68 (MB).
[INFO DRT-0199]   Number of violations = 41.
Viol/Layer        met1   met2   met3
Metal Spacing       15      4      5
Short               14      3      0
[INFO DRT-0267] cpu time = 00:03:57, elapsed time = 00:00:46, memory = 2159.68 (MB), peak = 2264.34 (MB)
Total wire length = 1073382 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 296777 um.
Total wire length on LAYER met2 = 454176 um.
Total wire length on LAYER met3 = 205666 um.
Total wire length on LAYER met4 = 107752 um.
Total wire length on LAYER met5 = 9008 um.
Total number of vias = 170198.
Up-via summary (total 170198):

-------------------------
 FR_MASTERSLICE         0
            li1     67906
           met1     82468
           met2     15901
           met3      3685
           met4       238
-------------------------
                   170198


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 41 violations.
    elapsed time = 00:00:00, memory = 2159.68 (MB).
    Completing 20% with 41 violations.
    elapsed time = 00:00:00, memory = 2159.68 (MB).
    Completing 30% with 31 violations.
    elapsed time = 00:00:03, memory = 2159.68 (MB).
    Completing 40% with 31 violations.
    elapsed time = 00:00:03, memory = 2159.68 (MB).
    Completing 50% with 31 violations.
    elapsed time = 00:00:03, memory = 2159.68 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:03, memory = 2159.68 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:03, memory = 2159.68 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:05, memory = 2159.68 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:05, memory = 2159.68 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:06, memory = 2159.68 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:06, memory = 2159.68 (MB), peak = 2264.34 (MB)
Total wire length = 1073353 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 296717 um.
Total wire length on LAYER met2 = 454164 um.
Total wire length on LAYER met3 = 205702 um.
Total wire length on LAYER met4 = 107760 um.
Total wire length on LAYER met5 = 9008 um.
Total number of vias = 170197.
Up-via summary (total 170197):

-------------------------
 FR_MASTERSLICE         0
            li1     67905
           met1     82463
           met2     15904
           met3      3687
           met4       238
-------------------------
                   170197


[INFO DRT-0195] Start 6th stubborn tiles iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:01, memory = 2191.39 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:02, memory = 2207.39 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:03, memory = 2207.39 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:04, memory = 2207.39 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:06, memory = 2207.39 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:08, memory = 2209.66 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:09, memory = 2240.88 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:11, memory = 2242.44 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:12, memory = 2252.44 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:15, memory = 2137.04 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:45, elapsed time = 00:00:15, memory = 2137.04 (MB), peak = 2264.34 (MB)
Total wire length = 1073347 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 296713 um.
Total wire length on LAYER met2 = 454165 um.
Total wire length on LAYER met3 = 205700 um.
Total wire length on LAYER met4 = 107760 um.
Total wire length on LAYER met5 = 9008 um.
Total number of vias = 170193.
Up-via summary (total 170193):

-------------------------
 FR_MASTERSLICE         0
            li1     67905
           met1     82461
           met2     15902
           met3      3687
           met4       238
-------------------------
                   170193


[INFO DRT-0198] Complete detail routing.
Total wire length = 1073347 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 296713 um.
Total wire length on LAYER met2 = 454165 um.
Total wire length on LAYER met3 = 205700 um.
Total wire length on LAYER met4 = 107760 um.
Total wire length on LAYER met5 = 9008 um.
Total number of vias = 170193.
Up-via summary (total 170193):

-------------------------
 FR_MASTERSLICE         0
            li1     67905
           met1     82461
           met2     15902
           met3      3687
           met4       238
-------------------------
                   170193


[INFO DRT-0267] cpu time = 01:37:22, elapsed time = 00:14:21, memory = 2137.04 (MB), peak = 2264.34 (MB)

[INFO DRT-0180] Post processing.
[INFO GRT-0012] Found 20 antenna violations.
[INFO GRT-0015] Inserted 25 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3147 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 385 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11413 groups.
#scanned instances     = 28569
#unique  instances     = 385
#stdCellGenAp          = 14421
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9482
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 68040
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:20:33, elapsed time = 00:02:35, memory = 2080.44 (MB), peak = 2264.34 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     193321

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 134 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 134 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56481.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 43841.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23450.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 6203.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1524.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 157.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2080.44 (MB), peak = 2264.34 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 81455 vertical wires in 3 frboxes and 50201 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 10400 vertical wires in 3 frboxes and 15442 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:05, memory = 2080.67 (MB), peak = 2264.34 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2080.67 (MB), peak = 2264.34 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 2142.81 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:08, memory = 2271.52 (MB).
    Completing 30% with 163 violations.
    elapsed time = 00:00:09, memory = 2136.41 (MB).
    Completing 40% with 163 violations.
    elapsed time = 00:00:15, memory = 2193.57 (MB).
    Completing 50% with 163 violations.
    elapsed time = 00:00:18, memory = 2120.21 (MB).
    Completing 60% with 225 violations.
    elapsed time = 00:00:22, memory = 2185.79 (MB).
    Completing 70% with 225 violations.
    elapsed time = 00:00:26, memory = 2201.76 (MB).
    Completing 80% with 332 violations.
    elapsed time = 00:00:28, memory = 2145.31 (MB).
    Completing 90% with 332 violations.
    elapsed time = 00:00:35, memory = 2217.86 (MB).
    Completing 100% with 376 violations.
    elapsed time = 00:00:37, memory = 2121.14 (MB).
[INFO DRT-0199]   Number of violations = 426.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        2     24     34      0      0
Recheck              4     17     18      9      2
Short               33    198     66     17      2
[INFO DRT-0267] cpu time = 00:04:42, elapsed time = 00:00:37, memory = 2282.78 (MB), peak = 2282.78 (MB)
Total wire length = 1073131 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 296716 um.
Total wire length on LAYER met2 = 454456 um.
Total wire length on LAYER met3 = 205369 um.
Total wire length on LAYER met4 = 107435 um.
Total wire length on LAYER met5 = 9154 um.
Total number of vias = 170253.
Up-via summary (total 170253):

-------------------------
 FR_MASTERSLICE         0
            li1     67940
           met1     82491
           met2     15914
           met3      3671
           met4       237
-------------------------
                   170253


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 426 violations.
    elapsed time = 00:00:02, memory = 2282.78 (MB).
    Completing 20% with 426 violations.
    elapsed time = 00:00:07, memory = 2282.78 (MB).
    Completing 30% with 328 violations.
    elapsed time = 00:00:08, memory = 2282.78 (MB).
    Completing 40% with 328 violations.
    elapsed time = 00:00:14, memory = 2319.29 (MB).
    Completing 50% with 328 violations.
    elapsed time = 00:00:16, memory = 2282.78 (MB).
    Completing 60% with 256 violations.
    elapsed time = 00:00:20, memory = 2282.78 (MB).
    Completing 70% with 256 violations.
    elapsed time = 00:00:25, memory = 2356.11 (MB).
    Completing 80% with 176 violations.
    elapsed time = 00:00:26, memory = 2283.23 (MB).
    Completing 90% with 176 violations.
    elapsed time = 00:00:33, memory = 2283.23 (MB).
    Completing 100% with 120 violations.
    elapsed time = 00:00:35, memory = 2283.23 (MB).
[INFO DRT-0199]   Number of violations = 120.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        4     12     11      0
Short                9     45     35      4
[INFO DRT-0267] cpu time = 00:04:29, elapsed time = 00:00:35, memory = 2283.47 (MB), peak = 2402.16 (MB)
Total wire length = 1073077 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 296694 um.
Total wire length on LAYER met2 = 454420 um.
Total wire length on LAYER met3 = 205378 um.
Total wire length on LAYER met4 = 107430 um.
Total wire length on LAYER met5 = 9154 um.
Total number of vias = 170257.
Up-via summary (total 170257):

-------------------------
 FR_MASTERSLICE         0
            li1     67939
           met1     82482
           met2     15930
           met3      3669
           met4       237
-------------------------
                   170257


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 120 violations.
    elapsed time = 00:00:00, memory = 2283.47 (MB).
    Completing 20% with 120 violations.
    elapsed time = 00:00:01, memory = 2283.47 (MB).
    Completing 30% with 110 violations.
    elapsed time = 00:00:02, memory = 2283.47 (MB).
    Completing 40% with 110 violations.
    elapsed time = 00:00:03, memory = 2283.47 (MB).
    Completing 50% with 110 violations.
    elapsed time = 00:00:04, memory = 2283.47 (MB).
    Completing 60% with 110 violations.
    elapsed time = 00:00:04, memory = 2283.47 (MB).
    Completing 70% with 110 violations.
    elapsed time = 00:00:04, memory = 2283.47 (MB).
    Completing 80% with 108 violations.
    elapsed time = 00:00:05, memory = 2283.47 (MB).
    Completing 90% with 108 violations.
    elapsed time = 00:00:07, memory = 2283.47 (MB).
    Completing 100% with 96 violations.
    elapsed time = 00:00:07, memory = 2283.47 (MB).
[INFO DRT-0199]   Number of violations = 96.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0     22     12      0
Short                4     34     23      1
[INFO DRT-0267] cpu time = 00:00:47, elapsed time = 00:00:07, memory = 2283.47 (MB), peak = 2402.16 (MB)
Total wire length = 1073058 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 296702 um.
Total wire length on LAYER met2 = 454436 um.
Total wire length on LAYER met3 = 205354 um.
Total wire length on LAYER met4 = 107411 um.
Total wire length on LAYER met5 = 9154 um.
Total number of vias = 170262.
Up-via summary (total 170262):

-------------------------
 FR_MASTERSLICE         0
            li1     67940
           met1     82493
           met2     15922
           met3      3670
           met4       237
-------------------------
                   170262


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 96 violations.
    elapsed time = 00:00:00, memory = 2283.47 (MB).
    Completing 20% with 96 violations.
    elapsed time = 00:00:00, memory = 2283.47 (MB).
    Completing 30% with 56 violations.
    elapsed time = 00:00:01, memory = 2283.47 (MB).
    Completing 40% with 56 violations.
    elapsed time = 00:00:01, memory = 2283.47 (MB).
    Completing 50% with 56 violations.
    elapsed time = 00:00:09, memory = 2283.47 (MB).
    Completing 60% with 40 violations.
    elapsed time = 00:00:09, memory = 2283.47 (MB).
    Completing 70% with 40 violations.
    elapsed time = 00:00:09, memory = 2283.47 (MB).
    Completing 80% with 25 violations.
    elapsed time = 00:00:12, memory = 2283.47 (MB).
    Completing 90% with 25 violations.
    elapsed time = 00:00:12, memory = 2283.47 (MB).
    Completing 100% with 15 violations.
    elapsed time = 00:00:13, memory = 2283.47 (MB).
[INFO DRT-0199]   Number of violations = 15.
Viol/Layer        met2   met3
Metal Spacing        9      1
Short                4      1
[INFO DRT-0267] cpu time = 00:00:37, elapsed time = 00:00:13, memory = 2286.05 (MB), peak = 2402.16 (MB)
Total wire length = 1073024 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 296985 um.
Total wire length on LAYER met2 = 454334 um.
Total wire length on LAYER met3 = 204997 um.
Total wire length on LAYER met4 = 107552 um.
Total wire length on LAYER met5 = 9154 um.
Total number of vias = 170350.
Up-via summary (total 170350):

-------------------------
 FR_MASTERSLICE         0
            li1     67940
           met1     82526
           met2     15957
           met3      3690
           met4       237
-------------------------
                   170350


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 15 violations.
    elapsed time = 00:00:00, memory = 2286.05 (MB).
    Completing 20% with 15 violations.
    elapsed time = 00:00:00, memory = 2286.05 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:00, memory = 2286.05 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:00, memory = 2286.05 (MB).
    Completing 50% with 15 violations.
    elapsed time = 00:00:00, memory = 2286.05 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 2286.05 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 2286.05 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 2286.05 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 2286.05 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 2286.05 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2286.05 (MB), peak = 2402.16 (MB)
Total wire length = 1073032 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 296995 um.
Total wire length on LAYER met2 = 454299 um.
Total wire length on LAYER met3 = 205002 um.
Total wire length on LAYER met4 = 107580 um.
Total wire length on LAYER met5 = 9154 um.
Total number of vias = 170348.
Up-via summary (total 170348):

-------------------------
 FR_MASTERSLICE         0
            li1     67940
           met1     82529
           met2     15952
           met3      3690
           met4       237
-------------------------
                   170348


[INFO DRT-0198] Complete detail routing.
Total wire length = 1073032 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 296995 um.
Total wire length on LAYER met2 = 454299 um.
Total wire length on LAYER met3 = 205002 um.
Total wire length on LAYER met4 = 107580 um.
Total wire length on LAYER met5 = 9154 um.
Total number of vias = 170348.
Up-via summary (total 170348):

-------------------------
 FR_MASTERSLICE         0
            li1     67940
           met1     82529
           met2     15952
           met3      3690
           met4       237
-------------------------
                   170348


[INFO DRT-0267] cpu time = 00:10:38, elapsed time = 00:01:36, memory = 2286.05 (MB), peak = 2402.16 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 21:50.24[h:]min:sec. CPU time: user 9166.59 sys 5.62 (700%). Peak memory: 2459812KB.
