m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/ModelSim Project/RISC_V_v2
vascii_dec_to_7_seg
Z0 !s110 1710904042
!i10b 1
!s100 gY>^RmFeCen0?BI9PB9ek3
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I^]CLcl_25H^b3>PiZjfz_3
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/ModelSim Project/RISC_V_v2_MULTI
w1710899009
8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/ascii_dec_to_7_seg.v
FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/ascii_dec_to_7_seg.v
!i122 756
L0 2 71
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1710904042.000000
!s107 C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/ascii_dec_to_7_seg.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/ascii_dec_to_7_seg.v|
!i113 1
o-work work
Z6 tCvgOpt 0
vcounter
Z7 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z8 DXx4 work 13 UART_MIKE_pkg 0 22 d@bY@`6]<gTQm^UT=MnlU1
DXx4 work 15 counter_sv_unit 0 22 Fm2H_=>[aGQ9d2=E;Jk`V0
R0
R2
r1
!s85 0
!i10b 1
!s100 iLXd_8I?2S5hn0z2cbFUP3
Ilc7K7AD5[YAN5LID]11o53
!s105 counter_sv_unit
S1
R3
Z9 w1706057822
Z10 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/counter.sv
Z11 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/counter.sv
!i122 757
L0 6 51
R4
31
R5
Z12 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\uart\UART_MIKE_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/counter.sv|
Z13 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/counter.sv|
!i113 1
Z14 o-work work -sv
R6
Xcounter_sv_unit
R7
R8
R0
VFm2H_=>[aGQ9d2=E;Jk`V0
r1
!s85 0
!i10b 1
!s100 >K`:BLzSe929W=>ND3cad2
IFm2H_=>[aGQ9d2=E;Jk`V0
!i103 1
S1
R3
R9
R10
R11
Z15 FC:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\uart\UART_MIKE_header.svh
!i122 757
Z16 L0 1 0
R4
31
R5
R12
R13
!i113 1
R14
R6
vreg_file_tb
R7
Z17 DXx4 work 15 risc_v_mike_pkg 0 22 CcUPN82;g<<8hWSH<C__?1
DXx4 work 19 reg_file_tb_sv_unit 0 22 CJDUX?K2S7ePW@EGM;JQV2
Z18 !s110 1710904037
R2
r1
!s85 0
!i10b 1
!s100 `mTcjmhGjfc23TRTEQ8CL1
I`<:H8doA4X:?Nd9?K[PdQ3
!s105 reg_file_tb_sv_unit
S1
R3
R9
Z19 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/reg_file_tb.sv
Z20 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/reg_file_tb.sv
!i122 745
L0 5 65
R4
31
Z21 !s108 1710904037.000000
Z22 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/reg_file_tb.sv|
Z23 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/reg_file_tb.sv|
!i113 1
R14
R6
Xreg_file_tb_sv_unit
R7
R17
R18
VCJDUX?K2S7ePW@EGM;JQV2
r1
!s85 0
!i10b 1
!s100 oFB^2DUH@7oPnX0O?@i7@1
ICJDUX?K2S7ePW@EGM;JQV2
!i103 1
S1
R3
Z24 w1710904013
R19
R20
Z25 FC:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh
!i122 745
R16
R4
31
R21
R22
R23
!i113 1
R14
R6
vrisc_v_mem_ctrl
R7
R17
DXx4 work 23 risc_v_mem_ctrl_sv_unit 0 22 a;Vm7nf12N2h>9dOTIaBb0
R18
R2
r1
!s85 0
!i10b 1
!s100 [QITilOo@cE@dB6kUGb@21
I=[ZIz1z:DIXMOgBQY2M>K3
!s105 risc_v_mem_ctrl_sv_unit
S1
R3
w1709521555
Z26 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mem_ctrl.sv
Z27 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mem_ctrl.sv
!i122 746
L0 7 97
R4
31
R21
Z28 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mem_ctrl.sv|
Z29 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mem_ctrl.sv|
!i113 1
R14
R6
Xrisc_v_mem_ctrl_sv_unit
R7
R17
R18
Va;Vm7nf12N2h>9dOTIaBb0
r1
!s85 0
!i10b 1
!s100 cP=B2XeJ6o1fo:>h30Km23
Ia;Vm7nf12N2h>9dOTIaBb0
!i103 1
S1
R3
R24
R26
R27
R25
!i122 746
R16
R4
31
R21
R28
R29
!i113 1
R14
R6
vrisc_v_mike_alu
R7
R17
DXx4 work 23 risc_v_mike_alu_sv_unit 0 22 mX1oLacTMBYki5Q[k<jbo1
Z30 !s110 1710904038
R2
r1
!s85 0
!i10b 1
!s100 hoBjfH6A1U3EYH2o0^nM?0
ILM`n6XdOK:N[BT[?7BV[S0
!s105 risc_v_mike_alu_sv_unit
S1
R3
R9
Z31 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_alu.sv
Z32 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_alu.sv
!i122 747
L0 5 70
R4
31
R21
Z33 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_alu.sv|
Z34 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_alu.sv|
!i113 1
R14
R6
Xrisc_v_mike_alu_sv_unit
R7
R17
R30
VmX1oLacTMBYki5Q[k<jbo1
r1
!s85 0
!i10b 1
!s100 bMDe>9^dh3MOMz3S6DOl01
ImX1oLacTMBYki5Q[k<jbo1
!i103 1
S1
R3
R24
R31
R32
R25
!i122 747
R16
R4
31
R21
R33
R34
!i113 1
R14
R6
vrisc_v_mike_ctrl
R7
R17
DXx4 work 24 risc_v_mike_ctrl_sv_unit 0 22 :]2F1`kMG1:g[YTIEaZl13
R30
R2
r1
!s85 0
!i10b 1
!s100 0N8D:6^2B2K33Nn;nn7=[1
I3MXPZMR]Z[Y[07kJ_8lC92
!s105 risc_v_mike_ctrl_sv_unit
S1
R3
w1710830731
Z35 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_ctrl.sv
Z36 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_ctrl.sv
!i122 748
L0 5 637
R4
31
Z37 !s108 1710904038.000000
Z38 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_ctrl.sv|
Z39 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_ctrl.sv|
!i113 1
R14
R6
Xrisc_v_mike_ctrl_sv_unit
R7
R17
R30
V:]2F1`kMG1:g[YTIEaZl13
r1
!s85 0
!i10b 1
!s100 XJN59ge0jg:V1;`F3k=XM1
I:]2F1`kMG1:g[YTIEaZl13
!i103 1
S1
R3
R24
R35
R36
R25
!i122 748
R16
R4
31
R37
R38
R39
!i113 1
R14
R6
vrisc_v_mike_data_memory
R7
R17
DXx4 work 31 risc_v_mike_data_memory_sv_unit 0 22 _zanHkbC?K1A?MZToF3bU0
Z40 !s110 1710904039
R2
r1
!s85 0
!i10b 1
!s100 S?E<SAE5]Eh^3<JH4zeKa2
IFC3l^jf`RCm]P[hEg6B8A0
!s105 risc_v_mike_data_memory_sv_unit
S1
R3
w1709519635
Z41 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_data_memory.sv
Z42 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_data_memory.sv
!i122 749
L0 7 41
R4
31
R37
Z43 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_data_memory.sv|
Z44 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_data_memory.sv|
!i113 1
R14
R6
Xrisc_v_mike_data_memory_sv_unit
R7
R17
R40
V_zanHkbC?K1A?MZToF3bU0
r1
!s85 0
!i10b 1
!s100 RKGj`50LnZJnmmdIhWH]m2
I_zanHkbC?K1A?MZToF3bU0
!i103 1
S1
R3
R24
R41
R42
R25
!i122 749
R16
R4
31
R37
R43
R44
!i113 1
R14
R6
vrisc_v_mike_gpio_module
R7
R17
R8
DXx4 work 31 risc_v_mike_gpio_module_sv_unit 0 22 ag98BniRZblh;096CC_9O3
R40
R2
r1
!s85 0
!i10b 1
!s100 8e`oT7;6z^H]9`]T0FmFd2
I6aOmS]z7mab^4HPCo?C]L2
!s105 risc_v_mike_gpio_module_sv_unit
S1
R3
w1710903546
Z45 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_gpio_module.sv
Z46 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_gpio_module.sv
!i122 750
L0 9 72
R4
31
Z47 !s108 1710904039.000000
Z48 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\uart\UART_MIKE_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_gpio_module.sv|
Z49 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_gpio_module.sv|
!i113 1
R14
R6
Xrisc_v_mike_gpio_module_sv_unit
R7
R17
R8
R40
Vag98BniRZblh;096CC_9O3
r1
!s85 0
!i10b 1
!s100 U<@cC]BW;fQDoOnDlfCbE3
Iag98BniRZblh;096CC_9O3
!i103 1
S1
R3
R24
R45
R46
R15
R25
!i122 750
L0 2 0
R4
31
R47
R48
R49
!i113 1
R14
R6
vrisc_v_mike_instruction_memory
R7
R17
DXx4 work 38 risc_v_mike_instruction_memory_sv_unit 0 22 ^omMl0Z_L@1?A]Njb>^kj3
Z50 !s110 1710904040
R2
r1
!s85 0
!i10b 1
!s100 AoLB:k^I;Xz4ZWOk?U=Xk3
IYz6f:K]BgW:k_bZR:5TaY0
!s105 risc_v_mike_instruction_memory_sv_unit
S1
R3
w1710902263
Z51 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv
Z52 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv
!i122 751
L0 5 258
R4
31
R47
Z53 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv|
Z54 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv|
!i113 1
R14
R6
Xrisc_v_mike_instruction_memory_sv_unit
R7
R17
R50
V^omMl0Z_L@1?A]Njb>^kj3
r1
!s85 0
!i10b 1
!s100 JWi;9QKLce;l:zkTD@i4>1
I^omMl0Z_L@1?A]Njb>^kj3
!i103 1
S1
R3
R24
R51
R52
R25
!i122 751
R16
R4
31
R47
R53
R54
!i113 1
R14
R6
Xrisc_v_mike_pkg
R7
R18
!i10b 1
!s100 I?MjH@_2W;oZo:V[OfBz63
R1
ICcUPN82;g<<8hWSH<C__?1
VCcUPN82;g<<8hWSH<C__?1
S1
R3
R24
8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_pkg.sv
FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_pkg.sv
R25
!i122 744
R16
R4
r1
!s85 0
31
!s108 1710904036.000000
!s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_pkg.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_pkg.sv|
!i113 1
R14
R6
vrisc_v_mike_reg_file
R7
R17
DXx4 work 28 risc_v_mike_reg_file_sv_unit 0 22 PCH;QC6VbHGQVHZ3^DL9@1
R50
R2
r1
!s85 0
!i10b 1
!s100 o<Ei_A7<YIjjAR:VMP7Wc3
ILPAbM@=d`C;Tmc;0f[R293
!s105 risc_v_mike_reg_file_sv_unit
S1
R3
w1709526463
Z55 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_reg_file.sv
Z56 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_reg_file.sv
!i122 752
L0 5 43
R4
31
Z57 !s108 1710904040.000000
Z58 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_reg_file.sv|
Z59 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_reg_file.sv|
!i113 1
R14
R6
Xrisc_v_mike_reg_file_sv_unit
R7
R17
R50
VPCH;QC6VbHGQVHZ3^DL9@1
r1
!s85 0
!i10b 1
!s100 V;KMQ79H`5Ljf1jO5zg_Y0
IPCH;QC6VbHGQVHZ3^DL9@1
!i103 1
S1
R3
R24
R55
R56
R25
!i122 752
R16
R4
31
R57
R58
R59
!i113 1
R14
R6
vrisc_v_mike_sign_extend
R7
R17
DXx4 work 31 risc_v_mike_sign_extend_sv_unit 0 22 `mhN@doHN:Xbo:B1<ef;S3
Z60 !s110 1710904041
R2
r1
!s85 0
!i10b 1
!s100 XBALiA^R2O`]eBB>RK?[@0
I7^UzeTe8]14M_Y6VeZIkg1
!s105 risc_v_mike_sign_extend_sv_unit
S1
R3
w1709513233
Z61 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_sign_extend.sv
Z62 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_sign_extend.sv
!i122 753
L0 5 18
R4
31
R57
Z63 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_sign_extend.sv|
Z64 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_sign_extend.sv|
!i113 1
R14
R6
Xrisc_v_mike_sign_extend_sv_unit
R7
R17
R60
V`mhN@doHN:Xbo:B1<ef;S3
r1
!s85 0
!i10b 1
!s100 WWMkfZ?mm9b?BNbi:39b^0
I`mhN@doHN:Xbo:B1<ef;S3
!i103 1
S1
R3
R24
R61
R62
R25
!i122 753
R16
R4
31
R57
R63
R64
!i113 1
R14
R6
vrisc_v_mike_tb_uni
R7
R17
DXx4 work 26 risc_v_mike_tb_uni_sv_unit 0 22 ><E1:zgCi2A[ZC8MMK[5j0
R0
R2
r1
!s85 0
!i10b 1
!s100 zCiTDMM5USfz?k[;L;7Wf3
IfQkg1<_oXH0hz17ZNY]e10
!s105 risc_v_mike_tb_uni_sv_unit
S1
R3
w1710825207
Z65 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/val/risc_v_mike_tb_uni.sv
Z66 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/val/risc_v_mike_tb_uni.sv
!i122 755
L0 5 47
R4
31
Z67 !s108 1710904041.000000
Z68 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\val\..\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/val/risc_v_mike_tb_uni.sv|
Z69 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/val/risc_v_mike_tb_uni.sv|
!i113 1
R14
R6
Xrisc_v_mike_tb_uni_sv_unit
R7
R17
R0
V><E1:zgCi2A[ZC8MMK[5j0
r1
!s85 0
!i10b 1
!s100 b4j`;mzaBgHER8dK4Be671
I><E1:zgCi2A[ZC8MMK[5j0
!i103 1
S1
R3
R24
R65
R66
FC:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\val\..\src\rtl\risc_v_mike_header.svh
!i122 755
R16
R4
31
R67
R68
R69
!i113 1
R14
R6
vrisc_v_mike_top
R7
R17
DXx4 work 23 risc_v_mike_top_sv_unit 0 22 CW8cL9QJTzdXHdYniP^z13
R60
R2
r1
!s85 0
!i10b 1
!s100 <TdRGj<O5IXe`fVllVCd`1
I9n3Uo=P2FVUo6Le=D6i3P3
!s105 risc_v_mike_top_sv_unit
S1
R3
w1710899107
Z70 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv
Z71 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv
!i122 754
L0 6 371
R4
31
R67
Z72 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv|
Z73 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv|
!i113 1
R14
R6
Xrisc_v_mike_top_sv_unit
R7
R17
R60
VCW8cL9QJTzdXHdYniP^z13
r1
!s85 0
!i10b 1
!s100 i5d6J?OKF5QATcoNf58R;1
ICW8cL9QJTzdXHdYniP^z13
!i103 1
S1
R3
R24
R70
R71
R25
!i122 754
R16
R4
31
R67
R72
R73
!i113 1
R14
R6
vrx_shifter
R7
R8
DXx4 work 18 rx_shifter_sv_unit 0 22 k@a`0;R^bT2jLSTKHN5NY1
Z74 !s110 1710904043
R2
r1
!s85 0
!i10b 1
!s100 P9BLInmCC52K^;JZ5zB`b0
I9zJm`PQlM:2`EG2<f6aF42
!s105 rx_shifter_sv_unit
S1
R3
R9
Z75 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/rx_shifter.sv
Z76 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/rx_shifter.sv
!i122 758
L0 5 63
R4
31
R5
Z77 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\uart\UART_MIKE_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/rx_shifter.sv|
Z78 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/rx_shifter.sv|
!i113 1
R14
R6
Xrx_shifter_sv_unit
R7
R8
R74
Vk@a`0;R^bT2jLSTKHN5NY1
r1
!s85 0
!i10b 1
!s100 4ia?_WNDn2ffGER@0I<lD0
Ik@a`0;R^bT2jLSTKHN5NY1
!i103 1
S1
R3
R9
R75
R76
R15
!i122 758
R16
R4
31
R5
R77
R78
!i113 1
R14
R6
vtop_UART_MIKE
R7
R8
DXx4 work 21 top_UART_MIKE_sv_unit 0 22 SOcoXCLY?EIdZR:ih;6lD1
R74
R2
r1
!s85 0
!i10b 1
!s100 A5<;YS?<C>YY:LDjb<mAM3
Ij2:YL<WfLi]<<Td9P`kOU1
!s105 top_UART_MIKE_sv_unit
S1
R3
R9
Z79 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/top_UART_MIKE.sv
Z80 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/top_UART_MIKE.sv
!i122 759
L0 6 91
R4
31
Z81 !s108 1710904043.000000
Z82 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\uart\UART_MIKE_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/top_UART_MIKE.sv|
Z83 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/top_UART_MIKE.sv|
!i113 1
R14
R6
ntop_@u@a@r@t_@m@i@k@e
Xtop_UART_MIKE_sv_unit
R7
R8
R74
VSOcoXCLY?EIdZR:ih;6lD1
r1
!s85 0
!i10b 1
!s100 zfzYYd_W07P1j7:?h=SjI2
ISOcoXCLY?EIdZR:ih;6lD1
!i103 1
S1
R3
R9
R79
R80
R15
!i122 759
R16
R4
31
R81
R82
R83
!i113 1
R14
R6
ntop_@u@a@r@t_@m@i@k@e_sv_unit
vtx_shifter
R7
R8
DXx4 work 18 tx_shifter_sv_unit 0 22 b9ZLo5]LUI][9KNXinAfh3
Z84 !s110 1710904044
R2
r1
!s85 0
!i10b 1
!s100 P@c:c^UTYLWLS6@fGaPFi1
IbVN1Hl0lJd2HP7`;Omacm0
!s105 tx_shifter_sv_unit
S1
R3
R9
Z85 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/tx_shifter.sv
Z86 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/tx_shifter.sv
!i122 760
L0 5 31
R4
31
R81
Z87 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\uart\UART_MIKE_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/tx_shifter.sv|
Z88 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/tx_shifter.sv|
!i113 1
R14
R6
Xtx_shifter_sv_unit
R7
R8
R84
Vb9ZLo5]LUI][9KNXinAfh3
r1
!s85 0
!i10b 1
!s100 SfGlWaW3g7SRMH=m[MOn90
Ib9ZLo5]LUI][9KNXinAfh3
!i103 1
S1
R3
R9
R85
R86
R15
!i122 760
R16
R4
31
R81
R87
R88
!i113 1
R14
R6
vUART_MIKE
R7
R8
DXx4 work 17 UART_MIKE_sv_unit 0 22 f9KFbYFeS3PR0ezdKT>DC0
R84
R2
r1
!s85 0
!i10b 1
!s100 :Fb2M46Nc=DAAnB9>2AYV2
If2]NgVgmM]O3jAJDZ;9XN2
!s105 UART_MIKE_sv_unit
S1
R3
Z89 w1710898779
Z90 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE.sv
Z91 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE.sv
!i122 761
L0 6 264
R4
31
Z92 !s108 1710904044.000000
Z93 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\uart\UART_MIKE_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE.sv|
Z94 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE.sv|
!i113 1
R14
R6
n@u@a@r@t_@m@i@k@e
vUART_MIKE_ctrl
R7
R8
DXx4 work 22 UART_MIKE_ctrl_sv_unit 0 22 c=zT2FUkOfg<`fL@S0d=V0
Z95 !s110 1710904045
R2
r1
!s85 0
!i10b 1
!s100 J8njzVPYoYR4WU>_8P`AX1
I>>5;K]aV18?h5@KFE^LAf0
!s105 UART_MIKE_ctrl_sv_unit
S1
R3
R9
Z96 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE_ctrl.sv
Z97 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE_ctrl.sv
!i122 762
L0 7 62
R4
31
R92
Z98 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\uart\UART_MIKE_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE_ctrl.sv|
Z99 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE_ctrl.sv|
!i113 1
R14
R6
n@u@a@r@t_@m@i@k@e_ctrl
XUART_MIKE_ctrl_sv_unit
R7
R8
R95
Vc=zT2FUkOfg<`fL@S0d=V0
r1
!s85 0
!i10b 1
!s100 JjYHI2`kVSZ>>gGXG<IFG2
Ic=zT2FUkOfg<`fL@S0d=V0
!i103 1
S1
R3
R9
R96
R97
R15
!i122 762
R16
R4
31
R92
R98
R99
!i113 1
R14
R6
n@u@a@r@t_@m@i@k@e_ctrl_sv_unit
XUART_MIKE_pkg
R7
Z100 !s110 1710904046
!i10b 1
!s100 ^j]RcS[;gYL7?8l:Tg@e]1
R1
Id@bY@`6]<gTQm^UT=MnlU1
Vd@bY@`6]<gTQm^UT=MnlU1
S1
R3
w1710903178
8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE_pkg.sv
FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE_pkg.sv
!i122 763
R16
R4
r1
!s85 0
31
!s108 1710904045.000000
!s107 C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE_pkg.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE_pkg.sv|
!i113 1
R14
R6
n@u@a@r@t_@m@i@k@e_pkg
XUART_MIKE_sv_unit
R7
R8
R84
Vf9KFbYFeS3PR0ezdKT>DC0
r1
!s85 0
!i10b 1
!s100 Jo=D9A=>Y08dGIB5:lTFM3
If9KFbYFeS3PR0ezdKT>DC0
!i103 1
S1
R3
R89
R90
R91
R15
!i122 761
R16
R4
31
R92
R93
R94
!i113 1
R14
R6
n@u@a@r@t_@m@i@k@e_sv_unit
vUART_UNCORE
R7
R8
R17
DXx4 work 19 UART_UNCORE_sv_unit 0 22 VFY1R13K78dL6hD:0LS8]3
R100
R2
r1
!s85 0
!i10b 1
!s100 [QDBL8F>i5g4KfOCBf1DQ0
IBf^c;S<Z2Bd9c>b=B9]D[3
!s105 UART_UNCORE_sv_unit
S1
R3
w1710899075
Z101 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_UNCORE.sv
Z102 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_UNCORE.sv
!i122 764
L0 9 89
R4
31
Z103 !s108 1710904046.000000
!s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\uart\UART_MIKE_header.svh|C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\uart\..\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_UNCORE.sv|
Z104 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_UNCORE.sv|
!i113 1
R14
R6
n@u@a@r@t_@u@n@c@o@r@e
XUART_UNCORE_sv_unit
R7
R8
R17
R100
VVFY1R13K78dL6hD:0LS8]3
r1
!s85 0
!i10b 1
!s100 _bN[^hH```=XiG8HS=c6b3
IVFY1R13K78dL6hD:0LS8]3
!i103 1
S1
R3
R24
R101
R102
FC:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\uart\..\risc_v_mike_header.svh
R15
!i122 764
R16
R4
31
R103
Z105 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\uart\UART_MIKE_header.svh|C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\uart\..\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_UNCORE.sv|
R104
!i113 1
R14
R6
n@u@a@r@t_@u@n@c@o@r@e_sv_unit
