Analysis & Synthesis report for fast_fft
Thu Feb 04 15:21:42 2010
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. State Machine - |asvm12120_fft|cypres:cyp_inst|m1
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Parameter Settings for User Entity Instance: Top-level Entity: |asvm12120_fft
 13. Parameter Settings for User Entity Instance: sub2048:sub|lpm_add_sub:lpm_add_sub_component
 14. Port Connectivity Checks: "cypres:cyp_inst"
 15. Port Connectivity Checks: "sub2048:sub"
 16. Analysis & Synthesis Messages
 17. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Feb 04 15:21:41 2010    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; fast_fft                                 ;
; Top-level Entity Name              ; asvm12120_fft                            ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 40                                       ;
;     Total combinational functions  ; 10                                       ;
;     Dedicated logic registers      ; 36                                       ;
; Total registers                    ; 36                                       ;
; Total pins                         ; 126                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP3C25Q240C8       ;                    ;
; Top-level entity name                                          ; asvm12120_fft      ; fast_fft           ;
; Family name                                                    ; Cyclone III        ; Stratix II         ;
; Optimization Technique                                         ; Speed              ; Balanced           ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto DSP Block Replacement                                     ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+
; asvm12120_fft.v                  ; yes             ; User Verilog HDL File        ; D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v           ;
; sub2048.v                        ; yes             ; User Wizard-Generated File   ; D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/sub2048.v                 ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/addcore.inc             ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/look_add.inc            ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/bypassff.inc            ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altshift.inc            ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/alt_mercury_add_sub.inc ;
; aglobal90.inc                    ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/aglobal90.inc           ;
; db/add_sub_akj.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_akj.tdf        ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 40        ;
;                                             ;           ;
; Total combinational functions               ; 10        ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 5         ;
;     -- 3 input functions                    ; 3         ;
;     -- <=2 input functions                  ; 2         ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 10        ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 36        ;
;     -- Dedicated logic registers            ; 36        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 126       ;
; Maximum fan-out node                        ; pe6~input ;
; Maximum fan-out                             ; 26        ;
; Total fan-out                               ; 293       ;
; Average fan-out                             ; 0.89      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name            ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------+--------------+
; |asvm12120_fft             ; 10 (1)            ; 36 (31)      ; 0           ; 0            ; 0       ; 0         ; 126  ; 0            ; |asvm12120_fft                 ; work         ;
;    |cypres:cyp_inst|       ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |asvm12120_fft|cypres:cyp_inst ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------+
; State Machine - |asvm12120_fft|cypres:cyp_inst|m1 ;
+-------+-------+-------+-------+-------------------+
; Name  ; m1.11 ; m1.10 ; m1.01 ; m1.00             ;
+-------+-------+-------+-------+-------------------+
; m1.00 ; 0     ; 0     ; 0     ; 0                 ;
; m1.01 ; 0     ; 0     ; 1     ; 1                 ;
; m1.10 ; 0     ; 1     ; 0     ; 1                 ;
; m1.11 ; 1     ; 0     ; 0     ; 1                 ;
+-------+-------+-------+-------+-------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; cypres:cyp_inst|rfdata[16..31]         ; Stuck at GND due to stuck port data_in ;
; cypres:cyp_inst|fd[0..10,12..15]       ; Merged with cypres:cyp_inst|fd[11]     ;
; cypres:cyp_inst|m1~11                  ; Lost fanout                            ;
; cypres:cyp_inst|m1~12                  ; Lost fanout                            ;
; cypres:cyp_inst|m1.00                  ; Merged with calc_valid                 ;
; cypres:cyp_inst|fd[11]                 ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 35 ;                                        ;
+----------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                     ;
+----------------------------+---------------------------+----------------------------------------+
; Register name              ; Reason for Removal        ; Registers Removed due to This Register ;
+----------------------------+---------------------------+----------------------------------------+
; cypres:cyp_inst|rfdata[27] ; Stuck at GND              ; cypres:cyp_inst|fd[11]                 ;
;                            ; due to stuck port data_in ;                                        ;
+----------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 36    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 26    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; cypres:cyp_inst|slwr                   ; 2       ;
; reset_all                              ; 7       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |asvm12120_fft ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; LEN_FFT        ; 8192  ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub2048:sub|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+-----------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                ;
+------------------------+-------------+-----------------------------------------------------+
; LPM_WIDTH              ; 12          ; Signed Integer                                      ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                             ;
; LPM_DIRECTION          ; SUB         ; Untyped                                             ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                             ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                      ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                             ;
; REGISTERED_AT_END      ; 0           ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                                             ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                             ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                  ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                             ;
; USE_WYS                ; OFF         ; Untyped                                             ;
; STYLE                  ; FAST        ; Untyped                                             ;
; CBXI_PARAMETER         ; add_sub_akj ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                      ;
+------------------------+-------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cypres:cyp_inst"                                                                                                                                ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                         ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; fdata ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "fdata[31..1]" will be connected to GND. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub2048:sub"                                                                                                                                   ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; result ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; clock  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Thu Feb 04 15:21:40 2010
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fast_fft -c fast_fft
Info: Found 2 design units, including 2 entities, in source file asvm12120_fft.v
    Info: Found entity 1: asvm12120_fft
    Info: Found entity 2: cypres
Info: Found 1 design units, including 1 entities, in source file sub2048.v
    Info: Found entity 1: sub2048
Warning (10236): Verilog HDL Implicit Net warning at asvm12120_fft.v(136): created implicit net for "test_sin"
Info: Elaborating entity "asvm12120_fft" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at asvm12120_fft.v(35): object "adcd" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at asvm12120_fft.v(37): object "adc_chan" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at asvm12120_fft.v(37): object "perenos" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at asvm12120_fft.v(38): object "len_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at asvm12120_fft.v(39): object "get_frec" assigned a value but never read
Warning (10858): Verilog HDL warning at asvm12120_fft.v(43): object cos used but never assigned
Warning (10858): Verilog HDL warning at asvm12120_fft.v(43): object sin used but never assigned
Warning (10036): Verilog HDL or VHDL warning at asvm12120_fft.v(44): object "reg_cos" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at asvm12120_fft.v(44): object "reg_sin" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at asvm12120_fft.v(45): object "reset_fft" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at asvm12120_fft.v(45): object "wrreq" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at asvm12120_fft.v(50): object "sink_valid" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at asvm12120_fft.v(50): object "sink_sop" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at asvm12120_fft.v(50): object "sink_eop" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at asvm12120_fft.v(50): object "source_ready" assigned a value but never read
Warning (10034): Output port "slrd" at asvm12120_fft.v(8) has no driver
Warning (10034): Output port "ds" at asvm12120_fft.v(11) has no driver
Warning (10034): Output port "lclk" at asvm12120_fft.v(11) has no driver
Warning (10034): Output port "clk595" at asvm12120_fft.v(11) has no driver
Warning (10034): Output port "rama0[18]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama0[17]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama0[16]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama0[15]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama0[14]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama0[13]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama0[12]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama0[11]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama0[10]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama0[9]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama0[8]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama0[7]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama0[6]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama0[5]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama0[4]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama0[3]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama0[2]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama0[1]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama0[0]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama1[18]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama1[17]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama1[16]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama1[15]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama1[14]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama1[13]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama1[12]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama1[11]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama1[10]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama1[9]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama1[8]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama1[7]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama1[6]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama1[5]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama1[4]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama1[3]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama1[2]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama1[1]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "rama1[0]" at asvm12120_fft.v(19) has no driver
Warning (10034): Output port "ramoe0" at asvm12120_fft.v(20) has no driver
Warning (10034): Output port "ramoe1" at asvm12120_fft.v(20) has no driver
Warning (10034): Output port "ramwe0" at asvm12120_fft.v(20) has no driver
Warning (10034): Output port "ramwe1" at asvm12120_fft.v(20) has no driver
Warning (10034): Output port "chan" at asvm12120_fft.v(24) has no driver
Warning (10034): Output port "k14" at asvm12120_fft.v(30) has no driver
Warning (10034): Output port "k15" at asvm12120_fft.v(30) has no driver
Warning (10034): Output port "k16" at asvm12120_fft.v(30) has no driver
Warning (10034): Output port "k17" at asvm12120_fft.v(30) has no driver
Warning (10034): Output port "k21" at asvm12120_fft.v(30) has no driver
Warning (10034): Output port "k23" at asvm12120_fft.v(33) has no driver
Info: Elaborating entity "sub2048" for hierarchy "sub2048:sub"
Info: Elaborating entity "lpm_add_sub" for hierarchy "sub2048:sub|lpm_add_sub:lpm_add_sub_component"
Info: Elaborated megafunction instantiation "sub2048:sub|lpm_add_sub:lpm_add_sub_component"
Info: Instantiated megafunction "sub2048:sub|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info: Parameter "lpm_direction" = "SUB"
    Info: Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO"
    Info: Parameter "lpm_pipeline" = "1"
    Info: Parameter "lpm_representation" = "SIGNED"
    Info: Parameter "lpm_type" = "LPM_ADD_SUB"
    Info: Parameter "lpm_width" = "12"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_akj.tdf
    Info: Found entity 1: add_sub_akj
Info: Elaborating entity "add_sub_akj" for hierarchy "sub2048:sub|lpm_add_sub:lpm_add_sub_component|add_sub_akj:auto_generated"
Info: Elaborating entity "cypres" for hierarchy "cypres:cyp_inst"
Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: The following bidir pins have no drivers
    Warning: Bidir "ramd0[0]" has no driver
    Warning: Bidir "ramd0[1]" has no driver
    Warning: Bidir "ramd0[2]" has no driver
    Warning: Bidir "ramd0[3]" has no driver
    Warning: Bidir "ramd0[4]" has no driver
    Warning: Bidir "ramd0[5]" has no driver
    Warning: Bidir "ramd0[6]" has no driver
    Warning: Bidir "ramd0[7]" has no driver
    Warning: Bidir "ramd0[8]" has no driver
    Warning: Bidir "ramd0[9]" has no driver
    Warning: Bidir "ramd0[10]" has no driver
    Warning: Bidir "ramd0[11]" has no driver
    Warning: Bidir "ramd0[12]" has no driver
    Warning: Bidir "ramd0[13]" has no driver
    Warning: Bidir "ramd0[14]" has no driver
    Warning: Bidir "ramd0[15]" has no driver
    Warning: Bidir "ramd1[0]" has no driver
    Warning: Bidir "ramd1[1]" has no driver
    Warning: Bidir "ramd1[2]" has no driver
    Warning: Bidir "ramd1[3]" has no driver
    Warning: Bidir "ramd1[4]" has no driver
    Warning: Bidir "ramd1[5]" has no driver
    Warning: Bidir "ramd1[6]" has no driver
    Warning: Bidir "ramd1[7]" has no driver
    Warning: Bidir "ramd1[8]" has no driver
    Warning: Bidir "ramd1[9]" has no driver
    Warning: Bidir "ramd1[10]" has no driver
    Warning: Bidir "ramd1[11]" has no driver
    Warning: Bidir "ramd1[12]" has no driver
    Warning: Bidir "ramd1[13]" has no driver
    Warning: Bidir "ramd1[14]" has no driver
    Warning: Bidir "ramd1[15]" has no driver
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "fd[0]" is stuck at GND
    Warning (13410): Pin "fd[1]" is stuck at GND
    Warning (13410): Pin "fd[2]" is stuck at GND
    Warning (13410): Pin "fd[3]" is stuck at GND
    Warning (13410): Pin "fd[4]" is stuck at GND
    Warning (13410): Pin "fd[5]" is stuck at GND
    Warning (13410): Pin "fd[6]" is stuck at GND
    Warning (13410): Pin "fd[7]" is stuck at GND
    Warning (13410): Pin "fd[8]" is stuck at GND
    Warning (13410): Pin "fd[9]" is stuck at GND
    Warning (13410): Pin "fd[10]" is stuck at GND
    Warning (13410): Pin "fd[11]" is stuck at GND
    Warning (13410): Pin "fd[12]" is stuck at GND
    Warning (13410): Pin "fd[13]" is stuck at GND
    Warning (13410): Pin "fd[14]" is stuck at GND
    Warning (13410): Pin "fd[15]" is stuck at GND
    Warning (13410): Pin "slrd" is stuck at GND
    Warning (13410): Pin "ds" is stuck at GND
    Warning (13410): Pin "lclk" is stuck at GND
    Warning (13410): Pin "clk595" is stuck at GND
    Warning (13410): Pin "rama0[0]" is stuck at GND
    Warning (13410): Pin "rama0[1]" is stuck at GND
    Warning (13410): Pin "rama0[2]" is stuck at GND
    Warning (13410): Pin "rama0[3]" is stuck at GND
    Warning (13410): Pin "rama0[4]" is stuck at GND
    Warning (13410): Pin "rama0[5]" is stuck at GND
    Warning (13410): Pin "rama0[6]" is stuck at GND
    Warning (13410): Pin "rama0[7]" is stuck at GND
    Warning (13410): Pin "rama0[8]" is stuck at GND
    Warning (13410): Pin "rama0[9]" is stuck at GND
    Warning (13410): Pin "rama0[10]" is stuck at GND
    Warning (13410): Pin "rama0[11]" is stuck at GND
    Warning (13410): Pin "rama0[12]" is stuck at GND
    Warning (13410): Pin "rama0[13]" is stuck at GND
    Warning (13410): Pin "rama0[14]" is stuck at GND
    Warning (13410): Pin "rama0[15]" is stuck at GND
    Warning (13410): Pin "rama0[16]" is stuck at GND
    Warning (13410): Pin "rama0[17]" is stuck at GND
    Warning (13410): Pin "rama0[18]" is stuck at GND
    Warning (13410): Pin "rama1[0]" is stuck at GND
    Warning (13410): Pin "rama1[1]" is stuck at GND
    Warning (13410): Pin "rama1[2]" is stuck at GND
    Warning (13410): Pin "rama1[3]" is stuck at GND
    Warning (13410): Pin "rama1[4]" is stuck at GND
    Warning (13410): Pin "rama1[5]" is stuck at GND
    Warning (13410): Pin "rama1[6]" is stuck at GND
    Warning (13410): Pin "rama1[7]" is stuck at GND
    Warning (13410): Pin "rama1[8]" is stuck at GND
    Warning (13410): Pin "rama1[9]" is stuck at GND
    Warning (13410): Pin "rama1[10]" is stuck at GND
    Warning (13410): Pin "rama1[11]" is stuck at GND
    Warning (13410): Pin "rama1[12]" is stuck at GND
    Warning (13410): Pin "rama1[13]" is stuck at GND
    Warning (13410): Pin "rama1[14]" is stuck at GND
    Warning (13410): Pin "rama1[15]" is stuck at GND
    Warning (13410): Pin "rama1[16]" is stuck at GND
    Warning (13410): Pin "rama1[17]" is stuck at GND
    Warning (13410): Pin "rama1[18]" is stuck at GND
    Warning (13410): Pin "ramoe0" is stuck at GND
    Warning (13410): Pin "ramoe1" is stuck at GND
    Warning (13410): Pin "ramwe0" is stuck at GND
    Warning (13410): Pin "ramwe1" is stuck at GND
    Warning (13410): Pin "chan" is stuck at GND
    Warning (13410): Pin "k14" is stuck at GND
    Warning (13410): Pin "k15" is stuck at GND
    Warning (13410): Pin "k16" is stuck at GND
    Warning (13410): Pin "k17" is stuck at GND
    Warning (13410): Pin "k21" is stuck at GND
    Warning (13410): Pin "k23" is stuck at GND
Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below.
    Info: Register "cypres:cyp_inst|m1~11" lost all its fanouts during netlist optimizations.
    Info: Register "cypres:cyp_inst|m1~12" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fast_fft.map.smsg
Warning: Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "flagb"
    Warning (15610): No output dependent on input pin "adc_data[0]"
    Warning (15610): No output dependent on input pin "adc_data[1]"
    Warning (15610): No output dependent on input pin "adc_data[2]"
    Warning (15610): No output dependent on input pin "adc_data[3]"
    Warning (15610): No output dependent on input pin "adc_data[4]"
    Warning (15610): No output dependent on input pin "adc_data[5]"
    Warning (15610): No output dependent on input pin "adc_data[6]"
    Warning (15610): No output dependent on input pin "adc_data[7]"
    Warning (15610): No output dependent on input pin "adc_data[8]"
    Warning (15610): No output dependent on input pin "adc_data[9]"
    Warning (15610): No output dependent on input pin "adc_data[10]"
    Warning (15610): No output dependent on input pin "adc_data[11]"
    Warning (15610): No output dependent on input pin "k13"
Info: Implemented 166 device resources after synthesis - the final resource count might be different
    Info: Implemented 20 input pins
    Info: Implemented 74 output pins
    Info: Implemented 32 bidirectional pins
    Info: Implemented 40 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 188 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Thu Feb 04 15:21:42 2010
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fast_fft.map.smsg.


