Release 14.7 - xst P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> 
Reading design: Integradorv2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Integradorv2.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Integradorv2"
Output Format                      : NGC
Target Device                      : xc6slx9-3-csg324

---- Source Options
Top Module Name                    : Integradorv2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/rafa/Descargas/Digital/IntegradorV2/rsa.v" into library work
Parsing module <rsa>.
Analyzing Verilog file "/home/rafa/Descargas/Digital/IntegradorV2/comp.v" into library work
Parsing module <comp>.
Analyzing Verilog file "/home/rafa/Descargas/Digital/IntegradorV2/adder.v" into library work
Parsing module <adder>.
Analyzing Verilog file "/home/rafa/Descargas/Digital/IntegradorV2/booth_mult.v" into library work
Parsing module <booth_mult>.
Analyzing Verilog file "/home/rafa/Descargas/Digital/IntegradorV2/Integradorv2.v" into library work
Parsing module <Integradorv2>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Integradorv2>.

Elaborating module <booth_mult>.

Elaborating module <comp>.

Elaborating module <rsa>.

Elaborating module <adder>.
WARNING:HDLCompiler:413 - "/home/rafa/Descargas/Digital/IntegradorV2/booth_mult.v" Line 84: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/rafa/Descargas/Digital/IntegradorV2/Integradorv2.v" Line 116: Result of 32-bit expression is truncated to fit in 16-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Integradorv2>.
    Related source file is "/home/rafa/Descargas/Digital/IntegradorV2/Integradorv2.v".
    Found 16-bit register for signal <pvd>.
    Found 16-bit register for signal <vd>.
    Found 5-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 3                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <n0040> created at line 116.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Integradorv2> synthesized.

Synthesizing Unit <booth_mult>.
    Related source file is "/home/rafa/Descargas/Digital/IntegradorV2/booth_mult.v".
    Found 4-bit register for signal <count>.
    Found 33-bit register for signal <accum_d>.
    Found 6-bit register for signal <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Power Up State     | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <count[3]_GND_2_o_add_3_OUT> created at line 84.
    Found 16-bit 4-to-1 multiplexer for signal <accum[1]_GND_2_o_wide_mux_20_OUT> created at line 114.
    Found 33-bit 4-to-1 multiplexer for signal <accum> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <booth_mult> synthesized.

Synthesizing Unit <comp>.
    Related source file is "/home/rafa/Descargas/Digital/IntegradorV2/comp.v".
    Found 16-bit adder for signal <C> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <comp> synthesized.

Synthesizing Unit <rsa>.
    Related source file is "/home/rafa/Descargas/Digital/IntegradorV2/rsa.v".
    Found 33-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <rsa> synthesized.

Synthesizing Unit <adder>.
    Related source file is "/home/rafa/Descargas/Digital/IntegradorV2/adder.v".
    Found 16-bit adder for signal <R<32:17>> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 2
 32-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 5
 16-bit register                                       : 2
 33-bit register                                       : 2
 4-bit register                                        : 1
# Multiplexers                                         : 48
 1-bit 2-to-1 multiplexer                              : 32
 16-bit 2-to-1 multiplexer                             : 12
 16-bit 4-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1
 33-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <booth_mult>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <booth_mult> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 3
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 98
 Flip-Flops                                            : 98
# Multiplexers                                         : 47
 1-bit 2-to-1 multiplexer                              : 32
 16-bit 2-to-1 multiplexer                             : 12
 16-bit 4-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1
 33-bit 4-to-1 multiplexer                             : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00000 | 000
 00001 | 001
 00010 | 010
 00011 | 011
 00100 | 100
 00101 | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Multi/FSM_1> on signal <state[1:2]> with sequential encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 00
 000001 | 01
 000010 | 10
 000011 | 11
--------------------

Optimizing unit <Integradorv2> ...

Optimizing unit <booth_mult> ...

Optimizing unit <comp> ...

Optimizing unit <rsa> ...
INFO:Xst:2261 - The FF/Latch <Multi/accum_d_32> in Unit <Integradorv2> is equivalent to the following FF/Latch, which will be removed : <Multi/accum_d_31> 
INFO:Xst:2261 - The FF/Latch <Multi/rightShift/out_32> in Unit <Integradorv2> is equivalent to the following FF/Latch, which will be removed : <Multi/rightShift/out_31> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Integradorv2, actual ratio is 4.
FlipFlop Multi/state_FSM_FFd1 has been replicated 3 time(s)
FlipFlop Multi/state_FSM_FFd2 has been replicated 3 time(s)
FlipFlop state_FSM_FFd1 has been replicated 3 time(s)
FlipFlop state_FSM_FFd2 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 117
 Flip-Flops                                            : 117

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Integradorv2.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 286
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 4
#      LUT3                        : 50
#      LUT4                        : 48
#      LUT5                        : 38
#      LUT6                        : 50
#      MUXCY                       : 45
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 117
#      FD_1                        : 64
#      FDE                         : 4
#      FDE_1                       : 32
#      FDR                         : 17
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 51
#      IBUF                        : 34
#      OBUF                        : 17

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             117  out of  11440     1%  
 Number of Slice LUTs:                  191  out of   5720     3%  
    Number used as Logic:               191  out of   5720     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    198
   Number with an unused Flip Flop:      81  out of    198    40%  
   Number with an unused LUT:             7  out of    198     3%  
   Number of fully used LUT-FF pairs:   110  out of    198    55%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          52
 Number of bonded IOBs:                  52  out of    200    26%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 117   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.020ns (Maximum Frequency: 110.870MHz)
   Minimum input arrival time before clock: 5.080ns
   Maximum output required time after clock: 5.533ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.020ns (frequency: 110.870MHz)
  Total number of paths / destination ports: 8145 / 161
-------------------------------------------------------------------------
Delay:               4.510ns (Levels of Logic = 18)
  Source:            Multi/state_FSM_FFd2_1 (FF)
  Destination:       Multi/rightShift/out_30 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: Multi/state_FSM_FFd2_1 to Multi/rightShift/out_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.447   1.062  Multi/state_FSM_FFd2_1 (Multi/state_FSM_FFd2_1)
     LUT2:I0->O           16   0.203   1.005  Multi/Mmux_add_B61_SW0 (N3)
     LUT6:I5->O            1   0.205   0.000  Multi/add/Madd_R<32:17>_lut<0> (Multi/add/Madd_R<32:17>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Multi/add/Madd_R<32:17>_cy<0> (Multi/add/Madd_R<32:17>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Multi/add/Madd_R<32:17>_cy<1> (Multi/add/Madd_R<32:17>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Multi/add/Madd_R<32:17>_cy<2> (Multi/add/Madd_R<32:17>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Multi/add/Madd_R<32:17>_cy<3> (Multi/add/Madd_R<32:17>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Multi/add/Madd_R<32:17>_cy<4> (Multi/add/Madd_R<32:17>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Multi/add/Madd_R<32:17>_cy<5> (Multi/add/Madd_R<32:17>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Multi/add/Madd_R<32:17>_cy<6> (Multi/add/Madd_R<32:17>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Multi/add/Madd_R<32:17>_cy<7> (Multi/add/Madd_R<32:17>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Multi/add/Madd_R<32:17>_cy<8> (Multi/add/Madd_R<32:17>_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Multi/add/Madd_R<32:17>_cy<9> (Multi/add/Madd_R<32:17>_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Multi/add/Madd_R<32:17>_cy<10> (Multi/add/Madd_R<32:17>_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Multi/add/Madd_R<32:17>_cy<11> (Multi/add/Madd_R<32:17>_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Multi/add/Madd_R<32:17>_cy<12> (Multi/add/Madd_R<32:17>_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Multi/add/Madd_R<32:17>_cy<13> (Multi/add/Madd_R<32:17>_cy<13>)
     XORCY:CI->O           1   0.180   0.684  Multi/add/Madd_R<32:17>_xor<14> (Multi/add_R<31>)
     LUT4:I2->O            1   0.203   0.000  Multi/rightShift/Mmux_in[30]_in[31]_MUX_2_o11 (Multi/rightShift/in[30]_in[31]_MUX_2_o)
     FDE_1:D                   0.102          Multi/rightShift/out_30
    ----------------------------------------
    Total                      4.510ns (1.759ns logic, 2.751ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1667 / 65
-------------------------------------------------------------------------
Offset:              5.080ns (Levels of Logic = 20)
  Source:            a<0> (PAD)
  Destination:       Multi/rightShift/out_30 (FF)
  Destination Clock: clk falling

  Data Path: a<0> to Multi/rightShift/out_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.845  a_0_IBUF (a_0_IBUF)
     LUT3:I0->O            1   0.205   0.000  Mmux_varI112 (Mmux_varI11)
     MUXCY:S->O            1   0.172   0.000  Multi/cmp/Madd_C_cy<0> (Multi/cmp/Madd_C_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Multi/cmp/Madd_C_cy<1> (Multi/cmp/Madd_C_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Multi/cmp/Madd_C_cy<2> (Multi/cmp/Madd_C_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Multi/cmp/Madd_C_cy<3> (Multi/cmp/Madd_C_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Multi/cmp/Madd_C_cy<4> (Multi/cmp/Madd_C_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Multi/cmp/Madd_C_cy<5> (Multi/cmp/Madd_C_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Multi/cmp/Madd_C_cy<6> (Multi/cmp/Madd_C_cy<6>)
     XORCY:CI->O           1   0.180   0.684  Multi/cmp/Madd_C_xor<7> (Multi/c_B<7>)
     LUT6:I4->O            1   0.203   0.000  Multi/add/Madd_R<32:17>_lut<7> (Multi/add/Madd_R<32:17>_lut<7>)
     MUXCY:S->O            1   0.172   0.000  Multi/add/Madd_R<32:17>_cy<7> (Multi/add/Madd_R<32:17>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Multi/add/Madd_R<32:17>_cy<8> (Multi/add/Madd_R<32:17>_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Multi/add/Madd_R<32:17>_cy<9> (Multi/add/Madd_R<32:17>_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Multi/add/Madd_R<32:17>_cy<10> (Multi/add/Madd_R<32:17>_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Multi/add/Madd_R<32:17>_cy<11> (Multi/add/Madd_R<32:17>_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Multi/add/Madd_R<32:17>_cy<12> (Multi/add/Madd_R<32:17>_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Multi/add/Madd_R<32:17>_cy<13> (Multi/add/Madd_R<32:17>_cy<13>)
     XORCY:CI->O           1   0.180   0.684  Multi/add/Madd_R<32:17>_xor<14> (Multi/add_R<31>)
     LUT4:I2->O            1   0.203   0.000  Multi/rightShift/Mmux_in[30]_in[31]_MUX_2_o11 (Multi/rightShift/in[30]_in[31]_MUX_2_o)
     FDE_1:D                   0.102          Multi/rightShift/out_30
    ----------------------------------------
    Total                      5.080ns (2.867ns logic, 2.213ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 83 / 17
-------------------------------------------------------------------------
Offset:              5.533ns (Levels of Logic = 2)
  Source:            state_FSM_FFd2 (FF)
  Destination:       v<14> (PAD)
  Source Clock:      clk rising

  Data Path: state_FSM_FFd2 to v<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             43   0.447   1.696  state_FSM_FFd2 (state_FSM_FFd2)
     LUT5:I1->O            2   0.203   0.616  Mmux_pv1101 (v_12_OBUF)
     OBUF:I->O                 2.571          v_12_OBUF (v<12>)
    ----------------------------------------
    Total                      5.533ns (3.221ns logic, 2.312ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.512|         |    4.510|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 59.00 secs
Total CPU time to Xst completion: 47.01 secs
 
--> 


Total memory usage is 128332 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    2 (   0 filtered)

