{
	"Config" : [
		{
			"name" : "TX_en", 
			"addr" : 8192, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DP_en", 
				"description" : "[0:0] DP_en|Default Value: 0 (0x0)||Values:|0: Disable TX digital lineup|1: Enable TX digital lineup", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "en_lup1", 
				"description" : "[1:1] en_lup1|Default Value: 0 (0x0)||Values:|0: Disable lineup1|1: Enable lineup1", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "en_lup2", 
				"description" : "[2:2] en_lup2|Default Value: 0 (0x0)||Values:|0: Disable lineup2|1: Enable lineup2", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "IQBal_DACIF_En1", 
				"description" : "[3:3] IQBal_DACIF_En1|Default Value: 0 (0x0)||Values:|0: Disable IQBal and DAC I/F|1: Enable IQBal and DAC I/F", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "IQBal_DACIF_En2", 
				"description" : "[4:4] IQBal_DACIF_En2|Default Value: 0 (0x0)||Values:|0: Disable IQBal and DAC I/F|1: Enable IQBal and DAC I/F", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "Serdes_mode", 
				"description" : "[5:6] Serdes_mode|Default Value: 0 (0x0)||Values:|0: Disable serdes mode (normal mode)|1: Enable serdes mode, same 12bits x 4 to both channels|2: Enable serdes mode, 6bits x 8 individual channels", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable_same" : 1}, 
					{"enable_individual" : 2}
				]
				},
				{
				"name" : "txpol_from_mem", 
				"description" : "[7:7] txpol_from_mem|Default Value: 0 (0x0)||Values:|0: txpol = 0|1: txpol = memory output bit[0]", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "TX_DAC_N_FIFO_CNTL", 
			"addr" : 8193, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "en_dac1_fifo_wr", 
				"description" : "[0:0] en_dac1_fifo_wr|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "en_dac1_fifo_rd", 
				"description" : "[1:1] en_dac1_fifo_rd|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "dac1_en", 
				"description" : "[2:2] dac1_en|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "dac1_rstn", 
				"description" : "[3:3] dac1_rstn|Default Value: 0 (0x0)||Values:|0: reset mode|1: enable mode", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"reset" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "en_dac2_fifo_wr", 
				"description" : "[4:4] en_dac2_fifo_wr|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "en_dac2_fifo_rd", 
				"description" : "[5:5] en_dac2_fifo_rd|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "dac2_en", 
				"description" : "[6:6] dac2_en|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "dac2_rstn", 
				"description" : "[7:7] dac2_rstn|Default Value: 0 (0x0)||Values:|0: reset mode|1: enable mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"reset" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "TX_clear", 
			"addr" : 8194, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "TX_MR_Clear", 
				"description" : "[0:0] TX_MR_Clear|Default Value: 0 (0x0)||Values:|0: idle mode|1: sending 'clear' signal to all module in TX", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"send_clear" : 1}
				]
				},
				{
				"name" : "TX_FO1_Clear", 
				"description" : "[1:1] TX_FO1_Clear|Default Value: 0 (0x0)||Values:|0: idle mode|1: sending 'clear' signal to all module in TX", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"send_clear" : 1}
				]
				},
				{
				"name" : "TX_IQbal1_Clear", 
				"description" : "[2:2] TX_IQbal1_Clear|Default Value: 0 (0x0)||Values:|0: idle mode|1: sending 'clear' signal to all module in TX", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"send_clear" : 1}
				]
				},
				{
				"name" : "TX_FO2_Clear", 
				"description" : "[3:3] TX_FO2_Clear|Default Value: 0 (0x0)||Values:|0: idle mode|1: sending 'clear' signal to all module in TX", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"send_clear" : 1}
				]
				},
				{
				"name" : "TX_IQbal2_Clear", 
				"description" : "[4:4] TX_IQbal2_Clear|Default Value: 0 (0x0)||Values:|0: idle mode|1: sending 'clear' signal to all module in TX", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"send_clear" : 1}
				]
				},
				{
				"name" : "TX_DACif1_Clear", 
				"description" : "[5:5] TX_DACif1_Clear|Default Value: 0 (0x0)||Values:|0: idle mode|1: sending 'clear' signal to all module in TX", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"send_clear" : 1}
				]
				},
				{
				"name" : "TX_DACif2_Clear", 
				"description" : "[6:6] TX_DACif2_Clear|Default Value: 0 (0x0)||Values:|0: idle mode|1: sending 'clear' signal to all module in TX", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"send_clear" : 1}
				]
				},
				{
				"name" : "TX_Ramp1_Clear", 
				"description" : "[7:7] TX_Ramp1_Clear|Default Value: 0 (0x0)||Values:|0: idle mode|1: sending 'clear' signal to all module in TX", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"send_clear" : 1}
				]
				},
				{
				"name" : "TX_Ramp2_Clear", 
				"description" : "[8:8] TX_Ramp2_Clear|Default Value: 0 (0x0)||Values:|0: idle mode|1: sending 'clear' signal to all module in TX", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"send_clear" : 1}
				]
				}
			]
		},
		{
			"name" : "TX_MR_StAddr1", 
			"addr" : 8195, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "addr", 
				"description" : "[0:15] addr|Default Value: 0 (0x0)||Values:|0: default addr", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_MR_MaxCnt1", 
			"addr" : 8196, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 4, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "maxval", 
				"description" : "[0:15] maxval|Default Value: 0 (0x0)||Values:|0: default Max", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_MR_StAddr2", 
			"addr" : 8197, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 5, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "addr", 
				"description" : "[0:15] addr|Default Value: 0 (0x0)||Values:|0: default addr", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_MR_MaxCnt2", 
			"addr" : 8198, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 6, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "maxval", 
				"description" : "[0:15] maxval|Default Value: 0 (0x0)||Values:|0: default Max", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_MR_Cfg", 
			"addr" : 8199, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Interp_en", 
				"description" : "[0:0] Interp_en|Default Value: 0 (0x0)||Values:|0: idle mode - no interpolation|1: interpolation mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"interpolation" : 1}
				]
				},
				{
				"name" : "interp_factor", 
				"description" : "[1:6] interp_factor|Default Value: 0 (0x0)||Values:|0: default factor", 
				"bitOffset" : 1, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Repeat1_en", 
				"description" : "[7:7] Repeat1_en|Default Value: 0 (0x0)||Values:|0: idle mode - not repetitive|1: repetitive mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"repetitive" : 1}
				]
				},
				{
				"name" : "Repeat2_en", 
				"description" : "[8:8] Repeat2_en|Default Value: 0 (0x0)||Values:|0: idle mode - not repetitive|1: repetitive mode", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"repetitive" : 1}
				]
				},
				{
				"name" : "SinStr_en", 
				"description" : "[9:9] SinStr_en|Default Value: 0 (0x0)||Values:|0: idle mode - not single stream|1: single stream  mode", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"single_stream" : 1}
				]
				},
				{
				"name" : "Bypass_en", 
				"description" : "[10:10] Bypass_en|Default Value: 0 (0x0)||Values:|0: idle mode - not bypass|1: bypass mode", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"bypass" : 1}
				]
				},
				{
				"name" : "fixval_separation", 
				"description" : "[11:11] fixval_separation|Default Value: 0 (0x0)||Values:|0: dont separate fixedval will be applied to both lineups|1: separate fixedval to lineup 1 and fixval2 to lineup 2", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"dont_separate" : 0}, 
					{"separate" : 1}
				]
				}
			]
		},
		{
			"name" : "TX_MR_CurCnt1", 
			"addr" : 8201, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 9, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "cntval", 
				"description" : "[0:15] cntval|Default Value: 0 (0x0)||Values:|0: default current", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_MR_CurCnt2", 
			"addr" : 8202, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 10, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "cntval", 
				"description" : "[0:15] cntval|Default Value: 0 (0x0)||Values:|0: default current", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_MR_InterpCnt", 
			"addr" : 8203, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 11, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "cntval", 
				"description" : "[0:6] cntval|Default Value: 0 (0x0)||Values:|0: default current", 
				"bitOffset" : 0, 
				"bitWidth" : 7, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_MR_FixedVal", 
			"addr" : 8204, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 12, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 32767 (0x7FFF)||Values:|0x7FFF: default fixed value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 32767, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_MR_FixedVal2", 
			"addr" : 8205, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 13, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 32767 (0x7FFF)||Values:|0x7FFF: default fixed value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 32767, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_FO_DDPhi1_hi", 
			"addr" : 8225, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 33, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DDPhi_hi", 
				"description" : "[0:15] DDPhi_hi|Default Value: 0 (0x0)||Values:|0: default rate", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_FO_DDPhi1_lo", 
			"addr" : 8224, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 32, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DDPhi_lo", 
				"description" : "[0:15] DDPhi_lo|Default Value: 0 (0x0)||Values:|0: default rate", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_FO_DPhi1_hi", 
			"addr" : 8227, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 35, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DPhi_hi", 
				"description" : "[0:15] DPhi_hi|Default Value: 0 (0x0)||Values:|0: default freq.", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_FO_DPhi1_lo", 
			"addr" : 8226, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 34, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DPhi_lo", 
				"description" : "[0:15] DPhi_lo|Default Value: 0 (0x0)||Values:|0: default frqeq.", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_FO_Phi1_hi", 
			"addr" : 8229, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 37, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Phi_hi", 
				"description" : "[0:15] Phi_hi|Default Value: 0 (0x0)||Values:|0: default phase", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_FO_Phi1_lo", 
			"addr" : 8228, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 36, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Phi_lo", 
				"description" : "[0:15] Phi_lo|Default Value: 0 (0x0)||Values:|0: default phase", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_FO_DDPhi2_hi", 
			"addr" : 8231, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 39, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DDPhi_hi", 
				"description" : "[0:15] DDPhi_hi|Default Value: 0 (0x0)||Values:|0: default rate", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_FO_DDPhi2_lo", 
			"addr" : 8230, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 38, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DDPhi_lo", 
				"description" : "[0:15] DDPhi_lo|Default Value: 0 (0x0)||Values:|0: default rate", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_FO_DPhi2_hi", 
			"addr" : 8233, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 41, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DPhi_hi", 
				"description" : "[0:15] DPhi_hi|Default Value: 0 (0x0)||Values:|0: default freq.", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_FO_DPhi2_lo", 
			"addr" : 8232, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 40, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DPhi_lo", 
				"description" : "[0:15] DPhi_lo|Default Value: 0 (0x0)||Values:|0: default frqeq.", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_FO_Phi2_hi", 
			"addr" : 8235, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 43, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Phi_hi", 
				"description" : "[0:15] Phi_hi|Default Value: 0 (0x0)||Values:|0: default phase", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_FO_Phi2_lo", 
			"addr" : 8234, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 42, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Phi_lo", 
				"description" : "[0:15] Phi_lo|Default Value: 0 (0x0)||Values:|0: default phase", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_FO_cfg", 
			"addr" : 8236, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 44, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Sign_inversion_I1", 
				"description" : "[0:0] Sign_inversion_I1|Default Value: 0 (0x0)||Values:|0: default mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Sign_inversion_Q1", 
				"description" : "[1:1] Sign_inversion_Q1|Default Value: 0 (0x0)||Values:|0: default mode", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Bypass1", 
				"description" : "[2:2] Bypass1|Default Value: 0 (0x0)||Values:|0: idle mode|1: bypass mode", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"bypass" : 1}
				]
				},
				{
				"name" : "Sign_inversion_I2", 
				"description" : "[3:3] Sign_inversion_I2|Default Value: 0 (0x0)||Values:|0: default mode", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Sign_inversion_Q2", 
				"description" : "[4:4] Sign_inversion_Q2|Default Value: 0 (0x0)||Values:|0: default mode", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Bypass2", 
				"description" : "[5:5] Bypass2|Default Value: 0 (0x0)||Values:|0: idle mode|1: bypass mode", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"bypass" : 1}
				]
				},
				{
				"name" : "Bypass_I1", 
				"description" : "[6:6] Bypass_I1|Default Value: 0 (0x0)||Values:|0: default mode", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Bypass_Q1", 
				"description" : "[7:7] Bypass_Q1|Default Value: 0 (0x0)||Values:|0: default mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Bypass_I2", 
				"description" : "[8:8] Bypass_I2|Default Value: 0 (0x0)||Values:|0: default mode", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Bypass_Q2", 
				"description" : "[9:9] Bypass_Q2|Default Value: 0 (0x0)||Values:|0: default mode", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_FO_gain1", 
			"addr" : 8238, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 46, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:6] val|Default Value: 64 (0x40)|", 
				"bitOffset" : 0, 
				"bitWidth" : 7, 
				"defaultValue" : 64, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_FO_gain2", 
			"addr" : 8239, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 47, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:6] val|Default Value: 64 (0x40)|", 
				"bitOffset" : 0, 
				"bitWidth" : 7, 
				"defaultValue" : 64, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal1_K_I_m", 
			"addr" : 8256, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 64, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_I_m", 
				"description" : "[0:11] K_I_m|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal1_K_I_0", 
			"addr" : 8257, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 65, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_I_0", 
				"description" : "[0:11] K_I_0|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal1_K_I_p", 
			"addr" : 8258, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 66, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_I_p", 
				"description" : "[0:11] K_I_p|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal1_K_Q_m", 
			"addr" : 8259, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 67, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_Q_m", 
				"description" : "[0:11] K_Q_m|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal1_K_Q_0", 
			"addr" : 8260, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 68, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_Q_0", 
				"description" : "[0:11] K_Q_0|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal1_K_Q_p", 
			"addr" : 8261, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 69, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_Q_p", 
				"description" : "[0:11] K_Q_p|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal1_DC_I", 
			"addr" : 8262, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 70, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DC_I", 
				"description" : "[0:15] DC_I|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal1_DC_Q", 
			"addr" : 8263, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 71, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DC_Q", 
				"description" : "[0:15] DC_Q|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal1_Bypass", 
			"addr" : 8264, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 72, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Bypass", 
				"description" : "[0:0] Bypass|Default Value: 0 (0x0)||Values:|0: idle mode|1: bypass mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"bypass" : 1}
				]
				}
			]
		},
		{
			"name" : "TX_IQbal1_K_Q_m2", 
			"addr" : 8265, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 73, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_Q_m2", 
				"description" : "[0:11] K_Q_m2|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal1_K_Q_m3", 
			"addr" : 8266, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 74, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_Q_m3", 
				"description" : "[0:11] K_Q_m3|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal1_K_Q_p2", 
			"addr" : 8267, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 75, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_Q_p2", 
				"description" : "[0:11] K_Q_p2|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal1_K_Q_p3", 
			"addr" : 8268, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 76, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_Q_p3", 
				"description" : "[0:11] K_Q_p3|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal2_K_I_m", 
			"addr" : 8272, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 80, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_I_m", 
				"description" : "[0:11] K_I_m|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal2_K_I_0", 
			"addr" : 8273, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 81, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_I_0", 
				"description" : "[0:11] K_I_0|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal2_K_I_p", 
			"addr" : 8274, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 82, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_I_p", 
				"description" : "[0:11] K_I_p|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal2_K_Q_m", 
			"addr" : 8275, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 83, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_Q_m", 
				"description" : "[0:11] K_Q_m|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal2_K_Q_0", 
			"addr" : 8276, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 84, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_Q_0", 
				"description" : "[0:11] K_Q_0|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal2_K_Q_p", 
			"addr" : 8277, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 85, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_Q_p", 
				"description" : "[0:11] K_Q_p|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal2_DC_I", 
			"addr" : 8278, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 86, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DC_I", 
				"description" : "[0:15] DC_I|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal2_DC_Q", 
			"addr" : 8279, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 87, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DC_Q", 
				"description" : "[0:15] DC_Q|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal2_Bypass", 
			"addr" : 8280, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 88, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Bypass", 
				"description" : "[0:0] Bypass|Default Value: 0 (0x0)||Values:|0: idle mode|1: bypass mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"bypass" : 1}
				]
				}
			]
		},
		{
			"name" : "TX_IQbal2_K_Q_m2", 
			"addr" : 8281, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 89, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_Q_m2", 
				"description" : "[0:11] K_Q_m2|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal2_K_Q_m3", 
			"addr" : 8282, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 90, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_Q_m3", 
				"description" : "[0:11] K_Q_m3|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal2_K_Q_p2", 
			"addr" : 8283, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 91, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_Q_p2", 
				"description" : "[0:11] K_Q_p2|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal2_K_Q_p3", 
			"addr" : 8284, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 92, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_Q_p3", 
				"description" : "[0:11] K_Q_p3|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_DACif1_ctrl", 
			"addr" : 8288, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 96, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "OutputType", 
				"description" : "[0:0] OutputType|Default Value: 0 (0x0)||Values:|0: signed - default|1: unsigned", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"signed" : 0}, 
					{"unsigned" : 1}
				]
				},
				{
				"name" : "ZeroOutput", 
				"description" : "[1:1] ZeroOutput|Default Value: 0 (0x0)||Values:|0: idle mode|1: zeroing mode", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"zeroing" : 1}
				]
				}
			]
		},
		{
			"name" : "TX_DACif2_ctrl", 
			"addr" : 8289, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 97, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "OutputType", 
				"description" : "[0:0] OutputType|Default Value: 0 (0x0)||Values:|0: signed - default|1: unsigned", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"signed" : 0}, 
					{"unsigned" : 1}
				]
				},
				{
				"name" : "ZeroOutput", 
				"description" : "[1:1] ZeroOutput|Default Value: 0 (0x0)||Values:|0: idle mode|1: zeroing mode", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"zeroing" : 1}
				]
				}
			]
		},
		{
			"name" : "TX_DAC1_timing", 
			"addr" : 8292, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 100, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rd_en_dly_cycles", 
				"description" : "[0:2] rd_en_dly_cycles|Default Value: 0 (0x0)||Values:|0: num of cycles", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"num_of_cycles" : 0}
				]
				},
				{
				"name" : "rd_en_add_half_cycle", 
				"description" : "[3:3] rd_en_add_half_cycle|Default Value: 0 (0x0)||Values:|0: do not add|1: add half cycle", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_add" : 0}, 
					{"add" : 1}
				]
				}
			]
		},
		{
			"name" : "TX_DAC2_timing", 
			"addr" : 8293, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 101, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rd_en_dly_cycles", 
				"description" : "[0:2] rd_en_dly_cycles|Default Value: 0 (0x0)||Values:|0: num of cycles", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"num_of_cycles" : 0}
				]
				},
				{
				"name" : "rd_en_add_half_cycle", 
				"description" : "[3:3] rd_en_add_half_cycle|Default Value: 0 (0x0)||Values:|0: do not add|1: add half cycle", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_add" : 0}, 
					{"add" : 1}
				]
				}
			]
		},
		{
			"name" : "TX_DAC_status", 
			"addr" : 8294, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 102, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "toggle_xor_dac1clk", 
				"description" : "[0:0] toggle_xor_dac1clk|Default Value: 0 (0x0)||Values:|0: aligned", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"aligned" : 0}
				]
				},
				{
				"name" : "toggle_xor_dac2clk", 
				"description" : "[1:1] toggle_xor_dac2clk|Default Value: 0 (0x0)||Values:|0: aligned", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"aligned" : 0}
				]
				},
				{
				"name" : "dac1_fifo_overflow", 
				"description" : "[2:2] dac1_fifo_overflow|Default Value: 0 (0x0)||Values:|0: ok|1: overflow occured", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ok" : 0}, 
					{"overflow_occured" : 1}
				]
				},
				{
				"name" : "dac2_fifo_overflow", 
				"description" : "[3:3] dac2_fifo_overflow|Default Value: 0 (0x0)||Values:|0: ok|1: overflow occured", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ok" : 0}, 
					{"overflow_occured" : 1}
				]
				},
				{
				"name" : "dac1_fifo_underflow", 
				"description" : "[4:4] dac1_fifo_underflow|Default Value: 0 (0x0)||Values:|0: ok|1: underflow occured", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ok" : 0}, 
					{"underflow_occured" : 1}
				]
				},
				{
				"name" : "dac2_fifo_underflow", 
				"description" : "[5:5] dac2_fifo_underflow|Default Value: 0 (0x0)||Values:|0: ok|1: underflow occured", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ok" : 0}, 
					{"underflow_occured" : 1}
				]
				},
				{
				"name" : "Ramp1_Status", 
				"description" : "[6:7] Ramp1_Status|Default Value: 0 (0x0)||Values:|0: Ramp is inactive|1: Ramp active stepping up|2: Ramp active stepping down|3: Illegal value", 
				"bitOffset" : 6, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"inactive" : 0}, 
					{"step_up" : 1}, 
					{"step_down" : 2}, 
					{"illegal" : 3}
				]
				},
				{
				"name" : "Ramp2_Status", 
				"description" : "[8:9] Ramp2_Status|Default Value: 0 (0x0)||Values:|0: Ramp is inactive|1: Ramp active stepping up|2: Ramp active stepping down|3: Illegal value", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"inactive" : 0}, 
					{"step_up" : 1}, 
					{"step_down" : 2}, 
					{"illegal" : 3}
				]
				}
			]
		},
		{
			"name" : "TX_lat_measure_cnt", 
			"addr" : 8295, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 103, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "en", 
				"description" : "[0:0] en|Default Value: 0 (0x0)||Values:|0: disabled", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disabled" : 0}
				]
				}
			]
		},
		{
			"name" : "TX_lat_measure", 
			"addr" : 8296, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 104, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:9] val|Default Value: 0 (0x0)||Values:|0: disabled", 
				"bitOffset" : 0, 
				"bitWidth" : 10, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disabled" : 0}
				]
				}
			]
		},
		{
			"name" : "TX_deb_nibble_sel_lo", 
			"addr" : 8298, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 106, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: serdes test with TX out 23:0|1: serdes test with TX out 47:24|2: DAC1 t0 input|3: DAC2 t0 input|4: DAC1 t1 input|5: DAC2 t1 input", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ser_tx_23_0" : 0}, 
					{"ser_tx_47_24" : 1}, 
					{"DAC1_in_t0" : 2}, 
					{"DAC2_in_t0" : 3}, 
					{"DAC1_in_t1" : 4}, 
					{"DAC2_in_t1" : 5}
				]
				}
			]
		},
		{
			"name" : "TX_deb_nibble_sel_hi", 
			"addr" : 8299, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 107, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:13] val|Default Value: 0 (0x0)||Values:|0: serdes test with TX out 23:0|1: serdes test with TX out 47:24|2: DAC1 t0 input|3: DAC2 t0 input|4: DAC1 t1 input|5: DAC2 t1 input", 
				"bitOffset" : 0, 
				"bitWidth" : 14, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ser_tx_23_0" : 0}, 
					{"ser_tx_47_24" : 1}, 
					{"DAC1_in_t0" : 2}, 
					{"DAC2_in_t0" : 3}, 
					{"DAC1_in_t1" : 4}, 
					{"DAC2_in_t1" : 5}
				]
				}
			]
		},
		{
			"name" : "TX_IQbal1_K_I_m2", 
			"addr" : 8304, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 112, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_I_m2", 
				"description" : "[0:11] K_I_m2|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal1_K_I_m3", 
			"addr" : 8305, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 113, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_I_m3", 
				"description" : "[0:11] K_I_m3|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal1_K_I_p2", 
			"addr" : 8306, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 114, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_I_p2", 
				"description" : "[0:11] K_I_p2|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal1_K_I_p3", 
			"addr" : 8307, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 115, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_I_p3", 
				"description" : "[0:11] K_I_p3|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal2_K_I_m2", 
			"addr" : 8308, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 116, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_I_m2", 
				"description" : "[0:11] K_I_m2|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal2_K_I_m3", 
			"addr" : 8309, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 117, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_I_m3", 
				"description" : "[0:11] K_I_m3|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal2_K_I_p2", 
			"addr" : 8310, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 118, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_I_p2", 
				"description" : "[0:11] K_I_p2|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_IQbal2_K_I_p3", 
			"addr" : 8311, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 119, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K_I_p3", 
				"description" : "[0:11] K_I_p3|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TX_Ramp1_init_lo", 
			"addr" : 8320, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 128, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "init_lo", 
				"description" : "[0:15] init_lo|Default Value: 0 (0x0)||Values:|0: 16LSB of Init Val ", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 0}
				]
				}
			]
		},
		{
			"name" : "TX_Ramp1_init_hi", 
			"addr" : 8321, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 129, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "init_hi", 
				"description" : "[0:15] init_hi|Default Value: 0 (0x0)||Values:|0: 16MSB of Init Val ", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 0}
				]
				}
			]
		},
		{
			"name" : "TX_Ramp1_step_up_lo", 
			"addr" : 8322, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 130, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "step_up_lo", 
				"description" : "[0:15] step_up_lo|Default Value: 0 (0x0)||Values:|0: 16LSB of Step Up Val ", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 0}
				]
				}
			]
		},
		{
			"name" : "TX_Ramp1_step_up_hi", 
			"addr" : 8323, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 131, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "step_up_hi", 
				"description" : "[0:15] step_up_hi|Default Value: 0 (0x0)||Values:|0: 16MSB of Step Up Val ", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 0}
				]
				}
			]
		},
		{
			"name" : "TX_Ramp1_step_down_lo", 
			"addr" : 8324, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 132, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "step_down_lo", 
				"description" : "[0:15] step_down_lo|Default Value: 0 (0x0)||Values:|0: 16LSB of Step Down Val ", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 0}
				]
				}
			]
		},
		{
			"name" : "TX_Ramp1_step_down_hi", 
			"addr" : 8325, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 133, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "step_down_hi", 
				"description" : "[0:15] step_down_hi|Default Value: 0 (0x0)||Values:|0: 16MSB of Step Down Val ", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 0}
				]
				}
			]
		},
		{
			"name" : "TX_Ramp1_count_up_lo", 
			"addr" : 8326, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 134, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "count_up_lo", 
				"description" : "[0:15] count_up_lo|Default Value: 0 (0x0)||Values:|0: 16LSB of Step Up Count Val ", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 0}
				]
				}
			]
		},
		{
			"name" : "TX_Ramp1_count_up_hi", 
			"addr" : 8327, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 135, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "count_up_hi", 
				"description" : "[0:15] count_up_hi|Default Value: 0 (0x0)||Values:|0: 16MSB of Step Down Val ", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 0}
				]
				}
			]
		},
		{
			"name" : "TX_Ramp1_count_down_lo", 
			"addr" : 8328, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 136, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "count_down_lo", 
				"description" : "[0:15] count_down_lo|Default Value: 0 (0x0)||Values:|0: 16LSB of Step Down Count Val ", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 0}
				]
				}
			]
		},
		{
			"name" : "TX_Ramp1_count_down_hi", 
			"addr" : 8329, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 137, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "count_down_hi", 
				"description" : "[0:15] count_down_hi|Default Value: 0 (0x0)||Values:|0: 16MSB of Step Down Val ", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 0}
				]
				}
			]
		},
		{
			"name" : "TX_Ramp1_value_lo", 
			"addr" : 8330, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 138, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Ramp_value_lo", 
				"description" : "[0:15] Ramp_value_lo|Default Value: 0 (0x0)||Values:|0: 16LSB of Ramp Value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 0}
				]
				}
			]
		},
		{
			"name" : "TX_Ramp1_value_hi", 
			"addr" : 8331, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 139, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Ramp_value_hi", 
				"description" : "[0:15] Ramp_value_hi|Default Value: 0 (0x0)||Values:|0: 16MSB of Ramp Value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 0}
				]
				}
			]
		},
		{
			"name" : "TX_Ramp1_select", 
			"addr" : 8332, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 140, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Ramp_sel", 
				"description" : "[0:1] Ramp_sel|Default Value: 0 (0x0)||Values:|0: Default value LineUp only|1: Ramp replaces I|2: Ramp replaces Q|3: Illegal value", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"lineup_only" : 0}, 
					{"i_replaced" : 1}, 
					{"q_replaced" : 2}, 
					{"illegal" : 3}
				]
				}
			]
		},
		{
			"name" : "TX_Ramp2_init_lo", 
			"addr" : 8336, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 144, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "init_lo", 
				"description" : "[0:15] init_lo|Default Value: 0 (0x0)||Values:|0: 16LSB of Init Val ", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 0}
				]
				}
			]
		},
		{
			"name" : "TX_Ramp2_init_hi", 
			"addr" : 8337, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 145, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "init_hi", 
				"description" : "[0:15] init_hi|Default Value: 0 (0x0)||Values:|0: 16MSB of Init Val ", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 0}
				]
				}
			]
		},
		{
			"name" : "TX_Ramp2_step_up_lo", 
			"addr" : 8338, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 146, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "step_up_lo", 
				"description" : "[0:15] step_up_lo|Default Value: 0 (0x0)||Values:|0: 16LSB of Step Up Val ", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 0}
				]
				}
			]
		},
		{
			"name" : "TX_Ramp2_step_up_hi", 
			"addr" : 8339, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 147, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "step_up_hi", 
				"description" : "[0:15] step_up_hi|Default Value: 0 (0x0)||Values:|0: 16MSB of Step Up Val ", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 0}
				]
				}
			]
		},
		{
			"name" : "TX_Ramp2_step_down_lo", 
			"addr" : 8340, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 148, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "step_down_lo", 
				"description" : "[0:15] step_down_lo|Default Value: 0 (0x0)||Values:|0: 16LSB of Step Down Val ", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 0}
				]
				}
			]
		},
		{
			"name" : "TX_Ramp2_step_down_hi", 
			"addr" : 8341, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 149, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "step_down_hi", 
				"description" : "[0:15] step_down_hi|Default Value: 0 (0x0)||Values:|0: 16MSB of Step Down Val ", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 0}
				]
				}
			]
		},
		{
			"name" : "TX_Ramp2_count_up_lo", 
			"addr" : 8342, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 150, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "count_up_lo", 
				"description" : "[0:15] count_up_lo|Default Value: 0 (0x0)||Values:|0: 16LSB of Step Up Count Val ", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 0}
				]
				}
			]
		},
		{
			"name" : "TX_Ramp2_count_up_hi", 
			"addr" : 8343, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 151, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "count_up_hi", 
				"description" : "[0:15] count_up_hi|Default Value: 0 (0x0)||Values:|0: 16MSB of Step Down Val ", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 0}
				]
				}
			]
		},
		{
			"name" : "TX_Ramp2_count_down_lo", 
			"addr" : 8344, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 152, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "count_down_lo", 
				"description" : "[0:15] count_down_lo|Default Value: 0 (0x0)||Values:|0: 16LSB of Step Down Count Val ", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 0}
				]
				}
			]
		},
		{
			"name" : "TX_Ramp2_count_down_hi", 
			"addr" : 8345, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 153, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "count_down_hi", 
				"description" : "[0:15] count_down_hi|Default Value: 0 (0x0)||Values:|0: 16MSB of Step Down Val ", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 0}
				]
				}
			]
		},
		{
			"name" : "TX_Ramp2_value_lo", 
			"addr" : 8346, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 154, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Ramp_value_lo", 
				"description" : "[0:15] Ramp_value_lo|Default Value: 0 (0x0)||Values:|0: 16LSB of Ramp Value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 0}
				]
				}
			]
		},
		{
			"name" : "TX_Ramp2_value_hi", 
			"addr" : 8347, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 155, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Ramp_value_hi", 
				"description" : "[0:15] Ramp_value_hi|Default Value: 0 (0x0)||Values:|0: 16MSB of Ramp Value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 0}
				]
				}
			]
		},
		{
			"name" : "TX_Ramp2_select", 
			"addr" : 8348, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 156, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Ramp_sel", 
				"description" : "[0:1] Ramp_sel|Default Value: 0 (0x0)||Values:|0: Default value LineUp only|1: Ramp replaces I|2: Ramp replaces Q|3: Illegal value", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"lineup_only" : 0}, 
					{"i_replaced" : 1}, 
					{"q_replaced" : 2}, 
					{"illegal" : 3}
				]
				}
			]
		},
		{
			"name" : "RX_clear", 
			"addr" : 4096, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Aligner_clr", 
				"description" : "[0:0] Aligner_clr|Default Value: 0 (0x0)||Values:|0: idle mode|1: clear mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"clear" : 1}
				]
				},
				{
				"name" : "CIC_clr", 
				"description" : "[1:1] CIC_clr|Default Value: 0 (0x0)||Values:|0: idle mode|1: clear mode", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"clear" : 1}
				]
				},
				{
				"name" : "ADF_clr", 
				"description" : "[2:2] ADF_clr|Default Value: 0 (0x0)||Values:|0: idle mode|1: clear mode", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"clear" : 1}
				]
				},
				{
				"name" : "STS_clr", 
				"description" : "[3:3] STS_clr|Default Value: 0 (0x0)||Values:|0: idle mode|1: clear mode", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"clear" : 1}
				]
				},
				{
				"name" : "HBF_clr", 
				"description" : "[4:4] HBF_clr|Default Value: 0 (0x0)||Values:|0: idle mode|1: clear mode", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"clear" : 1}
				]
				},
				{
				"name" : "RXMIF_clr", 
				"description" : "[5:5] RXMIF_clr|Default Value: 0 (0x0)||Values:|0: idle mode|1: clear mode", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"clear" : 1}
				]
				},
				{
				"name" : "power_accum_clr", 
				"description" : "[6:6] power_accum_clr|Default Value: 0 (0x0)||Values:|0: idle mode|1: clear mode", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"clear" : 1}
				]
				},
				{
				"name" : "miu_overflow_indication_clr", 
				"description" : "[7:7] miu_overflow_indication_clr|Default Value: 0 (0x0)||Values:|0: idle mode|1: clear mode", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"clear" : 1}
				]
				},
				{
				"name" : "su_overflow_indication_clr", 
				"description" : "[8:8] su_overflow_indication_clr|Default Value: 0 (0x0)||Values:|0: idle mode|1: clear mode", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"clear" : 1}
				]
				},
				{
				"name" : "BC_clr", 
				"description" : "[9:9] BC_clr|Default Value: 0 (0x0)||Values:|0: idle mode|1: clear mode", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"clear" : 1}
				]
				},
				{
				"name" : "FO_clr", 
				"description" : "[10:10] FO_clr|Default Value: 0 (0x0)||Values:|0: idle mode|1: clear mode", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"clear" : 1}
				]
				},
				{
				"name" : "Integrator_clr", 
				"description" : "[11:11] Integrator_clr|Default Value: 0 (0x0)||Values:|0: idle mode|1: clear mode", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"clear" : 1}
				]
				},
				{
				"name" : "bc_sw_remove_clr", 
				"description" : "[12:12] bc_sw_remove_clr|Default Value: 0 (0x0)||Values:|0: idle mode|1: clear mode", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"clear" : 1}
				]
				},
				{
				"name" : "bc_remove_clr", 
				"description" : "[13:13] bc_remove_clr|Default Value: 0 (0x0)||Values:|0: idle mode|1: clear mode", 
				"bitOffset" : 13, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"clear" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_Chain_en", 
			"addr" : 4097, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "en_cic0", 
				"description" : "[0:0] en_cic0|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "en_cic1", 
				"description" : "[1:1] en_cic1|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "en_cic2", 
				"description" : "[2:2] en_cic2|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "en_cic3", 
				"description" : "[3:3] en_cic3|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "en_im_cic", 
				"description" : "[5:5] en_im_cic|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_ADC_N_FIFO_CNTL", 
			"addr" : 4098, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "en_adc0_fifo_wr", 
				"description" : "[0:0] en_adc0_fifo_wr|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "en_adc0_fifo_rd", 
				"description" : "[1:1] en_adc0_fifo_rd|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "adc0_rstn", 
				"description" : "[2:2] adc0_rstn|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "adc0_en", 
				"description" : "[3:3] adc0_en|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_ADSR_Rel_dly", 
			"addr" : 4099, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Delay_ADC0", 
				"description" : "[0:3] Delay_ADC0|Default Value: 0 (0x0)||Values:|11: num delay|15: off mode", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"delay" : 11}, 
					{"off" : 15}
				]
				},
				{
				"name" : "ADC0_dv", 
				"description" : "[12:12] ADC0_dv|Default Value: 0 (0x0)||Values:|0: idle|1: active", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"active" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_ADSR_N_smpl_lo", 
			"addr" : 4100, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 4, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "N_sample", 
				"description" : "[0:15] N_sample|Default Value: 0 (0x0)||Values:|0: idle mode|0xFFFF: number of samples 16 LSB", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"sample" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_ADSR_N_smpl_hi", 
			"addr" : 4101, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 5, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "N_sample", 
				"description" : "[0:15] N_sample|Default Value: 0 (0x0)||Values:|0: idle mode|0xFFFF: number of samples 16 MSB", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"sample" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_ADC0_timing", 
			"addr" : 4102, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 6, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "wr_en_dly_cycles", 
				"description" : "[0:2] wr_en_dly_cycles|Default Value: 0 (0x0)||Values:|0: num of cycles", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"num_of_cycles" : 0}
				]
				},
				{
				"name" : "wr_en_add_half_cycle", 
				"description" : "[3:3] wr_en_add_half_cycle|Default Value: 0 (0x0)||Values:|0: do not add|1: add half cycle", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_add" : 0}, 
					{"add" : 1}
				]
				},
				{
				"name" : "adc_rstn_dly_cycles", 
				"description" : "[8:10] adc_rstn_dly_cycles|Default Value: 0 (0x0)||Values:|0: num of cycles", 
				"bitOffset" : 8, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"num_of_cycles" : 0}
				]
				},
				{
				"name" : "adc_rstn_add_half_cycle", 
				"description" : "[11:11] adc_rstn_add_half_cycle|Default Value: 0 (0x0)||Values:|0: do not add|1: add half cycle", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_add" : 0}, 
					{"add" : 1}
				]
				},
				{
				"name" : "adc_fifo_rd_dly_cycles", 
				"description" : "[12:14] adc_fifo_rd_dly_cycles|Default Value: 0 (0x0)||Values:|0: num of cycles", 
				"bitOffset" : 12, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"num_of_cycles" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_ADC_status", 
			"addr" : 4104, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 8, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "adc0_fifo_overflow", 
				"description" : "[0:0] adc0_fifo_overflow|Default Value: 0 (0x0)||Values:|0: ok|1: overflow occured", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ok" : 0}, 
					{"overflow_occured" : 1}
				]
				},
				{
				"name" : "adc0_fifo_underflow", 
				"description" : "[2:2] adc0_fifo_underflow|Default Value: 0 (0x0)||Values:|0: ok|1: underflow occured", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ok" : 0}, 
					{"underflow_occured" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_ser_padding_lo", 
			"addr" : 4112, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 16, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero padding", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_ser_padding_hi", 
			"addr" : 4113, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 17, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:13] val|Default Value: 0 (0x0)||Values:|0: zero padding", 
				"bitOffset" : 0, 
				"bitWidth" : 14, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_ADSR_Recording_st", 
			"addr" : 4114, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 18, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "st_ADC0", 
				"description" : "[0:0] st_ADC0|Default Value: 0 (0x0)||Values:|0: idle mode|1: enable mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "ADC0_rec_forever", 
				"description" : "[2:2] ADC0_rec_forever|Default Value: 0 (0x0)||Values:|0: counter mode|1: forever mode", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"limited" : 0}, 
					{"forever" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_lat_measure_cnt", 
			"addr" : 4116, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 20, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "en", 
				"description" : "[0:0] en|Default Value: 0 (0x0)||Values:|0: disabled", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disabled" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_lat_measure", 
			"addr" : 4117, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 21, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:9] val|Default Value: 0 (0x0)||Values:|0: disabled", 
				"bitOffset" : 0, 
				"bitWidth" : 10, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disabled" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_CIC_N", 
			"addr" : 4128, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 32, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "N", 
				"description" : "[0:6] N|Default Value: 0 (0x0)||Values:|127: number of dec", 
				"bitOffset" : 0, 
				"bitWidth" : 7, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"decimation" : 127}
				]
				}
			]
		},
		{
			"name" : "RX_CIC_Sign", 
			"addr" : 4129, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 33, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "OutputType", 
				"description" : "[0:0] OutputType|Default Value: 0 (0x0)||Values:|0: signed - default|1: unsigned", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"signed" : 0}, 
					{"unsigned" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_CIC_ShR", 
			"addr" : 4130, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 34, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ShR", 
				"description" : "[0:4] ShR|Default Value: 0 (0x0)||Values:|31: num of shift bits", 
				"bitOffset" : 0, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"shift" : 31}
				]
				}
			]
		},
		{
			"name" : "RX_CIC_Input_Mode", 
			"addr" : 4131, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 35, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "mode", 
				"description" : "[0:0] mode|Default Value: 0 (0x0)||Values:|0: 11 bit input|1: 13 bit input", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"backward_mode" : 0}, 
					{"new_mode" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_ADF_ADalpha", 
			"addr" : 4145, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 49, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ADalpha", 
				"description" : "[0:5] ADalpha|Default Value: 0 (0x0)||Values:|0: bypass mode|63: parameter to anti droop", 
				"bitOffset" : 0, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"bypass" : 0}, 
					{"ADF_param" : 63}
				]
				}
			]
		},
		{
			"name" : "RX_SU_Active_str_15_0", 
			"addr" : 4160, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 64, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "AStr", 
				"description" : "[0:15] AStr|Default Value: 0 (0x0)||Values:|0: idle|0xFFFF: active stream", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"active_mode" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_SU_Active_str_23_16", 
			"addr" : 4161, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 65, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "AStr", 
				"description" : "[0:7] AStr|Default Value: 0 (0x0)||Values:|0: idle|0xFF: active stream", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"active_mode" : 255}
				]
				}
			]
		},
		{
			"name" : "RX_SU_Overflow", 
			"addr" : 4163, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 67, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Overflow", 
				"description" : "[0:0] Overflow|Default Value: 0 (0x0)||Values:|0: idle mode|1: overflow indication", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"idle" : 0}, 
					{"overflow" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_HBF_M", 
			"addr" : 4176, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 80, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "M", 
				"description" : "[0:4] M|Default Value: 0 (0x0)||Values:|15: number of interleave", 
				"bitOffset" : 0, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"interleaved" : 15}
				]
				}
			]
		},
		{
			"name" : "RX_HBF_K1", 
			"addr" : 4178, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 82, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K1", 
				"description" : "[0:11] K1|Default Value: 0 (0x0)||Values:|0xFFF: HBF coefficients", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"coefficients" : 4095}
				]
				}
			]
		},
		{
			"name" : "RX_HBF_K3", 
			"addr" : 4179, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 83, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K3", 
				"description" : "[0:11] K3|Default Value: 0 (0x0)||Values:|0xFFF: HBF coefficients", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"coefficients" : 4095}
				]
				}
			]
		},
		{
			"name" : "RX_HBF_K5", 
			"addr" : 4180, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 84, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K5", 
				"description" : "[0:11] K5|Default Value: 0 (0x0)||Values:|0xFFF: HBF coefficients", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"coefficients" : 4095}
				]
				}
			]
		},
		{
			"name" : "RX_HBF_K7", 
			"addr" : 4181, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 85, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K7", 
				"description" : "[0:11] K7|Default Value: 0 (0x0)||Values:|0xFFF: HBF coefficients", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"coefficients" : 4095}
				]
				}
			]
		},
		{
			"name" : "RX_HBF_K9", 
			"addr" : 4182, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 86, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K9", 
				"description" : "[0:11] K9|Default Value: 0 (0x0)||Values:|0xFFF: HBF coefficients", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"coefficients" : 4095}
				]
				}
			]
		},
		{
			"name" : "RX_HBF_K11", 
			"addr" : 4183, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 87, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "K11", 
				"description" : "[0:11] K11|Default Value: 0 (0x0)||Values:|0xFFF: HBF coefficients", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"coefficients" : 4095}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_StartAddr_lo", 
			"addr" : 4192, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 96, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "start_addr", 
				"description" : "[0:15] start_addr|Default Value: 0 (0x0)||Values:|0xFFFF: start addr - lo", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"addr" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_StartAddr_hi", 
			"addr" : 4193, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 97, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "start_addr", 
				"description" : "[0:7] start_addr|Default Value: 0 (0x0)||Values:|0xFF: start addr - hi", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"addr" : 255}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_AddrInc_lo", 
			"addr" : 4194, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 98, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "AddrInc", 
				"description" : "[0:15] AddrInc|Default Value: 1 (0x1)||Values:|0xFFFF: AddrInc - lo", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 1, 
				"enumValues" : [
					{"addr" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_AddrInc_hi", 
			"addr" : 4195, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 99, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "AddrInc", 
				"description" : "[0:7] AddrInc|Default Value: 0 (0x0)||Values:|0xFF: AddrInc - hi", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"addr" : 255}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_AddrOffset_lo", 
			"addr" : 4196, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 100, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "AddrOffset", 
				"description" : "[0:15] AddrOffset|Default Value: 0 (0x0)||Values:|0xFFFF: AddrOffset - lo", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"addr" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_AddrOffset_hi", 
			"addr" : 4197, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 101, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "AddrOffset", 
				"description" : "[0:7] AddrOffset|Default Value: 0 (0x0)||Values:|0xFF: AddrOffset - hi", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"addr" : 255}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_CurAddr_lo", 
			"addr" : 4198, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 102, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "CurAddr", 
				"description" : "[0:15] CurAddr|Default Value: 0 (0x0)||Values:|0xFFFF: CurAddr - lo", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"addr" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_CurAddr_hi", 
			"addr" : 4199, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 103, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "CurAddr", 
				"description" : "[0:7] CurAddr|Default Value: 0 (0x0)||Values:|0xFF: CurAddr - hi", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"addr" : 255}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_Mode", 
			"addr" : 4200, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 104, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Data_source", 
				"description" : "[0:0] Data_source|Default Value: 0 (0x0)||Values:|0: Rx lineup|1: Wideband", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"RX" : 0}, 
					{"wideband" : 1}
				]
				},
				{
				"name" : "summation_mode", 
				"description" : "[1:1] summation_mode|Default Value: 0 (0x0)||Values:|0: overwrite data to memory|1: overlap and add", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"overwrite" : 0}, 
					{"overlap" : 1}
				]
				},
				{
				"name" : "Invert_sign", 
				"description" : "[2:2] Invert_sign|Default Value: 0 (0x0)||Values:|0: do not invert sign|1: invert sign", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "Invert_sign1", 
				"description" : "[3:3] Invert_sign1|Default Value: 0 (0x0)||Values:|0: do not invert sign|1: invert sign", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				},
				{
				"name" : "Input_select", 
				"description" : "[4:5] Input_select|Default Value: 0 (0x0)||Values:|0: HBF Real data - Backward compatibility |2: HBF dual data: real and imag|1: STS dual data: even and odd|3: integrator dual data: real and imag", 
				"bitOffset" : 4, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"Backward_comp" : 0}, 
					{"HBF_dual" : 2}, 
					{"STS_dual" : 1}, 
					{"INT_dual" : 3}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_Shift", 
			"addr" : 4201, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 105, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Input_shift", 
				"description" : "[0:3] Input_shift|Default Value: 0 (0x0)||Values:|0xF: num of shift bits", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"shift" : 15}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_Num_of_active_stream", 
			"addr" : 4202, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 106, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Num_of_active_stream", 
				"description" : "[0:4] Num_of_active_stream|Default Value: 0 (0x0)||Values:|23: num of active - 1", 
				"bitOffset" : 0, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"active" : 23}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_Overflow", 
			"addr" : 4203, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 107, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Overflow", 
				"description" : "[0:0] Overflow|Default Value: 0 (0x0)||Values:|0: off mode|1: overflow", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"off" : 0}, 
					{"overflow" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_N_RemoveSmp", 
			"addr" : 4204, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 108, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "N_RemoveSmp", 
				"description" : "[0:3] N_RemoveSmp|Default Value: 0 (0x0)||Values:|0: do not remove sample|0xF: remove sample", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"active" : 15}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_N_OverlapAdd_Smp", 
			"addr" : 4205, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 109, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "N_OverlapAddSmp", 
				"description" : "[0:15] N_OverlapAddSmp|Default Value: 0 (0x0)||Values:|0: ??|0xFFFF: ??", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"active" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_0", 
			"addr" : 4210, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 114, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_1", 
			"addr" : 4213, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 117, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_2", 
			"addr" : 4216, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 120, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_3", 
			"addr" : 4219, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 123, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_4", 
			"addr" : 4222, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 126, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_5", 
			"addr" : 4225, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 129, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_6", 
			"addr" : 4228, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 132, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_7", 
			"addr" : 4231, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 135, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_8", 
			"addr" : 4234, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 138, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_9", 
			"addr" : 4237, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 141, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_10", 
			"addr" : 4240, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 144, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_11", 
			"addr" : 4243, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 147, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_12", 
			"addr" : 4246, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 150, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_13", 
			"addr" : 4249, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 153, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_14", 
			"addr" : 4252, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 156, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_15", 
			"addr" : 4255, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 159, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_16", 
			"addr" : 4258, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 162, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_17", 
			"addr" : 4261, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 165, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_18", 
			"addr" : 4264, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 168, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_19", 
			"addr" : 4267, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 171, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_20", 
			"addr" : 4270, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 174, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_21", 
			"addr" : 4273, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 177, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_22", 
			"addr" : 4276, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 180, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_high_23", 
			"addr" : 4279, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 183, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:7] PowerAccum|Default Value: 0 (0x0)||Values:|0xFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 255}
				]
				},
				{
				"name" : "wrap_ind", 
				"description" : "[8:8] wrap_ind|Default Value: 0 (0x0)||Values:|0x1: wrap around occured", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wrap" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_0", 
			"addr" : 4209, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 113, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_1", 
			"addr" : 4212, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 116, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_2", 
			"addr" : 4215, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 119, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_3", 
			"addr" : 4218, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 122, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_4", 
			"addr" : 4221, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 125, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_5", 
			"addr" : 4224, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 128, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_6", 
			"addr" : 4227, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 131, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_7", 
			"addr" : 4230, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 134, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_8", 
			"addr" : 4233, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 137, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_9", 
			"addr" : 4236, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 140, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_10", 
			"addr" : 4239, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 143, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_11", 
			"addr" : 4242, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 146, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_12", 
			"addr" : 4245, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 149, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_13", 
			"addr" : 4248, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 152, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_14", 
			"addr" : 4251, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 155, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_15", 
			"addr" : 4254, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 158, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_16", 
			"addr" : 4257, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 161, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_17", 
			"addr" : 4260, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 164, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_18", 
			"addr" : 4263, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 167, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_19", 
			"addr" : 4266, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 170, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_20", 
			"addr" : 4269, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 173, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_21", 
			"addr" : 4272, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 176, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_22", 
			"addr" : 4275, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 179, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_medium_23", 
			"addr" : 4278, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 182, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_0", 
			"addr" : 4208, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 112, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_1", 
			"addr" : 4211, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 115, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_2", 
			"addr" : 4214, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 118, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_3", 
			"addr" : 4217, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 121, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_4", 
			"addr" : 4220, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 124, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_5", 
			"addr" : 4223, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 127, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_6", 
			"addr" : 4226, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 130, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_7", 
			"addr" : 4229, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 133, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_8", 
			"addr" : 4232, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 136, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_9", 
			"addr" : 4235, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 139, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_10", 
			"addr" : 4238, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 142, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_11", 
			"addr" : 4241, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 145, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_12", 
			"addr" : 4244, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 148, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_13", 
			"addr" : 4247, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 151, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_14", 
			"addr" : 4250, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 154, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_15", 
			"addr" : 4253, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 157, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_16", 
			"addr" : 4256, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 160, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_17", 
			"addr" : 4259, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 163, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_18", 
			"addr" : 4262, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 166, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_19", 
			"addr" : 4265, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 169, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_20", 
			"addr" : 4268, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 172, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_21", 
			"addr" : 4271, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 175, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_22", 
			"addr" : 4274, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 178, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MIU_PowerAccum_low_23", 
			"addr" : 4277, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 181, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PowerAccum", 
				"description" : "[0:15] PowerAccum|Default Value: 0 (0x0)||Values:|0xFFFF: power accum", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"power" : 65535}
				]
				}
			]
		},
		{
			"name" : "RX_MEM_block0", 
			"addr" : 4288, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 192, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "mas_sel", 
				"description" : "[0:1] mas_sel|Default Value: 0 (0x0)||Values:|0: RX lineup|0x1: host|0x2: debug|0x3: sequencer", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"lineup" : 0}, 
					{"host" : 1}, 
					{"debug" : 2}, 
					{"sequencer" : 3}
				]
				}
			]
		},
		{
			"name" : "RX_MEM_block1", 
			"addr" : 4289, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 193, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "mas_sel", 
				"description" : "[0:1] mas_sel|Default Value: 0 (0x0)||Values:|0: RX lineup|0x1: host|0x2: debug|0x3: sequencer", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"lineup" : 0}, 
					{"host" : 1}, 
					{"debug" : 2}, 
					{"sequencer" : 3}
				]
				}
			]
		},
		{
			"name" : "RX_MEM_block2", 
			"addr" : 4290, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 194, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "mas_sel", 
				"description" : "[0:1] mas_sel|Default Value: 0 (0x0)||Values:|0: RX lineup|0x1: host|0x2: debug|0x3: sequencer", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"lineup" : 0}, 
					{"host" : 1}, 
					{"debug" : 2}, 
					{"sequencer" : 3}
				]
				}
			]
		},
		{
			"name" : "RX_MEM_block3", 
			"addr" : 4291, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 195, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "mas_sel", 
				"description" : "[0:1] mas_sel|Default Value: 0 (0x0)||Values:|0: RX lineup|0x1: host|0x2: debug|0x3: sequencer", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"lineup" : 0}, 
					{"host" : 1}, 
					{"debug" : 2}, 
					{"sequencer" : 3}
				]
				}
			]
		},
		{
			"name" : "RX_deb_nibble_sel_lo", 
			"addr" : 4294, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 198, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: record start and data valids|1: RX memory write interface: lineup0|2: RX memory read data: lineup0|3: RX memory write interface: lineup1|4: RX memory read data: lineup1|5: RX memory manager fifo control|6: RX memory blocks & banks control", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rec_st_dv" : 0}, 
					{"rx_mem_wr_if_0" : 1}, 
					{"rx_mem_rdata_0" : 2}, 
					{"rx_mem_wr_if_1_" : 3}, 
					{"rx_mem_rdata_1" : 4}, 
					{"rx_mem_mgr_fifo" : 5}, 
					{"rx_mem_block_bank" : 6}
				]
				}
			]
		},
		{
			"name" : "RX_deb_nibble_sel_hi", 
			"addr" : 4295, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 199, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:13] val|Default Value: 0 (0x0)||Values:|0: record start and data valids|1: RX memory write interface: lineup0|2: RX memory read data: lineup0|3: RX memory write interface: lineup1|4: RX memory read data: lineup1|5: RX memory manager fifo control|6: RX memory blocks & banks control", 
				"bitOffset" : 0, 
				"bitWidth" : 14, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rec_st_dv" : 0}, 
					{"rx_mem_wr_if_0" : 1}, 
					{"rx_mem_rdata_0" : 2}, 
					{"rx_mem_wr_if_1" : 3}, 
					{"rx_mem_rdata_1" : 4}, 
					{"rx_mem_mgr_fifo" : 5}, 
					{"rx_mem_block_bank" : 6}
				]
				}
			]
		},
		{
			"name" : "RX_BC_SW_remove0", 
			"addr" : 4304, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 208, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:12] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 13, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_SW_remove1", 
			"addr" : 4305, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 209, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:12] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 13, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_SW_remove2", 
			"addr" : 4306, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 210, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:12] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 13, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_SW_remove3", 
			"addr" : 4307, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 211, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:12] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 13, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_SW_remove4", 
			"addr" : 4308, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 212, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:12] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 13, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_SW_remove5", 
			"addr" : 4309, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 213, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:12] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 13, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_SW_remove6", 
			"addr" : 4310, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 214, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:12] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 13, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_SW_remove7", 
			"addr" : 4311, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 215, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:12] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 13, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_SW_remove8", 
			"addr" : 4312, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 216, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:12] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 13, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_SW_remove9", 
			"addr" : 4313, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 217, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:12] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 13, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_SW_remove10", 
			"addr" : 4314, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 218, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:12] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 13, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_SW_remove11", 
			"addr" : 4315, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 219, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:12] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 13, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_SW_remove12", 
			"addr" : 4316, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 220, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:12] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 13, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_SW_remove13", 
			"addr" : 4317, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 221, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:12] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 13, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_SW_remove14", 
			"addr" : 4318, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 222, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:12] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 13, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_SW_remove15", 
			"addr" : 4319, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 223, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:12] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 13, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_SW_remove16", 
			"addr" : 4320, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 224, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:12] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 13, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_SW_remove17", 
			"addr" : 4321, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 225, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:12] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 13, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_SW_remove18", 
			"addr" : 4322, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 226, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:12] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 13, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_SW_remove19", 
			"addr" : 4323, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 227, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:12] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 13, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_SW_remove20", 
			"addr" : 4324, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 228, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:12] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 13, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_SW_remove21", 
			"addr" : 4325, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 229, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:12] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 13, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_SW_remove22", 
			"addr" : 4326, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 230, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:12] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 13, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_SW_remove23", 
			"addr" : 4327, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 231, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:12] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 13, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_remove0", 
			"addr" : 4336, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 240, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_remove1", 
			"addr" : 4337, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 241, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_remove2", 
			"addr" : 4338, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 242, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_remove3", 
			"addr" : 4339, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 243, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_remove4", 
			"addr" : 4340, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 244, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_remove5", 
			"addr" : 4341, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 245, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_remove6", 
			"addr" : 4342, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 246, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_remove7", 
			"addr" : 4343, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 247, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_remove8", 
			"addr" : 4344, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 248, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_remove9", 
			"addr" : 4345, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 249, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_remove10", 
			"addr" : 4346, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 250, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_remove11", 
			"addr" : 4347, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 251, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_remove12", 
			"addr" : 4348, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 252, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_remove13", 
			"addr" : 4349, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 253, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_remove14", 
			"addr" : 4350, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 254, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_remove15", 
			"addr" : 4351, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 255, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_remove16", 
			"addr" : 4352, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 256, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_remove17", 
			"addr" : 4353, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 257, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_remove18", 
			"addr" : 4354, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 258, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_remove19", 
			"addr" : 4355, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 259, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_remove20", 
			"addr" : 4356, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 260, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_remove21", 
			"addr" : 4357, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 261, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_remove22", 
			"addr" : 4358, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 262, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_remove23", 
			"addr" : 4359, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 263, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_N_accum_delay", 
			"addr" : 4360, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 264, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_IIR_Shift", 
			"addr" : 4361, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 265, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:3] val|Default Value: 0 (0x0)||Values:|0: value should be equal/less than 13 ", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_BC_Num_Samples", 
			"addr" : 4362, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 266, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:12] val|Default Value: 1 (0x1)||Values:|1: value should be equal/greater than 1", 
				"bitOffset" : 0, 
				"bitWidth" : 13, 
				"defaultValue" : 1, 
				"enumValues" : [
					{"default_val" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_BC_BiasUpdate", 
			"addr" : 4363, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 267, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "mux_before_NS", 
				"description" : "[0:1] mux_before_NS|Default Value: 0 (0x0)||Values:|0: Insert Zeros|2: from BC_SW_remove|3: from BC_remove after rounding", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"insert_zeros" : 0}, 
					{"BC_SW_remove" : 2}, 
					{"BC_remove" : 3}
				]
				},
				{
				"name" : "accum_before_NS", 
				"description" : "[2:2] accum_before_NS|Default Value: 0 (0x0)||Values:|0: Don't update BC_remove |1: update BC_remove", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"dont_up" : 0}, 
					{"up" : 1}
				]
				},
				{
				"name" : "copy_sw_reg", 
				"description" : "[3:3] copy_sw_reg|Default Value: 0 (0x0)||Values:|0: Don't copy |1: Copy", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"dont_copy" : 0}, 
					{"copy" : 1}
				]
				},
				{
				"name" : "mux_after_NS", 
				"description" : "[4:5] mux_after_NS|Default Value: 0 (0x0)||Values:|0: Insert Zeros|2: from BC_SW_remove|3 or 1: from BC_remove after rounding", 
				"bitOffset" : 4, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"insert_zeros" : 0}, 
					{"BC_SW_remove" : 2}
				]
				},
				{
				"name" : "accum_after_NS", 
				"description" : "[6:6] accum_after_NS|Default Value: 0 (0x0)||Values:|0: Don't update BC_remove |1: update BC_remove", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"dont_up" : 0}, 
					{"up" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_BC_N_Zero", 
			"addr" : 4364, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 268, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:11] val|Default Value: 0 (0x0)||Values:|0: default value", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"default_val" : 0}
				]
				}
			]
		},
		{
			"name" : "RX_FO_DDPhi1_lo", 
			"addr" : 4368, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 272, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DDPhi_lo", 
				"description" : "[0:15] DDPhi_lo|Default Value: 0 (0x0)||Values:|0: default rate", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "RX_FO_DDPhi1_hi", 
			"addr" : 4369, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 273, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DDPhi_hi", 
				"description" : "[0:15] DDPhi_hi|Default Value: 0 (0x0)||Values:|0: default rate", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "RX_FO_DPhi1_lo", 
			"addr" : 4370, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 274, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DPhi_lo", 
				"description" : "[0:15] DPhi_lo|Default Value: 0 (0x0)||Values:|0: default frqeq.", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "RX_FO_DPhi1_hi", 
			"addr" : 4371, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 275, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DPhi_hi", 
				"description" : "[0:15] DPhi_hi|Default Value: 0 (0x0)||Values:|0: default freq.", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "RX_FO_Phi1_lo", 
			"addr" : 4372, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 276, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Phi_lo", 
				"description" : "[0:15] Phi_lo|Default Value: 0 (0x0)||Values:|0: default phase", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "RX_FO_Phi1_hi", 
			"addr" : 4373, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 277, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Phi_hi", 
				"description" : "[0:15] Phi_hi|Default Value: 0 (0x0)||Values:|0: default phase", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "RX_FO_Config", 
			"addr" : 4374, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 278, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "sign_inversion", 
				"description" : "[0:0] sign_inversion|Default Value: 0 (0x0)||Values:|0: do not invert|1: invert", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"invert_n" : 0}, 
					{"invert" : 1}
				]
				},
				{
				"name" : "bypass", 
				"description" : "[1:1] bypass|Default Value: 1 (0x1)||Values:|0: FO active|1: bypass", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 1, 
				"enumValues" : [
					{"active" : 0}, 
					{"bypass" : 1}
				]
				}
			]
		},
		{
			"name" : "RX_FO_Stream_Enable_lo", 
			"addr" : 4376, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 280, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "se_lo", 
				"description" : "[0:15] se_lo|Default Value: 0 (0x0)||Values:|0: default phase", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "RX_FO_Stream_Enable_hi", 
			"addr" : 4377, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 281, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "se_hi", 
				"description" : "[0:7] se_hi|Default Value: 0 (0x0)||Values:|0: default phase", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "RX_Integrator_K", 
			"addr" : 4384, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 288, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:4] val|Default Value: 0 (0x0)||Values:|0: default phase", 
				"bitOffset" : 0, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "RX_Integrator_N_offset", 
			"addr" : 4385, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 289, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: default phase", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "RX_Integrator_N_window", 
			"addr" : 4386, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 290, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 2 (0x2)||Values:|0x2 to 0xFFFF: default phase", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 2, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "RX_Integrator_ShiftRight", 
			"addr" : 4387, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 291, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:3] val|Default Value: 0 (0x0)||Values:|0: default phase", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "RX_FO_Stream_Sel_lo", 
			"addr" : 4388, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 292, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "se_lo", 
				"description" : "[0:15] se_lo|Default Value: 0 (0x0)||Values:|0: 0 - NCO_1, 1 - NCO_2", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "RX_FO_Stream_Sel_hi", 
			"addr" : 4389, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 293, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "se_hi", 
				"description" : "[0:7] se_hi|Default Value: 0 (0x0)||Values:|0: 0 - NCO_1, 1 - NCO_2", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "nco2_input_shift", 
				"description" : "[8:10] nco2_input_shift|Default Value: 0 (0x0)||Values:|0: shift", 
				"bitOffset" : 8, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "RX_FO_DDPhi2_lo", 
			"addr" : 4390, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 294, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DDPhi_lo", 
				"description" : "[0:15] DDPhi_lo|Default Value: 0 (0x0)||Values:|0: default rate", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "RX_FO_DDPhi2_hi", 
			"addr" : 4391, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 295, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DDPhi_hi", 
				"description" : "[0:15] DDPhi_hi|Default Value: 0 (0x0)||Values:|0: default rate", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "RX_FO_DPhi2_lo", 
			"addr" : 4392, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 296, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DPhi_lo", 
				"description" : "[0:15] DPhi_lo|Default Value: 0 (0x0)||Values:|0: default frqeq.", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "RX_FO_DPhi2_hi", 
			"addr" : 4393, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 297, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "DPhi_hi", 
				"description" : "[0:15] DPhi_hi|Default Value: 0 (0x0)||Values:|0: default freq.", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "RX_FO_Phi2_lo", 
			"addr" : 4394, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 298, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Phi_lo", 
				"description" : "[0:15] Phi_lo|Default Value: 0 (0x0)||Values:|0: default phase", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "RX_FO_Phi2_hi", 
			"addr" : 4395, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 299, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Phi_hi", 
				"description" : "[0:15] Phi_hi|Default Value: 0 (0x0)||Values:|0: default phase", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "RF_latch_timetorise", 
			"addr" : 0, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "latch_timetorise_rd", 
				"description" : "[0:7] latch_timetorise_rd|Default Value: 3 (0x3)||Values:|255: number of clocks", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 3, 
				"enumValues" : [
					{"num_of_clocks" : 255}
				]
				},
				{
				"name" : "latch_timetorise_wr", 
				"description" : "[8:15] latch_timetorise_wr|Default Value: 3 (0x3)||Values:|255: number of clocks", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 3, 
				"enumValues" : [
					{"num_of_clocks" : 255}
				]
				}
			]
		},
		{
			"name" : "RF_latch_timetofall", 
			"addr" : 1, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "latch_timetofall_rd", 
				"description" : "[0:7] latch_timetofall_rd|Default Value: 3 (0x3)||Values:|255: number of clocks", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 3, 
				"enumValues" : [
					{"num_of_clocks" : 255}
				]
				},
				{
				"name" : "latch_timetofall_wr", 
				"description" : "[8:15] latch_timetofall_wr|Default Value: 3 (0x3)||Values:|255: number of clocks", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 3, 
				"enumValues" : [
					{"num_of_clocks" : 255}
				]
				}
			]
		},
		{
			"name" : "RF_latch_timetogap", 
			"addr" : 2, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "latch_timetogap_rd", 
				"description" : "[0:7] latch_timetogap_rd|Default Value: 3 (0x3)||Values:|255: number of clocks", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 3, 
				"enumValues" : [
					{"num_of_clocks" : 255}
				]
				},
				{
				"name" : "latch_timetogap_wr", 
				"description" : "[8:15] latch_timetogap_wr|Default Value: 3 (0x3)||Values:|255: number of clocks", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 3, 
				"enumValues" : [
					{"num_of_clocks" : 255}
				]
				}
			]
		},
		{
			"name" : "RF_status", 
			"addr" : 3, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "latching_in_progress", 
				"description" : "[0:3] latching_in_progress|Default Value: 0 (0x0)||Values:|0: RF interface ready|1: RF interface busy", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"ready" : 0}, 
					{"busy" : 1}
				]
				}
			]
		},
		{
			"name" : "RF1_data_rd", 
			"addr" : 4, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 4, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: Data received", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"data" : 0}
				]
				}
			]
		},
		{
			"name" : "RF2_data_rd", 
			"addr" : 5, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 5, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: Data received", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"data" : 0}
				]
				}
			]
		},
		{
			"name" : "RF_apb_access", 
			"addr" : 6, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 6, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "error", 
				"description" : "[0:3] error|Default Value: 0 (0x0)||Values:|0: new", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "RF_apb_access_clear", 
			"addr" : 7, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "error", 
				"description" : "[0:0] error|Default Value: 0 (0x0)||Values:|1: clear", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"clear" : 1}
				]
				}
			]
		},
		{
			"name" : "dspmem_ind_rd_addr_lo", 
			"addr" : 16, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 16, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "addr_lo", 
				"description" : "[0:15] addr_lo|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "dspmem_ind_rd_addr_hi", 
			"addr" : 17, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 17, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "addr_hi", 
				"description" : "[0:4] addr_hi|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "go", 
				"description" : "[15:15] go|Default Value: 1 (0x1)||Values:|1: default", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 1, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "dspmem_ind_rd_data", 
			"addr" : 18, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 18, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "data", 
				"description" : "[0:15] data|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "GLUE_address_msb", 
			"addr" : 32, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 32, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "msb", 
				"description" : "[0:3] msb|Default Value: 0 (0x0)||Values:|0: default- all most significant address bits (20:8) come from GLUE_address register.", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "GLUE_address", 
			"addr" : 33, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 33, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "addr", 
				"description" : "[0:13] addr|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 14, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "GPIO_out_write_lo", 
			"addr" : 48, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 48, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:7] val|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mask", 
				"description" : "[8:15] mask|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "GPIO_out_write_hi", 
			"addr" : 49, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 49, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:6] val|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 7, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mask", 
				"description" : "[8:14] mask|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 8, 
				"bitWidth" : 7, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "GPIO_read", 
			"addr" : 50, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 50, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:14] val|Default Value: 0 (0x0)||Values:|0: default", 
				"bitOffset" : 0, 
				"bitWidth" : 15, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "GPIO_dir", 
			"addr" : 51, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 51, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "dir", 
				"description" : "[0:14] dir|Default Value: 0 (0x0)||Values:|0: input direction (GPI)|1: output direction (GPO)", 
				"bitOffset" : 0, 
				"bitWidth" : 15, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"input" : 0}, 
					{"output" : 1}
				]
				}
			]
		},
		{
			"name" : "PLL_control_reset_enable", 
			"addr" : 64, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 64, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rst_n", 
				"description" : "[0:0] rst_n|Default Value: 0 (0x0)||Values:|0: pll control signal - reset", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"reset" : 0}
				]
				},
				{
				"name" : "en", 
				"description" : "[1:1] en|Default Value: 0 (0x0)||Values:|1: pll control signal - en", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"enable" : 1}
				]
				},
				{
				"name" : "iddq", 
				"description" : "[2:2] iddq|Default Value: 0 (0x0)||Values:|1: pll control signal - iddq", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"iddq" : 1}
				]
				},
				{
				"name" : "clk0diffen", 
				"description" : "[3:3] clk0diffen|Default Value: 0 (0x0)||Values:|1: pll control signal - clk0diffen", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"clk0diffen" : 1}
				]
				},
				{
				"name" : "clk1diffen", 
				"description" : "[4:4] clk1diffen|Default Value: 0 (0x0)||Values:|1: pll control signal - clk1diffen", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"clk1diffen" : 1}
				]
				},
				{
				"name" : "clk1outen", 
				"description" : "[5:5] clk1outen|Default Value: 0 (0x0)||Values:|1: pll control signal - clk1outen", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"clk1outen" : 1}
				]
				},
				{
				"name" : "dsmen", 
				"description" : "[6:6] dsmen|Default Value: 0 (0x0)||Values:|1: pll control signal -dsmen ", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"dsmen" : 1}
				]
				},
				{
				"name" : "atben", 
				"description" : "[7:7] atben|Default Value: 0 (0x0)||Values:|1: pll control signal - atben", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"atben" : 1}
				]
				}
			]
		},
		{
			"name" : "PLL_control_data0", 
			"addr" : 65, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 65, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "altrefclksel", 
				"description" : "[0:0] altrefclksel|Default Value: 0 (0x0)||Values:|0: pll control signal - altrefclksel", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"altrefclksel" : 0}
				]
				},
				{
				"name" : "bypass", 
				"description" : "[1:1] bypass|Default Value: 0 (0x0)||Values:|1: pll control signal -bypass ", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"bypass" : 1}
				]
				},
				{
				"name" : "fbdivint", 
				"description" : "[2:9] fbdivint|Default Value: 0 (0x0)||Values:|1: pll control signal - fbdivint", 
				"bitOffset" : 2, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"fbdivint" : 1}
				]
				}
			]
		},
		{
			"name" : "PLL_control_data1", 
			"addr" : 66, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 66, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "fbdivfrac15_0", 
				"description" : "[0:15] fbdivfrac15_0|Default Value: 0 (0x0)||Values:|1: pll control signal - fbdivfrac15_0", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"fbdivfrac15_0" : 1}
				]
				}
			]
		},
		{
			"name" : "PLL_control_data2", 
			"addr" : 67, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 67, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "fbdivfrac22_16", 
				"description" : "[0:6] fbdivfrac22_16|Default Value: 0 (0x0)||Values:|1: pll control signal - fbdivfrac22_16", 
				"bitOffset" : 0, 
				"bitWidth" : 7, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"fbdivfrac22_16" : 1}
				]
				}
			]
		},
		{
			"name" : "PLL_control_data3", 
			"addr" : 68, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 68, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "intmode", 
				"description" : "[0:0] intmode|Default Value: 0 (0x0)||Values:|1: pll control signal - intmode ", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"intmode" : 1}
				]
				},
				{
				"name" : "clk0div", 
				"description" : "[1:2] clk0div|Default Value: 0 (0x0)||Values:|1: pll control signal - clk0div ", 
				"bitOffset" : 1, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"clk0div" : 1}
				]
				},
				{
				"name" : "clk1div", 
				"description" : "[3:10] clk1div|Default Value: 0 (0x0)||Values:|1: pll control signal - clk1div ", 
				"bitOffset" : 3, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"clk1div" : 1}
				]
				}
			]
		},
		{
			"name" : "PLL_control_data4", 
			"addr" : 69, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 69, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "clk2div", 
				"description" : "[0:7] clk2div|Default Value: 0 (0x0)||Values:|1: pll control signal - clk2div ", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"clk2div" : 1}
				]
				},
				{
				"name" : "clk3div", 
				"description" : "[8:15] clk3div|Default Value: 0 (0x0)||Values:|1: pll control signal - clk3div ", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"clk3div" : 1}
				]
				}
			]
		},
		{
			"name" : "PLL_control_data5", 
			"addr" : 70, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 70, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "clk4div", 
				"description" : "[0:7] clk4div|Default Value: 0 (0x0)||Values:|1: pll control signal - clk4div ", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"clk4div" : 1}
				]
				},
				{
				"name" : "clk5div", 
				"description" : "[8:15] clk5div|Default Value: 0 (0x0)||Values:|1: pll control signal - clk5div ", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"clk5div" : 1}
				]
				}
			]
		},
		{
			"name" : "PLL_control_data6", 
			"addr" : 71, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 71, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "refclkdiv", 
				"description" : "[0:7] refclkdiv|Default Value: 0 (0x0)||Values:|1: pll control signal -  refclkdiv", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"refclkdiv" : 1}
				]
				},
				{
				"name" : "bw", 
				"description" : "[8:11] bw|Default Value: 0 (0x0)||Values:|1: pll control signal -  bw", 
				"bitOffset" : 8, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"bw" : 1}
				]
				},
				{
				"name" : "atbsel", 
				"description" : "[12:15] atbsel|Default Value: 0 (0x0)||Values:|1: pll control signal - atbsel ", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"atbsel" : 1}
				]
				}
			]
		},
		{
			"name" : "PLL_control_data7", 
			"addr" : 72, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 72, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "cpgain", 
				"description" : "[0:2] cpgain|Default Value: 0 (0x0)||Values:|1: pll control signal - cpgain ", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"cpgain" : 1}
				]
				},
				{
				"name" : "vcotrim", 
				"description" : "[3:5] vcotrim|Default Value: 0 (0x0)||Values:|1: pll control signal - vcotrim ", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"vcotrim" : 1}
				]
				},
				{
				"name" : "dsmlsb", 
				"description" : "[6:6] dsmlsb|Default Value: 0 (0x0)||Values:|1: pll control signal - dsmlsb ", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"dsmlsb" : 1}
				]
				},
				{
				"name" : "openloop", 
				"description" : "[7:7] openloop|Default Value: 0 (0x0)||Values:|1: pll control signal - openloop ", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"openloop" : 1}
				]
				},
				{
				"name" : "p_xo_drv", 
				"description" : "[8:11] p_xo_drv|Default Value: 0 (0x0)||Values:|0: default ", 
				"bitOffset" : 8, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "PLL_control_calibration", 
			"addr" : 73, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 73, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "vcalstart", 
				"description" : "[0:0] vcalstart|Default Value: 0 (0x0)||Values:|1: pll control signal - vcalstart ", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"vcalstart" : 1}
				]
				},
				{
				"name" : "vcalbyp", 
				"description" : "[1:1] vcalbyp|Default Value: 0 (0x0)||Values:|1: pll control signal -vcalbyp  ", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"vcalbyp" : 1}
				]
				},
				{
				"name" : "vcalbandset", 
				"description" : "[2:6] vcalbandset|Default Value: 0 (0x0)||Values:|1: pll control signal -  vcalbandset", 
				"bitOffset" : 2, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"vcalbandset" : 1}
				]
				}
			]
		},
		{
			"name" : "PLL_control_status", 
			"addr" : 74, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 74, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "locked", 
				"description" : "[0:0] locked|Default Value: 0 (0x0)||Values:|1: pll control signal - locked ", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"locked" : 1}
				]
				},
				{
				"name" : "vcaldone", 
				"description" : "[1:1] vcaldone|Default Value: 0 (0x0)||Values:|1: pll control signal - vcaldone ", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"vcaldone" : 1}
				]
				},
				{
				"name" : "vcalband", 
				"description" : "[2:6] vcalband|Default Value: 0 (0x0)||Values:|0x1F: The value of the VCO band chosen by the calibration sequence", 
				"bitOffset" : 2, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"vcalband" : 31}
				]
				}
			]
		},
		{
			"name" : "ADC0_control_enable_and_selects", 
			"addr" : 75, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 75, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "atben", 
				"description" : "[1:1] atben|Default Value: 0 (0x0)||Values:|1: adc control signal - atben ", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"atben" : 1}
				]
				},
				{
				"name" : "shbufbias", 
				"description" : "[2:3] shbufbias|Default Value: 0 (0x0)||Values:|1: adc control signal -  shbufbias", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"shbufbias" : 1}
				]
				},
				{
				"name" : "atbblk", 
				"description" : "[4:5] atbblk|Default Value: 0 (0x0)||Values:|1: adc control signal - atbblk ", 
				"bitOffset" : 4, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"atbblk" : 1}
				]
				},
				{
				"name" : "atbsel", 
				"description" : "[6:9] atbsel|Default Value: 0 (0x0)||Values:|1: adc control signal -  atbsel", 
				"bitOffset" : 6, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"atbsel" : 1}
				]
				}
			]
		},
		{
			"name" : "DAC1_control_enable_and_control", 
			"addr" : 77, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 77, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "atben", 
				"description" : "[1:1] atben|Default Value: 0 (0x0)||Values:|1: dac control signal -  atben", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"atben" : 1}
				]
				},
				{
				"name" : "clksel", 
				"description" : "[2:2] clksel|Default Value: 0 (0x0)||Values:|1: dac control signal - clksel ", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"clksel" : 1}
				]
				},
				{
				"name" : "gain", 
				"description" : "[3:9] gain|Default Value: 0 (0x0)||Values:|1: dac control signal -gain ", 
				"bitOffset" : 3, 
				"bitWidth" : 7, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"gain" : 1}
				]
				},
				{
				"name" : "atbsel", 
				"description" : "[10:13] atbsel|Default Value: 0 (0x0)||Values:|1: dac control signal -atbsel ", 
				"bitOffset" : 10, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"atbsel" : 1}
				]
				}
			]
		},
		{
			"name" : "DAC2_control_enable_and_control", 
			"addr" : 78, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 78, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "atben", 
				"description" : "[1:1] atben|Default Value: 0 (0x0)||Values:|1: dac control signal -  atben", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"atben" : 1}
				]
				},
				{
				"name" : "clksel", 
				"description" : "[2:2] clksel|Default Value: 0 (0x0)||Values:|1: dac control signal - clksel ", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"clksel" : 1}
				]
				},
				{
				"name" : "gain", 
				"description" : "[3:9] gain|Default Value: 0 (0x0)||Values:|1: dac control signal -gain ", 
				"bitOffset" : 3, 
				"bitWidth" : 7, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"gain" : 1}
				]
				},
				{
				"name" : "atbsel", 
				"description" : "[10:13] atbsel|Default Value: 0 (0x0)||Values:|1: dac control signal -atbsel ", 
				"bitOffset" : 10, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"atbsel" : 1}
				]
				}
			]
		},
		{
			"name" : "CLKS_N_RST_CTRL", 
			"addr" : 80, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 80, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_oscn_sel", 
				"description" : "[0:2] pll_oscn_sel|Default Value: 0 (0x0)||Values:|1: pll clock|0: oscillator clock", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"pll" : 1}, 
					{"osc" : 0}
				]
				}
			]
		},
		{
			"name" : "PADS_DS", 
			"addr" : 82, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 82, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "data_grp", 
				"description" : "[0:0] data_grp|Default Value: 0 (0x0)||Values:|1: high|0: low", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high" : 1}, 
					{"low" : 0}
				]
				},
				{
				"name" : "gpio_grp", 
				"description" : "[1:1] gpio_grp|Default Value: 0 (0x0)||Values:|1: high|0: low", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high" : 1}, 
					{"low" : 0}
				]
				},
				{
				"name" : "rest_grp", 
				"description" : "[2:2] rest_grp|Default Value: 0 (0x0)||Values:|1: high|0: low", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"high" : 1}, 
					{"low" : 0}
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_byte_swap", 
			"addr" : 84, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 84, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "en", 
				"description" : "[0:0] en|Default Value: 0 (0x0)||Values:|0: no swap|1: swap enabled", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"normal" : 0}, 
					{"swap" : 1}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad0", 
			"addr" : 112, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 112, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad1", 
			"addr" : 113, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 113, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad2", 
			"addr" : 114, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 114, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad3", 
			"addr" : 115, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 115, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad4", 
			"addr" : 116, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 116, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad5", 
			"addr" : 117, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 117, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad6", 
			"addr" : 118, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 118, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad7", 
			"addr" : 119, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 119, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad8", 
			"addr" : 120, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 120, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad9", 
			"addr" : 121, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 121, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad10", 
			"addr" : 122, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 122, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad11", 
			"addr" : 123, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 123, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad12", 
			"addr" : 124, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 124, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad13", 
			"addr" : 125, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 125, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad14", 
			"addr" : 126, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 126, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "Scratch_Pad15", 
			"addr" : 127, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 127, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "CFG_deb_nibble_sel_lo", 
			"addr" : 130, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 130, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: host if write|1: host if read|2: apb1 wr interface|3: apb1 address|4: apb1 rd interface|5: apb1 wr strobe and penable|6: apb2 wr interface|7: apb2 address|8: apb2 rd interface|9: apb2 wr strobe and penable", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"host_if_wr" : 0}, 
					{"host_if_rd" : 1}, 
					{"apb1_wr" : 2}, 
					{"apb1_add" : 3}, 
					{"apb1_rd" : 4}, 
					{"apb1_wr_penable" : 5}, 
					{"apb2_wr" : 6}, 
					{"apb2_add" : 7}, 
					{"apb2_rd" : 8}, 
					{"apb2_wr_penable" : 9}
				]
				}
			]
		},
		{
			"name" : "CFG_deb_nibble_sel_mi", 
			"addr" : 131, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 131, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: host if write|1: host if read|2: apb1 wr interface|3: apb1 address|4: apb1 rd interface|5: apb1 wr strobe and penable|6: apb2 wr interface|7: apb2 address|8: apb2 rd interface|9: apb2 wr strobe and penable", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"host_if_wr" : 0}, 
					{"host_if_rd" : 1}, 
					{"apb1_wr" : 2}, 
					{"apb1_add" : 3}, 
					{"apb1_rd" : 4}, 
					{"apb1_wr_penable" : 5}, 
					{"apb2_wr" : 6}, 
					{"apb2_add" : 7}, 
					{"apb2_rd" : 8}, 
					{"apb2_wr_penable" : 9}
				]
				}
			]
		},
		{
			"name" : "CFG_deb_nibble_sel_hi", 
			"addr" : 132, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 132, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:7] val|Default Value: 0 (0x0)||Values:|0: host if write|1: host if read|2: apb1 wr interface|3: apb1 address|4: apb1 rd interface|5: apb1 wr strobe and penable|6: apb2 wr interface|7: apb2 address|8: apb2 rd interface|9: apb2 wr strobe and penable", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"host_if_wr" : 0}, 
					{"host_if_rd" : 1}, 
					{"apb1_wr" : 2}, 
					{"apb1_add" : 3}, 
					{"apb1_rd" : 4}, 
					{"apb1_wr_penable" : 5}, 
					{"apb2_wr" : 6}, 
					{"apb2_add" : 7}, 
					{"apb2_rd" : 8}, 
					{"apb2_wr_penable" : 9}
				]
				}
			]
		},
		{
			"name" : "DEB_control", 
			"addr" : 134, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 134, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "gpio_spi_n", 
				"description" : "[0:0] gpio_spi_n|Default Value: 0 (0x0)||Values:|0: SPI mode|1: GPIO mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"spi" : 0}, 
					{"GPIO" : 1}
				]
				},
				{
				"name" : "irq_gpio_n", 
				"description" : "[1:1] irq_gpio_n|Default Value: 0 (0x0)||Values:|0: gpio3 mode|1: irq mode", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"gpio3" : 0}, 
					{"irq" : 1}
				]
				},
				{
				"name" : "trigger_mode", 
				"description" : "[2:2] trigger_mode|Default Value: 0 (0x0)||Values:|0: continous mode|1: event mode", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"cont" : 0}
				]
				},
				{
				"name" : "debug_rec_en", 
				"description" : "[3:3] debug_rec_en|Default Value: 0 (0x0)||Values:|0: disabled|1: enabled", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"en" : 1}
				]
				},
				{
				"name" : "trigger_inv", 
				"description" : "[4:4] trigger_inv|Default Value: 0 (0x0)||Values:|0: normal|1: inverted", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"normal" : 0}, 
					{"inv" : 1}
				]
				},
				{
				"name" : "output_mode", 
				"description" : "[5:6] output_mode|Default Value: 0 (0x0)||Values:|0: normal|1: half rate|2: quarter rate", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"normal" : 0}, 
					{"half" : 1}, 
					{"quarter" : 2}
				]
				},
				{
				"name" : "manual_trig", 
				"description" : "[7:7] manual_trig|Default Value: 0 (0x0)||Values:|0: normal|1: triggered", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"normal" : 0}, 
					{"triggered" : 1}
				]
				}
			]
		},
		{
			"name" : "DEB_control2", 
			"addr" : 135, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 135, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "trigger_num_of_smp", 
				"description" : "[0:11] trigger_num_of_smp|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 12, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_src_nibble_sel_lo", 
			"addr" : 136, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 136, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: rx debug source|1: tx debug source|2: sequencer debug source|3: config debug source|4: DSP single req debug source|5: DSP OCP debug source|6: DSP AXI debug source", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rx" : 0}, 
					{"tx" : 1}, 
					{"seq" : 2}, 
					{"cfg" : 3}
				]
				}
			]
		},
		{
			"name" : "DEB_src_nibble_sel_hi", 
			"addr" : 137, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 137, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:13] val|Default Value: 0 (0x0)||Values:|0: rx debug source|1: tx debug source|2: sequencer debug source|3: config debug source|4: DSP single req debug source|5: DSP OCP debug source|6: DSP AXI debug source", 
				"bitOffset" : 0, 
				"bitWidth" : 14, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"rx" : 0}, 
					{"tx" : 1}, 
					{"seq" : 2}, 
					{"cfg" : 3}
				]
				}
			]
		},
		{
			"name" : "DEB_write_ptr_lo", 
			"addr" : 138, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 138, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_write_ptr_hi", 
			"addr" : 139, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 139, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:3] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_mask0", 
			"addr" : 140, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 140, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_mask1", 
			"addr" : 141, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 141, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_mask2", 
			"addr" : 142, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 142, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_mask3", 
			"addr" : 143, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 143, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_mask4", 
			"addr" : 144, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 144, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_mask5", 
			"addr" : 145, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 145, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_mask6", 
			"addr" : 146, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 146, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_mask7", 
			"addr" : 147, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 147, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_mask8", 
			"addr" : 148, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 148, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_mask9", 
			"addr" : 149, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 149, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trigger_timestamp_lo", 
			"addr" : 152, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 152, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trigger_timestamp_mi", 
			"addr" : 153, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 153, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trigger_timestamp_hi", 
			"addr" : 154, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 154, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_mux_ctrl_lo", 
			"addr" : 155, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 155, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: normal mode|1: debug mode", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"norm" : 0}, 
					{"debug" : 1}
				]
				}
			]
		},
		{
			"name" : "DEB_mux_ctrl_hi", 
			"addr" : 156, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 156, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: normal mode|1: debug mode", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"norm" : 0}, 
					{"debug" : 1}
				]
				}
			]
		},
		{
			"name" : "CLK_scope_ctrl", 
			"addr" : 157, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 157, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "src_sel", 
				"description" : "[0:2] src_sel|Default Value: 0 (0x0)||Values:|0: fast clk (pll clock)|1: adc0 clock|2: adcw clock|3: dac1 clock|4: dac2 clock", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"fast_clk" : 0}, 
					{"acd0" : 1}, 
					{"acdw" : 2}, 
					{"dac1" : 3}, 
					{"dac2" : 4}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_comp0", 
			"addr" : 160, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 160, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_comp1", 
			"addr" : 161, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 161, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_comp2", 
			"addr" : 162, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 162, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_comp3", 
			"addr" : 163, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 163, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_comp4", 
			"addr" : 164, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 164, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_comp5", 
			"addr" : 165, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 165, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_comp6", 
			"addr" : 166, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 166, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_comp7", 
			"addr" : 167, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 167, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_comp8", 
			"addr" : 168, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 168, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_comp9", 
			"addr" : 169, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 169, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_pin_nibble_sel_lo", 
			"addr" : 171, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 171, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: nibble [3:0]|11: nibble [39:36]", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"nib0" : 0}, 
					{"nib11" : 11}
				]
				}
			]
		},
		{
			"name" : "DEB_pin_nibble_sel_hi", 
			"addr" : 172, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 172, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: nibble [3:0]|11: nibble [39:36]", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"nib0" : 0}, 
					{"nib11" : 11}
				]
				}
			]
		},
		{
			"name" : "ChipID", 
			"addr" : 173, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 173, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 29185 (0x7201)||Values:|0x7201: current chip ID", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 29185, 
				"enumValues" : [
					{"ID" : 29185}
				]
				}
			]
		},
		{
			"name" : "ChipRevision", 
			"addr" : 174, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 174, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 176 (0xB0)||Values:|0x00A0: current chip ID", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 176, 
				"enumValues" : [
					{"rev" : 160}
				]
				}
			]
		},
		{
			"name" : "scope_data_out_lo", 
			"addr" : 176, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 176, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "scope_data_out_mi", 
			"addr" : 177, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 177, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "scope_data_out_hi", 
			"addr" : 178, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 178, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "MISC_MACRO", 
			"addr" : 192, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 192, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll0_chirp_start", 
				"description" : "[0:0] pll0_chirp_start|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll0_chirp_start_delay", 
				"description" : "[4:7] pll0_chirp_start_delay|Default Value: 3 (0x3)|", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 3, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll1_chirp_start", 
				"description" : "[8:8] pll1_chirp_start|Default Value: 0 (0x0)|", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll1_chirp_start_delay", 
				"description" : "[12:15] pll1_chirp_start_delay|Default Value: 3 (0x3)|", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 3, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "RF_latch_hi_timetorise", 
			"addr" : 304, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 304, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "latch_timetorise_rd", 
				"description" : "[0:7] latch_timetorise_rd|Default Value: 0 (0x0)||Values:|255: number of clocks", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"num_of_clocks" : 255}
				]
				},
				{
				"name" : "latch_timetorise_wr", 
				"description" : "[8:15] latch_timetorise_wr|Default Value: 0 (0x0)||Values:|255: number of clocks", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"num_of_clocks" : 255}
				]
				}
			]
		},
		{
			"name" : "RF_latch_hi_timetofall", 
			"addr" : 305, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 305, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "latch_timetofall_rd", 
				"description" : "[0:7] latch_timetofall_rd|Default Value: 0 (0x0)||Values:|255: number of clocks", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"num_of_clocks" : 255}
				]
				},
				{
				"name" : "latch_timetofall_wr", 
				"description" : "[8:15] latch_timetofall_wr|Default Value: 0 (0x0)||Values:|255: number of clocks", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"num_of_clocks" : 255}
				]
				}
			]
		},
		{
			"name" : "RF_latch_hi_timetogap", 
			"addr" : 306, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 306, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "latch_timetogap_rd", 
				"description" : "[0:7] latch_timetogap_rd|Default Value: 0 (0x0)||Values:|255: number of clocks", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"num_of_clocks" : 255}
				]
				},
				{
				"name" : "latch_timetogap_wr", 
				"description" : "[8:15] latch_timetogap_wr|Default Value: 0 (0x0)||Values:|255: number of clocks", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"num_of_clocks" : 255}
				]
				}
			]
		},
		{
			"name" : "RF3_data_rd", 
			"addr" : 307, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 307, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: Data received", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"data" : 0}
				]
				}
			]
		},
		{
			"name" : "RF4_data_rd", 
			"addr" : 308, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 308, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: Data received", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"data" : 0}
				]
				}
			]
		},
		{
			"name" : "DSP_GLOBAL", 
			"addr" : 320, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 320, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "BReset", 
				"description" : "[0:0] BReset|Default Value: 1 (0x1)||Values:|1: Core reset active high", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 1, 
				"enumValues" : [
					{"BReset" : 1}
				]
				},
				{
				"name" : "DReset", 
				"description" : "[1:1] DReset|Default Value: 1 (0x1)||Values:|1: Reset Debug functionality", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 1, 
				"enumValues" : [
					{"DReset" : 1}
				]
				},
				{
				"name" : "StatVectorSel", 
				"description" : "[2:2] StatVectorSel|Default Value: 0 (0x0)||Values:|1: alternate mem handling ", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"StatVectorSel" : 1}
				]
				},
				{
				"name" : "TMode", 
				"description" : "[3:3] TMode|Default Value: 0 (0x0)||Values:|1: TMode", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"TMode" : 1}
				]
				},
				{
				"name" : "Binterrupt_bit16", 
				"description" : "[4:4] Binterrupt_bit16|Default Value: 0 (0x0)||Values:|1: TMode", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"TMode" : 1}
				]
				}
			]
		},
		{
			"name" : "DSP_INTR", 
			"addr" : 321, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 321, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "vector", 
				"description" : "[0:15] vector|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_STATUS", 
			"addr" : 322, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 322, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PWaitMode", 
				"description" : "[0:0] PWaitMode|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "PArithmeticException", 
				"description" : "[1:1] PArithmeticException|Default Value: 0 (0x0)|", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "TrigOut_iDMA", 
				"description" : "[2:2] TrigOut_iDMA|Default Value: 0 (0x0)|", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "DoubleExceptionError", 
				"description" : "[3:3] DoubleExceptionError|Default Value: 0 (0x0)|", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "PFatalError", 
				"description" : "[4:4] PFatalError|Default Value: 0 (0x0)|", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "XOCDMode", 
				"description" : "[5:5] XOCDMode|Default Value: 0 (0x0)|", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "DebugMode", 
				"description" : "[6:6] DebugMode|Default Value: 0 (0x0)|", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "BreakInAck", 
				"description" : "[7:7] BreakInAck|Default Value: 0 (0x0)|", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "BreakOut", 
				"description" : "[8:8] BreakOut|Default Value: 0 (0x0)|", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "CrossTriggerInAck", 
				"description" : "[9:9] CrossTriggerInAck|Default Value: 0 (0x0)|", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "CrossTriggerOut", 
				"description" : "[10:10] CrossTriggerOut|Default Value: 0 (0x0)|", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_SCAN_DBG", 
			"addr" : 323, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 323, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "TModeClkGateOverride", 
				"description" : "[0:0] TModeClkGateOverride|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "PDebugEnable", 
				"description" : "[1:1] PDebugEnable|Default Value: 0 (0x0)|", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "TrigIn_iDMA", 
				"description" : "[2:2] TrigIn_iDMA|Default Value: 0 (0x0)|", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "OCDHaltOnReset", 
				"description" : "[3:3] OCDHaltOnReset|Default Value: 0 (0x0)|", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "BreakIn", 
				"description" : "[4:4] BreakIn|Default Value: 0 (0x0)|", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "BreakOutAck", 
				"description" : "[5:5] BreakOutAck|Default Value: 0 (0x0)|", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "CrossTriggerIn", 
				"description" : "[6:6] CrossTriggerIn|Default Value: 0 (0x0)|", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "CrossTriggerOutAck", 
				"description" : "[7:7] CrossTriggerOutAck|Default Value: 0 (0x0)|", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "TraceMemReady", 
				"description" : "[8:8] TraceMemReady|Default Value: 0 (0x0)|", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_RUNSTALL", 
			"addr" : 324, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 324, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "RunStall", 
				"description" : "[0:0] RunStall|Default Value: 1 (0x1)|", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 1, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_FAULT_lo", 
			"addr" : 326, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 326, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PFaultInfo", 
				"description" : "[0:15] PFaultInfo|Default Value: 0 (0x0)||Values:|0: Data received", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"data" : 0}
				]
				}
			]
		},
		{
			"name" : "DSP_FAULT_hi", 
			"addr" : 327, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 327, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "PFaultInfo", 
				"description" : "[0:15] PFaultInfo|Default Value: 0 (0x0)||Values:|0: Data received", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"data" : 0}
				]
				}
			]
		},
		{
			"name" : "DSP_PRB", 
			"addr" : 342, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 342, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "enable", 
				"description" : "[0:0] enable|Default Value: 0 (0x0)||Values:|0: Host DMA disabled|1: Host DMA enabled", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"dma_off" : 0}, 
					{"dma_on" : 1}
				]
				}
			]
		},
		{
			"name" : "DSP_PRB_DRam0AddrB0S0", 
			"addr" : 343, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 343, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:12] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 13, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_PRB_data", 
			"addr" : 344, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 344, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_coal_base_addr_lo", 
			"addr" : 352, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 352, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_coal_base_addr_hi", 
			"addr" : 353, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 353, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:4] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_coal_mask_addr_lo", 
			"addr" : 354, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 354, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_coal_mask_addr_hi", 
			"addr" : 355, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 355, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:4] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_coal_con_read_lo", 
			"addr" : 356, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 356, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_coal_con_read_hi", 
			"addr" : 357, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 357, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:4] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_coal_stride_num_lo", 
			"addr" : 358, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 358, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: single stride|val: configured number of strides plus 1 is actual number of strides", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"num_Zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_coal_stride_num_hi", 
			"addr" : 359, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 359, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:4] val|Default Value: 0 (0x0)||Values:|0: single stride|val: configured number of strides plus 1 is actual number of strides", 
				"bitOffset" : 0, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"num_Zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_coal_stride_offset_lo", 
			"addr" : 360, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 360, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_coal_stride_offset_hi", 
			"addr" : 361, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 361, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:4] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_coal_CurAddr_lo", 
			"addr" : 362, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 362, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_coal_CurAddr_hi", 
			"addr" : 363, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 363, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:4] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_coal", 
			"addr" : 364, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 364, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "fifo_clear", 
				"description" : "[0:0] fifo_clear|Default Value: 0 (0x0)||Values:|0: Host DMA dont clear|1: Host DMA clear", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"fifo_unclear" : 0}, 
					{"fifo_clear" : 1}
				]
				},
				{
				"name" : "fifo_err_clear", 
				"description" : "[1:1] fifo_err_clear|Default Value: 0 (0x0)||Values:|0: Host DMA dont clear error|1: Host DMA clear sticky error", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"fifo_unclear" : 0}, 
					{"fifo_clear" : 1}
				]
				},
				{
				"name" : "burstlen", 
				"description" : "[4:11] burstlen|Default Value: 32 (0x20)|", 
				"bitOffset" : 4, 
				"bitWidth" : 8, 
				"defaultValue" : 32, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_coal_fifo", 
			"addr" : 365, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 365, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "level", 
				"description" : "[0:7] level|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "err_of", 
				"description" : "[8:8] err_of|Default Value: 0 (0x0)|", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "err_uf", 
				"description" : "[9:9] err_uf|Default Value: 0 (0x0)|", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "err_af", 
				"description" : "[10:10] err_af|Default Value: 0 (0x0)|", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rxcoal", 
			"addr" : 366, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 366, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "on", 
				"description" : "[0:0] on|Default Value: 0 (0x0)||Values:|0: Host DMA disabled|1: Host DMA enabled", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"dma_off" : 0}, 
					{"dma_on" : 1}
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_RX_width", 
			"addr" : 367, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 367, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "sel", 
				"description" : "[0:1] sel|Default Value: 0 (0x0)||Values:|0: RX OCP is 64b|1: RX OCP is 32b|2: RX OCP is 16b|3: RX OCP is illegal", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"illegal" : 3}
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_dma_base_addr_lo", 
			"addr" : 368, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 368, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_dma_base_addr_hi", 
			"addr" : 369, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 369, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:4] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_dma_mask_addr_lo", 
			"addr" : 370, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 370, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_dma_mask_addr_hi", 
			"addr" : 371, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 371, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:4] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_dma_con_read_lo", 
			"addr" : 372, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 372, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_dma_con_read_hi", 
			"addr" : 373, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 373, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:4] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_dma_stride_num_lo", 
			"addr" : 374, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 374, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: single stride|val: number of strides plus 1", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"num_Zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_dma_stride_num_hi", 
			"addr" : 375, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 375, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:4] val|Default Value: 0 (0x0)||Values:|0: single stride|val: number of strides plus 1", 
				"bitOffset" : 0, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"num_Zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_dma_stride_offset_lo", 
			"addr" : 376, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 376, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_dma_stride_offset_hi", 
			"addr" : 377, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 377, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:4] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_dma_CurAddr_lo", 
			"addr" : 378, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 378, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_dma_CurAddr_hi", 
			"addr" : 379, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 379, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:4] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_dma", 
			"addr" : 380, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 380, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "fifo_clear", 
				"description" : "[0:0] fifo_clear|Default Value: 0 (0x0)||Values:|0: Host DMA dont clear|1: Host DMA clear", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"fifo_unclear" : 0}, 
					{"fifo_clear" : 1}
				]
				},
				{
				"name" : "fifo_err_clear", 
				"description" : "[1:1] fifo_err_clear|Default Value: 0 (0x0)||Values:|0: Host DMA dont clear error|1: Host DMA clear sticky error", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"fifo_unclear" : 0}, 
					{"fifo_clear" : 1}
				]
				},
				{
				"name" : "burstlen", 
				"description" : "[4:11] burstlen|Default Value: 32 (0x20)|", 
				"bitOffset" : 4, 
				"bitWidth" : 8, 
				"defaultValue" : 32, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_dma_fifo", 
			"addr" : 381, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 381, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "level", 
				"description" : "[0:7] level|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "err_of", 
				"description" : "[8:8] err_of|Default Value: 0 (0x0)|", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "err_uf", 
				"description" : "[9:9] err_uf|Default Value: 0 (0x0)|", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "err_af", 
				"description" : "[10:10] err_af|Default Value: 0 (0x0)|", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rxdma", 
			"addr" : 382, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 382, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "on", 
				"description" : "[0:0] on|Default Value: 0 (0x0)||Values:|0: Host DMA disabled|1: Host DMA enabled", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"dma_off" : 0}, 
					{"dma_on" : 1}
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_RX_err_level", 
			"addr" : 383, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 383, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "coal", 
				"description" : "[0:7] coal|Default Value: 255 (0xFF)|", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 255, 
				"enumValues" : [
				]
				},
				{
				"name" : "dma", 
				"description" : "[8:15] dma|Default Value: 255 (0xFF)|", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 255, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_host_dma_base_addr_lo", 
			"addr" : 384, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 384, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_host_dma_base_addr_hi", 
			"addr" : 385, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 385, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:4] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_host_dma_mask_addr_lo", 
			"addr" : 386, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 386, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_host_dma_mask_addr_hi", 
			"addr" : 387, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 387, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:4] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_host_dma_con_read_lo", 
			"addr" : 388, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 388, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_host_dma_con_read_hi", 
			"addr" : 389, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 389, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:4] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_host_dma_stride_num_lo", 
			"addr" : 390, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 390, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: single stride|val: number of strides plus 1", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"num_Zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_host_dma_stride_num_hi", 
			"addr" : 391, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 391, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:4] val|Default Value: 0 (0x0)||Values:|0: single stride|val: number of strides plus 1", 
				"bitOffset" : 0, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"num_Zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_host_dma_stride_offset_lo", 
			"addr" : 392, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 392, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_host_dma_stride_offset_hi", 
			"addr" : 393, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 393, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:4] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_host_dma_CurAddr_lo", 
			"addr" : 394, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 394, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_host_dma_CurAddr_hi", 
			"addr" : 395, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 395, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:4] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_host_dma", 
			"addr" : 396, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 396, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "fifo_clear", 
				"description" : "[0:0] fifo_clear|Default Value: 0 (0x0)||Values:|0: Host DMA dont clear|1: Host DMA clear", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"fifo_unclear" : 0}, 
					{"fifo_clear" : 1}
				]
				},
				{
				"name" : "fifo_err_clear", 
				"description" : "[1:1] fifo_err_clear|Default Value: 0 (0x0)||Values:|0: Host DMA dont clear error|1: Host DMA clear sticky error", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"fifo_unclear" : 0}, 
					{"fifo_clear" : 1}
				]
				},
				{
				"name" : "mode", 
				"description" : "[2:2] mode|Default Value: 0 (0x0)||Values:|0: Host DMA synch|1: Host DMA Asynch", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"sync" : 0}, 
					{"async" : 1}
				]
				},
				{
				"name" : "sram_resetn", 
				"description" : "[3:3] sram_resetn|Default Value: 0 (0x0)||Values:|0: Host DMA synch|1: Host DMA Asynch", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"sync" : 0}, 
					{"async" : 1}
				]
				},
				{
				"name" : "burstlen", 
				"description" : "[4:11] burstlen|Default Value: 32 (0x20)|", 
				"bitOffset" : 4, 
				"bitWidth" : 8, 
				"defaultValue" : 32, 
				"enumValues" : [
				]
				},
				{
				"name" : "req_fifo_clear", 
				"description" : "[12:15] req_fifo_clear|Default Value: 0 (0x0)|", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_host_dma_fifo", 
			"addr" : 397, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 397, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "level", 
				"description" : "[0:7] level|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "err_of", 
				"description" : "[8:8] err_of|Default Value: 0 (0x0)|", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "err_uf", 
				"description" : "[9:9] err_uf|Default Value: 0 (0x0)|", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "err_af", 
				"description" : "[10:10] err_af|Default Value: 0 (0x0)|", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_hostdma", 
			"addr" : 398, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 398, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "on", 
				"description" : "[0:0] on|Default Value: 0 (0x0)||Values:|0: Host DMA disabled|1: Host DMA enabled", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"dma_off" : 0}, 
					{"dma_on" : 1}
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_host_err_level", 
			"addr" : 399, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 399, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "dma", 
				"description" : "[0:7] dma|Default Value: 255 (0xFF)|", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 255, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_coal_fifo_flush", 
			"addr" : 400, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 400, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "flush_on", 
				"description" : "[0:0] flush_on|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_coal_fifo_flush_length", 
			"addr" : 401, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 401, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "flush_length", 
				"description" : "[0:15] flush_length|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_dma_fifo_flush", 
			"addr" : 402, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 402, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "flush_on", 
				"description" : "[0:0] flush_on|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_rx_dma_fifo_flush_length", 
			"addr" : 403, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 403, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "flush_length", 
				"description" : "[0:15] flush_length|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_single_req_deb_nibble_sel_lo", 
			"addr" : 404, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 404, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_single_req_deb_nibble_sel_hi", 
			"addr" : 405, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 405, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:13] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 14, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_deb_nibble_sel_lo", 
			"addr" : 406, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 406, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_deb_nibble_sel_hi", 
			"addr" : 407, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 407, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:13] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 14, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_AXI_deb_nibble_sel_lo", 
			"addr" : 408, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 408, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DSP_AXI_deb_nibble_sel_hi", 
			"addr" : 409, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 409, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:13] val|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 14, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DEB_trig_mask10", 
			"addr" : 410, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 410, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_mask11", 
			"addr" : 411, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 411, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_mask12", 
			"addr" : 412, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 412, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_mask13", 
			"addr" : 413, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 413, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_mask14", 
			"addr" : 414, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 414, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_mask15", 
			"addr" : 415, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 415, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_mask16", 
			"addr" : 416, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 416, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_mask17", 
			"addr" : 417, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 417, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_comp10", 
			"addr" : 418, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 418, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_comp11", 
			"addr" : 419, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 419, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_comp12", 
			"addr" : 420, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 420, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_comp13", 
			"addr" : 421, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 421, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_comp14", 
			"addr" : 422, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 422, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_comp15", 
			"addr" : 423, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 423, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_comp16", 
			"addr" : 424, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 424, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DEB_trig_comp17", 
			"addr" : 425, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 425, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_dma_threshold", 
			"addr" : 426, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 426, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx", 
				"description" : "[0:7] rx|Default Value: 64 (0x40)||Values:|0: zero", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 64, 
				"enumValues" : [
					{"zero" : 0}
				]
				},
				{
				"name" : "host", 
				"description" : "[8:15] host|Default Value: 64 (0x40)||Values:|0: zero", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 64, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "DSP_OCP_single_requestor_status", 
			"addr" : 427, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 427, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "sram_level", 
				"description" : "[0:2] sram_level|Default Value: 0 (0x0)|", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "sram_read_pending", 
				"description" : "[3:3] sram_read_pending|Default Value: 0 (0x0)|", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "spi_level", 
				"description" : "[4:6] spi_level|Default Value: 0 (0x0)|", 
				"bitOffset" : 4, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "spi_read_pending", 
				"description" : "[7:7] spi_read_pending|Default Value: 0 (0x0)|", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "seq_writes_level", 
				"description" : "[8:10] seq_writes_level|Default Value: 0 (0x0)|", 
				"bitOffset" : 8, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "seq_read_level", 
				"description" : "[12:14] seq_read_level|Default Value: 0 (0x0)|", 
				"bitOffset" : 12, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "seq_read_pending", 
				"description" : "[15:15] seq_read_pending|Default Value: 0 (0x0)|", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "Seq_ctrl", 
			"addr" : 12288, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "enable", 
				"description" : "[0:0] enable|Default Value: 0 (0x0)||Values:|0: sequencer is disabled|1: sequencer is enabled", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disabled" : 0}, 
					{"enabled" : 1}
				]
				},
				{
				"name" : "seq_mem_ctrl", 
				"description" : "[1:1] seq_mem_ctrl|Default Value: 0 (0x0)||Values:|0: host control|1: sequencer control", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"host" : 0}, 
					{"seq" : 1}
				]
				},
				{
				"name" : "block0_prog_mas_sel", 
				"description" : "[2:2] block0_prog_mas_sel|Default Value: 0 (0x0)||Values:|0: host control|1: sequencer control", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"host" : 0}, 
					{"seq" : 1}
				]
				},
				{
				"name" : "block1_prog_mas_sel", 
				"description" : "[3:3] block1_prog_mas_sel|Default Value: 0 (0x0)||Values:|0: host control|1: sequencer control", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"host" : 0}, 
					{"seq" : 1}
				]
				},
				{
				"name" : "block0_param_mas_sel", 
				"description" : "[4:4] block0_param_mas_sel|Default Value: 0 (0x0)||Values:|0: host control|1: sequencer control", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"host" : 0}, 
					{"seq" : 1}
				]
				},
				{
				"name" : "block1_param_mas_sel", 
				"description" : "[5:5] block1_param_mas_sel|Default Value: 0 (0x0)||Values:|0: host control|1: sequencer control", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"host" : 0}, 
					{"seq" : 1}
				]
				},
				{
				"name" : "mem_bk_cmp_n", 
				"description" : "[6:6] mem_bk_cmp_n|Default Value: 0 (0x0)||Values:|0: backward compitability on|1: backward compitability off", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"active" : 0}, 
					{"disable" : 1}
				]
				}
			]
		},
		{
			"name" : "SEQ_clear", 
			"addr" : 12289, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "clear", 
				"description" : "[0:0] clear|Default Value: 0 (0x0)||Values:|0: sequencer not cleared|1: sequencer is cleared", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_cleared" : 0}, 
					{"clear" : 1}
				]
				}
			]
		},
		{
			"name" : "SEQ_status", 
			"addr" : 12290, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "active", 
				"description" : "[0:0] active|Default Value: 0 (0x0)||Values:|0: sequencer not active|1: sequencer is active", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"running" : 1}
				]
				},
				{
				"name" : "wait_ind", 
				"description" : "[1:1] wait_ind|Default Value: 0 (0x0)||Values:|0: not waiting|1: waiting", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_waiting" : 0}, 
					{"waiting" : 1}
				]
				},
				{
				"name" : "err_too_many_sub", 
				"description" : "[2:2] err_too_many_sub|Default Value: 0 (0x0)||Values:|0: no error|1: error", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_error" : 0}, 
					{"error" : 1}
				]
				},
				{
				"name" : "err_ret_wo_call", 
				"description" : "[3:3] err_ret_wo_call|Default Value: 0 (0x0)||Values:|0: no error|1: error", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_error" : 0}, 
					{"error" : 1}
				]
				},
				{
				"name" : "err_rw_collision", 
				"description" : "[4:4] err_rw_collision|Default Value: 0 (0x0)||Values:|0: no error|1: error", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_error" : 0}, 
					{"error" : 1}
				]
				}
			]
		},
		{
			"name" : "SEQ_prog_counter", 
			"addr" : 12291, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "addr", 
				"description" : "[0:15] addr|Default Value: 0 (0x0)||Values:|0xFFFF: PC value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"PC_value" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_wait_counter_lo", 
			"addr" : 12292, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 4, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "cnt", 
				"description" : "[0:15] cnt|Default Value: 0 (0x0)||Values:|0xFFFF: wait counter value in clock cycles", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wait_value" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_wait_counter_hi", 
			"addr" : 12293, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 5, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "cnt", 
				"description" : "[0:15] cnt|Default Value: 0 (0x0)||Values:|0xFFFF: wait counter value in clock cycles", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"wait_value" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_SRC_base_addr_hi", 
			"addr" : 12305, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 17, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "hi", 
				"description" : "[0:7] hi|Default Value: 0 (0x0)||Values:|0xFF: address MSB", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 255}
				]
				}
			]
		},
		{
			"name" : "SEQ_SRC_base_addr_lo", 
			"addr" : 12304, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 16, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "lo", 
				"description" : "[0:15] lo|Default Value: 0 (0x0)||Values:|0xFFFF: address LSB", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_DST_base_addr_hi", 
			"addr" : 12307, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 19, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "hi", 
				"description" : "[0:7] hi|Default Value: 0 (0x0)||Values:|0xFF: address MSB", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 255}
				]
				}
			]
		},
		{
			"name" : "SEQ_DST_base_addr_lo", 
			"addr" : 12306, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 18, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "lo", 
				"description" : "[0:15] lo|Default Value: 0 (0x0)||Values:|0xFFFF: address LSB", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_condition_en_reg_hi", 
			"addr" : 12309, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 21, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "hi", 
				"description" : "[0:15] hi|Default Value: 0 (0x0)||Values:|0xFFFF: condition MSB - '1' means the condition is enabled, '0' means the condition is ignored.", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"condition" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_condition_en_reg_lo", 
			"addr" : 12308, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 20, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "lo", 
				"description" : "[0:15] lo|Default Value: 0 (0x0)||Values:|0xFFFF: condition LSB - '1' means the condition is enabled, '0' means the condition is ignored.", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"condition" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_condition_inv_reg_hi", 
			"addr" : 12311, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 23, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "hi", 
				"description" : "[0:15] hi|Default Value: 0 (0x0)||Values:|0xFFFF: condition MSB - '1' means the condition is inverted, '0' means the condition is not inverted.", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"condition" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_condition_inv_reg_lo", 
			"addr" : 12310, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 22, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "lo", 
				"description" : "[0:15] lo|Default Value: 0 (0x0)||Values:|0xFFFF: condition LSB - '1' means the condition is inverted, '0' means the condition is not inverted.", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"condition" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_condition_status_lo", 
			"addr" : 12312, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 24, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "lo", 
				"description" : "[0:15] lo|Default Value: 0 (0x0)||Values:|0xFFFF: condition LSB.", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"condition" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_condition_status_hi", 
			"addr" : 12313, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 25, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "hi", 
				"description" : "[0:15] hi|Default Value: 0 (0x0)||Values:|0xFFFF: condition MSB.", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"condition" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_serdes", 
			"addr" : 12314, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 26, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "RX_SF", 
				"description" : "[0:0] RX_SF|Default Value: 0 (0x0)||Values:|0: zero.", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				},
				{
				"name" : "RX_DE", 
				"description" : "[1:1] RX_DE|Default Value: 0 (0x0)||Values:|0: zero.", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"zero" : 0}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_ptr", 
			"addr" : 12352, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 64, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:3] ptr|Default Value: 0 (0x0)||Values:|0xF: number of addresses stored in stack", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"SP_value" : 15}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr0", 
			"addr" : 12353, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 65, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr1", 
			"addr" : 12354, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 66, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr2", 
			"addr" : 12355, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 67, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr3", 
			"addr" : 12356, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 68, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr4", 
			"addr" : 12357, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 69, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr5", 
			"addr" : 12358, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 70, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr6", 
			"addr" : 12359, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 71, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr7", 
			"addr" : 12360, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 72, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr8", 
			"addr" : 12361, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 73, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr9", 
			"addr" : 12362, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 74, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr10", 
			"addr" : 12363, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 75, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr11", 
			"addr" : 12364, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 76, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr12", 
			"addr" : 12365, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 77, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr13", 
			"addr" : 12366, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 78, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr14", 
			"addr" : 12367, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 79, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "SEQ_stack_addr15", 
			"addr" : 12368, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 80, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "ptr", 
				"description" : "[0:15] ptr|Default Value: 0 (0x0)||Values:|0xFFFF: address stored", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_ctrl1", 
			"addr" : 12384, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 96, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "comp1_en", 
				"description" : "[0:0] comp1_en|Default Value: 0 (0x0)||Values:|0: disabled|1: enabled", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "Timer_ctrl2", 
			"addr" : 12385, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 97, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "comp2_en", 
				"description" : "[0:0] comp2_en|Default Value: 0 (0x0)||Values:|0: disabled|1: enabled", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "Timer_ctrl3", 
			"addr" : 12386, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 98, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "clear", 
				"description" : "[0:0] clear|Default Value: 0 (0x0)||Values:|0: do nothing|1: clear, write only (self clearing)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_nothing" : 0}, 
					{"clear" : 1}
				]
				},
				{
				"name" : "latch1", 
				"description" : "[1:1] latch1|Default Value: 0 (0x0)||Values:|0: do nothing|1: latch, write only (self clearing)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_nothing" : 0}, 
					{"latch" : 1}
				]
				},
				{
				"name" : "clr_sticky1", 
				"description" : "[2:2] clr_sticky1|Default Value: 0 (0x0)||Values:|0: do nothing|1: clear, write only (self clearing)", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_nothing" : 0}, 
					{"clear" : 1}
				]
				}
			]
		},
		{
			"name" : "Timer_ctrl4", 
			"addr" : 12387, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 99, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "latch2", 
				"description" : "[0:0] latch2|Default Value: 0 (0x0)||Values:|0: do nothing|1: latch, write only (self clearing)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_nothing" : 0}, 
					{"latch" : 1}
				]
				},
				{
				"name" : "clr_sticky2", 
				"description" : "[1:1] clr_sticky2|Default Value: 0 (0x0)||Values:|0: do nothing|1: clear, write only (self clearing)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_nothing" : 0}, 
					{"clear" : 1}
				]
				}
			]
		},
		{
			"name" : "Timer_curr_hi", 
			"addr" : 12402, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 114, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: timer 16 MSB bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"timer_hi_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_curr_mid", 
			"addr" : 12401, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 113, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: timer 16 middle (32:16) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"timer_mid_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_curr_lo", 
			"addr" : 12400, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 112, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: timer 16 LSB's (15:0) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"timer_lo_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_latch1_hi", 
			"addr" : 12405, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 117, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: timer 16 MSB bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"timer_hi_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_latch1_mid", 
			"addr" : 12404, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 116, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: timer 16 middle (32:16) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"timer_mid_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_latch1_lo", 
			"addr" : 12403, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 115, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: timer 16 LSB's (15:0) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"timer_lo_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_latch2_hi", 
			"addr" : 12408, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 120, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: timer 16 MSB bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"timer_hi_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_latch2_mid", 
			"addr" : 12407, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 119, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: timer 16 middle (32:16) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"timer_mid_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_latch2_lo", 
			"addr" : 12406, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 118, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: timer 16 LSB's (15:0) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"timer_lo_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_comp1_hi", 
			"addr" : 12411, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 123, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: comp 16 MSB bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"comp_hi_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_comp1_mid", 
			"addr" : 12410, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 122, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: comp 16 middle (32:16) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"comp_mid_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_comp1_lo", 
			"addr" : 12409, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 121, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: comp 16 LSB's (15:0) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"comp_lo_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_comp2_hi", 
			"addr" : 12414, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 126, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: comp 16 MSB bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"comp_hi_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_comp2_mid", 
			"addr" : 12413, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 125, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: comp 16 middle (32:16) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"comp_mid_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_comp2_lo", 
			"addr" : 12412, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 124, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: comp 16 LSB's (15:0) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"comp_lo_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer_status", 
			"addr" : 12416, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 128, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "comp1_lat", 
				"description" : "[0:0] comp1_lat|Default Value: 0 (0x0)||Values:|0: no gong|1: gong", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_gong" : 0}, 
					{"gong" : 1}
				]
				},
				{
				"name" : "comp2_lat", 
				"description" : "[1:1] comp2_lat|Default Value: 0 (0x0)||Values:|0: no gong|1: gong", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_gong" : 0}, 
					{"gong" : 1}
				]
				},
				{
				"name" : "comp1_sticky", 
				"description" : "[2:2] comp1_sticky|Default Value: 0 (0x0)||Values:|0: no gong|1: gong", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_gong" : 0}, 
					{"gong" : 1}
				]
				},
				{
				"name" : "comp2_sticky", 
				"description" : "[3:3] comp2_sticky|Default Value: 0 (0x0)||Values:|0: no gong|1: gong", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_gong" : 0}, 
					{"gong" : 1}
				]
				}
			]
		},
		{
			"name" : "PERI_count1_value", 
			"addr" : 12432, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 144, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: counter value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 65535}
				]
				}
			]
		},
		{
			"name" : "PERI_count1_ctrl", 
			"addr" : 12433, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 145, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "inc", 
				"description" : "[0:0] inc|Default Value: 0 (0x0)||Values:|0: do nothing|1: increment counter", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"do_nothing" : 0}, 
					{"increment_counter" : 1}
				]
				},
				{
				"name" : "clr", 
				"description" : "[1:1] clr|Default Value: 0 (0x0)||Values:|0: do nothing|1: increment counter", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"do_nothing" : 0}, 
					{"increment_counter" : 1}
				]
				}
			]
		},
		{
			"name" : "PERI_count1_comp", 
			"addr" : 12434, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 146, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: compare value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 65535}
				]
				}
			]
		},
		{
			"name" : "PERI_count2_value", 
			"addr" : 12436, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 148, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: counter value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 65535}
				]
				}
			]
		},
		{
			"name" : "PERI_count2_ctrl", 
			"addr" : 12437, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 149, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "inc", 
				"description" : "[0:0] inc|Default Value: 0 (0x0)||Values:|0: do nothing|1: increment counter", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"do_nothing" : 0}, 
					{"increment_counter" : 1}
				]
				},
				{
				"name" : "clr", 
				"description" : "[1:1] clr|Default Value: 0 (0x0)||Values:|0: do nothing|1: increment counter", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"do_nothing" : 0}, 
					{"increment_counter" : 1}
				]
				}
			]
		},
		{
			"name" : "PERI_count2_comp", 
			"addr" : 12438, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 150, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: compare value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 65535}
				]
				}
			]
		},
		{
			"name" : "PERI_condition_value", 
			"addr" : 12440, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 152, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: condition value", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 65535}
				]
				}
			]
		},
		{
			"name" : "PERI_bitmask", 
			"addr" : 12441, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 153, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: condition bitmask", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 65535}
				]
				}
			]
		},
		{
			"name" : "PERI_threshold", 
			"addr" : 12442, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 154, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: condition Threshold", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 65535}
				]
				}
			]
		},
		{
			"name" : "PERI_handshake_write", 
			"addr" : 12443, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 155, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:3] val|Default Value: 0 (0x0)||Values:|0xF: handshake write value", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 15}
				]
				},
				{
				"name" : "mask", 
				"description" : "[8:11] mask|Default Value: 0 (0x0)||Values:|0xF: handshake write mask", 
				"bitOffset" : 8, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"mask" : 15}
				]
				}
			]
		},
		{
			"name" : "PERI_handshake_read", 
			"addr" : 12444, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 156, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:3] val|Default Value: 0 (0x0)||Values:|0xF: handshake read value", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"val" : 15}
				]
				}
			]
		},
		{
			"name" : "DEBUG_been_there", 
			"addr" : 12448, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 160, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "addr", 
				"description" : "[0:15] addr|Default Value: 65535 (0xFFFF)||Values:|0xFFFF: address decoded (about to be executed).", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 65535, 
				"enumValues" : [
					{"address" : 65535}
				]
				}
			]
		},
		{
			"name" : "DEBUG_flags", 
			"addr" : 12449, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 161, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "been_there", 
				"description" : "[0:0] been_there|Default Value: 0 (0x0)||Values:|0x0: not occured|0x1: occured", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_occured" : 0}, 
					{"occured" : 1}
				]
				},
				{
				"name" : "stack_confusion", 
				"description" : "[1:1] stack_confusion|Default Value: 0 (0x0)||Values:|0x0: not occured|0x1: occured", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_occured" : 0}, 
					{"occured" : 1}
				]
				},
				{
				"name" : "store_buff_exploded", 
				"description" : "[2:2] store_buff_exploded|Default Value: 0 (0x0)||Values:|0x0: not occured|0x1: occured", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"not_occured" : 0}, 
					{"occured" : 1}
				]
				}
			]
		},
		{
			"name" : "SEQ_deb_nibble_sel_lo", 
			"addr" : 12452, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 164, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0: Program counter|1: stack return addr (stack_out in sequencer)|2: stack pointer and indications|3: wait counter|4: condition mask|5: condition status|6: global timer|7: program memory banks & blocks control", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"pc" : 0}, 
					{"ret_addr" : 1}, 
					{"sp" : 2}, 
					{"wat_cnt" : 3}, 
					{"condmsk" : 4}, 
					{"cond_stat" : 5}, 
					{"glob_tmr" : 6}, 
					{"prog_mem_ctl" : 7}
				]
				}
			]
		},
		{
			"name" : "SEQ_deb_nibble_sel_hi", 
			"addr" : 12453, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 165, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:13] val|Default Value: 0 (0x0)||Values:|0: Program counter|1: stack return addr (stack_out in sequencer)|2: stack pointer and indications|3: wait counter|4: condition mask|5: condition status|6: global timer|7: program memory banks & blocks control", 
				"bitOffset" : 0, 
				"bitWidth" : 14, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"pc" : 0}, 
					{"ret_addr" : 1}, 
					{"sp" : 2}, 
					{"wat_cnt" : 3}, 
					{"condmsk" : 4}, 
					{"cond_stat" : 5}, 
					{"glob_tmr" : 6}, 
					{"prog_mem_ctl" : 7}
				]
				}
			]
		},
		{
			"name" : "Timer2_ctrl1", 
			"addr" : 12464, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 176, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "comp1_en", 
				"description" : "[0:0] comp1_en|Default Value: 0 (0x0)||Values:|0: disabled|1: enabled", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"disable" : 0}, 
					{"enable" : 1}
				]
				}
			]
		},
		{
			"name" : "Timer2_ctrl3", 
			"addr" : 12466, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 178, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "clear", 
				"description" : "[0:0] clear|Default Value: 0 (0x0)||Values:|0: do nothing|1: clear, write only (self clearing)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_nothing" : 0}, 
					{"clear" : 1}
				]
				},
				{
				"name" : "latch1", 
				"description" : "[1:1] latch1|Default Value: 0 (0x0)||Values:|0: do nothing|1: latch, write only (self clearing)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_nothing" : 0}, 
					{"latch" : 1}
				]
				},
				{
				"name" : "clr_sticky1", 
				"description" : "[2:2] clr_sticky1|Default Value: 0 (0x0)||Values:|0: do nothing|1: clear, write only (self clearing)", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_nothing" : 0}, 
					{"clear" : 1}
				]
				}
			]
		},
		{
			"name" : "Timer2_ctrl4", 
			"addr" : 12467, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 179, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "latch2", 
				"description" : "[0:0] latch2|Default Value: 0 (0x0)||Values:|0: do nothing|1: latch, write only (self clearing)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_nothing" : 0}, 
					{"latch" : 1}
				]
				}
			]
		},
		{
			"name" : "Timer2_curr_lo", 
			"addr" : 12480, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 192, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: timer 16 LSB's (15:0) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"timer_lo_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer2_curr_mid", 
			"addr" : 12481, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 193, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: timer 16 middle (32:16) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"timer_mid_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer2_curr_hi", 
			"addr" : 12482, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 194, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: timer 16 MSB bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"timer_hi_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer2_latch1_lo", 
			"addr" : 12483, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 195, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: timer 16 LSB's (15:0) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"timer_lo_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer2_latch1_mid", 
			"addr" : 12484, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 196, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: timer 16 middle (32:16) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"timer_mid_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer2_latch1_hi", 
			"addr" : 12485, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 197, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: timer 16 MSB bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"timer_hi_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer2_latch2_lo", 
			"addr" : 12486, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 198, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: timer 16 LSB's (15:0) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"timer_lo_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer2_latch2_mid", 
			"addr" : 12487, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 199, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: timer 16 middle (32:16) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"timer_mid_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer2_latch2_hi", 
			"addr" : 12488, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 200, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: timer 16 MSB bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"timer_hi_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer2_comp1_lo", 
			"addr" : 12489, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 201, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: comp 16 LSB's (15:0) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"comp_lo_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer2_comp1_mid", 
			"addr" : 12490, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 202, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: comp 16 middle (32:16) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"comp_mid_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer2_comp1_hi", 
			"addr" : 12491, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 203, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: comp 16 MSB bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"comp_hi_val" : 65535}
				]
				}
			]
		},
		{
			"name" : "Timer2_status", 
			"addr" : 12496, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 208, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "comp1_lat", 
				"description" : "[0:0] comp1_lat|Default Value: 0 (0x0)||Values:|0: no gong|1: gong", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_gong" : 0}, 
					{"gong" : 1}
				]
				},
				{
				"name" : "comp1_sticky", 
				"description" : "[2:2] comp1_sticky|Default Value: 0 (0x0)||Values:|0: no gong|1: gong", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"no_gong" : 0}, 
					{"gong" : 1}
				]
				}
			]
		},
		{
			"name" : "PERI_calc_in1_lo", 
			"addr" : 12512, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 224, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: calculator input1 16 LSB", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"calc_in1_lo" : 65535}
				]
				}
			]
		},
		{
			"name" : "PERI_calc_in1_hi", 
			"addr" : 12513, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 225, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: calculator input1 16 MSB", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"calc_in1_hi" : 65535}
				]
				}
			]
		},
		{
			"name" : "PERI_calc_in2_lo", 
			"addr" : 12514, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 226, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: calculator input2 16 LSB", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"calc_in2_lo" : 65535}
				]
				}
			]
		},
		{
			"name" : "PERI_calc_in2_hi", 
			"addr" : 12515, 
			"access" : "read-write", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 227, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: calculator input2 16 MSB", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"calc_in2_hi" : 65535}
				]
				}
			]
		},
		{
			"name" : "PERI_calc_sum_out_lo", 
			"addr" : 12516, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 228, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: calculator sum 16 LSB's (15:0) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"calc_sum_out_lo" : 65535}
				]
				}
			]
		},
		{
			"name" : "PERI_calc_sum_out_hi", 
			"addr" : 12517, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 229, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: calculator sum 16 MSB's (31:16) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"calc_sum_out_hi" : 65535}
				]
				}
			]
		},
		{
			"name" : "PERI_calc_diff_out_lo", 
			"addr" : 12518, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 230, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: calculator diff 16 LSB's (15:0) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"calc_diff_out_lo" : 65535}
				]
				}
			]
		},
		{
			"name" : "PERI_calc_diff_out_hi", 
			"addr" : 12519, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 231, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: calculator diff 16 MSB's (31:16) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"calc_diff_out_hi" : 65535}
				]
				}
			]
		},
		{
			"name" : "PERI_calc_prod_out_lo", 
			"addr" : 12520, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 232, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: calculator prod 16 LSB's (15:0) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"calc_prod_out_lo" : 65535}
				]
				}
			]
		},
		{
			"name" : "PERI_calc_prod_out_hi", 
			"addr" : 12521, 
			"access" : "read-only", 
			"description" : "", 
			"busID" : -1, 
			"memType" : "Config", 
			"offset" : 233, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "val", 
				"description" : "[0:15] val|Default Value: 0 (0x0)||Values:|0xFFFF: calculator prod 16 MSB's (31:16) bits", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
					{"calc_prod_out_hi" : 65535}
				]
				}
			]
		}
	],
	"SerDes" : [
	],
	"RF1" : [
		{
			"name" : "ADCMUX_ADCMUX_EN0", 
			"addr" : 32816, 
			"access" : "rw", 
			"description" : "Enables ADCMUX inputs", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Sel_0", 
				"description" : "Selects input of 3-1 MUX #0", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Sel_1", 
				"description" : "Selects input of 3-1 MUX #1", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Sel_2", 
				"description" : "Selects input of 3-1 MUX #2", 
				"bitOffset" : 4, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Sel_3", 
				"description" : "Selects input of 3-1 MUX #3", 
				"bitOffset" : 6, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Sel_4", 
				"description" : "Selects input of 3-1 MUX #4", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Sel_5", 
				"description" : "Selects input of 3-1 MUX #5", 
				"bitOffset" : 10, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Sel_6", 
				"description" : "Selects input of 3-1 MUX #6", 
				"bitOffset" : 12, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Sel_7", 
				"description" : "Selects input of 3-1 MUX #7", 
				"bitOffset" : 14, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "ADCMUX_ADCMUX_EN1", 
			"addr" : 32817, 
			"access" : "rw", 
			"description" : "Enables ADCMUX inputs", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Sel_0", 
				"description" : "Selects input of 3-1 MUX #8", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Sel_1", 
				"description" : "Selects input of 3-1 MUX #9", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Sel_2", 
				"description" : "Selects input of 3-1 MUX #10", 
				"bitOffset" : 4, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Sel_3", 
				"description" : "Selects input of 3-1 MUX #11", 
				"bitOffset" : 6, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Sel_4", 
				"description" : "Selects input of 3-1 MUX #12", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Sel_5", 
				"description" : "Selects input of 3-1 MUX #13", 
				"bitOffset" : 10, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Sel_6", 
				"description" : "Selects input of 3-1 MUX #14", 
				"bitOffset" : 12, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Sel_7", 
				"description" : "Selects input of 3-1 MUX #15", 
				"bitOffset" : 14, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "ADCMUX_ADCMUX_EN2", 
			"addr" : 32818, 
			"access" : "rw", 
			"description" : "Enables ADCMUX inputs", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "Sel_0", 
				"description" : "Selects input of 3-1 MUX #16", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Sel_1", 
				"description" : "Selects input of 3-1 MUX #17", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Sel_2", 
				"description" : "Selects input of 3-1 MUX #18", 
				"bitOffset" : 4, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Sel_3", 
				"description" : "Selects input of 3-1 MUX #19", 
				"bitOffset" : 6, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Sel_4", 
				"description" : "Selects input of 3-1 MUX #20", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Sel_5", 
				"description" : "Selects input of 3-1 MUX #21", 
				"bitOffset" : 10, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Sel_6", 
				"description" : "Selects input of 3-1 MUX #22", 
				"bitOffset" : 12, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Sel_7", 
				"description" : "Selects input of 3-1 MUX #23", 
				"bitOffset" : 14, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "ADCMUX_ADCMUX_AUXMUX", 
			"addr" : 32819, 
			"access" : "rw", 
			"description" : "Enables auxilary mux (AUXMUX) inputs", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "refin_n_adc_en", 
				"description" : "Selects VCM voltage to ADC port 11m", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "refin_p_adc_en", 
				"description" : "Selects VCM voltage to ADC port 11p", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "temp_sen0p_adc_en", 
				"description" : "Selects tempsens0p voltge to ADC port 11p", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "temp_sen0n_adc_en", 
				"description" : "Selects tempsens0n voltge to ADC port 11m", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "temp_sen1p_adc_en", 
				"description" : "Selects tempsens1p voltge to ADC port 11p", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "temp_sen1n_adc_en", 
				"description" : "Selects tempsens1n voltge to ADC port 11m", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "fg_mux1_p_adc_en", 
				"description" : "Selects fgmux1_p voltge to ADC port 11p", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "fg_mux1_n_adc_en", 
				"description" : "Selects fgmux1_n voltge to ADC port 11m", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "fg_mux0_p_adc_en", 
				"description" : "Selects fgmux0_p voltge to ADC port 11p", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "fg_mux0_n_adc_en", 
				"description" : "Selects fgmux0_n voltge to ADC port 11m", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "ADCMUX_ADMUX_STATUS", 
			"addr" : 32823, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_ldoready", 
				"description" : "Indicator from PLL LDO - Once the LDO reaches its output voltage", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "vco_ldoready", 
				"description" : "Indicator from VCO LDO and mmd LDO - Once the LDO reaches its output voltage", 
				"bitOffset" : 1, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_lock_detect", 
				"description" : "PLL0 Lock Detector - If PLL is locked this bit is high", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "BIASLOGEN_LOGENS_BIAS_ENABLE", 
			"addr" : 32800, 
			"access" : "rw", 
			"description" : "", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "reffilt0_en", 
				"description" : "Enables currents to REF Filter in LOGEN0", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "reffilt1_en", 
				"description" : "Enables currents to REF Filter in LOGEN1", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbmod0_en", 
				"description" : "Enables currents to HBMOD in LOGEN0", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbmod1_en", 
				"description" : "Enables currents to HBMOD in LOGEN1", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "lbmod0_en", 
				"description" : "Enables currents to LBMOD in LOGEN0", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "lbmod1_en", 
				"description" : "Enables currents to LBMOD in LOGEN1", 
				"bitOffset" : 13, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "txbb_v2i_en", 
				"description" : "Enables currents to V2I converters 1-4", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "txbb_filt_en", 
				"description" : "Enables currents to TXBB Filters 1-4", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "BIASLOGEN_LOGENS_PLLS_BIAS_EN", 
			"addr" : 32801, 
			"access" : "rw", 
			"description" : "", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "mmd1_en", 
				"description" : "Enables bias currents to the MMD in LOGEN1", 
				"bitOffset" : 10, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "vcob0_en", 
				"description" : "Enables bias currents to the VCO block in LOGEN0", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "vcob1_en", 
				"description" : "Enables bias currents to the VCO block in LOGEN1", 
				"bitOffset" : 13, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mmd0_en", 
				"description" : "Enables bias currents to the MMD in LOGEN0", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "iref1_en", 
				"description" : "Enables bias currents to the PLL REF in LOGEN1", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "iref0_en", 
				"description" : "Enables bias currents to the PLL REF in LOGEN0", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "BIASLOGEN_BIAS_EN_CONFG", 
			"addr" : 32803, 
			"access" : "rw", 
			"description" : "CTRL and main enable", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tsens0_en", 
				"description" : "Enables the temperature sensor 0", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tsens1_en", 
				"description" : "Enables the temperature sensor 1", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rccal_en", 
				"description" : "Enables bias current for the RCCAL", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "lvds_en", 
				"description" : "Enables current for the LVDS interface of the XO (for slave operation)", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "vcob_ctrl", 
				"description" : "VCO Block current control", 
				"bitOffset" : 9, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mod_ctrl", 
				"description" : "Modulator current bias control", 
				"bitOffset" : 11, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "logen_ctat_ctrl", 
				"description" : "Programming of the CTAT core", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "logen_ptat_ctrl", 
				"description" : "Programming of the PTAT core", 
				"bitOffset" : 1, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "logen_bias_en", 
				"description" : "Enables LOGEN_BIAS", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "BIASLOGEN_CHIP_ID", 
			"addr" : 32807, 
			"access" : "ro", 
			"description" : "Chip Id", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "id", 
				"description" : "HASH(0x15791c0)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DIGPLL0_CFG0_Chirp_Freq_step_0", 
			"addr" : 32864, 
			"access" : "rw", 
			"description" : "Chirp frequency step", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "freq_step_frac_l", 
				"description" : "Chirp frequensy step", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DIGPLL0_CFG0_Chirp_Freq_step_1", 
			"addr" : 32865, 
			"access" : "rw", 
			"description" : "Chirp frequency step", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "freq_step_int", 
				"description" : "Chirp frequency step", 
				"bitOffset" : 5, 
				"bitWidth" : 10, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "freq_step_frac_h", 
				"description" : "Chirp frequency step", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DIGPLL0_CFG0_Chirp_Num_steps_0", 
			"addr" : 32866, 
			"access" : "rw", 
			"description" : "Chirp num step", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "num_steps", 
				"description" : "Number of clock cycles for the chirp", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DIGPLL0_CFG0_Chirp_Num_steps_1", 
			"addr" : 32867, 
			"access" : "rw", 
			"description" : "Chirp num step", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "num_steps", 
				"description" : "Number of clock cycles for the chirp", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DIGPLL0_CFG1_Lock_detect_on", 
			"addr" : 32880, 
			"access" : "rw", 
			"description" : "Lock detect ON hysteresis", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "lock_detect_num_on", 
				"description" : "Lock detect ON hysteresis", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DIGPLL0_CFG1_Lock_detect_off", 
			"addr" : 32881, 
			"access" : "rw", 
			"description" : "Lock detect OFF hysteresis", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "lock_detect_num_off", 
				"description" : "HASH(0x165cb78)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DIGPLL0_CFG1_Clk_sel", 
			"addr" : 32882, 
			"access" : "rw", 
			"description" : "Clock select", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "clk_sel", 
				"description" : "Select clock input (from MMD)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DIGPLL0_CFG1_Shift_dsm", 
			"addr" : 32883, 
			"access" : "rw", 
			"description" : "Sigma-delta modulator bit shift", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "shift_dsm", 
				"description" : "Shift the bits that SDM operates on", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DIGPLL0_CFG2_K_word_l", 
			"addr" : 32896, 
			"access" : "rw", 
			"description" : "K word", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_k_word_l", 
				"description" : "SD fractional word", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DIGPLL0_CFG2_K_word_h", 
			"addr" : 32897, 
			"access" : "rw", 
			"description" : "K word", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_k_word_h", 
				"description" : "SD fractional word", 
				"bitOffset" : 0, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DIGPLL0_CFG2_Pgm_word", 
			"addr" : 32898, 
			"access" : "rw", 
			"description" : "Pgm word", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_pgm_word", 
				"description" : "MMD division word", 
				"bitOffset" : 0, 
				"bitWidth" : 10, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DIGPLL0_CFG2_SD_CFG", 
			"addr" : 32899, 
			"access" : "rw", 
			"description" : "SD config", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_sd_en", 
				"description" : "HASH(0x16faea0)", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_sd_filter", 
				"description" : "HASH(0x16c4ea8)", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "lock_detect_rstn_unsynced", 
				"description" : "HASH(0x1683a60)", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_sd_nreset", 
				"description" : "HASH(0x151f7d8)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DIGPLL0_CFG2_LD_STATUS", 
			"addr" : 32903, 
			"access" : "ro", 
			"description" : "Lock detect status", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_lock_detect", 
				"description" : "Lock detect", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DIGPLL1_CFG0_Chirp_Freq_step_0", 
			"addr" : 32944, 
			"access" : "rw", 
			"description" : "Chirp frequency step", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "freq_step_frac_l", 
				"description" : "Chirp frequensy step", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DIGPLL1_CFG0_Chirp_Freq_step_1", 
			"addr" : 32945, 
			"access" : "rw", 
			"description" : "Chirp frequency step", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "freq_step_int", 
				"description" : "Chirp frequency step", 
				"bitOffset" : 5, 
				"bitWidth" : 10, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "freq_step_frac_h", 
				"description" : "Chirp frequency step", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DIGPLL1_CFG0_Chirp_Num_steps_0", 
			"addr" : 32946, 
			"access" : "rw", 
			"description" : "Chirp num step", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "num_steps", 
				"description" : "Number of clock cycles for the chirp", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DIGPLL1_CFG0_Chirp_Num_steps_1", 
			"addr" : 32947, 
			"access" : "rw", 
			"description" : "Chirp num step", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "num_steps", 
				"description" : "Number of clock cycles for the chirp", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DIGPLL1_CFG1_Lock_detect_on", 
			"addr" : 32960, 
			"access" : "rw", 
			"description" : "Lock detect ON hysteresis", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "lock_detect_num_on", 
				"description" : "Lock detect ON hysteresis", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DIGPLL1_CFG1_Lock_detect_off", 
			"addr" : 32961, 
			"access" : "rw", 
			"description" : "Lock detect OFF hysteresis", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "lock_detect_num_off", 
				"description" : "HASH(0x16b6258)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DIGPLL1_CFG1_Clk_sel", 
			"addr" : 32962, 
			"access" : "rw", 
			"description" : "Clock select", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "clk_sel", 
				"description" : "Select clock input (from MMD)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DIGPLL1_CFG1_Shift_dsm", 
			"addr" : 32963, 
			"access" : "rw", 
			"description" : "Sigma-delta modulator bit shift", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "shift_dsm", 
				"description" : "Shift the bits that SDM operates on", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DIGPLL1_CFG2_K_word_l", 
			"addr" : 32976, 
			"access" : "rw", 
			"description" : "K word", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_k_word_l", 
				"description" : "SD fractional word", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DIGPLL1_CFG2_K_word_h", 
			"addr" : 32977, 
			"access" : "rw", 
			"description" : "K word", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_k_word_h", 
				"description" : "SD fractional word", 
				"bitOffset" : 0, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DIGPLL1_CFG2_Pgm_word", 
			"addr" : 32978, 
			"access" : "rw", 
			"description" : "Pgm word", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_pgm_word", 
				"description" : "MMD division word", 
				"bitOffset" : 0, 
				"bitWidth" : 10, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DIGPLL1_CFG2_SD_CFG", 
			"addr" : 32979, 
			"access" : "rw", 
			"description" : "SD config", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_sd_en", 
				"description" : "HASH(0x15a24f0)", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_sd_filter", 
				"description" : "HASH(0x15b2500)", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "lock_detect_rstn_unsynced", 
				"description" : "HASH(0x153f310)", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_sd_nreset", 
				"description" : "HASH(0x172b050)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DIGPLL1_CFG2_LD_STATUS", 
			"addr" : 32983, 
			"access" : "ro", 
			"description" : "Lock detect status", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_lock_detect", 
				"description" : "Lock detect", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "LOGEN0_CFG0_LOGEN_PLL_EN", 
			"addr" : 32832, 
			"access" : "rw", 
			"description" : "PLL LDOs Enable and Config", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_ldo_ctrl", 
				"description" : "Output voltage programming of LDO for PLL", 
				"bitOffset" : 4, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_ldo_byp", 
				"description" : "PLL LDO bypass enable  - used only for test and if there is any need to apply an external voltage to the PLL (in case of LDO malfunctioning)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "prescmmd_vco_pll_bg_en", 
				"description" : "Enables bandgap for LOGEN", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "prescmmd_ldo_en", 
				"description" : "Enables the VCO LDO", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "prescmmd_ldo_ctrl", 
				"description" : "Output voltage programming of LDO for VCO", 
				"bitOffset" : 9, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "prescmmd_ldo_byp", 
				"description" : "VCO LDO bypass enable  - used only for test and if there is any need to apply an external voltage to the PLL (in case of LDO malfunctioning)", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "vco_ldo_en", 
				"description" : "Enables the LDO which supplies_ MB MMD", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "vco_ldo_ctrl", 
				"description" : "Output voltage programming of LDO", 
				"bitOffset" : 13, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "vco_ldo_byp", 
				"description" : "LDO bypass enable  - used only for test and if there is any need to apply an external voltage to the PLL (in case of LDO malfunctioning). Requires LOGEN_ldo_en = 1", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_ldo_en", 
				"description" : "PLL LDO enable signal", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "LOGEN0_CFG0_PLL_LPF", 
			"addr" : 32833, 
			"access" : "rw", 
			"description" : "PLL Loop filter config", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_lf_bw", 
				"description" : "Bandwidth control of the PLL (changing the loopfilter cutoff for optimal integrated phase noise). A separate table with suggested PLL loop bandwidth as a function of frequency will be given.", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_csw0", 
				"description" : "Set cap switches for capbank 0", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_csw1", 
				"description" : "Set cap switches for capbank 1", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_csw2", 
				"description" : "Set cap switches for capbank 2", 
				"bitOffset" : 7, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_csw3", 
				"description" : "Set cap switches for capbank 3", 
				"bitOffset" : 9, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_csw4", 
				"description" : "Set cap switches for capbank 4", 
				"bitOffset" : 11, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_csw5", 
				"description" : "Set cap switches for capbank 5", 
				"bitOffset" : 13, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_3rdpole_inactive", 
				"description" : "option 1  disconnect 3rd pole in loop filter", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "LOGEN0_CFG0_LOGEN_PDCP", 
			"addr" : 32834, 
			"access" : "rw", 
			"description" : "PLL PDCP config", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_ldet_td", 
				"description" : "HASH(0x173a468)", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_bwboost", 
				"description" : "Enables the boost PLL bandwidth for fast locking - this feature is used in VCO calibration phase or during a RX to TX turn around. It boosts the PLL loop-filter bandwidth and allows for a quicker lock-in time.", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_cp_pulsew", 
				"description" : "Programming of the PLL charge pump current pulse width", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_cp_bias", 
				"description" : "Programming of the charge pump current in PLL", 
				"bitOffset" : 10, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_pdin_sel", 
				"description" : "HASH(0x1704658)", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_Ioffset", 
				"description" : "CP current offset for frac-N mode", 
				"bitOffset" : 13, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_biasFilter", 
				"description" : "HASH(0x16463e8)", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_R3rdpole", 
				"description" : "HASH(0x164a7a0)", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_C3rdpole", 
				"description" : "HASH(0x15a0e18)", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "LOGEN0_CFG0_LOGEN_STATUS", 
			"addr" : 32839, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_ldoready", 
				"description" : "Indicator from PLL LDO - Once the LDO reaches its output voltage", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_cal_compP", 
				"description" : "VCO calibration high detector", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_cal_compN", 
				"description" : "VCO calibration low detector", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "prescmmd_ldoready", 
				"description" : "Indicator from Prescaler/MMD LDO - Once the LDO reaches its output voltage", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "vco_ldoready", 
				"description" : "Indicator from VCO LDO - Once the LDO reaches its output voltage", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "LOGEN0_CFG1_PLL_and_FGMUX_EN", 
			"addr" : 32848, 
			"access" : "rw", 
			"description" : "PLL", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_en", 
				"description" : "Enables the PLL", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "vco_en", 
				"description" : "enables VCO based on vco_sel", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "en_presc_mmd", 
				"description" : "Enables first div/presc and recovering ampl (before presc) for LB and mmd", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "en_div_LB", 
				"description" : "Enables div going to modulators (2nd)", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "enM1_HB", 
				"description" : "Modulator Enable for RX HB", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "enM2_HB", 
				"description" : "Modulator Enable for TX HB", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "enM1_LB", 
				"description" : "Modulator Enable for RX LB", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "enM2_LB", 
				"description" : "Modulator Enable for TX LB", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "en_buf_HB", 
				"description" : "Enables recovering ampl (before presc)  and poliphase amp", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_vcoc_en", 
				"description" : "Enable signal for the vco cal analog part", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_pretune_en", 
				"description" : "Enable signal for the pretune", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "prescmmd_ldo_tst_en", 
				"description" : "Enables prescmmd LDO voltage in LOGEN test mux (FG mux)", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "vco_ldo_tst_en", 
				"description" : "Enables VCO LDO voltage in LOGEN test mux (FG mux)", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_ldo_tst_en", 
				"description" : "Enables PLL LDO output test", 
				"bitOffset" : 13, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_bg_tst_en", 
				"description" : "Enables LOGEN bandgap voltage in LOGEN test mux (FG mux)", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_vtune_testen", 
				"description" : "Enables PLL Vtune in LOGEN test mux (FG mux)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "LOGEN0_CFG1_PLL_VCO_CFG", 
			"addr" : 32849, 
			"access" : "rw", 
			"description" : "PLL VCO CAL and MISC Config", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "div4_LB", 
				"description" : "Switches between bypass mode and x4. Div4 and div2", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_vcoc_lo_ctrl", 
				"description" : "Program the low-level threshold of the VCOCAL analog compare", 
				"bitOffset" : 12, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_vcoc_hi_ctrl", 
				"description" : "Program the high-level threshold of the VCOCAL analog compare", 
				"bitOffset" : 14, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "vtune_ctrl", 
				"description" : "shifting var bias volt for centrering kVCO", 
				"bitOffset" : 9, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_vcoc_val", 
				"description" : "selecting the capacitor in the cap bank", 
				"bitOffset" : 3, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "vco_sel", 
				"description" : "VCO selection", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "LOGEN0_CFG1_PLL_REF_EN_CFG", 
			"addr" : 32850, 
			"access" : "rw", 
			"description" : "PLL REF EN and Config", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "boost_BUF", 
				"description" : "HASH(0x16d1660)", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "SRF_b", 
				"description" : "HASH(0x1578fe0)", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "vboffs_ovr", 
				"description" : "HASH(0x15fa2b8)", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "fhi_ovr", 
				"description" : "HASH(0x153abd0)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rext_dig", 
				"description" : "DAC reference resistor", 
				"bitOffset" : 6, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "en_presc_mmd24", 
				"description" : "24 GHz prescaler and MMD enable", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "en_EXTLB", 
				"description" : "External LB enable", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "en_EXTHB", 
				"description" : "External HB  enable", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_pretune_ictrl", 
				"description" : "Pretune bias current control", 
				"bitOffset" : 14, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_ref_sel", 
				"description" : "Reference select", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_ref_filt_en", 
				"description" : "Reference filter enable", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "LOGEN0_CFG1_PLL_MUX_CFG", 
			"addr" : 32851, 
			"access" : "rw", 
			"description" : "PLL TMUX", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pllmux_selp", 
				"description" : "Control of the internal LOGEN test-mux - positive output", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pllmux_seln", 
				"description" : "Control of the internal LOGEN test-mux - negative output", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "LOGEN0_CFG1_PLL_STATUS", 
			"addr" : 32855, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_lock_detect", 
				"description" : "PLL0 Lock Detector - If PLL is locked this bit is high", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "vco_ldoready", 
				"description" : "Indicator from VCO LDO and mmd LDO - Once the LDO reaches its output voltage", 
				"bitOffset" : 1, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_ldoready", 
				"description" : "Indicator from PLL LDO - Once the LDO reaches its output voltage", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "LOGEN1_CFG0_LOGEN_PLL_EN", 
			"addr" : 32912, 
			"access" : "rw", 
			"description" : "PLL LDOs Enable and Config", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_ldo_ctrl", 
				"description" : "Output voltage programming of LDO for PLL", 
				"bitOffset" : 4, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_ldo_byp", 
				"description" : "PLL LDO bypass enable  - used only for test and if there is any need to apply an external voltage to the PLL (in case of LDO malfunctioning)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "prescmmd_vco_pll_bg_en", 
				"description" : "Enables bandgap for LOGEN", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "prescmmd_ldo_en", 
				"description" : "Enables the VCO LDO", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "prescmmd_ldo_ctrl", 
				"description" : "Output voltage programming of LDO for VCO", 
				"bitOffset" : 9, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "prescmmd_ldo_byp", 
				"description" : "VCO LDO bypass enable  - used only for test and if there is any need to apply an external voltage to the PLL (in case of LDO malfunctioning)", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "vco_ldo_en", 
				"description" : "Enables the LDO which supplies_ MB MMD", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "vco_ldo_ctrl", 
				"description" : "Output voltage programming of LDO", 
				"bitOffset" : 13, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "vco_ldo_byp", 
				"description" : "LDO bypass enable  - used only for test and if there is any need to apply an external voltage to the PLL (in case of LDO malfunctioning). Requires LOGEN_ldo_en = 1", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_ldo_en", 
				"description" : "PLL LDO enable signal", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "LOGEN1_CFG0_PLL_LPF", 
			"addr" : 32913, 
			"access" : "rw", 
			"description" : "PLL Loop filter config", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_lf_bw", 
				"description" : "Bandwidth control of the PLL (changing the loopfilter cutoff for optimal integrated phase noise). A separate table with suggested PLL loop bandwidth as a function of frequency will be given.", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_csw0", 
				"description" : "Set cap switches for capbank 0", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_csw1", 
				"description" : "Set cap switches for capbank 1", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_csw2", 
				"description" : "Set cap switches for capbank 2", 
				"bitOffset" : 7, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_csw3", 
				"description" : "Set cap switches for capbank 3", 
				"bitOffset" : 9, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_csw4", 
				"description" : "Set cap switches for capbank 4", 
				"bitOffset" : 11, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_csw5", 
				"description" : "Set cap switches for capbank 5", 
				"bitOffset" : 13, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_3rdpole_inactive", 
				"description" : "option 1  disconnect 3rd pole in loop filter", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "LOGEN1_CFG0_LOGEN_PDCP", 
			"addr" : 32914, 
			"access" : "rw", 
			"description" : "PLL PDCP config", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_ldet_td", 
				"description" : "HASH(0x1711240)", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_bwboost", 
				"description" : "Enables the boost PLL bandwidth for fast locking - this feature is used in VCO calibration phase or during a RX to TX turn around. It boosts the PLL loop-filter bandwidth and allows for a quicker lock-in time.", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_cp_pulsew", 
				"description" : "Programming of the PLL charge pump current pulse width", 
				"bitOffset" : 8, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_cp_bias", 
				"description" : "Programming of the charge pump current in PLL", 
				"bitOffset" : 10, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_pdin_sel", 
				"description" : "HASH(0x156e750)", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_Ioffset", 
				"description" : "CP current offset for frac-N mode", 
				"bitOffset" : 13, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_biasFilter", 
				"description" : "HASH(0x17257b8)", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_R3rdpole", 
				"description" : "HASH(0x15770d8)", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_C3rdpole", 
				"description" : "HASH(0x15f8a58)", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "LOGEN1_CFG0_LOGEN_STATUS", 
			"addr" : 32919, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_ldoready", 
				"description" : "Indicator from PLL LDO - Once the LDO reaches its output voltage", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_cal_compP", 
				"description" : "VCO calibration high detector", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_cal_compN", 
				"description" : "VCO calibration low detector", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "prescmmd_ldoready", 
				"description" : "Indicator from Prescaler/MMD LDO - Once the LDO reaches its output voltage", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "vco_ldoready", 
				"description" : "Indicator from VCO LDO - Once the LDO reaches its output voltage", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "LOGEN1_CFG1_PLL_and_FGMUX_EN", 
			"addr" : 32928, 
			"access" : "rw", 
			"description" : "PLL", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_en", 
				"description" : "Enables the PLL", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "vco_en", 
				"description" : "enables VCO based on vco_sel", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "en_presc_mmd", 
				"description" : "Enables first div/presc and recovering ampl (before presc) for LB and mmd", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "en_div_LB", 
				"description" : "Enables div going to modulators (2nd)", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "enM1_HB", 
				"description" : "Modulator Enable for RX HB", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "enM2_HB", 
				"description" : "Modulator Enable for TX HB", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "enM1_LB", 
				"description" : "Modulator Enable for RX LB", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "enM2_LB", 
				"description" : "Modulator Enable for TX LB", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "en_buf_HB", 
				"description" : "Enables recovering ampl (before presc)  and poliphase amp", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_vcoc_en", 
				"description" : "Enable signal for the vco cal analog part", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_pretune_en", 
				"description" : "Enable signal for the pretune", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "prescmmd_ldo_tst_en", 
				"description" : "Enables prescmmd LDO voltage in LOGEN test mux (FG mux)", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "vco_ldo_tst_en", 
				"description" : "Enables VCO LDO voltage in LOGEN test mux (FG mux)", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_ldo_tst_en", 
				"description" : "Enables PLL LDO output test", 
				"bitOffset" : 13, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_bg_tst_en", 
				"description" : "Enables LOGEN bandgap voltage in LOGEN test mux (FG mux)", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_vtune_testen", 
				"description" : "Enables PLL Vtune in LOGEN test mux (FG mux)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "LOGEN1_CFG1_PLL_VCO_CFG", 
			"addr" : 32929, 
			"access" : "rw", 
			"description" : "PLL VCO CAL and MISC Config", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "div4_LB", 
				"description" : "Switches between bypass mode and x4. Div4 and div2", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_vcoc_lo_ctrl", 
				"description" : "Program the low-level threshold of the VCOCAL analog compare", 
				"bitOffset" : 12, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_vcoc_hi_ctrl", 
				"description" : "Program the high-level threshold of the VCOCAL analog compare", 
				"bitOffset" : 14, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "vtune_ctrl", 
				"description" : "shifting var bias volt for centrering kVCO", 
				"bitOffset" : 9, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_vcoc_val", 
				"description" : "selecting the capacitor in the cap bank", 
				"bitOffset" : 3, 
				"bitWidth" : 6, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "vco_sel", 
				"description" : "VCO selection", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "LOGEN1_CFG1_PLL_REF_EN_CFG", 
			"addr" : 32930, 
			"access" : "rw", 
			"description" : "PLL REF EN and Config", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "boost_BUF", 
				"description" : "HASH(0x15059e8)", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "SRF_b", 
				"description" : "HASH(0x16e5c48)", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "vboffs_ovr", 
				"description" : "HASH(0x151faa8)", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "fhi_ovr", 
				"description" : "HASH(0x1134b08)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rext_dig", 
				"description" : "DAC reference resistor", 
				"bitOffset" : 6, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "en_presc_mmd24", 
				"description" : "24 GHz prescaler and MMD enable", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "en_EXTLB", 
				"description" : "External LB enable", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "en_EXTHB", 
				"description" : "External HB  enable", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_pretune_ictrl", 
				"description" : "Pretune bias current control", 
				"bitOffset" : 14, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_ref_sel", 
				"description" : "Reference select", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_ref_filt_en", 
				"description" : "Reference filter enable", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "LOGEN1_CFG1_PLL_MUX_CFG", 
			"addr" : 32931, 
			"access" : "rw", 
			"description" : "PLL TMUX", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pllmux_selp", 
				"description" : "Control of the internal LOGEN test-mux - positive output", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pllmux_seln", 
				"description" : "Control of the internal LOGEN test-mux - negative output", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "LOGEN1_CFG1_PLL_STATUS", 
			"addr" : 32935, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "pll_lock_detect", 
				"description" : "PLL0 Lock Detector - If PLL is locked this bit is high", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "vco_ldoready", 
				"description" : "Indicator from VCO LDO and mmd LDO - Once the LDO reaches its output voltage", 
				"bitOffset" : 1, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_ldoready", 
				"description" : "Indicator from PLL LDO - Once the LDO reaches its output voltage", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "REF_XO_CFG0", 
			"addr" : 32768, 
			"access" : "rw", 
			"description" : "XO configuration", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "xo_slave_en", 
				"description" : "Enable XO LVDS output to slave chip", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "xo_refdrv0", 
				"description" : "XO clk driver programmability. It is two buffer stages distributed alon the 40MHz path internally within RF section of the chip (i.e. The 40MHz clock that is routed to RFPLLs). These bits program the first buffers.", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "xo_refdrv1", 
				"description" : "XO clk driver programmability. It is two buffer stages distributed along the 40MHz path internally within RF section of the chip (i.e. The 40MHz clock that is routed to RFPLLs). These bits program the second buffers.", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "xo_slave_bias_ctrl", 
				"description" : "Drive bias programmability for the XO LVDS output to slave chip", 
				"bitOffset" : 7, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "xo_ldo_ctrl", 
				"description" : "Output voltage programming of LDO for XO", 
				"bitOffset" : 9, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "xo_ldo_tst_en", 
				"description" : "Enable XO LDO output voltage on analog test bus", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "xo_bg_tst_en", 
				"description" : "Enable XO bandgap voltage on analog test bus", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "osc_clk_off", 
				"description" : "Turn off the 40MHz clock which is used for the glitch-less mux at power up. Please note that this is a OFF signal", 
				"bitOffset" : 13, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "pll_clk_doubler", 
				"description" : "Enable the clock doubler for the PLL reference clock (used to improve the phase noise of RF PLLs", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "xo_int_cap", 
				"description" : "Define wheather the XTAL cap is on-chip or off-chip on board. (it is the shunt capacitors of 8-9pF that is being controlled either being on-chip or externally off-chip).", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "xo_buff_mode_en", 
				"description" : "Run the master chip with external clock instead of the crystal - single ended input instead of a differential XTAL", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "REF_XO_TUNING", 
			"addr" : 32769, 
			"access" : "rw", 
			"description" : "XO PPM Tuning", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "xo_cbank_ctrl", 
				"description" : "XO internal capacitor bank control for frequency fine-tuning", 
				"bitOffset" : 0, 
				"bitWidth" : 7, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "REF_RCCAL", 
			"addr" : 32770, 
			"access" : "rw", 
			"description" : "RCCAL Configuration", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rccal_en", 
				"description" : "Enables the RCCAL", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rf_reset_n", 
				"description" : "RCCAL digital part reset signal (needs to be toggled everytime the chip has been power-up in order to define the state of flip-flops)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rccal_refclk_freq", 
				"description" : "RC calibration reference frequency programming. Sets internal division ratios", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rccal_force_en", 
				"description" : "Force rccal analog part enable", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rccal_forceclk_en", 
				"description" : "Force rccal clk enable", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rccal_tune", 
				"description" : "RC calibration Analog reference level adjustment", 
				"bitOffset" : 6, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "xo_pll_ref_nen_1_0", 
				"description" : "Enables XO output to PLL. Needed to be shut off when working with DAC as reference", 
				"bitOffset" : 9, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "REF_XO_RCCAL_STATUS", 
			"addr" : 32775, 
			"access" : "ro", 
			"description" : "RC CAL and XO status", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "xo_ldo_ready", 
				"description" : "XO LDO ready indicator signal", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rccal_value", 
				"description" : "Calibration value from the RCCAL", 
				"bitOffset" : 1, 
				"bitWidth" : 5, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rccal_ready", 
				"description" : "Indicator from RCCAL - bit will become high when the calibration is ready", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TXBB_TXBB_LPF_CFG0", 
			"addr" : 32784, 
			"access" : "rw", 
			"description" : "TX BBLPF Ouput Selection", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "txlpf0q_sel", 
				"description" : "Enables/selects the output transconductor stage driving the I/Q mixers. DAC0 - Q", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "txlpf1i_sel", 
				"description" : "Enables/selects the output transconductor stage driving the I/Q mixers. DAC1 - I", 
				"bitOffset" : 4, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "txlpf1q_sel", 
				"description" : "Enables/selects the output transconductor stage driving the I/Q mixers. DAC1 - Q", 
				"bitOffset" : 6, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "txlpf0i_sel", 
				"description" : "Enables/selects the output transconductor stage driving the I/Q mixers. DAC0 - I", 
				"bitOffset" : 0, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TXBB_TXBB_CFG1", 
			"addr" : 32785, 
			"access" : "rw", 
			"description" : "TX BBLPF Config", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "txlpf1_en", 
				"description" : "LPF0 (I&Q) enable", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "txlpf_qctrl", 
				"description" : "Q control of high-Q bi-quad.", 
				"bitOffset" : 9, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "txlpf_ctune", 
				"description" : "Filter tuning", 
				"bitOffset" : 12, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "txlpf0_en", 
				"description" : "LPF1 (I&Q) enable", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "txlpf_cmctrl", 
				"description" : "Common mode voltage tuning of the TX LPF", 
				"bitOffset" : 3, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "bbmix_v2i", 
				"description" : "TX I/Q Mixer transconductor current programming", 
				"bitOffset" : 1, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TXBB_TXBB_BYPASS", 
			"addr" : 32786, 
			"access" : "rw", 
			"description" : "", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "qout0_dc", 
				"description" : "TX I/Q mixer DC offset (Q0)", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "iout1_dc", 
				"description" : "TX I/Q mixer DC offset (I1)", 
				"bitOffset" : 8, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "qout1_dc", 
				"description" : "TX I/Q mixer DC offset (Q1)", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "iout0_dc", 
				"description" : "TX I/Q mixer DC offset (I0)", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TXBB_TXBB_SPARE2", 
			"addr" : 32787, 
			"access" : "rw", 
			"description" : "", 
			"busID" : 4, 
			"memType" : "RF1", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
			]
		}
	],
	"RF2" : [
		{
			"name" : "BIASLB_TXTR_BIASLB_EN0", 
			"addr" : 16848, 
			"access" : "rw", 
			"description" : "100uA bias enable to TRs TX", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "trlb_tx_en_15_0", 
				"description" : "Enable 100uA Ibias to TR_LB_15_0", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "BIASLB_TXRXTR_BIASLB_EN1", 
			"addr" : 16849, 
			"access" : "rw", 
			"description" : "100uA and 25uA bias enable to TRs RX and TX", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "trlb_bb_en_7_0", 
				"description" : "Enable 25uA Ibias to TR_LB_7_0", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trlb_tx_en_23_16", 
				"description" : "Enable 100uA Ibias to TR_LB_23_16", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "BIASLB_RXTR_BIASLB_EN2", 
			"addr" : 16850, 
			"access" : "rw", 
			"description" : "25uA bias enable to TRs RX", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "trlb_bb_en_23_8", 
				"description" : "Enable 25uA Ibias to TR_LB_23_8", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "BIASLB_TXTR_BIASLB_EN3", 
			"addr" : 16851, 
			"access" : "rw", 
			"description" : "CTAT and PTAT config  and enable", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "trlb_rx_split_en", 
				"description" : "Enbale bias current to DISTNET RX splitter", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trlb_tx_split_en", 
				"description" : "Enbale bias current to DISTNET TX splitter", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trlb_ptat_ctrl", 
				"description" : "Programming of the PTAT core", 
				"bitOffset" : 2, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trlb_ctat_ctrl", 
				"description" : "Programming of the CTAT core", 
				"bitOffset" : 4, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trlb_bias_tst_en", 
				"description" : "Enables the mainbias CTAT and PTAT test current to test-mux", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trlb_bias_en", 
				"description" : "Enables LBTR bias block", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trlb_lvds_en", 
				"description" : "Enables currents to LVDS block", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "BIASLB_TR_BIASLB_STATUS", 
			"addr" : 16855, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x15a0158)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DISTNET_LB_DISTNLB_RX_CFG", 
			"addr" : 16832, 
			"access" : "rw", 
			"description" : "RX control of DISTNET_LB", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_split_sel", 
				"description" : "Enable RX splitter output", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx0_en", 
				"description" : "Enable RX left amplifier", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx1_en", 
				"description" : "Enable RX right amplifier", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "extrx_en", 
				"description" : "Enable RX external amplifier", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx0_gain", 
				"description" : "Power control RX_0 amplifier (2dB steps)", 
				"bitOffset" : 6, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx1_gain", 
				"description" : "Power control RX_1 amplifier (2dB steps)", 
				"bitOffset" : 9, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "extrx_gain", 
				"description" : "Power control EXT_RX (2dB steps)", 
				"bitOffset" : 12, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DISTNET_LB_DISTLB_TX_CFG", 
			"addr" : 16833, 
			"access" : "rw", 
			"description" : "TX control of DISTNET_LB", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx0_en", 
				"description" : "Enable TX left amplifier", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx1_en", 
				"description" : "Enable TX right amplifier", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "exttx_en", 
				"description" : "Enable TX external amplifier", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx0_gain", 
				"description" : "Power control TX_0 amplifier (2dB steps)", 
				"bitOffset" : 6, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx1_gain", 
				"description" : "Power control TX_1 amplifier (2dB steps)", 
				"bitOffset" : 9, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "exttx_gain", 
				"description" : "Power control EXT_TX (2dB steps)", 
				"bitOffset" : 12, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_split_sel", 
				"description" : "Enable TX splitter output", 
				"bitOffset" : 0, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DISTNET_LB_DISTLB_BPSK_CFG", 
			"addr" : 16834, 
			"access" : "rw", 
			"description" : "BPSK control", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx0_bpsk_invert", 
				"description" : "Left TX amplifier BPSK value", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx1_bpsk_invert", 
				"description" : "Right TX amplifier BPSK value", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "exttx_bpsk_invert", 
				"description" : "External TX amplifier BPSK value", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "extrx_bpsk_invert", 
				"description" : "External RX amplifier BPSK value", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx1_bpsk_invert", 
				"description" : "Right RX amplifier BPSK value", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx0_bpsk_invert", 
				"description" : "Left RX amplifier BPSK value", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DISTNET_LB_DISTLB_BPSK_SRC", 
			"addr" : 16835, 
			"access" : "rw", 
			"description" : "BPSK source mapping", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx0_bpsk_src", 
				"description" : "Left TX amplifier BPSK source '0' FAST bus control", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx1_bpsk_src", 
				"description" : "Right TX amplifier BPSK source '0' FAST bus control", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "exttx_bpsk_src", 
				"description" : "External TX amplifier BPSK source '0' FAST bus control", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "extrx_bpsk_src", 
				"description" : "External RX amplifier BPSK source '0' FAST bus control", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx1_bpsk_src", 
				"description" : "Right RX amplifier BPSK source '0' FAST bus control", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx0_bpsk_src", 
				"description" : "Left RX amplifier BPSK source '0' FAST bus control", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DISTNET_LB_BIAS_STATUS", 
			"addr" : 16839, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
			]
		},
		{
			"name" : "TRLB0_TR_RX", 
			"addr" : 16384, 
			"access" : "rw", 
			"description" : "TR RX Module Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX Mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bypass_en", 
				"description" : "Enable Bypass mode in RX Mixer", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dcpath_en", 
				"description" : "Short RX DC-blocking capacitor", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "BB LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_invert", 
				"description" : "Switch polarity of bypass mixer", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB0_TR_TX", 
			"addr" : 16385, 
			"access" : "rw", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "TX amplfier enable. Has slower turn ON time therefore can be kept ON in RX mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB0_TR_GAIN", 
			"addr" : 16386, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX BB LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB0_TR_SOURCE_CTRL", 
			"addr" : 16387, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB0_TR_STATUS", 
			"addr" : 16391, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x155d760)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB1_TR_RX", 
			"addr" : 16400, 
			"access" : "rw", 
			"description" : "TR RX Module Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX Mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bypass_en", 
				"description" : "Enable Bypass mode in RX Mixer", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dcpath_en", 
				"description" : "Short RX DC-blocking capacitor", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "BB LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_invert", 
				"description" : "Switch polarity of bypass mixer", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB1_TR_TX", 
			"addr" : 16401, 
			"access" : "rw", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "TX amplfier enable. Has slower turn ON time therefore can be kept ON in RX mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB1_TR_GAIN", 
			"addr" : 16402, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX BB LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB1_TR_SOURCE_CTRL", 
			"addr" : 16403, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB1_TR_STATUS", 
			"addr" : 16407, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x1733470)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB10_TR_RX", 
			"addr" : 16544, 
			"access" : "rw", 
			"description" : "TR RX Module Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX Mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bypass_en", 
				"description" : "Enable Bypass mode in RX Mixer", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dcpath_en", 
				"description" : "Short RX DC-blocking capacitor", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "BB LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_invert", 
				"description" : "Switch polarity of bypass mixer", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB10_TR_TX", 
			"addr" : 16545, 
			"access" : "rw", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "TX amplfier enable. Has slower turn ON time therefore can be kept ON in RX mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB10_TR_GAIN", 
			"addr" : 16546, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX BB LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB10_TR_SOURCE_CTRL", 
			"addr" : 16547, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB10_TR_STATUS", 
			"addr" : 16551, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x1529840)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB11_TR_RX", 
			"addr" : 16560, 
			"access" : "rw", 
			"description" : "TR RX Module Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX Mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bypass_en", 
				"description" : "Enable Bypass mode in RX Mixer", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dcpath_en", 
				"description" : "Short RX DC-blocking capacitor", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "BB LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_invert", 
				"description" : "Switch polarity of bypass mixer", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB11_TR_TX", 
			"addr" : 16561, 
			"access" : "rw", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "TX amplfier enable. Has slower turn ON time therefore can be kept ON in RX mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB11_TR_GAIN", 
			"addr" : 16562, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX BB LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB11_TR_SOURCE_CTRL", 
			"addr" : 16563, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB11_TR_STATUS", 
			"addr" : 16567, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x1633978)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB12_TR_RX", 
			"addr" : 16640, 
			"access" : "rw", 
			"description" : "TR RX Module Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX Mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bypass_en", 
				"description" : "Enable Bypass mode in RX Mixer", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dcpath_en", 
				"description" : "Short RX DC-blocking capacitor", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "BB LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_invert", 
				"description" : "Switch polarity of bypass mixer", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB12_TR_TX", 
			"addr" : 16641, 
			"access" : "rw", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "TX amplfier enable. Has slower turn ON time therefore can be kept ON in RX mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB12_TR_GAIN", 
			"addr" : 16642, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX BB LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB12_TR_SOURCE_CTRL", 
			"addr" : 16643, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB12_TR_STATUS", 
			"addr" : 16647, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x164cf10)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB13_TR_RX", 
			"addr" : 16656, 
			"access" : "rw", 
			"description" : "TR RX Module Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX Mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bypass_en", 
				"description" : "Enable Bypass mode in RX Mixer", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dcpath_en", 
				"description" : "Short RX DC-blocking capacitor", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "BB LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_invert", 
				"description" : "Switch polarity of bypass mixer", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB13_TR_TX", 
			"addr" : 16657, 
			"access" : "rw", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "TX amplfier enable. Has slower turn ON time therefore can be kept ON in RX mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB13_TR_GAIN", 
			"addr" : 16658, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX BB LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB13_TR_SOURCE_CTRL", 
			"addr" : 16659, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB13_TR_STATUS", 
			"addr" : 16663, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x15a0878)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB14_TR_RX", 
			"addr" : 16672, 
			"access" : "rw", 
			"description" : "TR RX Module Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX Mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bypass_en", 
				"description" : "Enable Bypass mode in RX Mixer", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dcpath_en", 
				"description" : "Short RX DC-blocking capacitor", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "BB LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_invert", 
				"description" : "Switch polarity of bypass mixer", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB14_TR_TX", 
			"addr" : 16673, 
			"access" : "rw", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "TX amplfier enable. Has slower turn ON time therefore can be kept ON in RX mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB14_TR_GAIN", 
			"addr" : 16674, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX BB LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB14_TR_SOURCE_CTRL", 
			"addr" : 16675, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB14_TR_STATUS", 
			"addr" : 16679, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x16864e0)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB15_TR_RX", 
			"addr" : 16688, 
			"access" : "rw", 
			"description" : "TR RX Module Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX Mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bypass_en", 
				"description" : "Enable Bypass mode in RX Mixer", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dcpath_en", 
				"description" : "Short RX DC-blocking capacitor", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "BB LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_invert", 
				"description" : "Switch polarity of bypass mixer", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB15_TR_TX", 
			"addr" : 16689, 
			"access" : "rw", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "TX amplfier enable. Has slower turn ON time therefore can be kept ON in RX mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB15_TR_GAIN", 
			"addr" : 16690, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX BB LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB15_TR_SOURCE_CTRL", 
			"addr" : 16691, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB15_TR_STATUS", 
			"addr" : 16695, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x168c258)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB16_TR_RX", 
			"addr" : 16704, 
			"access" : "rw", 
			"description" : "TR RX Module Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX Mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bypass_en", 
				"description" : "Enable Bypass mode in RX Mixer", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dcpath_en", 
				"description" : "Short RX DC-blocking capacitor", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "BB LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_invert", 
				"description" : "Switch polarity of bypass mixer", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB16_TR_TX", 
			"addr" : 16705, 
			"access" : "rw", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "TX amplfier enable. Has slower turn ON time therefore can be kept ON in RX mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB16_TR_GAIN", 
			"addr" : 16706, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX BB LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB16_TR_SOURCE_CTRL", 
			"addr" : 16707, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB16_TR_STATUS", 
			"addr" : 16711, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x1545570)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB17_TR_RX", 
			"addr" : 16720, 
			"access" : "rw", 
			"description" : "TR RX Module Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX Mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bypass_en", 
				"description" : "Enable Bypass mode in RX Mixer", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dcpath_en", 
				"description" : "Short RX DC-blocking capacitor", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "BB LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_invert", 
				"description" : "Switch polarity of bypass mixer", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB17_TR_TX", 
			"addr" : 16721, 
			"access" : "rw", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "TX amplfier enable. Has slower turn ON time therefore can be kept ON in RX mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB17_TR_GAIN", 
			"addr" : 16722, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX BB LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB17_TR_SOURCE_CTRL", 
			"addr" : 16723, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB17_TR_STATUS", 
			"addr" : 16727, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x15689f8)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB18_TR_RX", 
			"addr" : 16736, 
			"access" : "rw", 
			"description" : "TR RX Module Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX Mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bypass_en", 
				"description" : "Enable Bypass mode in RX Mixer", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dcpath_en", 
				"description" : "Short RX DC-blocking capacitor", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "BB LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_invert", 
				"description" : "Switch polarity of bypass mixer", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB18_TR_TX", 
			"addr" : 16737, 
			"access" : "rw", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "TX amplfier enable. Has slower turn ON time therefore can be kept ON in RX mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB18_TR_GAIN", 
			"addr" : 16738, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX BB LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB18_TR_SOURCE_CTRL", 
			"addr" : 16739, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB18_TR_STATUS", 
			"addr" : 16743, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x16816c8)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB19_TR_RX", 
			"addr" : 16752, 
			"access" : "rw", 
			"description" : "TR RX Module Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX Mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bypass_en", 
				"description" : "Enable Bypass mode in RX Mixer", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dcpath_en", 
				"description" : "Short RX DC-blocking capacitor", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "BB LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_invert", 
				"description" : "Switch polarity of bypass mixer", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB19_TR_TX", 
			"addr" : 16753, 
			"access" : "rw", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "TX amplfier enable. Has slower turn ON time therefore can be kept ON in RX mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB19_TR_GAIN", 
			"addr" : 16754, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX BB LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB19_TR_SOURCE_CTRL", 
			"addr" : 16755, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB19_TR_STATUS", 
			"addr" : 16759, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x15513e8)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB2_TR_RX", 
			"addr" : 16416, 
			"access" : "rw", 
			"description" : "TR RX Module Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX Mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bypass_en", 
				"description" : "Enable Bypass mode in RX Mixer", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dcpath_en", 
				"description" : "Short RX DC-blocking capacitor", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "BB LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_invert", 
				"description" : "Switch polarity of bypass mixer", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB2_TR_TX", 
			"addr" : 16417, 
			"access" : "rw", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "TX amplfier enable. Has slower turn ON time therefore can be kept ON in RX mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB2_TR_GAIN", 
			"addr" : 16418, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX BB LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB2_TR_SOURCE_CTRL", 
			"addr" : 16419, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB2_TR_STATUS", 
			"addr" : 16423, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x1556a30)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB20_TR_RX", 
			"addr" : 16768, 
			"access" : "rw", 
			"description" : "TR RX Module Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX Mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bypass_en", 
				"description" : "Enable Bypass mode in RX Mixer", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dcpath_en", 
				"description" : "Short RX DC-blocking capacitor", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "BB LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_invert", 
				"description" : "Switch polarity of bypass mixer", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB20_TR_TX", 
			"addr" : 16769, 
			"access" : "rw", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "TX amplfier enable. Has slower turn ON time therefore can be kept ON in RX mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB20_TR_GAIN", 
			"addr" : 16770, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX BB LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB20_TR_SOURCE_CTRL", 
			"addr" : 16771, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB20_TR_STATUS", 
			"addr" : 16775, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x17502d0)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB21_TR_RX", 
			"addr" : 16784, 
			"access" : "rw", 
			"description" : "TR RX Module Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX Mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bypass_en", 
				"description" : "Enable Bypass mode in RX Mixer", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dcpath_en", 
				"description" : "Short RX DC-blocking capacitor", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "BB LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_invert", 
				"description" : "Switch polarity of bypass mixer", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB21_TR_TX", 
			"addr" : 16785, 
			"access" : "rw", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "TX amplfier enable. Has slower turn ON time therefore can be kept ON in RX mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB21_TR_GAIN", 
			"addr" : 16786, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX BB LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB21_TR_SOURCE_CTRL", 
			"addr" : 16787, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB21_TR_STATUS", 
			"addr" : 16791, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x1133ec0)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB22_TR_RX", 
			"addr" : 16800, 
			"access" : "rw", 
			"description" : "TR RX Module Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX Mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bypass_en", 
				"description" : "Enable Bypass mode in RX Mixer", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dcpath_en", 
				"description" : "Short RX DC-blocking capacitor", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "BB LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_invert", 
				"description" : "Switch polarity of bypass mixer", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB22_TR_TX", 
			"addr" : 16801, 
			"access" : "rw", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "TX amplfier enable. Has slower turn ON time therefore can be kept ON in RX mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB22_TR_GAIN", 
			"addr" : 16802, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX BB LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB22_TR_SOURCE_CTRL", 
			"addr" : 16803, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB22_TR_STATUS", 
			"addr" : 16807, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x16f6420)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB23_TR_RX", 
			"addr" : 16816, 
			"access" : "rw", 
			"description" : "TR RX Module Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX Mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bypass_en", 
				"description" : "Enable Bypass mode in RX Mixer", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dcpath_en", 
				"description" : "Short RX DC-blocking capacitor", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "BB LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_invert", 
				"description" : "Switch polarity of bypass mixer", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB23_TR_TX", 
			"addr" : 16817, 
			"access" : "rw", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "TX amplfier enable. Has slower turn ON time therefore can be kept ON in RX mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB23_TR_GAIN", 
			"addr" : 16818, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX BB LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB23_TR_SOURCE_CTRL", 
			"addr" : 16819, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB23_TR_STATUS", 
			"addr" : 16823, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x15fae40)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB3_TR_RX", 
			"addr" : 16432, 
			"access" : "rw", 
			"description" : "TR RX Module Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX Mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bypass_en", 
				"description" : "Enable Bypass mode in RX Mixer", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dcpath_en", 
				"description" : "Short RX DC-blocking capacitor", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "BB LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_invert", 
				"description" : "Switch polarity of bypass mixer", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB3_TR_TX", 
			"addr" : 16433, 
			"access" : "rw", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "TX amplfier enable. Has slower turn ON time therefore can be kept ON in RX mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB3_TR_GAIN", 
			"addr" : 16434, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX BB LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB3_TR_SOURCE_CTRL", 
			"addr" : 16435, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB3_TR_STATUS", 
			"addr" : 16439, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x16ea670)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB4_TR_RX", 
			"addr" : 16448, 
			"access" : "rw", 
			"description" : "TR RX Module Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX Mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bypass_en", 
				"description" : "Enable Bypass mode in RX Mixer", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dcpath_en", 
				"description" : "Short RX DC-blocking capacitor", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "BB LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_invert", 
				"description" : "Switch polarity of bypass mixer", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB4_TR_TX", 
			"addr" : 16449, 
			"access" : "rw", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "TX amplfier enable. Has slower turn ON time therefore can be kept ON in RX mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB4_TR_GAIN", 
			"addr" : 16450, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX BB LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB4_TR_SOURCE_CTRL", 
			"addr" : 16451, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB4_TR_STATUS", 
			"addr" : 16455, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x164d468)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB5_TR_RX", 
			"addr" : 16464, 
			"access" : "rw", 
			"description" : "TR RX Module Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX Mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bypass_en", 
				"description" : "Enable Bypass mode in RX Mixer", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dcpath_en", 
				"description" : "Short RX DC-blocking capacitor", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "BB LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_invert", 
				"description" : "Switch polarity of bypass mixer", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB5_TR_TX", 
			"addr" : 16465, 
			"access" : "rw", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "TX amplfier enable. Has slower turn ON time therefore can be kept ON in RX mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB5_TR_GAIN", 
			"addr" : 16466, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX BB LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB5_TR_SOURCE_CTRL", 
			"addr" : 16467, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB5_TR_STATUS", 
			"addr" : 16471, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x155d4d8)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB6_TR_RX", 
			"addr" : 16480, 
			"access" : "rw", 
			"description" : "TR RX Module Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX Mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bypass_en", 
				"description" : "Enable Bypass mode in RX Mixer", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dcpath_en", 
				"description" : "Short RX DC-blocking capacitor", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "BB LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_invert", 
				"description" : "Switch polarity of bypass mixer", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB6_TR_TX", 
			"addr" : 16481, 
			"access" : "rw", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "TX amplfier enable. Has slower turn ON time therefore can be kept ON in RX mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB6_TR_GAIN", 
			"addr" : 16482, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX BB LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB6_TR_SOURCE_CTRL", 
			"addr" : 16483, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB6_TR_STATUS", 
			"addr" : 16487, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x16f9f70)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB7_TR_RX", 
			"addr" : 16496, 
			"access" : "rw", 
			"description" : "TR RX Module Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX Mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bypass_en", 
				"description" : "Enable Bypass mode in RX Mixer", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dcpath_en", 
				"description" : "Short RX DC-blocking capacitor", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "BB LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_invert", 
				"description" : "Switch polarity of bypass mixer", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB7_TR_TX", 
			"addr" : 16497, 
			"access" : "rw", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "TX amplfier enable. Has slower turn ON time therefore can be kept ON in RX mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB7_TR_GAIN", 
			"addr" : 16498, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX BB LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB7_TR_SOURCE_CTRL", 
			"addr" : 16499, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB7_TR_STATUS", 
			"addr" : 16503, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x17045b0)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB8_TR_RX", 
			"addr" : 16512, 
			"access" : "rw", 
			"description" : "TR RX Module Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX Mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bypass_en", 
				"description" : "Enable Bypass mode in RX Mixer", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dcpath_en", 
				"description" : "Short RX DC-blocking capacitor", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "BB LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_invert", 
				"description" : "Switch polarity of bypass mixer", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB8_TR_TX", 
			"addr" : 16513, 
			"access" : "rw", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "TX amplfier enable. Has slower turn ON time therefore can be kept ON in RX mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB8_TR_GAIN", 
			"addr" : 16514, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX BB LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB8_TR_SOURCE_CTRL", 
			"addr" : 16515, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB8_TR_STATUS", 
			"addr" : 16519, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x1683b38)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB9_TR_RX", 
			"addr" : 16528, 
			"access" : "rw", 
			"description" : "TR RX Module Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX Mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bypass_en", 
				"description" : "Enable Bypass mode in RX Mixer", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dcpath_en", 
				"description" : "Short RX DC-blocking capacitor", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "BB LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_invert", 
				"description" : "Switch polarity of bypass mixer", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB9_TR_TX", 
			"addr" : 16529, 
			"access" : "rw", 
			"description" : "TR Module Bias Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "TX amplfier enable. Has slower turn ON time therefore can be kept ON in RX mode", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB9_TR_GAIN", 
			"addr" : 16530, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX BB LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB9_TR_SOURCE_CTRL", 
			"addr" : 16531, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRLB9_TR_STATUS", 
			"addr" : 16535, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 1, 
			"memType" : "RF2", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x1576718)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		}
	],
	"RF3" : [
		{
			"name" : "BIASHB0_TR_BIASHB_EN0", 
			"addr" : 20928, 
			"access" : "rw", 
			"description" : "TR TX Bias currents", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "trhb_tx_en", 
				"description" : "Enables TX 100uA currents to TR modules 0 to 15", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "BIASHB0_TR_BIASHB_EN1", 
			"addr" : 20929, 
			"access" : "rw", 
			"description" : "TR TX and RX Bias currents", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "trhb_bb_en", 
				"description" : "Enables RX 25uA currents to TR modules 0-7", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trhb_tx_en", 
				"description" : "Enables TX 100uA currents to TR modules 16-23", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "BIASHB0_TR_BIASHB_EN2", 
			"addr" : 20930, 
			"access" : "rw", 
			"description" : "TR RX Bias currents", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "trhb_bb_en", 
				"description" : "Enables RX 25uA currents to TR modules 8-23", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "BIASHB0_TR_BIASHB_EN3", 
			"addr" : 20931, 
			"access" : "rw", 
			"description" : "Bias CTRL and enable", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "trhb_ctat_ctrl", 
				"description" : "Programming of the CTAT core", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trhb_x4_en", 
				"description" : "Enables bias current of the x4", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trhb_multdrv_en", 
				"description" : "Enables bias currents for multiplier dirver", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trhb_extamp_en", 
				"description" : "Enables bias currents for ext output amplifier", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trhb_2split_en", 
				"description" : "Enables bias currents for the spliter to TR 0-11", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trhb_3split_en", 
				"description" : "Enables bias currents for the spliter to TR 12-23", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trhb_mbdrv_en", 
				"description" : "Enables bias current for mb driver", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trhb_hbdrv_en", 
				"description" : "Enables bias current for hb driver", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trhb_lvds_en", 
				"description" : "Enables current for the LVDS interface of the BPSK", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trhb_ptat_ctrl", 
				"description" : "Programming of the PTAT core", 
				"bitOffset" : 1, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trhb_bias_en", 
				"description" : "Enables TRHB0 BIAS block", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "BIASHB0_TR_BIASHB_STATUS", 
			"addr" : 20935, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
			]
		},
		{
			"name" : "DISTNET_HB0_CFG0_DISTNET_HB_MB_EN_BPSK", 
			"addr" : 20944, 
			"access" : "rw", 
			"description" : "Controls MB and EXT enabling and bpsk", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "extamp_en", 
				"description" : "enable of EXT amp TX side", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa_ded_en", 
				"description" : "enabling the MB PA which feeds TX LO to TR0- TR23", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa_cros_en", 
				"description" : "enabling the MB PA which feeds TX LO to  TR24- TR47", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa0_cros_en", 
				"description" : "enabling the MB PA which feeds TR0- TR11 from an RX LO from the other half", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa1_cros_en", 
				"description" : "enabling the MB PA which feeds TR12- TR23 from an RX LO  from the other half", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa0_ded_en", 
				"description" : "enabling the MB PA which feeds TR0- TR11 from a TX LO from this half", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa1_ded_en", 
				"description" : "enabling the MB PA which feeds TR12- TR23 from a TX LO from this half", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "extamp_bpsk", 
				"description" : "bpsk toggle of EXT amp TX side", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa_ded_bpsk", 
				"description" : "bpsk toggle the MB PA which feeds TX LO to TR0- TR23", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa_cros_bpsk", 
				"description" : "bpsk toggle the MB PA which feeds TX LO to  TR24- TR47", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa0_cros_bpsk", 
				"description" : "bpsk toggle the MB PA which feeds TR0- TR11 from an RX LO from the other half", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa1_cros_bpsk", 
				"description" : "bpsk toggle the MB PA which feeds TR12- TR23 from an RX LO  from the other half", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa0_ded_bpsk", 
				"description" : "bpsk toggle the MB PA which feeds TR0- TR11 from a TX LO from this half", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa1_ded_bpsk", 
				"description" : "bpsk toggle the MB PA which feeds TR12- TR23 from a TX LO from this half", 
				"bitOffset" : 13, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DISTNET_HB0_CFG0_DISTNET_HB_MB_PWR_FE", 
			"addr" : 20945, 
			"access" : "rw", 
			"description" : "Controls power on MB and EXT front end PAs", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "mbpa0_cros_bias", 
				"description" : "Power control of MB PA which feeds TR0- TR11 from an RX LO from the other half", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa1_cros_bias", 
				"description" : "Power control of MB PA which feeds TR12- TR23 from an RX LO  from the other half", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa0_ded_bias", 
				"description" : "Power control of MB PA which feeds TR0- TR11 from a TX LO from this half", 
				"bitOffset" : 8, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa1_ded_bias", 
				"description" : "Power control of MB PA which feeds TR12- TR23 from a TX LO from this half", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DISTNET_HB0_CFG0_DISTNET_HB_MB_PWR_CENTER", 
			"addr" : 20946, 
			"access" : "rw", 
			"description" : "Controls power on MB and EXT center PAs", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "mbpa_cros_bias", 
				"description" : "Power control of MB PA which feeds TX LO to  TR24- TR47", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa_ded_bias", 
				"description" : "Power control of MB PA which feeds TX LO to TR0- TR23", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "extamp_bias", 
				"description" : "Power control of EXT amp TX side", 
				"bitOffset" : 8, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "extamp_att_ctrl", 
				"description" : "Attenuation level control of EXT amp TX side", 
				"bitOffset" : 12, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "extamp_att_ctrl_en", 
				"description" : "enable Attenuation level control of EXT amp TX side", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DISTNET_HB0_CFG0_DISTNET_HB_MB_SPLIT_SEL", 
			"addr" : 20947, 
			"access" : "rw", 
			"description" : "MB", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "_3split_sel_0", 
				"description" : "EXT path on or off", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "_3split_sel_1", 
				"description" : "HB TX path on or off", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "_3split_sel_2", 
				"description" : "MB TX path on or off", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "_2split_sel_0", 
				"description" : "Selecting MB feed for TX LO TR0- TR23", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "_2split_sel_1", 
				"description" : "Selecting MB feed for TX LO TR24- TR47", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "_2split_sel_ded_0", 
				"description" : "enabling the MB feed of TR12- TR23 from a TX LO from this half", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "_2split_sel_ded_1", 
				"description" : "enabling the MB feed of TR0- TR11 from a TX LO from this half", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "_2split_sel_cros_0", 
				"description" : "enabling the MB PA which feeds TR12- TR23 from an RX LO  from the other half", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "_2split_sel_cros_1", 
				"description" : "enabling the MB PA which feeds TR0- TR11 from an RX LO from the other half", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "extamp_cap_sel", 
				"description" : "External amp - capacitor selection (currently place holder )", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Mult_driver_cap_sel", 
				"description" : "Multiplier driver  - capacitor selection", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DISTNET_HB0_CFG0_DISTNET_HB_STATUS", 
			"addr" : 20951, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
			]
		},
		{
			"name" : "DISTNET_HB0_CFG1_DISTNET_HB_HB_EN_BPSK", 
			"addr" : 20960, 
			"access" : "rw", 
			"description" : "Controls HB enabling and bpsk", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "mult_en_0", 
				"description" : "enabling the driver of the multiplier TX side", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mult_en_1", 
				"description" : "enabling the 1st doubler of the multiplier TX side", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mult_en_2", 
				"description" : "enabling the intermidiate stage of the multiplier TX side", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mult_en_3", 
				"description" : "enabling the 2nd doubler of the multiplier TX side", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mult_drv_att_ctrl_en", 
				"description" : "enable Attenuation level control of multiplier driver amp TX side", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa_ded_en", 
				"description" : "enabling the HB PA which feeds TX LO to TR0- TR23", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa_cros_en", 
				"description" : "enabling the HB PA which feeds TX LO to  TR24- TR47", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa0_cros_en", 
				"description" : "enabling the HB PA which feeds TR0- TR11 from an RX LO from the other half", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa1_cros_en", 
				"description" : "enabling the HB PA which feeds TR12- TR23 from an RX LO  from the other half", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa0_ded_en", 
				"description" : "enabling the HB PA which feeds TR0- TR11 from a TX LO from this half", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa1_ded_en", 
				"description" : "enabling the HB PA which feeds TR12- TR23 from a TX LO from this half", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa0_cros_bpsk", 
				"description" : "bpsk toggle the HB PA which feeds TR0- TR11 from an RX LO from the other half", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa1_cros_bpsk", 
				"description" : "bpsk toggle the HB PA which feeds TR12- TR23 from an RX LO  from the other half", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa0_ded_bpsk", 
				"description" : "bpsk toggle the HB PA which feeds TR0- TR11 from a TX LO from this half", 
				"bitOffset" : 13, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa1_ded_bpsk", 
				"description" : "bpsk toggle the HB PA which feeds TR12- TR23 from a TX LO from this half", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa_ded_bpsk", 
				"description" : "bpsk toggle the HB PA which feeds TX LO to TR0- TR23", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DISTNET_HB0_CFG1_DISTNET_HB_HB_PWR_FE", 
			"addr" : 20961, 
			"access" : "rw", 
			"description" : "Controls power on HB front end PAs", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "hbpa0_cros_bias", 
				"description" : "Power control of HB PA which feeds TR0- TR11 from an RX LO from the other half", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa1_cros_bias", 
				"description" : "Power control of HB PA which feeds TR12- TR23 from an RX LO  from the other half", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa0_ded_bias", 
				"description" : "Power control of HB PA which feeds TR0- TR11 from a TX LO from this half", 
				"bitOffset" : 8, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa1_ded_bias", 
				"description" : "Power control of HB PA which feeds TR12- TR23 from a TX LO from this half", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DISTNET_HB0_CFG1_DISTNET_HB_HB_PWR_CENTER", 
			"addr" : 20962, 
			"access" : "rw", 
			"description" : "Controls power on HB center PAs", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "hbpa_cros_bias", 
				"description" : "Power control of HB PA which feeds TX LO to  TR24- TR47", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa_ded_bias", 
				"description" : "Power control of HB PA which feeds TX LO to TR0- TR23", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa_ded_pre_en", 
				"description" : "enabling the HB pre PA which feeds TX LO to TR0- TR23", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa_cros_pre_en", 
				"description" : "enabling the HB pre PA which feeds TX LO to  TR24- TR47", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa0_cros_pre_en", 
				"description" : "enabling the HB pre PA which feeds TR0- TR11 from an RX LO from the other half", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa1_cros_pre_en", 
				"description" : "enabling the HB pre PA which feeds TR12- TR23 from an RX LO  from the other half", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa0_ded_pre_en", 
				"description" : "enabling the HB pre PA which feeds TR0- TR11 from a TX LO from this half", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa1_ded_pre_en", 
				"description" : "enabling the HB pre PA which feeds TR12- TR23 from a TX LO from this half", 
				"bitOffset" : 13, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa_cros_bpsk", 
				"description" : "bpsk toggle the HB PA which feeds TX LO to  TR24- TR47", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mult_drv_bpsk", 
				"description" : "bpsk toggle the driver of the multiplier", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DISTNET_HB0_CFG1_DISTNET_HB_HB_MULT_CFG", 
			"addr" : 20963, 
			"access" : "rw", 
			"description" : "Controls bias on TX multiplier and TX multiplier d", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "mult_drv_bias", 
				"description" : "Bias control on the 3rd stage of the driver multiplier TX side", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mult_doub1_bias", 
				"description" : "Bias control on the 1st doubler stage of the multiplier TX side", 
				"bitOffset" : 4, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mult_amp_bias", 
				"description" : "Bias control on the intermidiate stage of the multiplier TX side", 
				"bitOffset" : 7, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mult_doub2_bias", 
				"description" : "Bias control on the 2nd doubler stage of the multiplier TX side", 
				"bitOffset" : 10, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mult_drv_att_ctrl", 
				"description" : "Attenuation level control of driver to multiplier on TX side", 
				"bitOffset" : 13, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DISTNET_HB0_CFG1_DISTNET_HB_STATUS", 
			"addr" : 20967, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
			]
		},
		{
			"name" : "TMUX0_TMUX_CTRL", 
			"addr" : 20976, 
			"access" : "rw", 
			"description" : "TMUX0 Control", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "mux1sel", 
				"description" : "TMUX0", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mux2sel", 
				"description" : "TMUX0", 
				"bitOffset" : 8, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mux3sel", 
				"description" : "TMUX0", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mux0sel", 
				"description" : "TMUX0", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB0_TR_RX", 
			"addr" : 20480, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB0_TR_TX", 
			"addr" : 20481, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB0_TR_GAIN", 
			"addr" : 20482, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB0_TR_SOURCE_CTRL", 
			"addr" : 20483, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB0_TR_STATUS", 
			"addr" : 20487, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x16ba3b8)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB1_TR_RX", 
			"addr" : 20496, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB1_TR_TX", 
			"addr" : 20497, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB1_TR_GAIN", 
			"addr" : 20498, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB1_TR_SOURCE_CTRL", 
			"addr" : 20499, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB1_TR_STATUS", 
			"addr" : 20503, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x1721220)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB10_TR_RX", 
			"addr" : 20640, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB10_TR_TX", 
			"addr" : 20641, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB10_TR_GAIN", 
			"addr" : 20642, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB10_TR_SOURCE_CTRL", 
			"addr" : 20643, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB10_TR_STATUS", 
			"addr" : 20647, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x14f6fc8)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB11_TR_RX", 
			"addr" : 20656, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB11_TR_TX", 
			"addr" : 20657, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB11_TR_GAIN", 
			"addr" : 20658, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB11_TR_SOURCE_CTRL", 
			"addr" : 20659, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB11_TR_STATUS", 
			"addr" : 20663, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x16819b0)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB12_TR_RX", 
			"addr" : 20912, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB12_TR_TX", 
			"addr" : 20913, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB12_TR_GAIN", 
			"addr" : 20914, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB12_TR_SOURCE_CTRL", 
			"addr" : 20915, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB12_TR_STATUS", 
			"addr" : 20919, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x1137958)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB13_TR_RX", 
			"addr" : 20896, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB13_TR_TX", 
			"addr" : 20897, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB13_TR_GAIN", 
			"addr" : 20898, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB13_TR_SOURCE_CTRL", 
			"addr" : 20899, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB13_TR_STATUS", 
			"addr" : 20903, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x16b4150)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB14_TR_RX", 
			"addr" : 20880, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB14_TR_TX", 
			"addr" : 20881, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB14_TR_GAIN", 
			"addr" : 20882, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB14_TR_SOURCE_CTRL", 
			"addr" : 20883, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB14_TR_STATUS", 
			"addr" : 20887, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x15a0ba8)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB15_TR_RX", 
			"addr" : 20864, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB15_TR_TX", 
			"addr" : 20865, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB15_TR_GAIN", 
			"addr" : 20866, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB15_TR_SOURCE_CTRL", 
			"addr" : 20867, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB15_TR_STATUS", 
			"addr" : 20871, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x150f830)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB16_TR_RX", 
			"addr" : 20848, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB16_TR_TX", 
			"addr" : 20849, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB16_TR_GAIN", 
			"addr" : 20850, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB16_TR_SOURCE_CTRL", 
			"addr" : 20851, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB16_TR_STATUS", 
			"addr" : 20855, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x16d1018)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB17_TR_RX", 
			"addr" : 20832, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB17_TR_TX", 
			"addr" : 20833, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB17_TR_GAIN", 
			"addr" : 20834, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB17_TR_SOURCE_CTRL", 
			"addr" : 20835, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB17_TR_STATUS", 
			"addr" : 20839, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x16f6420)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB18_TR_RX", 
			"addr" : 20816, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB18_TR_TX", 
			"addr" : 20817, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB18_TR_GAIN", 
			"addr" : 20818, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB18_TR_SOURCE_CTRL", 
			"addr" : 20819, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB18_TR_STATUS", 
			"addr" : 20823, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x16dd788)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB19_TR_RX", 
			"addr" : 20800, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB19_TR_TX", 
			"addr" : 20801, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB19_TR_GAIN", 
			"addr" : 20802, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB19_TR_SOURCE_CTRL", 
			"addr" : 20803, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB19_TR_STATUS", 
			"addr" : 20807, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x16c4ec0)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB2_TR_RX", 
			"addr" : 20512, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB2_TR_TX", 
			"addr" : 20513, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB2_TR_GAIN", 
			"addr" : 20514, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB2_TR_SOURCE_CTRL", 
			"addr" : 20515, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB2_TR_STATUS", 
			"addr" : 20519, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x1717630)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB20_TR_RX", 
			"addr" : 20784, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB20_TR_TX", 
			"addr" : 20785, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB20_TR_GAIN", 
			"addr" : 20786, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB20_TR_SOURCE_CTRL", 
			"addr" : 20787, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB20_TR_STATUS", 
			"addr" : 20791, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x174a238)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB21_TR_RX", 
			"addr" : 20768, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB21_TR_TX", 
			"addr" : 20769, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB21_TR_GAIN", 
			"addr" : 20770, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB21_TR_SOURCE_CTRL", 
			"addr" : 20771, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB21_TR_STATUS", 
			"addr" : 20775, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x16ea3e8)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB22_TR_RX", 
			"addr" : 20752, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB22_TR_TX", 
			"addr" : 20753, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB22_TR_GAIN", 
			"addr" : 20754, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB22_TR_SOURCE_CTRL", 
			"addr" : 20755, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB22_TR_STATUS", 
			"addr" : 20759, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x1624598)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB23_TR_RX", 
			"addr" : 20736, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB23_TR_TX", 
			"addr" : 20737, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB23_TR_GAIN", 
			"addr" : 20738, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB23_TR_SOURCE_CTRL", 
			"addr" : 20739, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB23_TR_STATUS", 
			"addr" : 20743, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x16d4090)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB3_TR_RX", 
			"addr" : 20528, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB3_TR_TX", 
			"addr" : 20529, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB3_TR_GAIN", 
			"addr" : 20530, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB3_TR_SOURCE_CTRL", 
			"addr" : 20531, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB3_TR_STATUS", 
			"addr" : 20535, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x15a06f8)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB4_TR_RX", 
			"addr" : 20544, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB4_TR_TX", 
			"addr" : 20545, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB4_TR_GAIN", 
			"addr" : 20546, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB4_TR_SOURCE_CTRL", 
			"addr" : 20547, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB4_TR_STATUS", 
			"addr" : 20551, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x174fa18)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB5_TR_RX", 
			"addr" : 20560, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB5_TR_TX", 
			"addr" : 20561, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB5_TR_GAIN", 
			"addr" : 20562, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB5_TR_SOURCE_CTRL", 
			"addr" : 20563, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB5_TR_STATUS", 
			"addr" : 20567, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x154b9a8)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB6_TR_RX", 
			"addr" : 20576, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB6_TR_TX", 
			"addr" : 20577, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB6_TR_GAIN", 
			"addr" : 20578, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB6_TR_SOURCE_CTRL", 
			"addr" : 20579, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB6_TR_STATUS", 
			"addr" : 20583, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x164a398)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB7_TR_RX", 
			"addr" : 20592, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB7_TR_TX", 
			"addr" : 20593, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB7_TR_GAIN", 
			"addr" : 20594, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB7_TR_SOURCE_CTRL", 
			"addr" : 20595, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB7_TR_STATUS", 
			"addr" : 20599, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x16f3658)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB8_TR_RX", 
			"addr" : 20608, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB8_TR_TX", 
			"addr" : 20609, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB8_TR_GAIN", 
			"addr" : 20610, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB8_TR_SOURCE_CTRL", 
			"addr" : 20611, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB8_TR_STATUS", 
			"addr" : 20615, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x16b08e8)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB9_TR_RX", 
			"addr" : 20624, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB9_TR_TX", 
			"addr" : 20625, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB9_TR_GAIN", 
			"addr" : 20626, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB9_TR_SOURCE_CTRL", 
			"addr" : 20627, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB9_TR_STATUS", 
			"addr" : 20631, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 2, 
			"memType" : "RF3", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x1563d98)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		}
	],
	"RF4" : [
		{
			"name" : "BIASHB1_TR_BIASHB_EN0", 
			"addr" : 29120, 
			"access" : "rw", 
			"description" : "TR TX Bias currents", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "trhb_tx_en", 
				"description" : "Enables TX 100uA currents to TR modules 0 to 15", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "BIASHB1_TR_BIASHB_EN1", 
			"addr" : 29121, 
			"access" : "rw", 
			"description" : "TR TX and RX Bias currents", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "trhb_bb_en", 
				"description" : "Enables RX 25uA currents to TR modules 0-7", 
				"bitOffset" : 8, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trhb_tx_en", 
				"description" : "Enables TX 100uA currents to TR modules 16-23", 
				"bitOffset" : 0, 
				"bitWidth" : 8, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "BIASHB1_TR_BIASHB_EN2", 
			"addr" : 29122, 
			"access" : "rw", 
			"description" : "TR RX Bias currents", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "trhb_bb_en", 
				"description" : "Enables RX 25uA currents to TR modules 8-23", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "BIASHB1_TR_BIASHB_EN3", 
			"addr" : 29123, 
			"access" : "rw", 
			"description" : "Bias CTRL and enable", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "trhb_ctat_ctrl", 
				"description" : "Programming of the CTAT core", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trhb_x4_en", 
				"description" : "Enables bias current of the x4", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trhb_multdrv_en", 
				"description" : "Enables bias currents for multiplier dirver", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trhb_extamp_en", 
				"description" : "Enables bias currents for ext output amplifier", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trhb_2split_en", 
				"description" : "Enables bias currents for the spliter to TR 0-11", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trhb_3split_en", 
				"description" : "Enables bias currents for the spliter to TR 12-23", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trhb_mbdrv_en", 
				"description" : "Enables bias current for mb driver", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trhb_hbdrv_en", 
				"description" : "Enables bias current for hb driver", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trhb_lvds_en", 
				"description" : "Enables current for the LVDS interface of the BPSK", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trhb_ptat_ctrl", 
				"description" : "Programming of the PTAT core", 
				"bitOffset" : 1, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "trhb_bias_en", 
				"description" : "Enables TRHB0 BIAS block", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "BIASHB1_TR_BIASHB_STATUS", 
			"addr" : 29127, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
			]
		},
		{
			"name" : "DISTNET_HB1_CFG0_DISTNET_HB_MB_EN_BPSK", 
			"addr" : 29136, 
			"access" : "rw", 
			"description" : "Controls MB and EXT enabling and bpsk", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "extamp_en", 
				"description" : "enable of EXT amp TX side", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa_ded_en", 
				"description" : "enabling the MB PA which feeds TX LO to TR0- TR23", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa_cros_en", 
				"description" : "enabling the MB PA which feeds TX LO to  TR24- TR47", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa0_cros_en", 
				"description" : "enabling the MB PA which feeds TR0- TR11 from an RX LO from the other half", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa1_cros_en", 
				"description" : "enabling the MB PA which feeds TR12- TR23 from an RX LO  from the other half", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa0_ded_en", 
				"description" : "enabling the MB PA which feeds TR0- TR11 from a TX LO from this half", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa1_ded_en", 
				"description" : "enabling the MB PA which feeds TR12- TR23 from a TX LO from this half", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "extamp_bpsk", 
				"description" : "bpsk toggle of EXT amp TX side", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa_ded_bpsk", 
				"description" : "bpsk toggle the MB PA which feeds TX LO to TR0- TR23", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa_cros_bpsk", 
				"description" : "bpsk toggle the MB PA which feeds TX LO to  TR24- TR47", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa0_cros_bpsk", 
				"description" : "bpsk toggle the MB PA which feeds TR0- TR11 from an RX LO from the other half", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa1_cros_bpsk", 
				"description" : "bpsk toggle the MB PA which feeds TR12- TR23 from an RX LO  from the other half", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa0_ded_bpsk", 
				"description" : "bpsk toggle the MB PA which feeds TR0- TR11 from a TX LO from this half", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa1_ded_bpsk", 
				"description" : "bpsk toggle the MB PA which feeds TR12- TR23 from a TX LO from this half", 
				"bitOffset" : 13, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DISTNET_HB1_CFG0_DISTNET_HB_MB_PWR_FE", 
			"addr" : 29137, 
			"access" : "rw", 
			"description" : "Controls power on MB and EXT front end PAs", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "mbpa0_cros_bias", 
				"description" : "Power control of MB PA which feeds TR0- TR11 from an RX LO from the other half", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa1_cros_bias", 
				"description" : "Power control of MB PA which feeds TR12- TR23 from an RX LO  from the other half", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa0_ded_bias", 
				"description" : "Power control of MB PA which feeds TR0- TR11 from a TX LO from this half", 
				"bitOffset" : 8, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa1_ded_bias", 
				"description" : "Power control of MB PA which feeds TR12- TR23 from a TX LO from this half", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DISTNET_HB1_CFG0_DISTNET_HB_MB_PWR_CENTER", 
			"addr" : 29138, 
			"access" : "rw", 
			"description" : "Controls power on MB and EXT center PAs", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "mbpa_cros_bias", 
				"description" : "Power control of MB PA which feeds TX LO to  TR24- TR47", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mbpa_ded_bias", 
				"description" : "Power control of MB PA which feeds TX LO to TR0- TR23", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "extamp_bias", 
				"description" : "Power control of EXT amp TX side", 
				"bitOffset" : 8, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "extamp_att_ctrl", 
				"description" : "Attenuation level control of EXT amp TX side", 
				"bitOffset" : 12, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "extamp_att_ctrl_en", 
				"description" : "enable Attenuation level control of EXT amp TX side", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DISTNET_HB1_CFG0_DISTNET_HB_MB_SPLIT_SEL", 
			"addr" : 29139, 
			"access" : "rw", 
			"description" : "MB", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "_3split_sel_0", 
				"description" : "EXT path on or off", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "_3split_sel_1", 
				"description" : "HB TX path on or off", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "_3split_sel_2", 
				"description" : "MB TX path on or off", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "_2split_sel_0", 
				"description" : "Selecting MB feed for TX LO TR0- TR23", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "_2split_sel_1", 
				"description" : "Selecting MB feed for TX LO TR24- TR47", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "_2split_sel_ded_0", 
				"description" : "enabling the MB feed of TR12- TR23 from a TX LO from this half", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "_2split_sel_ded_1", 
				"description" : "enabling the MB feed of TR0- TR11 from a TX LO from this half", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "_2split_sel_cros_0", 
				"description" : "enabling the MB PA which feeds TR12- TR23 from an RX LO  from the other half", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "_2split_sel_cros_1", 
				"description" : "enabling the MB PA which feeds TR0- TR11 from an RX LO from the other half", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "extamp_cap_sel", 
				"description" : "External amp - capacitor selection (currently place holder )", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "Mult_driver_cap_sel", 
				"description" : "Multiplier driver  - capacitor selection", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DISTNET_HB1_CFG0_DISTNET_HB_STATUS", 
			"addr" : 29143, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
			]
		},
		{
			"name" : "DISTNET_HB1_CFG1_DISTNET_HB_HB_EN_BPSK", 
			"addr" : 29152, 
			"access" : "rw", 
			"description" : "Controls HB enabling and bpsk", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "mult_en_0", 
				"description" : "enabling the driver of the multiplier TX side", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mult_en_1", 
				"description" : "enabling the 1st doubler of the multiplier TX side", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mult_en_2", 
				"description" : "enabling the intermidiate stage of the multiplier TX side", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mult_en_3", 
				"description" : "enabling the 2nd doubler of the multiplier TX side", 
				"bitOffset" : 3, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mult_drv_att_ctrl_en", 
				"description" : "enable Attenuation level control of multiplier driver amp TX side", 
				"bitOffset" : 4, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa_ded_en", 
				"description" : "enabling the HB PA which feeds TX LO to TR0- TR23", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa_cros_en", 
				"description" : "enabling the HB PA which feeds TX LO to  TR24- TR47", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa0_cros_en", 
				"description" : "enabling the HB PA which feeds TR0- TR11 from an RX LO from the other half", 
				"bitOffset" : 7, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa1_cros_en", 
				"description" : "enabling the HB PA which feeds TR12- TR23 from an RX LO  from the other half", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa0_ded_en", 
				"description" : "enabling the HB PA which feeds TR0- TR11 from a TX LO from this half", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa1_ded_en", 
				"description" : "enabling the HB PA which feeds TR12- TR23 from a TX LO from this half", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa0_cros_bpsk", 
				"description" : "bpsk toggle the HB PA which feeds TR0- TR11 from an RX LO from the other half", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa1_cros_bpsk", 
				"description" : "bpsk toggle the HB PA which feeds TR12- TR23 from an RX LO  from the other half", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa0_ded_bpsk", 
				"description" : "bpsk toggle the HB PA which feeds TR0- TR11 from a TX LO from this half", 
				"bitOffset" : 13, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa1_ded_bpsk", 
				"description" : "bpsk toggle the HB PA which feeds TR12- TR23 from a TX LO from this half", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa_ded_bpsk", 
				"description" : "bpsk toggle the HB PA which feeds TX LO to TR0- TR23", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DISTNET_HB1_CFG1_DISTNET_HB_HB_PWR_FE", 
			"addr" : 29153, 
			"access" : "rw", 
			"description" : "Controls power on HB front end PAs", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "hbpa0_cros_bias", 
				"description" : "Power control of HB PA which feeds TR0- TR11 from an RX LO from the other half", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa1_cros_bias", 
				"description" : "Power control of HB PA which feeds TR12- TR23 from an RX LO  from the other half", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa0_ded_bias", 
				"description" : "Power control of HB PA which feeds TR0- TR11 from a TX LO from this half", 
				"bitOffset" : 8, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa1_ded_bias", 
				"description" : "Power control of HB PA which feeds TR12- TR23 from a TX LO from this half", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DISTNET_HB1_CFG1_DISTNET_HB_HB_PWR_CENTER", 
			"addr" : 29154, 
			"access" : "rw", 
			"description" : "Controls power on HB center PAs", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "hbpa_cros_bias", 
				"description" : "Power control of HB PA which feeds TX LO to  TR24- TR47", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa_ded_bias", 
				"description" : "Power control of HB PA which feeds TX LO to TR0- TR23", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa_ded_pre_en", 
				"description" : "enabling the HB pre PA which feeds TX LO to TR0- TR23", 
				"bitOffset" : 8, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa_cros_pre_en", 
				"description" : "enabling the HB pre PA which feeds TX LO to  TR24- TR47", 
				"bitOffset" : 9, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa0_cros_pre_en", 
				"description" : "enabling the HB pre PA which feeds TR0- TR11 from an RX LO from the other half", 
				"bitOffset" : 10, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa1_cros_pre_en", 
				"description" : "enabling the HB pre PA which feeds TR12- TR23 from an RX LO  from the other half", 
				"bitOffset" : 11, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa0_ded_pre_en", 
				"description" : "enabling the HB pre PA which feeds TR0- TR11 from a TX LO from this half", 
				"bitOffset" : 12, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa1_ded_pre_en", 
				"description" : "enabling the HB pre PA which feeds TR12- TR23 from a TX LO from this half", 
				"bitOffset" : 13, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "hbpa_cros_bpsk", 
				"description" : "bpsk toggle the HB PA which feeds TX LO to  TR24- TR47", 
				"bitOffset" : 14, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mult_drv_bpsk", 
				"description" : "bpsk toggle the driver of the multiplier", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DISTNET_HB1_CFG1_DISTNET_HB_HB_MULT_CFG", 
			"addr" : 29155, 
			"access" : "rw", 
			"description" : "Controls bias on TX multiplier and TX multiplier d", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "mult_drv_bias", 
				"description" : "Bias control on the 3rd stage of the driver multiplier TX side", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mult_doub1_bias", 
				"description" : "Bias control on the 1st doubler stage of the multiplier TX side", 
				"bitOffset" : 4, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mult_amp_bias", 
				"description" : "Bias control on the intermidiate stage of the multiplier TX side", 
				"bitOffset" : 7, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mult_doub2_bias", 
				"description" : "Bias control on the 2nd doubler stage of the multiplier TX side", 
				"bitOffset" : 10, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mult_drv_att_ctrl", 
				"description" : "Attenuation level control of driver to multiplier on TX side", 
				"bitOffset" : 13, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "DISTNET_HB1_CFG1_DISTNET_HB_STATUS", 
			"addr" : 29159, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
			]
		},
		{
			"name" : "TMUX1_TMUX_CTRL", 
			"addr" : 29168, 
			"access" : "rw", 
			"description" : "TMUX0 Control", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "mux1sel", 
				"description" : "TMUX0", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mux2sel", 
				"description" : "TMUX0", 
				"bitOffset" : 8, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mux3sel", 
				"description" : "TMUX0", 
				"bitOffset" : 12, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "mux0sel", 
				"description" : "TMUX0", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB24_TR_RX", 
			"addr" : 28672, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB24_TR_TX", 
			"addr" : 28673, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB24_TR_GAIN", 
			"addr" : 28674, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB24_TR_SOURCE_CTRL", 
			"addr" : 28675, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB24_TR_STATUS", 
			"addr" : 28679, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x15769b8)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB25_TR_RX", 
			"addr" : 28688, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB25_TR_TX", 
			"addr" : 28689, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB25_TR_GAIN", 
			"addr" : 28690, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB25_TR_SOURCE_CTRL", 
			"addr" : 28691, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB25_TR_STATUS", 
			"addr" : 28695, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x165c698)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB26_TR_RX", 
			"addr" : 28704, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB26_TR_TX", 
			"addr" : 28705, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB26_TR_GAIN", 
			"addr" : 28706, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB26_TR_SOURCE_CTRL", 
			"addr" : 28707, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB26_TR_STATUS", 
			"addr" : 28711, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x16ecd58)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB27_TR_RX", 
			"addr" : 28720, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB27_TR_TX", 
			"addr" : 28721, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB27_TR_GAIN", 
			"addr" : 28722, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB27_TR_SOURCE_CTRL", 
			"addr" : 28723, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB27_TR_STATUS", 
			"addr" : 28727, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x1725de8)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB28_TR_RX", 
			"addr" : 28736, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB28_TR_TX", 
			"addr" : 28737, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB28_TR_GAIN", 
			"addr" : 28738, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB28_TR_SOURCE_CTRL", 
			"addr" : 28739, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB28_TR_STATUS", 
			"addr" : 28743, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x1683670)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB29_TR_RX", 
			"addr" : 28752, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB29_TR_TX", 
			"addr" : 28753, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB29_TR_GAIN", 
			"addr" : 28754, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB29_TR_SOURCE_CTRL", 
			"addr" : 28755, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB29_TR_STATUS", 
			"addr" : 28759, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x1555b80)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB30_TR_RX", 
			"addr" : 28768, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB30_TR_TX", 
			"addr" : 28769, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB30_TR_GAIN", 
			"addr" : 28770, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB30_TR_SOURCE_CTRL", 
			"addr" : 28771, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB30_TR_STATUS", 
			"addr" : 28775, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x153fa30)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB31_TR_RX", 
			"addr" : 28784, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB31_TR_TX", 
			"addr" : 28785, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB31_TR_GAIN", 
			"addr" : 28786, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB31_TR_SOURCE_CTRL", 
			"addr" : 28787, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB31_TR_STATUS", 
			"addr" : 28791, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x16e6218)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB32_TR_RX", 
			"addr" : 28800, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB32_TR_TX", 
			"addr" : 28801, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB32_TR_GAIN", 
			"addr" : 28802, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB32_TR_SOURCE_CTRL", 
			"addr" : 28803, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB32_TR_STATUS", 
			"addr" : 28807, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x1709118)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB33_TR_RX", 
			"addr" : 28816, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB33_TR_TX", 
			"addr" : 28817, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB33_TR_GAIN", 
			"addr" : 28818, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB33_TR_SOURCE_CTRL", 
			"addr" : 28819, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB33_TR_STATUS", 
			"addr" : 28823, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x16dfbc0)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB34_TR_RX", 
			"addr" : 28832, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB34_TR_TX", 
			"addr" : 28833, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB34_TR_GAIN", 
			"addr" : 28834, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB34_TR_SOURCE_CTRL", 
			"addr" : 28835, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB34_TR_STATUS", 
			"addr" : 28839, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x1551340)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB35_TR_RX", 
			"addr" : 28848, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB35_TR_TX", 
			"addr" : 28849, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB35_TR_GAIN", 
			"addr" : 28850, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB35_TR_SOURCE_CTRL", 
			"addr" : 28851, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB35_TR_STATUS", 
			"addr" : 28855, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x16d6f30)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB36_TR_RX", 
			"addr" : 29104, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB36_TR_TX", 
			"addr" : 29105, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB36_TR_GAIN", 
			"addr" : 29106, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB36_TR_SOURCE_CTRL", 
			"addr" : 29107, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB36_TR_STATUS", 
			"addr" : 29111, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x1683bf8)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB37_TR_RX", 
			"addr" : 29088, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB37_TR_TX", 
			"addr" : 29089, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB37_TR_GAIN", 
			"addr" : 29090, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB37_TR_SOURCE_CTRL", 
			"addr" : 29091, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB37_TR_STATUS", 
			"addr" : 29095, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x101db80)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB38_TR_RX", 
			"addr" : 29072, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB38_TR_TX", 
			"addr" : 29073, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB38_TR_GAIN", 
			"addr" : 29074, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB38_TR_SOURCE_CTRL", 
			"addr" : 29075, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB38_TR_STATUS", 
			"addr" : 29079, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x1139158)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB39_TR_RX", 
			"addr" : 29056, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB39_TR_TX", 
			"addr" : 29057, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB39_TR_GAIN", 
			"addr" : 29058, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB39_TR_SOURCE_CTRL", 
			"addr" : 29059, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB39_TR_STATUS", 
			"addr" : 29063, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x15f9638)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB40_TR_RX", 
			"addr" : 29040, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB40_TR_TX", 
			"addr" : 29041, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB40_TR_GAIN", 
			"addr" : 29042, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB40_TR_SOURCE_CTRL", 
			"addr" : 29043, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB40_TR_STATUS", 
			"addr" : 29047, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x16017e0)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB41_TR_RX", 
			"addr" : 29024, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB41_TR_TX", 
			"addr" : 29025, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB41_TR_GAIN", 
			"addr" : 29026, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB41_TR_SOURCE_CTRL", 
			"addr" : 29027, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB41_TR_STATUS", 
			"addr" : 29031, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x1686780)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB42_TR_RX", 
			"addr" : 29008, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB42_TR_TX", 
			"addr" : 29009, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB42_TR_GAIN", 
			"addr" : 29010, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB42_TR_SOURCE_CTRL", 
			"addr" : 29011, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB42_TR_STATUS", 
			"addr" : 29015, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x16363f0)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB43_TR_RX", 
			"addr" : 28992, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB43_TR_TX", 
			"addr" : 28993, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB43_TR_GAIN", 
			"addr" : 28994, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB43_TR_SOURCE_CTRL", 
			"addr" : 28995, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB43_TR_STATUS", 
			"addr" : 28999, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x16296f8)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB44_TR_RX", 
			"addr" : 28976, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB44_TR_TX", 
			"addr" : 28977, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB44_TR_GAIN", 
			"addr" : 28978, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB44_TR_SOURCE_CTRL", 
			"addr" : 28979, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB44_TR_STATUS", 
			"addr" : 28983, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x1651a40)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB45_TR_RX", 
			"addr" : 28960, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB45_TR_TX", 
			"addr" : 28961, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB45_TR_GAIN", 
			"addr" : 28962, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB45_TR_SOURCE_CTRL", 
			"addr" : 28963, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB45_TR_STATUS", 
			"addr" : 28967, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x1601750)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB46_TR_RX", 
			"addr" : 28944, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB46_TR_TX", 
			"addr" : 28945, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB46_TR_GAIN", 
			"addr" : 28946, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB46_TR_SOURCE_CTRL", 
			"addr" : 28947, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB46_TR_STATUS", 
			"addr" : 28951, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x16840c0)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB47_TR_RX", 
			"addr" : 28928, 
			"access" : "rw", 
			"description" : "TR RX Module Enable and Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 0, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mixer_en", 
				"description" : "Enable RX mixer", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bbamp_en", 
				"description" : "Enable RX Baseband Amplifier", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_en", 
				"description" : "Enable RX Baseband filter", 
				"bitOffset" : 2, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_bias_ctrl", 
				"description" : "Control mixer gate voltages", 
				"bitOffset" : 5, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl", 
				"description" : "Control RX DC-offset DAC level", 
				"bitOffset" : 7, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_c_cal", 
				"description" : "LPF tuning", 
				"bitOffset" : 11, 
				"bitWidth" : 3, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_invert", 
				"description" : "RX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB47_TR_TX", 
			"addr" : 28929, 
			"access" : "rw", 
			"description" : "TR TX Module enable and Config", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 1, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "tx_bpsk_invert", 
				"description" : "TX BPSK data from register", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en", 
				"description" : "Enable TX output (enable TAP-amplifier in MB&HB)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_amp_en", 
				"description" : "Enable TX amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB47_TR_GAIN", 
			"addr" : 28930, 
			"access" : "rw", 
			"description" : "TR Module Gain Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 2, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_bbamp_gain", 
				"description" : "Gain control RX Baseband Amplifier", 
				"bitOffset" : 0, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_lpf_gain", 
				"description" : "Gain control RX LPF", 
				"bitOffset" : 4, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_gain", 
				"description" : "TX gain control", 
				"bitOffset" : 11, 
				"bitWidth" : 4, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_dac_ctrl_0",
				"description" : "rx_dac_ctrl<0> (LSB)", 
				"bitOffset" : 15, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB47_TR_SOURCE_CTRL", 
			"addr" : 28931, 
			"access" : "rw", 
			"description" : "TR Module State Configuration", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 3, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "rx_mux_out_en", 
				"description" : "Control RX LPF output to test mux", 
				"bitOffset" : 3, 
				"bitWidth" : 2, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_bpsk_src", 
				"description" : "Control input of TX BPSK data (register or high speed bus)", 
				"bitOffset" : 5, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "tx_output_en_src", 
				"description" : "Control input of TX output enable (register or high speed bus)", 
				"bitOffset" : 6, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_mixer_en_src", 
				"description" : "Control input of RX mixer enable control (register or high speed bus)", 
				"bitOffset" : 1, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				},
				{
				"name" : "rx_bpsk_src", 
				"description" : "Control input of BPSK data (register or high speed bus)", 
				"bitOffset" : 0, 
				"bitWidth" : 1, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		},
		{
			"name" : "TRHB47_TR_STATUS", 
			"addr" : 28935, 
			"access" : "ro", 
			"description" : "", 
			"busID" : 3, 
			"memType" : "RF4", 
			"offset" : 7, 
			"size" : 2, 
			"fields" : [
				{
				"name" : "NC", 
				"description" : "HASH(0x16917a8)", 
				"bitOffset" : 0, 
				"bitWidth" : 16, 
				"defaultValue" : 0, 
				"enumValues" : [
				]
				}
			]
		}
	]
}
