{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692135223383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692135223384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 15 17:33:43 2023 " "Processing started: Tue Aug 15 17:33:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692135223384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692135223384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj1 -c proj1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj1 -c proj1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692135223384 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692135224422 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692135224422 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "proj1.v(76) " "Verilog HDL information at proj1.v(76): always construct contains both blocking and non-blocking assignments" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 76 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1692135243430 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "proj1.v(114) " "Verilog HDL information at proj1.v(114): always construct contains both blocking and non-blocking assignments" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 114 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1692135243430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj1.v 1 1 " "Found 1 design units, including 1 entities, in source file proj1.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj1 " "Found entity 1: proj1" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692135243430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692135243430 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proj1 " "Elaborating entity \"proj1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692135243637 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "proj1.v(25) " "Verilog HDL Case Statement information at proj1.v(25): all case item expressions in this case statement are onehot" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 25 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1692135243671 "|proj1"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "34 0 36 proj1.v(57) " "Verilog HDL warning at proj1.v(57): number of words (34) in memory file does not match the number of elements in the address range \[0:36\]" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 57 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1692135243671 "|proj1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 audio4.mem(1) " "Verilog HDL assignment warning at audio4.mem(1): truncated value with size 12 to match size of target (11)" {  } { { "audio4.mem" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/audio4.mem" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692135243671 "|proj1"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1964 37 2002 proj1.v(58) " "Verilog HDL warning at proj1.v(58): number of words (1964) in memory file does not match the number of elements in the address range \[37:2002\]" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 58 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1692135243671 "|proj1"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "9072 2003 2104 proj1.v(59) " "Verilog HDL warning at proj1.v(59): number of words (9072) in memory file does not match the number of elements in the address range \[2003:2104\]" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 59 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1692135243691 "|proj1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 proj1.v(87) " "Verilog HDL assignment warning at proj1.v(87): truncated value with size 32 to match size of target (1)" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692135243746 "|proj1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 proj1.v(92) " "Verilog HDL assignment warning at proj1.v(92): truncated value with size 32 to match size of target (1)" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692135243746 "|proj1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 proj1.v(93) " "Verilog HDL assignment warning at proj1.v(93): truncated value with size 32 to match size of target (1)" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692135243746 "|proj1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 proj1.v(99) " "Verilog HDL assignment warning at proj1.v(99): truncated value with size 32 to match size of target (1)" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692135243746 "|proj1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 proj1.v(100) " "Verilog HDL assignment warning at proj1.v(100): truncated value with size 32 to match size of target (1)" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692135243746 "|proj1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "proj1.v(84) " "Verilog HDL Case Statement information at proj1.v(84): all case item expressions in this case statement are onehot" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 84 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1692135243746 "|proj1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 proj1.v(215) " "Verilog HDL assignment warning at proj1.v(215): truncated value with size 32 to match size of target (11)" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692135243762 "|proj1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 proj1.v(228) " "Verilog HDL assignment warning at proj1.v(228): truncated value with size 32 to match size of target (20)" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692135243762 "|proj1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 proj1.v(13) " "Net \"memory.data_a\" at proj1.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1692135243794 "|proj1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 proj1.v(13) " "Net \"memory.waddr_a\" at proj1.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1692135243794 "|proj1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 proj1.v(13) " "Net \"memory.we_a\" at proj1.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1692135243794 "|proj1"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692135244517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692135244517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692135244517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2201 " "Parameter NUMWORDS_A set to 2201" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692135244517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692135244517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692135244517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692135244517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692135244517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692135244517 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/proj1.ram0_proj1_831e49e.hdl.mif " "Parameter INIT_FILE set to db/proj1.ram0_proj1_831e49e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692135244517 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1692135244517 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1692135244517 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692135244644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:memory_rtl_0 " "Instantiated megafunction \"altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692135244644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692135244644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692135244644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2201 " "Parameter \"NUMWORDS_A\" = \"2201\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692135244644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692135244644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692135244644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692135244644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692135244644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692135244644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/proj1.ram0_proj1_831e49e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/proj1.ram0_proj1_831e49e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692135244644 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692135244644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jj61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jj61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jj61 " "Found entity 1: altsyncram_jj61" {  } { { "db/altsyncram_jj61.tdf" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/db/altsyncram_jj61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692135244793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692135244793 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEX0\[0\]~reg0 HEX0\[0\]~reg0_emulated HEX0\[0\]~1 " "Register \"HEX0\[0\]~reg0\" is converted into an equivalent circuit using register \"HEX0\[0\]~reg0_emulated\" and latch \"HEX0\[0\]~1\"" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 158 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1692135245358 "|proj1|HEX0[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEX0\[1\]~reg0 HEX0\[1\]~reg0_emulated HEX0\[1\]~5 " "Register \"HEX0\[1\]~reg0\" is converted into an equivalent circuit using register \"HEX0\[1\]~reg0_emulated\" and latch \"HEX0\[1\]~5\"" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 158 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1692135245358 "|proj1|HEX0[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEX0\[2\]~reg0 HEX0\[2\]~reg0_emulated HEX0\[2\]~9 " "Register \"HEX0\[2\]~reg0\" is converted into an equivalent circuit using register \"HEX0\[2\]~reg0_emulated\" and latch \"HEX0\[2\]~9\"" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 158 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1692135245358 "|proj1|HEX0[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEX0\[3\]~reg0 HEX0\[3\]~reg0_emulated HEX0\[3\]~13 " "Register \"HEX0\[3\]~reg0\" is converted into an equivalent circuit using register \"HEX0\[3\]~reg0_emulated\" and latch \"HEX0\[3\]~13\"" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 158 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1692135245358 "|proj1|HEX0[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEX0\[4\]~reg0 HEX0\[4\]~reg0_emulated HEX0\[4\]~17 " "Register \"HEX0\[4\]~reg0\" is converted into an equivalent circuit using register \"HEX0\[4\]~reg0_emulated\" and latch \"HEX0\[4\]~17\"" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 158 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1692135245358 "|proj1|HEX0[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEX0\[5\]~reg0 HEX0\[5\]~reg0_emulated HEX0\[5\]~21 " "Register \"HEX0\[5\]~reg0\" is converted into an equivalent circuit using register \"HEX0\[5\]~reg0_emulated\" and latch \"HEX0\[5\]~21\"" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 158 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1692135245358 "|proj1|HEX0[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEX0\[7\]~reg0 HEX0\[7\]~reg0_emulated HEX0\[7\]~25 " "Register \"HEX0\[7\]~reg0\" is converted into an equivalent circuit using register \"HEX0\[7\]~reg0_emulated\" and latch \"HEX0\[7\]~25\"" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 158 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1692135245358 "|proj1|HEX0[7]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEX1\[0\]~reg0 HEX1\[0\]~reg0_emulated HEX1\[0\]~1 " "Register \"HEX1\[0\]~reg0\" is converted into an equivalent circuit using register \"HEX1\[0\]~reg0_emulated\" and latch \"HEX1\[0\]~1\"" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 158 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1692135245358 "|proj1|HEX1[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEX1\[1\]~reg0 HEX1\[1\]~reg0_emulated HEX1\[1\]~5 " "Register \"HEX1\[1\]~reg0\" is converted into an equivalent circuit using register \"HEX1\[1\]~reg0_emulated\" and latch \"HEX1\[1\]~5\"" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 158 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1692135245358 "|proj1|HEX1[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEX1\[2\]~reg0 HEX1\[2\]~reg0_emulated HEX1\[2\]~9 " "Register \"HEX1\[2\]~reg0\" is converted into an equivalent circuit using register \"HEX1\[2\]~reg0_emulated\" and latch \"HEX1\[2\]~9\"" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 158 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1692135245358 "|proj1|HEX1[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEX1\[3\]~reg0 HEX1\[3\]~reg0_emulated HEX1\[3\]~13 " "Register \"HEX1\[3\]~reg0\" is converted into an equivalent circuit using register \"HEX1\[3\]~reg0_emulated\" and latch \"HEX1\[3\]~13\"" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 158 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1692135245358 "|proj1|HEX1[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEX2\[6\]~reg0 HEX2\[6\]~reg0_emulated HEX2\[6\]~1 " "Register \"HEX2\[6\]~reg0\" is converted into an equivalent circuit using register \"HEX2\[6\]~reg0_emulated\" and latch \"HEX2\[6\]~1\"" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 158 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1692135245358 "|proj1|HEX2[6]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEX3\[0\]~reg0 HEX3\[0\]~reg0_emulated HEX3\[0\]~1 " "Register \"HEX3\[0\]~reg0\" is converted into an equivalent circuit using register \"HEX3\[0\]~reg0_emulated\" and latch \"HEX3\[0\]~1\"" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 158 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1692135245358 "|proj1|HEX3[0]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1692135245358 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1692135245691 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "play Low " "Register play will power up to Low" {  } { { "proj1.v" "" { Text "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/proj1.v" 66 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1692135246034 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1692135246034 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ruttk/OneDrive/Desktop/3201/proj1/output_files/proj1.map.smsg " "Generated suppressed messages file C:/Users/ruttk/OneDrive/Desktop/3201/proj1/output_files/proj1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692135247196 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1692135247919 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692135247919 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "337 " "Implemented 337 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1692135248105 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1692135248105 ""} { "Info" "ICUT_CUT_TM_LCELLS" "254 " "Implemented 254 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1692135248105 ""} { "Info" "ICUT_CUT_TM_RAMS" "11 " "Implemented 11 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1692135248105 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1692135248105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692135248175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 15 17:34:08 2023 " "Processing ended: Tue Aug 15 17:34:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692135248175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692135248175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692135248175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692135248175 ""}
