// Seed: 1826040719
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  initial
    if (1 ? -1 : id_4) begin : LABEL_0
      id_4 = 1;
    end
  assign module_1.type_0 = 0;
  wire id_7 = id_2;
  assign id_5 = id_4;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1
);
  logic id_3;
  always begin : LABEL_0
    wait (-1) begin : LABEL_0
      id_0 = id_3;
      case ((-1) <= "")
        id_3: if (id_3) if ((id_1 == id_1));
      endcase
      id_0 <= 1;
      id_0 <= id_1;
      id_0 <= id_1;
    end
    if (-1) id_0 = id_1;
    begin : LABEL_0
      if (1'b0) if (id_1) id_0 <= 1 & id_3;
    end
  end
  tri0 id_4 = -1;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4
  );
  parameter id_6 = id_1 !== id_4;
endmodule
