

================================================================
== Vitis HLS Report for 'computeMedian'
================================================================
* Date:           Tue Jul 25 02:51:42 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.810 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.150 us|  0.150 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    445|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   11|     317|    578|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|     285|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   11|     602|   1104|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |dmul_64ns_64ns_64_6_max_dsp_1_U118  |dmul_64ns_64ns_64_6_max_dsp_1  |        0|  11|  317|  578|    0|
    |sitodp_32s_64_5_no_dsp_1_U119       |sitodp_32s_64_5_no_dsp_1       |        0|   0|    0|    0|    0|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                               |                               |        0|  11|  317|  578|    0|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |ret_fu_89_p2           |         +|   0|  0|   24|          17|          17|
    |median_V_7_fu_322_p2   |         -|   0|  0|   23|           1|          16|
    |sh_amt_2_fu_166_p2     |         -|   0|  0|   13|           1|          10|
    |sh_amt_fu_138_p2       |         -|   0|  0|   12|          11|          12|
    |and_ln358_fu_311_p2    |       and|   0|  0|    2|           1|           1|
    |and_ln360_fu_200_p2    |       and|   0|  0|    2|           1|           1|
    |and_ln361_2_fu_288_p2  |       and|   0|  0|    2|           1|           1|
    |and_ln361_fu_264_p2    |       and|   0|  0|    2|           1|           1|
    |and_ln379_fu_218_p2    |       and|   0|  0|    2|           1|           1|
    |icmp_ln354_fu_132_p2   |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln358_fu_148_p2   |      icmp|   0|  0|   11|          11|          11|
    |icmp_ln360_fu_154_p2   |      icmp|   0|  0|   12|          12|           1|
    |icmp_ln361_fu_160_p2   |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln379_fu_182_p2   |      icmp|   0|  0|   10|           6|           1|
    |lshr_ln363_fu_246_p2   |      lshr|   0|  0|  161|          54|          54|
    |or_ln358_fu_188_p2     |        or|   0|  0|    2|           1|           1|
    |or_ln360_fu_206_p2     |        or|   0|  0|    2|           1|           1|
    |or_ln361_fu_293_p2     |        or|   0|  0|    2|           1|           1|
    |ap_return              |    select|   0|  0|   16|           1|          16|
    |median_V_3_fu_268_p3   |    select|   0|  0|   16|           1|          16|
    |median_V_4_fu_276_p3   |    select|   0|  0|   16|           1|          16|
    |median_V_5_fu_298_p3   |    select|   0|  0|   16|           1|           1|
    |median_V_6_fu_316_p3   |    select|   0|  0|   16|           1|          16|
    |shl_ln381_fu_259_p2    |       shl|   0|  0|   35|          16|          16|
    |xor_ln354_fu_306_p2    |       xor|   0|  0|    2|           1|           2|
    |xor_ln358_fu_194_p2    |       xor|   0|  0|    2|           1|           2|
    |xor_ln360_fu_212_p2    |       xor|   0|  0|    2|           1|           2|
    |xor_ln361_fu_283_p2    |       xor|   0|  0|    2|           1|           2|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|  445|         221|         226|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  81|         17|    1|         17|
    +-----------+----+-----------+-----+-----------+
    |Total      |  81|         17|    1|         17|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |and_ln360_reg_408   |   1|   0|    1|          0|
    |and_ln379_reg_414   |   1|   0|    1|          0|
    |ap_CS_fsm           |  16|   0|   16|          0|
    |conv_i_reg_355      |  64|   0|   64|          0|
    |icmp_ln354_reg_381  |   1|   0|    1|          0|
    |icmp_ln358_reg_392  |   1|   0|    1|          0|
    |icmp_ln361_reg_397  |   1|   0|    1|          0|
    |median_V_5_reg_419  |  16|   0|   16|          0|
    |median_V_reg_375    |  16|   0|   16|          0|
    |p_Result_s_reg_370  |   1|   0|    1|          0|
    |reg_reg_365         |  64|   0|   64|          0|
    |ret_reg_345         |  17|   0|   17|          0|
    |sh_amt_2_reg_403    |  10|   0|   10|          0|
    |sh_amt_reg_387      |  12|   0|   12|          0|
    |val_reg_360         |  64|   0|   64|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 285|   0|  285|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------+-----+-----+------------+---------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  computeMedian|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  computeMedian|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  computeMedian|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  computeMedian|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  computeMedian|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  computeMedian|  return value|
|ap_return      |  out|   16|  ap_ctrl_hs|  computeMedian|  return value|
|list_address0  |  out|   11|   ap_memory|           list|         array|
|list_ce0       |  out|    1|   ap_memory|           list|         array|
|list_q0        |   in|   16|   ap_memory|           list|         array|
|list_address1  |  out|   11|   ap_memory|           list|         array|
|list_ce1       |  out|    1|   ap_memory|           list|         array|
|list_q1        |   in|   16|   ap_memory|           list|         array|
+---------------+-----+-----+------------+---------------+--------------+

