#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5584406f73f0 .scope module, "tb_fifo_buffer_syn" "tb_fifo_buffer_syn" 2 3;
 .timescale -9 -9;
P_0x5584406fe620 .param/l "t" 1 2 4, +C4<00000000000000000000000000001010>;
v0x558440748480_0 .net "al_empty", 0 0, L_0x558440759720;  1 drivers
v0x558440748590_0 .net "al_full", 0 0, L_0x5584407593e0;  1 drivers
v0x5584407486a0_0 .var "clk", 0 0;
v0x558440748740_0 .var "data", 7 0;
v0x558440748830_0 .net "empty", 0 0, L_0x558440759520;  1 drivers
v0x558440748970_0 .net "full", 0 0, L_0x55844070e7d0;  1 drivers
v0x558440748a60_0 .var/i "k", 31 0;
v0x558440748b20_0 .var "rd", 0 0;
v0x558440748c10_0 .net "rd_addr", 3 0, v0x558440745b60_0;  1 drivers
v0x558440748cd0_0 .net "rd_data", 7 0, L_0x558440759b90;  1 drivers
v0x558440748d90_0 .var "rst", 0 0;
v0x558440748e80_0 .net "wd_cnt", 3 0, L_0x5584407598a0;  1 drivers
v0x558440748f90_0 .var "wr", 0 0;
S_0x5584406fab80 .scope module, "DUT" "fifo_buffer_syn" 2 23, 3 3 0, S_0x5584406f73f0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "rd_data";
    .port_info 1 /OUTPUT 4 "rd_addr";
    .port_info 2 /OUTPUT 1 "full";
    .port_info 3 /OUTPUT 1 "empty";
    .port_info 4 /OUTPUT 1 "al_full";
    .port_info 5 /OUTPUT 1 "al_empty";
    .port_info 6 /OUTPUT 4 "wd_cnt";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
    .port_info 9 /INPUT 1 "wr";
    .port_info 10 /INPUT 1 "rd";
    .port_info 11 /INPUT 8 "data";
v0x5584407476a0_0 .net "al_empty", 0 0, L_0x558440759720;  alias, 1 drivers
v0x558440747790_0 .net "al_full", 0 0, L_0x5584407593e0;  alias, 1 drivers
v0x558440747860_0 .net "clk", 0 0, v0x5584407486a0_0;  1 drivers
v0x558440747930_0 .net "data", 7 0, v0x558440748740_0;  1 drivers
v0x5584407479d0_0 .net "empty", 0 0, L_0x558440759520;  alias, 1 drivers
v0x558440747ac0_0 .net "full", 0 0, L_0x55844070e7d0;  alias, 1 drivers
v0x558440747b90_0 .net "rd", 0 0, v0x558440748b20_0;  1 drivers
v0x558440747c60_0 .net "rd_addr", 3 0, v0x558440745b60_0;  alias, 1 drivers
v0x558440747d50_0 .net "rd_data", 7 0, L_0x558440759b90;  alias, 1 drivers
v0x558440747df0_0 .net "rd_en", 0 0, L_0x5584406ffed0;  1 drivers
v0x558440747e90_0 .net "rst", 0 0, v0x558440748d90_0;  1 drivers
v0x558440747f30_0 .net "wd_cnt", 3 0, L_0x5584407598a0;  alias, 1 drivers
v0x558440748000_0 .net "wr", 0 0, v0x558440748f90_0;  1 drivers
v0x5584407480d0_0 .net "wr_addr", 3 0, L_0x558440724270;  1 drivers
v0x5584407481c0_0 .net "wr_data", 7 0, L_0x558440725d80;  1 drivers
v0x5584407482b0_0 .net "wr_en", 0 0, L_0x558440726800;  1 drivers
S_0x55844070d7d0 .scope module, "FIFO_CTRL" "fifo_buffer_ctrl" 3 37, 4 7 0, S_0x5584406fab80;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "full";
    .port_info 1 /OUTPUT 1 "empty";
    .port_info 2 /OUTPUT 1 "al_full";
    .port_info 3 /OUTPUT 1 "al_empty";
    .port_info 4 /OUTPUT 1 "wr_en";
    .port_info 5 /OUTPUT 1 "rd_en";
    .port_info 6 /OUTPUT 4 "rd_addr";
    .port_info 7 /OUTPUT 4 "wr_addr";
    .port_info 8 /OUTPUT 8 "wr_data";
    .port_info 9 /OUTPUT 4 "wd_cnt";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "rst";
    .port_info 12 /INPUT 1 "wr";
    .port_info 13 /INPUT 1 "rd";
    .port_info 14 /INPUT 8 "data";
L_0x558440724270 .functor BUFZ 4, v0x5584407466b0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x558440725d80 .functor BUFZ 8, v0x558440748740_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558440726800 .functor AND 1, v0x558440748f90_0, L_0x5584407490c0, C4<1>, C4<1>;
L_0x5584406ffed0 .functor AND 1, v0x558440748b20_0, L_0x558440749160, C4<1>, C4<1>;
L_0x55844070e7d0 .functor BUFZ 1, v0x558440745760_0, C4<0>, C4<0>, C4<0>;
L_0x558440759520 .functor BUFZ 1, v0x558440745520_0, C4<0>, C4<0>, C4<0>;
L_0x5584407598a0 .functor BUFZ 4, v0x558440745fa0_0, C4<0000>, C4<0000>, C4<0000>;
v0x558440700570_0 .net *"_ivl_11", 0 0, L_0x558440749160;  1 drivers
v0x558440724390_0 .net *"_ivl_16", 31 0, L_0x5584407492e0;  1 drivers
L_0x7fc4807b7018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558440724910_0 .net *"_ivl_19", 27 0, L_0x7fc4807b7018;  1 drivers
L_0x7fc4807b7060 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0x558440725420_0 .net/2u *"_ivl_20", 31 0, L_0x7fc4807b7060;  1 drivers
v0x558440725ea0_0 .net *"_ivl_26", 31 0, L_0x5584407595e0;  1 drivers
L_0x7fc4807b70a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558440726920_0 .net *"_ivl_29", 27 0, L_0x7fc4807b70a8;  1 drivers
L_0x7fc4807b70f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5584406ffff0_0 .net/2u *"_ivl_30", 31 0, L_0x7fc4807b70f0;  1 drivers
v0x558440744fc0_0 .net *"_ivl_7", 0 0, L_0x5584407490c0;  1 drivers
v0x558440745080_0 .net "al_empty", 0 0, L_0x558440759720;  alias, 1 drivers
v0x558440745140_0 .net "al_full", 0 0, L_0x5584407593e0;  alias, 1 drivers
v0x558440745200_0 .net "clk", 0 0, v0x5584407486a0_0;  alias, 1 drivers
v0x5584407452c0_0 .net "data", 7 0, v0x558440748740_0;  alias, 1 drivers
v0x5584407453a0_0 .net "empty", 0 0, L_0x558440759520;  alias, 1 drivers
v0x558440745460_0 .var "empty_nxt", 0 0;
v0x558440745520_0 .var "empty_reg", 0 0;
v0x5584407455e0_0 .net "full", 0 0, L_0x55844070e7d0;  alias, 1 drivers
v0x5584407456a0_0 .var "full_nxt", 0 0;
v0x558440745760_0 .var "full_reg", 0 0;
v0x558440745820_0 .net "rd", 0 0, v0x558440748b20_0;  alias, 1 drivers
v0x5584407458e0_0 .net "rd_addr", 3 0, v0x558440745b60_0;  alias, 1 drivers
v0x5584407459c0_0 .net "rd_en", 0 0, L_0x5584406ffed0;  alias, 1 drivers
v0x558440745a80_0 .var "rd_ptr_nxt", 3 0;
v0x558440745b60_0 .var "rd_ptr_reg", 3 0;
v0x558440745c40_0 .var "rd_ptr_succ", 3 0;
v0x558440745d20_0 .net "rst", 0 0, v0x558440748d90_0;  alias, 1 drivers
v0x558440745de0_0 .net "wd_cnt", 3 0, L_0x5584407598a0;  alias, 1 drivers
v0x558440745ec0_0 .var "wd_ctr_nxt", 3 0;
v0x558440745fa0_0 .var "wd_ctr_reg", 3 0;
v0x558440746080_0 .net "wr", 0 0, v0x558440748f90_0;  alias, 1 drivers
v0x558440746140_0 .net "wr_addr", 3 0, L_0x558440724270;  alias, 1 drivers
v0x558440746220_0 .net "wr_data", 7 0, L_0x558440725d80;  alias, 1 drivers
v0x558440746300_0 .net "wr_en", 0 0, L_0x558440726800;  alias, 1 drivers
v0x5584407463c0_0 .var "wr_ptr_nxt", 3 0;
v0x5584407466b0_0 .var "wr_ptr_reg", 3 0;
v0x558440746790_0 .var "wr_ptr_succ", 3 0;
E_0x558440716a60/0 .event edge, v0x5584407466b0_0, v0x558440746080_0, v0x558440745fa0_0, v0x558440745b60_0;
E_0x558440716a60/1 .event edge, v0x558440745820_0, v0x558440745760_0, v0x558440745520_0;
E_0x558440716a60 .event/or E_0x558440716a60/0, E_0x558440716a60/1;
E_0x5584406f8660 .event posedge, v0x558440745200_0;
L_0x5584407490c0 .reduce/nor v0x558440745760_0;
L_0x558440749160 .reduce/nor v0x558440745520_0;
L_0x5584407492e0 .concat [ 4 28 0 0], v0x558440745fa0_0, L_0x7fc4807b7018;
L_0x5584407593e0 .cmp/ge 32, L_0x5584407492e0, L_0x7fc4807b7060;
L_0x5584407595e0 .concat [ 4 28 0 0], v0x558440745fa0_0, L_0x7fc4807b70a8;
L_0x558440759720 .cmp/ge 32, L_0x7fc4807b70f0, L_0x5584407595e0;
S_0x558440746a50 .scope module, "MEM_FILE" "reg_file_dual_port" 3 56, 5 3 0, S_0x5584406fab80;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "rd_data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 4 "wr_addr";
    .port_info 5 /INPUT 4 "rd_addr";
    .port_info 6 /INPUT 8 "wr_data";
v0x558440746cb0_0 .net *"_ivl_0", 7 0, L_0x558440759960;  1 drivers
v0x558440746d90_0 .net *"_ivl_2", 5 0, L_0x558440759a00;  1 drivers
L_0x7fc4807b7138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558440746e70_0 .net *"_ivl_5", 1 0, L_0x7fc4807b7138;  1 drivers
L_0x7fc4807b7180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x558440746f30_0 .net/2u *"_ivl_6", 7 0, L_0x7fc4807b7180;  1 drivers
v0x558440747010_0 .net "clk", 0 0, v0x5584407486a0_0;  alias, 1 drivers
v0x558440747100 .array "fifo_reg", 15 0, 7 0;
v0x5584407471a0_0 .net "rd_addr", 3 0, v0x558440745b60_0;  alias, 1 drivers
v0x558440747260_0 .net "rd_data", 7 0, L_0x558440759b90;  alias, 1 drivers
v0x558440747320_0 .net "rd_en", 0 0, L_0x5584406ffed0;  alias, 1 drivers
v0x5584407473c0_0 .net "wr_addr", 3 0, L_0x558440724270;  alias, 1 drivers
v0x558440747460_0 .net "wr_data", 7 0, L_0x558440725d80;  alias, 1 drivers
v0x558440747530_0 .net "wr_en", 0 0, L_0x558440726800;  alias, 1 drivers
L_0x558440759960 .array/port v0x558440747100, L_0x558440759a00;
L_0x558440759a00 .concat [ 4 2 0 0], v0x558440745b60_0, L_0x7fc4807b7138;
L_0x558440759b90 .functor MUXZ 8, L_0x7fc4807b7180, L_0x558440759960, L_0x5584406ffed0, C4<>;
    .scope S_0x55844070d7d0;
T_0 ;
    %wait E_0x5584406f8660;
    %load/vec4 v0x558440745d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5584407466b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x558440745b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558440745520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558440745760_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x558440745fa0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5584407463c0_0;
    %assign/vec4 v0x5584407466b0_0, 0;
    %load/vec4 v0x558440745a80_0;
    %assign/vec4 v0x558440745b60_0, 0;
    %load/vec4 v0x558440745460_0;
    %assign/vec4 v0x558440745520_0, 0;
    %load/vec4 v0x5584407456a0_0;
    %assign/vec4 v0x558440745760_0, 0;
    %load/vec4 v0x558440745ec0_0;
    %assign/vec4 v0x558440745fa0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55844070d7d0;
T_1 ;
    %wait E_0x558440716a60;
    %load/vec4 v0x5584407466b0_0;
    %store/vec4 v0x5584407463c0_0, 0, 4;
    %load/vec4 v0x558440745b60_0;
    %store/vec4 v0x558440745a80_0, 0, 4;
    %load/vec4 v0x558440745520_0;
    %store/vec4 v0x558440745460_0, 0, 1;
    %load/vec4 v0x558440745760_0;
    %store/vec4 v0x5584407456a0_0, 0, 1;
    %load/vec4 v0x558440745fa0_0;
    %store/vec4 v0x558440745ec0_0, 0, 4;
    %load/vec4 v0x5584407466b0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x558440746790_0, 0, 4;
    %load/vec4 v0x558440745b60_0;
    %addi 1, 0, 4;
    %store/vec4 v0x558440745c40_0, 0, 4;
    %load/vec4 v0x558440746080_0;
    %load/vec4 v0x558440745820_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v0x558440745520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x558440745b60_0;
    %addi 1, 0, 4;
    %store/vec4 v0x558440745a80_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5584407456a0_0, 0, 1;
    %load/vec4 v0x558440745fa0_0;
    %subi 1, 0, 4;
    %store/vec4 v0x558440745ec0_0, 0, 4;
    %load/vec4 v0x558440745c40_0;
    %load/vec4 v0x5584407466b0_0;
    %cmp/e;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558440745460_0, 0, 1;
    %load/vec4 v0x558440745fa0_0;
    %store/vec4 v0x558440745ec0_0, 0, 4;
T_1.6 ;
T_1.4 ;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v0x558440745760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x5584407466b0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5584407463c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558440745460_0, 0, 1;
    %load/vec4 v0x558440745fa0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x558440745ec0_0, 0, 4;
    %load/vec4 v0x558440746790_0;
    %load/vec4 v0x558440745b60_0;
    %cmp/e;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5584407456a0_0, 0, 1;
    %load/vec4 v0x558440745fa0_0;
    %store/vec4 v0x558440745ec0_0, 0, 4;
T_1.10 ;
T_1.8 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x558440746790_0;
    %store/vec4 v0x5584407463c0_0, 0, 4;
    %load/vec4 v0x558440745c40_0;
    %store/vec4 v0x558440745a80_0, 0, 4;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x558440746a50;
T_2 ;
    %wait E_0x5584406f8660;
    %load/vec4 v0x558440747530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x558440747460_0;
    %load/vec4 v0x5584407473c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558440747100, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5584406f73f0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5584407486a0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x5584406f73f0;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x5584407486a0_0;
    %inv;
    %store/vec4 v0x5584407486a0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5584406f73f0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558440748a60_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x558440748a60_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x5584406f8660;
    %vpi_func 2 46 "$random" 32 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 8;
    %assign/vec4 v0x558440748740_0, 0;
    %load/vec4 v0x558440748a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558440748a60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5584406f73f0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558440748d90_0, 0;
    %delay 20, 0;
    %wait E_0x5584406f8660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558440748d90_0, 0;
    %end;
    .thread T_6;
    .scope S_0x5584406f73f0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558440748f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558440748b20_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558440748a60_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x558440748a60_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.1, 5;
    %wait E_0x5584406f8660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558440748f90_0, 0;
    %load/vec4 v0x558440748a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558440748a60_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %delay 320, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558440748f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558440748a60_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x558440748a60_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.3, 5;
    %wait E_0x5584406f8660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558440748b20_0, 0;
    %load/vec4 v0x558440748a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558440748a60_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %delay 320, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558440748b20_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558440748a60_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x558440748a60_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.5, 5;
    %wait E_0x5584406f8660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558440748f90_0, 0;
    %load/vec4 v0x558440748a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558440748a60_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558440748f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558440748a60_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x558440748a60_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.7, 5;
    %wait E_0x5584406f8660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558440748b20_0, 0;
    %load/vec4 v0x558440748a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558440748a60_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558440748f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558440748b20_0, 0;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558440748f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558440748b20_0, 0;
    %delay 40, 0;
    %vpi_call 2 110 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5584406f73f0;
T_8 ;
    %vpi_call 2 114 "$dumpfile", "tb_fifo_buffer_syn.vcd" {0 0 0};
    %vpi_call 2 115 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5584406f73f0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_fifo_buffer_syn.v";
    "/home/kiran/Projects/fpgaProjects/iVerilog/design/fifo_buffer_syn/fifo_buffer_syn.v";
    "/home/kiran/Projects/fpgaProjects/iVerilog/design/fifo_buffer_syn/fifo_buffer_ctrl.v";
    "/home/kiran/Projects/fpgaProjects/iVerilog/design/fifo_buffer_syn/reg_file_dual_port.v";
