// Seed: 2969795532
module module_0 (
    output supply1 id_0,
    output tri0 id_1,
    output wire id_2,
    input supply1 id_3,
    output tri1 id_4,
    input tri id_5,
    output tri0 id_6,
    input supply0 id_7
);
  id_9 :
  assert property (@(negedge id_7 << 1) id_7)
  else begin
    if (id_3) id_1 = id_3;
  end
endmodule
module module_1 (
    output tri0 id_0,
    input  tri0 id_1
);
  wire id_3;
  module_0(
      id_0, id_0, id_0, id_1, id_0, id_1, id_0, id_1
  );
  wire id_4;
  wire id_5;
endmodule
module module_2 (
    input tri id_0
    , id_5,
    output supply1 id_1,
    input tri1 id_2,
    output wire id_3
);
  assign id_5 = id_0;
  module_0(
      id_3, id_3, id_5, id_5, id_3, id_2, id_3, id_5
  );
endmodule
