Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.44 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.44 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\Data_Path\clk_rst_gen.v" into library work
Parsing module <clockgen1>.
Parsing module <clockgen2>.
Parsing module <clk_rst_gen>.
Parsing VHDL file "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\REG_FILE\REG_FILE.vhd" into library work
Parsing entity <REG_FILE>.
Parsing architecture <Behavioral> of entity <reg_file>.
Parsing VHDL file "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\PC_Inst_M\PC.vhd" into library work
Parsing entity <PC>.
Parsing architecture <Behavioral> of entity <pc>.
Parsing VHDL file "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\PC_Inst_M\Inst_MEM.vhd" into library work
Parsing entity <Inst_MEM>.
Parsing architecture <Behavioral> of entity <inst_mem>.
Parsing VHDL file "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\PC_Inst_M\Data_MEM.vhd" into library work
Parsing entity <Data_MEM>.
Parsing architecture <Behavioral> of entity <data_mem>.
Parsing VHDL file "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\Data_Path\Main_control.vhd" into library work
Parsing entity <Main_control>.
Parsing architecture <Behavioral> of entity <main_control>.
Parsing VHDL file "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\Data_Path\ALU_control.vhd" into library work
Parsing entity <ALU_control>.
Parsing architecture <Behavioral> of entity <alu_control>.
Parsing VHDL file "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\ALU\ALU\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\Data_Path\CPU.vhd" into library work
Parsing entity <CPU>.
Parsing architecture <Behavioral> of entity <cpu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <CPU> (architecture <Behavioral>) from library <work>.
Going to verilog side to elaborate module clk_rst_gen

Elaborating module <clk_rst_gen(CCLK_DIV=20,CCLK_MUL=2,MCLK_DIV=20,MCLK_MUL=4)>.

Elaborating module <IBUFG>.
WARNING:HDLCompiler:1016 - "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\Data_Path\clk_rst_gen.v" Line 19: Port CLK180 is not connected to this instance

Elaborating module <clockgen1(DIVIDE=20,MULTIPLY=2)>.

Elaborating module <BUFG>.

Elaborating module <DCM_SP(CLKFX_DIVIDE=20,CLKFX_MULTIPLY=2,CLKIN_PERIOD=10.0)>.
WARNING:HDLCompiler:1016 - "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\Data_Path\clk_rst_gen.v" Line 42: Port CLK180 is not connected to this instance

Elaborating module <clockgen2(DIVIDE=20,MULTIPLY=4)>.

Elaborating module <DCM_SP(CLKFX_DIVIDE=20,CLKFX_MULTIPLY=4,CLKIN_PERIOD=10.0)>.
Back to vhdl to continue elaboration

Elaborating entity <PC> (architecture <Behavioral>) from library <work>.

Elaborating entity <Inst_MEM> (architecture <Behavioral>) from library <work>.

Elaborating entity <REG_FILE> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <Data_MEM> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\PC_Inst_M\Data_MEM.vhd" Line 86: memread should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\PC_Inst_M\Data_MEM.vhd" Line 89: ram should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\PC_Inst_M\Data_MEM.vhd" Line 96: memread should be on the sensitivity list of the process

Elaborating entity <ALU_control> (architecture <Behavioral>) from library <work>.

Elaborating entity <Main_control> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\Data_Path\CPU.vhd" Line 353: Assignment to opcode ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\Data_Path\CPU.vhd" Line 354: Assignment to rs ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\Data_Path\CPU.vhd" Line 355: Assignment to rt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\Data_Path\CPU.vhd" Line 356: Assignment to rd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\Data_Path\CPU.vhd" Line 357: Assignment to shamt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\Data_Path\CPU.vhd" Line 358: Assignment to func ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\Data_Path\CPU.vhd" Line 359: Assignment to immediate ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPU>.
    Related source file is "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\Data_Path\CPU.vhd".
    Found 8-bit register for signal <LED>.
    Found 32-bit adder for signal <Branch_target> created at line 308.
    Found 32-bit adder for signal <PC4> created at line 311.
    Found 32-bit 4-to-1 multiplexer for signal <Write_data> created at line 76.
    Found 5-bit 4-to-1 multiplexer for signal <Write_register> created at line 55.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <CPU> synthesized.

Synthesizing Unit <clk_rst_gen>.
    Related source file is "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\Data_Path\clk_rst_gen.v".
        CCLK_DIV = 20
        CCLK_MUL = 2
        MCLK_DIV = 20
        MCLK_MUL = 4
    Summary:
	no macro.
Unit <clk_rst_gen> synthesized.

Synthesizing Unit <clockgen1>.
    Related source file is "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\Data_Path\clk_rst_gen.v".
        DIVIDE = 20
        MULTIPLY = 2
    Summary:
	no macro.
Unit <clockgen1> synthesized.

Synthesizing Unit <clockgen2>.
    Related source file is "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\Data_Path\clk_rst_gen.v".
        DIVIDE = 20
        MULTIPLY = 4
    Summary:
	no macro.
Unit <clockgen2> synthesized.

Synthesizing Unit <PC>.
    Related source file is "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\PC_Inst_M\PC.vhd".
WARNING:Xst:647 - Input <EN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <PCout>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PC> synthesized.

Synthesizing Unit <Inst_MEM>.
    Related source file is "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\PC_Inst_M\Inst_MEM.vhd".
WARNING:Xst:647 - Input <ADDR<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDR<31:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'ROM', unconnected in block 'Inst_MEM', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <ROM>, simulation mismatch.
    Found 19x32-bit single-port Read Only RAM <Mram_ROM> for signal <ROM>.
    Found 32-bit register for signal <Dout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <Inst_MEM> synthesized.

Synthesizing Unit <REG_FILE>.
    Related source file is "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\REG_FILE\REG_FILE.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <Read_data_2>.
    Found 32-bit register for signal <Read_data_1>.
    Found 32x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Summary:
	inferred   2 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <REG_FILE> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\ALU\ALU\ALU.vhd".
    Found 32-bit adder for signal <ALU_A[31]_ALU_B[31]_add_2_OUT> created at line 55.
    Found 32-bit subtractor for signal <GND_17_o_GND_17_o_sub_4_OUT<31:0>> created at line 56.
    Found 32-bit comparator greater for signal <slt_result<0>> created at line 71
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <Data_MEM>.
    Related source file is "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\PC_Inst_M\Data_MEM.vhd".
WARNING:Xst:647 - Input <ADDR<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDR<31:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <RAM<1>>.
    Found 32-bit register for signal <RAM<2>>.
    Found 32-bit register for signal <RAM<3>>.
    Found 32-bit register for signal <RAM<4>>.
    Found 32-bit register for signal <RAM<5>>.
    Found 32-bit register for signal <RAM<6>>.
    Found 32-bit register for signal <RAM<7>>.
    Found 32-bit register for signal <RAM<8>>.
    Found 32-bit register for signal <RAM<9>>.
    Found 32-bit register for signal <RAM<10>>.
    Found 32-bit register for signal <RAM<11>>.
    Found 32-bit register for signal <RAM<12>>.
    Found 32-bit register for signal <RAM<13>>.
    Found 32-bit register for signal <RAM<14>>.
    Found 32-bit register for signal <RAM<15>>.
    Found 32-bit register for signal <RAM<16>>.
    Found 32-bit register for signal <RAM<17>>.
    Found 32-bit register for signal <RAM<18>>.
    Found 32-bit register for signal <RAM<19>>.
    Found 32-bit register for signal <RAM<20>>.
    Found 32-bit register for signal <RAM<21>>.
    Found 32-bit register for signal <RAM<22>>.
    Found 32-bit register for signal <RAM<23>>.
    Found 32-bit register for signal <RAM<24>>.
    Found 32-bit register for signal <RAM<25>>.
    Found 32-bit register for signal <RAM<26>>.
    Found 32-bit register for signal <RAM<27>>.
    Found 32-bit register for signal <RAM<28>>.
    Found 32-bit register for signal <RAM<29>>.
    Found 32-bit register for signal <RAM<30>>.
    Found 32-bit register for signal <RAM<31>>.
    Found 32-bit register for signal <Dout>.
    Found 32-bit register for signal <RAM<0>>.
INFO:Xst:3019 - HDL ADVISOR - 1024 flip-flops were inferred for signal <RAM>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 32-bit 32-to-1 multiplexer for signal <ADDR[6]_RAM[31][31]_wide_mux_131_OUT> created at line 97.
    Summary:
	inferred 1056 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Data_MEM> synthesized.

Synthesizing Unit <ALU_control>.
    Related source file is "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\Data_Path\ALU_control.vhd".
    Summary:
	no macro.
Unit <ALU_control> synthesized.

Synthesizing Unit <Main_control>.
    Related source file is "C:\Users\BO-YU TSENG\Documents\Lecture\I467\final_report\processors\Data_Path\Main_control.vhd".
    Summary:
	inferred   8 Multiplexer(s).
Unit <Main_control> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 19x32-bit single-port Read Only RAM                   : 1
 32x32-bit dual-port RAM                               : 2
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Registers                                            : 38
 32-bit register                                       : 37
 8-bit register                                        : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 33
 1-bit 2-to-1 multiplexer                              : 5
 2-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 22
 32-bit 32-to-1 multiplexer                            : 1
 32-bit 4-to-1 multiplexer                             : 1
 5-bit 4-to-1 multiplexer                              : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CPU>.
INFO:Xst:3226 - The RAM <REG_FILE_map/Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <REG_FILE_map/Read_data_1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <cclk>          | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <Write_register> |          |
    |     diA            | connected to signal <Write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <cclk>          | fall     |
    |     addrB          | connected to signal <Inst<25:21>>   |          |
    |     doB            | connected to signal <Read_data_1>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <REG_FILE_map/Mram_RAM1> will be implemented as a BLOCK RAM, absorbing the following register(s): <REG_FILE_map/Read_data_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <cclk>          | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <Write_register> |          |
    |     diA            | connected to signal <Write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <cclk>          | fall     |
    |     addrB          | connected to signal <Inst<20:16>>   |          |
    |     doB            | connected to signal <Read_data_2>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <CPU> synthesized (advanced).

Synthesizing (advanced) Unit <Inst_MEM>.
INFO:Xst:3231 - The small RAM <Mram_ROM> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 19-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ADDR>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Inst_MEM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 19x32-bit single-port distributed Read Only RAM       : 1
 32x32-bit dual-port block RAM                         : 2
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Registers                                            : 1128
 Flip-Flops                                            : 1128
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 33
 1-bit 2-to-1 multiplexer                              : 5
 2-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 22
 32-bit 32-to-1 multiplexer                            : 1
 32-bit 4-to-1 multiplexer                             : 1
 5-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Inst_MEM_map/Dout_19> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_MEM_map/Dout_20> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_MEM_map/Dout_30> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Inst_MEM_map/Dout_4> in Unit <CPU> is equivalent to the following 6 FFs/Latches, which will be removed : <Inst_MEM_map/Dout_6> <Inst_MEM_map/Dout_7> <Inst_MEM_map/Dout_8> <Inst_MEM_map/Dout_9> <Inst_MEM_map/Dout_10> <Inst_MEM_map/Dout_28> 
INFO:Xst:2261 - The FF/Latch <Inst_MEM_map/Dout_14> in Unit <CPU> is equivalent to the following FF/Latch, which will be removed : <Inst_MEM_map/Dout_15> 
INFO:Xst:2261 - The FF/Latch <Inst_MEM_map/Dout_24> in Unit <CPU> is equivalent to the following FF/Latch, which will be removed : <Inst_MEM_map/Dout_25> 

Optimizing unit <PC> ...

Optimizing unit <CPU> ...

Optimizing unit <Data_MEM> ...

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 7.
FlipFlop Inst_MEM_map/Dout_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1118
 Flip-Flops                                            : 1118

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2019
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 28
#      LUT2                        : 30
#      LUT3                        : 96
#      LUT4                        : 39
#      LUT5                        : 133
#      LUT6                        : 1458
#      MUXCY                       : 105
#      MUXF7                       : 34
#      VCC                         : 1
#      XORCY                       : 92
# FlipFlops/Latches                : 1118
#      FD_1                        : 22
#      FDC                         : 32
#      FDCE                        : 8
#      FDE_1                       : 1056
# RAMS                             : 2
#      RAMB8BWER                   : 2
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 10
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 8
# DCMs                             : 2
#      DCM_SP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1118  out of  54576     2%  
 Number of Slice LUTs:                 1786  out of  27288     6%  
    Number used as Logic:              1786  out of  27288     6%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1787
   Number with an unused Flip Flop:     669  out of   1787    37%  
   Number with an unused LUT:             1  out of   1787     0%  
   Number of fully used LUT-FF pairs:  1117  out of   1787    62%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    218     4%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    116     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | DCM_SP:CLKFX           | 1078  |
CLK                                | DCM_SP:CLKFX           | 44    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.571ns (Maximum Frequency: 218.770MHz)
   Minimum input arrival time before clock: 3.842ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.571ns (frequency: 218.770MHz)
  Total number of paths / destination ports: 12128009 / 2272
-------------------------------------------------------------------------
Delay:               11.428ns (Levels of Logic = 27)
  Source:            Inst_MEM_map/Dout_29 (FF)
  Destination:       PC_map/PCout_31 (FF)
  Source Clock:      CLK falling 0.2X
  Destination Clock: CLK rising 0.1X

  Data Path: Inst_MEM_map/Dout_29 to PC_map/PCout_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            14   0.447   1.186  Inst_MEM_map/Dout_29 (Inst_MEM_map/Dout_29)
     LUT5:I2->O           14   0.205   0.958  Main_control_map/Mmux_ALUSrc11_1 (Main_control_map/Mmux_ALUSrc11)
     LUT3:I2->O           13   0.205   1.180  Mmux_ALU_B271 (ALU_B<4>)
     LUT4:I0->O            1   0.203   0.000  ALU_map/Mcompar_slt_result<0>_lut<2> (ALU_map/Mcompar_slt_result<0>_lut<2>)
     MUXCY:S->O            1   0.172   0.000  ALU_map/Mcompar_slt_result<0>_cy<2> (ALU_map/Mcompar_slt_result<0>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ALU_map/Mcompar_slt_result<0>_cy<3> (ALU_map/Mcompar_slt_result<0>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ALU_map/Mcompar_slt_result<0>_cy<4> (ALU_map/Mcompar_slt_result<0>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ALU_map/Mcompar_slt_result<0>_cy<5> (ALU_map/Mcompar_slt_result<0>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ALU_map/Mcompar_slt_result<0>_cy<6> (ALU_map/Mcompar_slt_result<0>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ALU_map/Mcompar_slt_result<0>_cy<7> (ALU_map/Mcompar_slt_result<0>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ALU_map/Mcompar_slt_result<0>_cy<8> (ALU_map/Mcompar_slt_result<0>_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ALU_map/Mcompar_slt_result<0>_cy<9> (ALU_map/Mcompar_slt_result<0>_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ALU_map/Mcompar_slt_result<0>_cy<10> (ALU_map/Mcompar_slt_result<0>_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ALU_map/Mcompar_slt_result<0>_cy<11> (ALU_map/Mcompar_slt_result<0>_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ALU_map/Mcompar_slt_result<0>_cy<12> (ALU_map/Mcompar_slt_result<0>_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  ALU_map/Mcompar_slt_result<0>_cy<13> (ALU_map/Mcompar_slt_result<0>_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  ALU_map/Mcompar_slt_result<0>_cy<14> (ALU_map/Mcompar_slt_result<0>_cy<14>)
     MUXCY:CI->O           2   0.213   0.617  ALU_map/Mcompar_slt_result<0>_cy<15> (ALU_map/Mcompar_slt_result<0>_cy<15>)
     LUT6:I5->O            1   0.205   0.000  ALU_map/Mmux__n0035_rs_lut<0> (ALU_map/Mmux__n0035_rs_lut<0>)
     MUXCY:S->O            1   0.172   0.000  ALU_map/Mmux__n0035_rs_cy<0> (ALU_map/Mmux__n0035_rs_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ALU_map/Mmux__n0035_rs_cy<1> (ALU_map/Mmux__n0035_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ALU_map/Mmux__n0035_rs_cy<2> (ALU_map/Mmux__n0035_rs_cy<2>)
     XORCY:CI->O          18   0.180   1.050  ALU_map/Mmux__n0035_rs_xor<3> (ALU_map/_n0035<3>)
     LUT6:I5->O            2   0.205   0.617  ALU_map/Mmux_result261_1 (ALU_map/Mmux_result261)
     LUT6:I5->O            1   0.205   0.580  ALU_map/Zero_out<31>1 (ALU_map/Zero_out<31>)
     LUT6:I5->O            1   0.205   0.580  ALU_map/Zero_out<31>2 (ALU_map/Zero_out<31>1)
     LUT6:I5->O           30   0.205   1.264  Branch_Zero_out_OR_109_o321 (Branch_Zero_out_OR_109_o)
     LUT6:I5->O            1   0.205   0.000  Mmux_PCin151 (PCin<22>)
     FDC:D                     0.102          PC_map/PCout_22
    ----------------------------------------
    Total                     11.428ns (3.395ns logic, 8.033ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 40 / 40
-------------------------------------------------------------------------
Offset:              3.842ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       LED_0 (FF)
  Destination Clock: CLK rising 0.1X

  Data Path: RST to LED_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.580  RST_IBUF (RST_IBUF)
     LUT3:I2->O           40   0.205   1.405  clk_rst_gen_map/crst1 (crst)
     FDCE:CLR                  0.430          LED_0
    ----------------------------------------
    Total                      3.842ns (1.857ns logic, 1.985ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            LED_7 (FF)
  Destination:       LED<7> (PAD)
  Source Clock:      CLK rising 0.1X

  Data Path: LED_7 to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  LED_7 (LED_7)
     OBUF:I->O                 2.571          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.975|   11.925|   11.262|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 18.01 secs
 
--> 

Total memory usage is 296668 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   23 (   0 filtered)
Number of infos    :    8 (   0 filtered)

