INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/archlabs/lab03/lab03.srcs/sim_1/new/Ctr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr_tb
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Vivado/archlabs/lab03/lab03.srcs/sim_1/new/Ctr_tb.v:50]
