#define HDMIRX_P0_PKT_DEP_0_BASE 0x170B00
//Page P0_HDMIRX_PKT_DEP_0_1
#define REG_0000_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x00)//0x170b_00h
    #define REG_0000_P0_HDMIRX_PKT_DEP_0_REG_PKT_RST Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0004_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x02)//0x170b_01h
    #define REG_0004_P0_HDMIRX_PKT_DEP_0_REG_MPEG_PKT Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0004_P0_HDMIRX_PKT_DEP_0_REG_AUI_PKT Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0004_P0_HDMIRX_PKT_DEP_0_REG_SPD_PKT Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0004_P0_HDMIRX_PKT_DEP_0_REG_AVI_PKT Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0004_P0_HDMIRX_PKT_DEP_0_REG_ASAMPLE_PKT Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0004_P0_HDMIRX_PKT_DEP_0_REG_ACR_PKT Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0004_P0_HDMIRX_PKT_DEP_0_REG_VS_PKT Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0004_P0_HDMIRX_PKT_DEP_0_REG_NULL_PKT Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0004_P0_HDMIRX_PKT_DEP_0_REG_ISRC2_PKT Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0004_P0_HDMIRX_PKT_DEP_0_REG_ISRC1_PKT Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0004_P0_HDMIRX_PKT_DEP_0_REG_ACP_PKT Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0004_P0_HDMIRX_PKT_DEP_0_REG_DSD_PKT Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0004_P0_HDMIRX_PKT_DEP_0_REG_GM_PKT Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0004_P0_HDMIRX_PKT_DEP_0_REG_HBR_PKT Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0004_P0_HDMIRX_PKT_DEP_0_REG_VBI_PKT Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0008_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x04)//0x170b_02h
    #define REG_0008_P0_HDMIRX_PKT_DEP_0_REG_FLAT_ASMP_RCVD Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0008_P0_HDMIRX_PKT_DEP_0_REG_CTSN_OV_RANGE Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0008_P0_HDMIRX_PKT_DEP_0_REG_VCLK_BIG_CHG Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0008_P0_HDMIRX_PKT_DEP_0_REG_CTS_FIFO_EMPTY Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0008_P0_HDMIRX_PKT_DEP_0_REG_CTS_FIFO_FULL Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0008_P0_HDMIRX_PKT_DEP_0_REG_CTS_FIFO_UDF Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0008_P0_HDMIRX_PKT_DEP_0_REG_CTS_FIFO_OVF Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0008_P0_HDMIRX_PKT_DEP_0_REG_VCLK_STABLE Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0008_P0_HDMIRX_PKT_DEP_0_REG_ASP_LAYOUT Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0008_P0_HDMIRX_PKT_DEP_0_REG_HDR_PKT Fld(1,14,AC_MSKB1)//[14:14]
#define REG_000C_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x06)//0x170b_03h
    #define REG_000C_P0_HDMIRX_PKT_DEP_0_REG_HDMI_PKT Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0010_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x08)//0x170b_04h
    #define REG_0010_P0_HDMIRX_PKT_DEP_0_REG_BCHERR_CORRECTED Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0010_P0_HDMIRX_PKT_DEP_0_REG_BCHPRTY_ERR Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0010_P0_HDMIRX_PKT_DEP_0_REG_CHECKSUM_ERR Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0010_P0_HDMIRX_PKT_DEP_0_REG_ASAMPLE_ERR Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0010_P0_HDMIRX_PKT_DEP_0_REG_AS_PBIT_ERR Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0010_P0_HDMIRX_PKT_DEP_0_REG_ASP_PRSNT_BIT_ERR Fld(1,10,AC_MSKB1)//[10:10]
#define REG_0014_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x0a)//0x170b_05h
    #define REG_0014_P0_HDMIRX_PKT_DEP_0_REG_EN_USRPKT Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0014_P0_HDMIRX_PKT_DEP_0_REG_DIS_CHKSUM Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0014_P0_HDMIRX_PKT_DEP_0_REG_RESET_CTS_FIFO Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0014_P0_HDMIRX_PKT_DEP_0_REG_CTS_FIFO_BYPASS Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0014_P0_HDMIRX_PKT_DEP_0_REG_DIS_PKTS_0 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0018_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x0c)//0x170b_06h
    #define REG_0018_P0_HDMIRX_PKT_DEP_0_REG_DIS_PKTS_1 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0018_P0_HDMIRX_PKT_DEP_0_REG_EN_HBR Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0018_P0_HDMIRX_PKT_DEP_0_REG_EN_DST Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0018_P0_HDMIRX_PKT_DEP_0_REG_EN_AVMUTE Fld(1,11,AC_MSKB1)//[11:11]
#define REG_001C_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x0e)//0x170b_07h
    #define REG_001C_P0_HDMIRX_PKT_DEP_0_REG_CTSN_OUT2REG_SEL Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_001C_P0_HDMIRX_PKT_DEP_0_REG_GMP_OUT_SEL Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_001C_P0_HDMIRX_PKT_DEP_0_REG_GMP_OUT_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_001C_P0_HDMIRX_PKT_DEP_0_REG_EN_CTSN_FILTER Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_001C_P0_HDMIRX_PKT_DEP_0_REG_UPDATE_LMT_CTSN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0020_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x10)//0x170b_08h
    #define REG_0020_P0_HDMIRX_PKT_DEP_0_REG_HDMI_TMC Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0020_P0_HDMIRX_PKT_DEP_0_REG_CTS_LMT_1 Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0020_P0_HDMIRX_PKT_DEP_0_REG_N_LMT_1 Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0024_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x12)//0x170b_09h
    #define REG_0024_P0_HDMIRX_PKT_DEP_0_REG_CTS_LMT_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0028_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x14)//0x170b_0ah
    #define REG_0028_P0_HDMIRX_PKT_DEP_0_REG_N_LMT_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_002C_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x16)//0x170b_0bh
    #define REG_002C_P0_HDMIRX_PKT_DEP_0_REG_VLD_CTS_RANGE Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0030_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x18)//0x170b_0ch
    #define REG_0030_P0_HDMIRX_PKT_DEP_0_REG_VLD_N_RANGE Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0034_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x1a)//0x170b_0dh
    #define REG_0034_P0_HDMIRX_PKT_DEP_0_REG_CTS_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0038_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x1c)//0x170b_0eh
    #define REG_0038_P0_HDMIRX_PKT_DEP_0_REG_N_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_003C_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x1e)//0x170b_0fh
    #define REG_003C_P0_HDMIRX_PKT_DEP_0_REG_CTS_1 Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_003C_P0_HDMIRX_PKT_DEP_0_REG_N_1 Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_003C_P0_HDMIRX_PKT_DEP_0_REG_AUDIO_MODE Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_003C_P0_HDMIRX_PKT_DEP_0_REG_CTS_DIV2_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_003C_P0_HDMIRX_PKT_DEP_0_REG_NON_PCM_MODE Fld(1,13,AC_MSKB1)//[13:13]
#define REG_0040_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x20)//0x170b_10h
    #define REG_0040_P0_HDMIRX_PKT_DEP_0_REG_ACP_HDR1 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0040_P0_HDMIRX_PKT_DEP_0_REG_ACP_HDR2 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0044_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x22)//0x170b_11h
    #define REG_0044_P0_HDMIRX_PKT_DEP_0_REG_ACP_PB00 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0044_P0_HDMIRX_PKT_DEP_0_REG_ACP_PB01 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0048_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x24)//0x170b_12h
    #define REG_0048_P0_HDMIRX_PKT_DEP_0_REG_ACP_PB02 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0048_P0_HDMIRX_PKT_DEP_0_REG_ACP_PB03 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_004C_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x26)//0x170b_13h
    #define REG_004C_P0_HDMIRX_PKT_DEP_0_REG_ACP_PB04 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_004C_P0_HDMIRX_PKT_DEP_0_REG_ACP_PB05 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0050_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x28)//0x170b_14h
    #define REG_0050_P0_HDMIRX_PKT_DEP_0_REG_ACP_PB06 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0050_P0_HDMIRX_PKT_DEP_0_REG_ACP_PB07 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0054_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x2a)//0x170b_15h
    #define REG_0054_P0_HDMIRX_PKT_DEP_0_REG_ACP_PB08 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0054_P0_HDMIRX_PKT_DEP_0_REG_ACP_PB09 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0058_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x2c)//0x170b_16h
    #define REG_0058_P0_HDMIRX_PKT_DEP_0_REG_ACP_PB10 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0058_P0_HDMIRX_PKT_DEP_0_REG_ACP_PB11 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_005C_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x2e)//0x170b_17h
    #define REG_005C_P0_HDMIRX_PKT_DEP_0_REG_ACP_PB12 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_005C_P0_HDMIRX_PKT_DEP_0_REG_ACP_PB13 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0060_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x30)//0x170b_18h
    #define REG_0060_P0_HDMIRX_PKT_DEP_0_REG_ACP_PB14 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0060_P0_HDMIRX_PKT_DEP_0_REG_ACP_PB15 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0064_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x32)//0x170b_19h
    #define REG_0064_P0_HDMIRX_PKT_DEP_0_REG_ACP_PB16 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0064_P0_HDMIRX_PKT_DEP_0_REG_ACP_PB17 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0068_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x34)//0x170b_1ah
    #define REG_0068_P0_HDMIRX_PKT_DEP_0_REG_ACP_PB18 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0068_P0_HDMIRX_PKT_DEP_0_REG_ACP_PB19 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_006C_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x36)//0x170b_1bh
    #define REG_006C_P0_HDMIRX_PKT_DEP_0_REG_ACP_PB20 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_006C_P0_HDMIRX_PKT_DEP_0_REG_ACP_PB21 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0070_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x38)//0x170b_1ch
    #define REG_0070_P0_HDMIRX_PKT_DEP_0_REG_ACP_PB22 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0070_P0_HDMIRX_PKT_DEP_0_REG_ACP_PB23 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0074_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x3a)//0x170b_1dh
    #define REG_0074_P0_HDMIRX_PKT_DEP_0_REG_ACP_PB24 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0074_P0_HDMIRX_PKT_DEP_0_REG_ACP_PB25 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0078_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x3c)//0x170b_1eh
    #define REG_0078_P0_HDMIRX_PKT_DEP_0_REG_ACP_PB26 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0078_P0_HDMIRX_PKT_DEP_0_REG_ACP_PB27 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_007C_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x3e)//0x170b_1fh
    #define REG_007C_P0_HDMIRX_PKT_DEP_0_REG_ISRC1_HDR1_UPDATE Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_007C_P0_HDMIRX_PKT_DEP_0_REG_ISRC1_HDR1 Fld(7,1,AC_MSKB0)//[7:1]
    #define REG_007C_P0_HDMIRX_PKT_DEP_0_REG_GBD_HDR2 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0080_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x40)//0x170b_20h
    #define REG_0080_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0080_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0084_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x42)//0x170b_21h
    #define REG_0084_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0084_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB3 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0088_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x44)//0x170b_22h
    #define REG_0088_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB4 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0088_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB5 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_008C_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x46)//0x170b_23h
    #define REG_008C_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB6 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_008C_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB7 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0090_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x48)//0x170b_24h
    #define REG_0090_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB8 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0090_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB9 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0094_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x4a)//0x170b_25h
    #define REG_0094_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB10 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0094_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB11 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0098_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x4c)//0x170b_26h
    #define REG_0098_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB12 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0098_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB13 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_009C_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x4e)//0x170b_27h
    #define REG_009C_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB14 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_009C_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB15 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00A0_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x50)//0x170b_28h
    #define REG_00A0_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB16 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00A0_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB17 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00A4_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x52)//0x170b_29h
    #define REG_00A4_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB18 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00A4_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB19 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00A8_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x54)//0x170b_2ah
    #define REG_00A8_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB20 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00A8_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB21 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00AC_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x56)//0x170b_2bh
    #define REG_00AC_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB22 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00AC_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB23 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00B0_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x58)//0x170b_2ch
    #define REG_00B0_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB24 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00B0_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB25 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00B4_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x5a)//0x170b_2dh
    #define REG_00B4_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB26 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00B4_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB27 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00B8_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x5c)//0x170b_2eh
    #define REG_00B8_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB28 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00B8_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB29 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00BC_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x5e)//0x170b_2fh
    #define REG_00BC_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB30 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00BC_P0_HDMIRX_PKT_DEP_0_REG_ISRC_PB31 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00C0_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x60)//0x170b_30h
    #define REG_00C0_P0_HDMIRX_PKT_DEP_0_REG_VS_IF_HDR1 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00C0_P0_HDMIRX_PKT_DEP_0_REG_VS_IF_HDR2 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00C4_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x62)//0x170b_31h
    #define REG_00C4_P0_HDMIRX_PKT_DEP_0_REG_VS_IF00 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00C4_P0_HDMIRX_PKT_DEP_0_REG_VS_IF01 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00C8_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x64)//0x170b_32h
    #define REG_00C8_P0_HDMIRX_PKT_DEP_0_REG_VS_IF02 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00C8_P0_HDMIRX_PKT_DEP_0_REG_VS_IF03 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00CC_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x66)//0x170b_33h
    #define REG_00CC_P0_HDMIRX_PKT_DEP_0_REG_VS_IF04 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00CC_P0_HDMIRX_PKT_DEP_0_REG_VS_IF05 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00D0_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x68)//0x170b_34h
    #define REG_00D0_P0_HDMIRX_PKT_DEP_0_REG_VS_IF06 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00D0_P0_HDMIRX_PKT_DEP_0_REG_VS_IF07 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00D4_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x6a)//0x170b_35h
    #define REG_00D4_P0_HDMIRX_PKT_DEP_0_REG_VS_IF08 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00D4_P0_HDMIRX_PKT_DEP_0_REG_VS_IF09 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00D8_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x6c)//0x170b_36h
    #define REG_00D8_P0_HDMIRX_PKT_DEP_0_REG_VS_IF10 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00D8_P0_HDMIRX_PKT_DEP_0_REG_VS_IF11 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00DC_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x6e)//0x170b_37h
    #define REG_00DC_P0_HDMIRX_PKT_DEP_0_REG_VS_IF12 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00DC_P0_HDMIRX_PKT_DEP_0_REG_VS_IF13 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00E0_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x70)//0x170b_38h
    #define REG_00E0_P0_HDMIRX_PKT_DEP_0_REG_VS_IF14 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00E0_P0_HDMIRX_PKT_DEP_0_REG_VS_IF15 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00E4_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x72)//0x170b_39h
    #define REG_00E4_P0_HDMIRX_PKT_DEP_0_REG_VS_IF16 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00E4_P0_HDMIRX_PKT_DEP_0_REG_VS_IF17 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00E8_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x74)//0x170b_3ah
    #define REG_00E8_P0_HDMIRX_PKT_DEP_0_REG_VS_IF18 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00E8_P0_HDMIRX_PKT_DEP_0_REG_VS_IF19 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00EC_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x76)//0x170b_3bh
    #define REG_00EC_P0_HDMIRX_PKT_DEP_0_REG_VS_IF20 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00EC_P0_HDMIRX_PKT_DEP_0_REG_VS_IF21 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00F0_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x78)//0x170b_3ch
    #define REG_00F0_P0_HDMIRX_PKT_DEP_0_REG_VS_IF22 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00F0_P0_HDMIRX_PKT_DEP_0_REG_VS_IF23 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00F4_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x7a)//0x170b_3dh
    #define REG_00F4_P0_HDMIRX_PKT_DEP_0_REG_VS_IF24 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00F4_P0_HDMIRX_PKT_DEP_0_REG_VS_IF25 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00F8_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x7c)//0x170b_3eh
    #define REG_00F8_P0_HDMIRX_PKT_DEP_0_REG_VS_IF26 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00F8_P0_HDMIRX_PKT_DEP_0_REG_VS_IF27 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00FC_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x7e)//0x170b_3fh
    #define REG_00FC_P0_HDMIRX_PKT_DEP_0_REG_VS_IF_HDR0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00FC_P0_HDMIRX_PKT_DEP_0_REG_PKT_TYPE Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0100_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x80)//0x170b_40h
    #define REG_0100_P0_HDMIRX_PKT_DEP_0_REG_AUDIF_HDR1 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0100_P0_HDMIRX_PKT_DEP_0_REG_AUDIF_HDR2 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0104_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x82)//0x170b_41h
    #define REG_0104_P0_HDMIRX_PKT_DEP_0_REG_AUDIF_PB00 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0104_P0_HDMIRX_PKT_DEP_0_REG_AUDIF_PB01 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0108_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x84)//0x170b_42h
    #define REG_0108_P0_HDMIRX_PKT_DEP_0_REG_AUDIF_PB02 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0108_P0_HDMIRX_PKT_DEP_0_REG_AUDIF_PB03 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_010C_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x86)//0x170b_43h
    #define REG_010C_P0_HDMIRX_PKT_DEP_0_REG_AUDIF_PB04 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_010C_P0_HDMIRX_PKT_DEP_0_REG_AUDIF_PB05 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0110_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x88)//0x170b_44h
    #define REG_0110_P0_HDMIRX_PKT_DEP_0_REG_AUDIF_PB06 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0110_P0_HDMIRX_PKT_DEP_0_REG_AUDIF_PB07 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0114_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x8a)//0x170b_45h
    #define REG_0114_P0_HDMIRX_PKT_DEP_0_REG_AUDIF_PB08 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0114_P0_HDMIRX_PKT_DEP_0_REG_AUDIF_PB09 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0118_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x8c)//0x170b_46h
    #define REG_0118_P0_HDMIRX_PKT_DEP_0_REG_AUDIF_PB10 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0118_P0_HDMIRX_PKT_DEP_0_REG_AUDIF_PB11 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_011C_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x8e)//0x170b_47h
    #define REG_011C_P0_HDMIRX_PKT_DEP_0_REG_AUDIF_PB12 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_011C_P0_HDMIRX_PKT_DEP_0_REG_AUDIF_PB13 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0120_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x90)//0x170b_48h
    #define REG_0120_P0_HDMIRX_PKT_DEP_0_REG_AUDIF_PB14 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0120_P0_HDMIRX_PKT_DEP_0_REG_AUDIF_PB15 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0124_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x92)//0x170b_49h
    #define REG_0124_P0_HDMIRX_PKT_DEP_0_REG_AUDIF_PB16 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0124_P0_HDMIRX_PKT_DEP_0_REG_AUDIF_PB17 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0128_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x94)//0x170b_4ah
    #define REG_0128_P0_HDMIRX_PKT_DEP_0_REG_AUDIF_PB18 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0128_P0_HDMIRX_PKT_DEP_0_REG_AUDIF_PB19 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_012C_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x96)//0x170b_4bh
    #define REG_012C_P0_HDMIRX_PKT_DEP_0_REG_AUDIF_PB20 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_012C_P0_HDMIRX_PKT_DEP_0_REG_AUDIF_PB21 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0130_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x98)//0x170b_4ch
    #define REG_0130_P0_HDMIRX_PKT_DEP_0_REG_AUDIF_PB22 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0130_P0_HDMIRX_PKT_DEP_0_REG_AUDIF_PB23 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0134_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x9a)//0x170b_4dh
    #define REG_0134_P0_HDMIRX_PKT_DEP_0_REG_AUDIF_PB24 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0134_P0_HDMIRX_PKT_DEP_0_REG_AUDIF_PB25 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0138_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0x9c)//0x170b_4eh
    #define REG_0138_P0_HDMIRX_PKT_DEP_0_REG_AUDIF_PB26 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0138_P0_HDMIRX_PKT_DEP_0_REG_AUDIF_PB27 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0140_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0xa0)//0x170b_50h
    #define REG_0140_P0_HDMIRX_PKT_DEP_0_REG_MPEG_HDR1 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0140_P0_HDMIRX_PKT_DEP_0_REG_MPEG_HDR2 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0144_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0xa2)//0x170b_51h
    #define REG_0144_P0_HDMIRX_PKT_DEP_0_REG_MPEG_PB00 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0144_P0_HDMIRX_PKT_DEP_0_REG_MPEG_PB01 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0148_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0xa4)//0x170b_52h
    #define REG_0148_P0_HDMIRX_PKT_DEP_0_REG_MPEG_PB02 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0148_P0_HDMIRX_PKT_DEP_0_REG_MPEG_PB03 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_014C_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0xa6)//0x170b_53h
    #define REG_014C_P0_HDMIRX_PKT_DEP_0_REG_MPEG_PB04 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_014C_P0_HDMIRX_PKT_DEP_0_REG_MPEG_PB05 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0150_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0xa8)//0x170b_54h
    #define REG_0150_P0_HDMIRX_PKT_DEP_0_REG_MPEG_PB06 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0150_P0_HDMIRX_PKT_DEP_0_REG_MPEG_PB07 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0154_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0xaa)//0x170b_55h
    #define REG_0154_P0_HDMIRX_PKT_DEP_0_REG_MPEG_PB08 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0154_P0_HDMIRX_PKT_DEP_0_REG_MPEG_PB09 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0158_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0xac)//0x170b_56h
    #define REG_0158_P0_HDMIRX_PKT_DEP_0_REG_MPEG_PB10 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0158_P0_HDMIRX_PKT_DEP_0_REG_MPEG_PB11 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_015C_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0xae)//0x170b_57h
    #define REG_015C_P0_HDMIRX_PKT_DEP_0_REG_MPEG_PB12 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_015C_P0_HDMIRX_PKT_DEP_0_REG_MPEG_PB13 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0160_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0xb0)//0x170b_58h
    #define REG_0160_P0_HDMIRX_PKT_DEP_0_REG_MPEG_PB14 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0160_P0_HDMIRX_PKT_DEP_0_REG_MPEG_PB15 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0164_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0xb2)//0x170b_59h
    #define REG_0164_P0_HDMIRX_PKT_DEP_0_REG_MPEG_PB16 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0164_P0_HDMIRX_PKT_DEP_0_REG_MPEG_PB17 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0168_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0xb4)//0x170b_5ah
    #define REG_0168_P0_HDMIRX_PKT_DEP_0_REG_MPEG_PB18 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0168_P0_HDMIRX_PKT_DEP_0_REG_MPEG_PB19 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_016C_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0xb6)//0x170b_5bh
    #define REG_016C_P0_HDMIRX_PKT_DEP_0_REG_MPEG_PB20 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_016C_P0_HDMIRX_PKT_DEP_0_REG_MPEG_PB21 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0170_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0xb8)//0x170b_5ch
    #define REG_0170_P0_HDMIRX_PKT_DEP_0_REG_MPEG_PB22 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0170_P0_HDMIRX_PKT_DEP_0_REG_MPEG_PB23 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0174_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0xba)//0x170b_5dh
    #define REG_0174_P0_HDMIRX_PKT_DEP_0_REG_MPEG_PB24 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0174_P0_HDMIRX_PKT_DEP_0_REG_MPEG_PB25 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0178_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0xbc)//0x170b_5eh
    #define REG_0178_P0_HDMIRX_PKT_DEP_0_REG_MPEG_PB26 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0178_P0_HDMIRX_PKT_DEP_0_REG_MPEG_PB27 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0180_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0xc0)//0x170b_60h
    #define REG_0180_P0_HDMIRX_PKT_DEP_0_REG_ACR_HDR1 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0180_P0_HDMIRX_PKT_DEP_0_REG_ACR_HDR2 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0184_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0xc2)//0x170b_61h
    #define REG_0184_P0_HDMIRX_PKT_DEP_0_REG_ACR_PB00 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0184_P0_HDMIRX_PKT_DEP_0_REG_ACR_PB01 Fld(8,8,AC_FULLB1)//[15:8]

//Page P0_HDMIRX_PKT_DEP_0_2
#define REG_0188_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0xc4)//0x170b_62h
    #define REG_0188_P0_HDMIRX_PKT_DEP_0_REG_ACR_PB02 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0188_P0_HDMIRX_PKT_DEP_0_REG_ACR_PB03 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_018C_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0xc6)//0x170b_63h
    #define REG_018C_P0_HDMIRX_PKT_DEP_0_REG_ACR_PB04 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_018C_P0_HDMIRX_PKT_DEP_0_REG_ACR_PB05 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0190_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0xc8)//0x170b_64h
    #define REG_0190_P0_HDMIRX_PKT_DEP_0_REG_ACR_PB06 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0190_P0_HDMIRX_PKT_DEP_0_REG_ACR_PB07 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0194_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0xca)//0x170b_65h
    #define REG_0194_P0_HDMIRX_PKT_DEP_0_REG_ACR_PB08 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0194_P0_HDMIRX_PKT_DEP_0_REG_ACR_PB09 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0198_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0xcc)//0x170b_66h
    #define REG_0198_P0_HDMIRX_PKT_DEP_0_REG_ACR_PB10 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0198_P0_HDMIRX_PKT_DEP_0_REG_ACR_PB11 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_019C_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0xce)//0x170b_67h
    #define REG_019C_P0_HDMIRX_PKT_DEP_0_REG_ACR_PB12 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_019C_P0_HDMIRX_PKT_DEP_0_REG_ACR_PB13 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01A0_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0xd0)//0x170b_68h
    #define REG_01A0_P0_HDMIRX_PKT_DEP_0_REG_ACR_PB14 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01A0_P0_HDMIRX_PKT_DEP_0_REG_ACR_PB15 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01A4_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0xd2)//0x170b_69h
    #define REG_01A4_P0_HDMIRX_PKT_DEP_0_REG_ACR_PB16 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01A4_P0_HDMIRX_PKT_DEP_0_REG_ACR_PB17 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01A8_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0xd4)//0x170b_6ah
    #define REG_01A8_P0_HDMIRX_PKT_DEP_0_REG_ACR_PB18 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01A8_P0_HDMIRX_PKT_DEP_0_REG_ACR_PB19 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01AC_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0xd6)//0x170b_6bh
    #define REG_01AC_P0_HDMIRX_PKT_DEP_0_REG_ACR_PB20 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01AC_P0_HDMIRX_PKT_DEP_0_REG_ACR_PB21 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01B0_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0xd8)//0x170b_6ch
    #define REG_01B0_P0_HDMIRX_PKT_DEP_0_REG_ACR_PB22 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01B0_P0_HDMIRX_PKT_DEP_0_REG_ACR_PB23 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01B4_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0xda)//0x170b_6dh
    #define REG_01B4_P0_HDMIRX_PKT_DEP_0_REG_ACR_PB24 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01B4_P0_HDMIRX_PKT_DEP_0_REG_ACR_PB25 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01B8_P0_HDMIRX_PKT_DEP_0 (HDMIRX_P0_PKT_DEP_0_BASE +0xdc)//0x170b_6eh
    #define REG_01B8_P0_HDMIRX_PKT_DEP_0_REG_ACR_PB26 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01B8_P0_HDMIRX_PKT_DEP_0_REG_ACR_PB27 Fld(8,8,AC_FULLB1)//[15:8]

