

================================================================
== Vitis HLS Report for 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2'
================================================================
* Date:           Thu May 15 15:32:05 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        HLS_Eindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------------------+-----------+-------------+-----+---------------------+-----------------------------------------------+
    |        Latency (cycles)       |    Latency (absolute)   |          Interval         |                    Pipeline                   |
    |   min   |         max         |    min    |     max     | min |         max         |                      Type                     |
    +---------+---------------------+-----------+-------------+-----+---------------------+-----------------------------------------------+
    |        3|  4611686009837453312|  30.000 ns|  4.6e+10 sec|    2|  4611686009837453312|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------------------+-----------+-------------+-----+---------------------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+
        |                                   |        Latency (cycles)       | Iteration|  Initiation Interval  |           Trip          |          |
        |             Loop Name             |   min   |         max         |  Latency |  achieved |   target  |          Count          | Pipelined|
        +-----------------------------------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+
        |- VITIS_LOOP_20_1_VITIS_LOOP_21_2  |        1|  4611686009837453312|        23|          4|          1|  0 ~ 1152921502459363329|       yes|
        +-----------------------------------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 4, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [Include/HLS.c:21->Include/HLS.c:94]   --->   Operation 26 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 27 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 28 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%max_out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %max_out"   --->   Operation 29 'read' 'max_out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln20_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln20"   --->   Operation 30 'read' 'zext_ln20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r"   --->   Operation 31 'read' 'input_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%bound_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bound"   --->   Operation 32 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%div2_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %div2_i"   --->   Operation 33 'read' 'div2_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln20_cast = zext i32 %zext_ln20_read"   --->   Operation 34 'zext' 'zext_ln20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 9402976, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln20 = store i32 0, i32 %i" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 37 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln21 = store i31 0, i31 %j_1" [Include/HLS.c:21->Include/HLS.c:94]   --->   Operation 38 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_24_3.i"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.10>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 40 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (3.52ns)   --->   "%icmp_ln20 = icmp_eq  i64 %indvar_flatten_load, i64 %bound_read" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 41 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (3.52ns)   --->   "%add_ln20 = add i64 %indvar_flatten_load, i64 1" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 42 'add' 'add_ln20' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.inc29.i.loopexit, void %VITIS_LOOP_40_3.i.preheader.exitStub" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 43 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln20 = store i64 %add_ln20, i64 %indvar_flatten" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 44 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.29>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%j = load i31 %j_1" [Include/HLS.c:21->Include/HLS.c:94]   --->   Operation 45 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i31 %j" [Include/HLS.c:21->Include/HLS.c:94]   --->   Operation 47 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (2.55ns)   --->   "%icmp_ln21 = icmp_slt  i32 %zext_ln21, i32 %div2_i_read" [Include/HLS.c:21->Include/HLS.c:94]   --->   Operation 48 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 49 'load' 'i_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.73ns)   --->   "%select_ln20 = select i1 %icmp_ln21, i31 %j, i31 0" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 50 'select' 'select_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (2.55ns)   --->   "%add_ln20_2 = add i32 %i_load, i32 1" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 51 'add' 'add_ln20_2' <Predicate = (!icmp_ln20)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.69ns)   --->   "%select_ln20_1 = select i1 %icmp_ln21, i32 %i_load, i32 %add_ln20_2" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 52 'select' 'select_ln20_1' <Predicate = (!icmp_ln20)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i32.i13, i32 %select_ln20_1, i13 0" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 53 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i45 %tmp" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 54 'zext' 'zext_ln20_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %select_ln20_1, i8 0" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 55 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln20_2 = zext i40 %tmp_27" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 56 'zext' 'zext_ln20_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (3.01ns)   --->   "%add_ln20_3 = add i46 %zext_ln20_1, i46 %zext_ln20_2" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 57 'add' 'add_ln20_3' <Predicate = (!icmp_ln20)> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (2.52ns)   --->   "%first_iter_0 = icmp_eq  i31 %select_ln20, i31 0" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 58 'icmp' 'first_iter_0' <Predicate = (!icmp_ln20)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %first_iter_0, void %VITIS_LOOP_24_3.i.split, void %for.first.iter.VITIS_LOOP_24_3.i" [Include/HLS.c:21->Include/HLS.c:94]   --->   Operation 59 'br' 'br_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i32.i14, i32 %select_ln20_1, i14 8192" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 60 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%p_shl19 = zext i46 %tmp_30" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 61 'zext' 'p_shl19' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i32.i9, i32 %select_ln20_1, i9 256" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 62 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%p_shl20 = zext i41 %tmp_31" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 63 'zext' 'p_shl20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (3.04ns)   --->   "%p_add21 = add i47 %p_shl19, i47 %p_shl20" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 64 'add' 'p_add21' <Predicate = (!icmp_ln20)> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i32.i14, i32 %select_ln20_1, i14 0" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 65 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%p_shl12 = zext i46 %tmp_34" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 66 'zext' 'p_shl12' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i32.i9, i32 %select_ln20_1, i9 0" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 67 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl13 = zext i41 %tmp_35" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 68 'zext' 'p_shl13' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (3.04ns)   --->   "%p_add14 = add i47 %p_shl12, i47 %p_shl13" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 69 'add' 'p_add14' <Predicate = (!icmp_ln20)> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln20 = store i32 %select_ln20_1, i32 %i" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 70 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %select_ln20_1, i6 0" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 71 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln20_4 = zext i38 %tmp_28" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 72 'zext' 'zext_ln20_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln20_4 = add i46 %add_ln20_3, i46 %zext_ln20_4" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 73 'add' 'add_ln20_4' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %select_ln20_1, i4 0" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 74 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln20_5 = zext i36 %tmp_29" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 75 'zext' 'zext_ln20_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (4.81ns) (root node of TernaryAdder)   --->   "%add_ln20_5 = add i46 %add_ln20_4, i46 %zext_ln20_5" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 76 'add' 'add_ln20_5' <Predicate = (!icmp_ln20)> <Delay = 4.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i32.i7, i32 %select_ln20_1, i7 64" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 77 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%p_shl22 = zext i39 %tmp_32" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 78 'zext' 'p_shl22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_add23 = add i47 %p_add21, i47 %p_shl22" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 79 'add' 'p_add23' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %select_ln20_1, i5 16" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 80 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl24 = zext i37 %tmp_33" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 81 'zext' 'p_shl24' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (4.85ns) (root node of TernaryAdder)   --->   "%empty_42 = add i47 %p_add23, i47 %p_shl24" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 82 'add' 'empty_42' <Predicate = (!icmp_ln20)> <Delay = 4.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i32.i7, i32 %select_ln20_1, i7 0" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 83 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%p_shl15 = zext i39 %tmp_36" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 84 'zext' 'p_shl15' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_add16 = add i47 %p_add14, i47 %p_shl15" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 85 'add' 'p_add16' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %select_ln20_1, i5 0" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 86 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl17 = zext i37 %tmp_37" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 87 'zext' 'p_shl17' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (4.85ns) (root node of TernaryAdder)   --->   "%empty_43 = add i47 %p_add16, i47 %p_shl17" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 88 'add' 'empty_43' <Predicate = (!icmp_ln20)> <Delay = 4.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 89 [1/1] (2.52ns)   --->   "%add_ln21 = add i31 %select_ln20, i31 1" [Include/HLS.c:21->Include/HLS.c:94]   --->   Operation 89 'add' 'add_ln21' <Predicate = (!icmp_ln20)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i31 %add_ln21" [Include/HLS.c:21->Include/HLS.c:94]   --->   Operation 90 'zext' 'zext_ln21_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (2.55ns)   --->   "%icmp_ln21_1 = icmp_slt  i32 %zext_ln21_2, i32 %div2_i_read" [Include/HLS.c:21->Include/HLS.c:94]   --->   Operation 91 'icmp' 'icmp_ln21_1' <Predicate = (!icmp_ln20)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21_1, void %last.iter.VITIS_LOOP_24_3.i.split, void %new.latch.VITIS_LOOP_24_3.i.split" [Include/HLS.c:21->Include/HLS.c:94]   --->   Operation 92 'br' 'br_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln21 = store i31 %add_ln21, i31 %j_1" [Include/HLS.c:21->Include/HLS.c:94]   --->   Operation 93 'store' 'store_ln21' <Predicate = (!icmp_ln20)> <Delay = 1.58>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln21 = br void %VITIS_LOOP_24_3.i" [Include/HLS.c:21->Include/HLS.c:94]   --->   Operation 94 'br' 'br_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.04>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln20_3 = zext i46 %add_ln20_5" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 95 'zext' 'zext_ln20_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (3.52ns)   --->   "%add_ln20_1 = add i64 %zext_ln20_3, i64 %max_out_read" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 96 'add' 'add_ln20_1' <Predicate = (!icmp_ln20)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln21_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln20_1, i32 2, i32 63" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 97 'partselect' 'sext_ln21_mid2_v' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%p_cast38 = zext i47 %empty_42" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 98 'zext' 'p_cast38' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i47 %empty_43" [Include/HLS.c:21->Include/HLS.c:94]   --->   Operation 99 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i31.i3, i31 %select_ln20, i3 0" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 100 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%p_cast46 = zext i34 %tmp_1" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 101 'zext' 'p_cast46' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (3.52ns)   --->   "%tmp12 = add i64 %p_cast46, i64 %input_r_read" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 102 'add' 'tmp12' <Predicate = (!icmp_ln20)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (3.52ns)   --->   "%empty_44 = add i64 %tmp12, i64 %p_cast38" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 103 'add' 'empty_44' <Predicate = (!icmp_ln20)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (3.52ns)   --->   "%empty_45 = add i64 %tmp12, i64 %zext_ln21_1" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 104 'add' 'empty_45' <Predicate = (!icmp_ln20)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_45, i32 2, i32 63" [Include/HLS.c:26->Include/HLS.c:94]   --->   Operation 105 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i62 %trunc_ln1" [Include/HLS.c:26->Include/HLS.c:94]   --->   Operation 106 'sext' 'sext_ln26' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln26" [Include/HLS.c:26->Include/HLS.c:94]   --->   Operation 107 'getelementptr' 'gmem_addr_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_44, i32 2, i32 63" [Include/HLS.c:26->Include/HLS.c:94]   --->   Operation 108 'partselect' 'trunc_ln26_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i62 %trunc_ln26_1" [Include/HLS.c:26->Include/HLS.c:94]   --->   Operation 109 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln26_1" [Include/HLS.c:26->Include/HLS.c:94]   --->   Operation 110 'getelementptr' 'gmem_addr_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_20_1_VITIS_LOOP_21_2_str"   --->   Operation 111 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1152921502459363329, i64 288230375077969921"   --->   Operation 112 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i62 %sext_ln21_mid2_v" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 113 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln20" [Include/HLS.c:21->Include/HLS.c:94]   --->   Operation 114 'getelementptr' 'gmem_addr_5' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (7.30ns)   --->   "%empty_48 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_5, i64 %zext_ln20_cast" [Include/HLS.c:21->Include/HLS.c:94]   --->   Operation 115 'writereq' 'empty_48' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln21 = br void %VITIS_LOOP_24_3.i.split" [Include/HLS.c:21->Include/HLS.c:94]   --->   Operation 116 'br' 'br_ln21' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_6 : Operation 117 [8/8] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_6, i64 2" [Include/HLS.c:26->Include/HLS.c:94]   --->   Operation 117 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln20" [Include/HLS.c:21->Include/HLS.c:94]   --->   Operation 118 'getelementptr' 'gmem_addr_8' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 119 [7/8] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_6, i64 2" [Include/HLS.c:26->Include/HLS.c:94]   --->   Operation 119 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 120 [6/8] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_6, i64 2" [Include/HLS.c:26->Include/HLS.c:94]   --->   Operation 120 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 121 [8/8] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i64 2" [Include/HLS.c:26->Include/HLS.c:94]   --->   Operation 121 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 122 [5/8] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_6, i64 2" [Include/HLS.c:26->Include/HLS.c:94]   --->   Operation 122 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 123 [7/8] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i64 2" [Include/HLS.c:26->Include/HLS.c:94]   --->   Operation 123 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 124 [4/8] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_6, i64 2" [Include/HLS.c:26->Include/HLS.c:94]   --->   Operation 124 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 125 [6/8] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i64 2" [Include/HLS.c:26->Include/HLS.c:94]   --->   Operation 125 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 126 [3/8] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_6, i64 2" [Include/HLS.c:26->Include/HLS.c:94]   --->   Operation 126 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 127 [5/8] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i64 2" [Include/HLS.c:26->Include/HLS.c:94]   --->   Operation 127 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 128 [2/8] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_6, i64 2" [Include/HLS.c:26->Include/HLS.c:94]   --->   Operation 128 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 129 [4/8] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i64 2" [Include/HLS.c:26->Include/HLS.c:94]   --->   Operation 129 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 130 [1/8] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_6, i64 2" [Include/HLS.c:26->Include/HLS.c:94]   --->   Operation 130 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 131 [3/8] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i64 2" [Include/HLS.c:26->Include/HLS.c:94]   --->   Operation 131 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 132 [1/1] (7.30ns)   --->   "%val_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_6" [Include/HLS.c:26->Include/HLS.c:94]   --->   Operation 132 'read' 'val_7' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 133 [2/8] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i64 2" [Include/HLS.c:26->Include/HLS.c:94]   --->   Operation 133 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 134 [1/1] (7.30ns)   --->   "%val = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_6" [Include/HLS.c:26->Include/HLS.c:94]   --->   Operation 134 'read' 'val' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 135 [1/8] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i64 2" [Include/HLS.c:26->Include/HLS.c:94]   --->   Operation 135 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 136 [1/1] (7.30ns)   --->   "%val_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_7" [Include/HLS.c:26->Include/HLS.c:94]   --->   Operation 136 'read' 'val_8' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 137 [1/1] (2.55ns)   --->   "%icmp_ln27 = icmp_sgt  i32 %val, i32 %val_7" [Include/HLS.c:27->Include/HLS.c:94]   --->   Operation 137 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 138 [1/1] (0.69ns)   --->   "%max_1 = select i1 %icmp_ln27, i32 %val, i32 %val_7" [Include/HLS.c:27->Include/HLS.c:94]   --->   Operation 138 'select' 'max_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 139 [1/1] (7.30ns)   --->   "%val_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_7" [Include/HLS.c:26->Include/HLS.c:94]   --->   Operation 139 'read' 'val_6' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 140 [1/1] (2.55ns)   --->   "%icmp_ln27_1 = icmp_sgt  i32 %val_8, i32 %max_1" [Include/HLS.c:27->Include/HLS.c:94]   --->   Operation 140 'icmp' 'icmp_ln27_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 141 [1/1] (0.69ns)   --->   "%max_3 = select i1 %icmp_ln27_1, i32 %val_8, i32 %max_1" [Include/HLS.c:27->Include/HLS.c:94]   --->   Operation 141 'select' 'max_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 142 [1/1] (2.55ns)   --->   "%icmp_ln27_2 = icmp_sgt  i32 %val_6, i32 %max_3" [Include/HLS.c:27->Include/HLS.c:94]   --->   Operation 142 'icmp' 'icmp_ln27_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 143 [1/1] (0.69ns)   --->   "%max_4 = select i1 %icmp_ln27_2, i32 %val_6, i32 %max_3" [Include/HLS.c:27->Include/HLS.c:94]   --->   Operation 143 'select' 'max_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 144 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [Include/HLS.c:22->Include/HLS.c:94]   --->   Operation 144 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 145 [1/1] (7.30ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_8, i32 %max_4, i4 15" [Include/HLS.c:30->Include/HLS.c:94]   --->   Operation 145 'write' 'write_ln30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 146 [5/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_8" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 146 'writeresp' 'empty' <Predicate = (!icmp_ln21_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 152 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 152 'ret' 'ret_ln0' <Predicate = (icmp_ln20)> <Delay = 1.58>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 147 [4/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_8" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 147 'writeresp' 'empty' <Predicate = (!icmp_ln21_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 148 [3/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_8" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 148 'writeresp' 'empty' <Predicate = (!icmp_ln21_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 149 [2/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_8" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 149 'writeresp' 'empty' <Predicate = (!icmp_ln21_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 150 [1/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_8" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 150 'writeresp' 'empty' <Predicate = (!icmp_ln21_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln21 = br void %new.latch.VITIS_LOOP_24_3.i.split" [Include/HLS.c:21->Include/HLS.c:94]   --->   Operation 151 'br' 'br_ln21' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 64 bit ('indvar_flatten') [9]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [17]  (1.588 ns)

 <State 2>: 5.108ns
The critical path consists of the following:
	'load' operation 64 bit ('indvar_flatten_load', Include/HLS.c:20->Include/HLS.c:94) on local variable 'indvar_flatten' [23]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln20', Include/HLS.c:20->Include/HLS.c:94) [27]  (3.520 ns)
	'store' operation 0 bit ('store_ln20', Include/HLS.c:20->Include/HLS.c:94) of variable 'add_ln20', Include/HLS.c:20->Include/HLS.c:94 on local variable 'indvar_flatten' [117]  (1.588 ns)

 <State 3>: 6.296ns
The critical path consists of the following:
	'load' operation 31 bit ('j', Include/HLS.c:21->Include/HLS.c:94) on local variable 'j', Include/HLS.c:21->Include/HLS.c:94 [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln21', Include/HLS.c:21->Include/HLS.c:94) [26]  (2.552 ns)
	'select' operation 32 bit ('select_ln20_1', Include/HLS.c:20->Include/HLS.c:94) [36]  (0.698 ns)
	'add' operation 47 bit ('p_add21', Include/HLS.c:20->Include/HLS.c:94) [63]  (3.046 ns)

 <State 4>: 5.074ns
The critical path consists of the following:
	'add' operation 31 bit ('add_ln21', Include/HLS.c:21->Include/HLS.c:94) [109]  (2.522 ns)
	'icmp' operation 1 bit ('icmp_ln21_1', Include/HLS.c:21->Include/HLS.c:94) [111]  (2.552 ns)

 <State 5>: 7.040ns
The critical path consists of the following:
	'add' operation 64 bit ('tmp12', Include/HLS.c:20->Include/HLS.c:94) [86]  (3.520 ns)
	'add' operation 64 bit ('empty_44', Include/HLS.c:20->Include/HLS.c:94) [87]  (3.520 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr_5', Include/HLS.c:21->Include/HLS.c:94) [55]  (0.000 ns)
	bus request operation ('empty_48', Include/HLS.c:21->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:21->Include/HLS.c:94) [56]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_46', Include/HLS.c:26->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:26->Include/HLS.c:94) [92]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_46', Include/HLS.c:26->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:26->Include/HLS.c:94) [92]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_46', Include/HLS.c:26->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:26->Include/HLS.c:94) [92]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_46', Include/HLS.c:26->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:26->Include/HLS.c:94) [92]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_46', Include/HLS.c:26->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:26->Include/HLS.c:94) [92]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_46', Include/HLS.c:26->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:26->Include/HLS.c:94) [92]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_46', Include/HLS.c:26->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:26->Include/HLS.c:94) [92]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('val', Include/HLS.c:26->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:26->Include/HLS.c:94) [93]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('val', Include/HLS.c:26->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:26->Include/HLS.c:94) [94]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('val', Include/HLS.c:26->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:26->Include/HLS.c:94) [101]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus read operation ('val', Include/HLS.c:26->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:26->Include/HLS.c:94) [102]  (7.300 ns)

 <State 18>: 3.250ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln27_2', Include/HLS.c:27->Include/HLS.c:94) [105]  (2.552 ns)
	'select' operation 32 bit ('max', Include/HLS.c:27->Include/HLS.c:94) [106]  (0.698 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln30', Include/HLS.c:30->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:30->Include/HLS.c:94) [108]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty', Include/HLS.c:20->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:20->Include/HLS.c:94) [114]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty', Include/HLS.c:20->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:20->Include/HLS.c:94) [114]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty', Include/HLS.c:20->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:20->Include/HLS.c:94) [114]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty', Include/HLS.c:20->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:20->Include/HLS.c:94) [114]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty', Include/HLS.c:20->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:20->Include/HLS.c:94) [114]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
