$date
	Sun Oct 23 09:22:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#691974
b1010 &
b1010 %
1$
b1010 !
1"
#691975
0"
#691978
b101 &
b101 %
#691982
b10000 &
b10000 %
#691986
b1000 &
b1000 %
#691990
b100 &
b100 %
#691994
b10 &
b10 %
#691998
b1 &
1#
b1 %
#692002
b0 &
b0 %
0#
0$
#1783203
b11100 !
1"
#1783206
b11100 &
b11100 %
1$
#1783207
0"
#1783210
b1110 &
b1110 %
#1783214
b111 &
b111 %
#1783218
b10110 &
b10110 %
#1783222
b1011 &
b1011 %
#1783226
b100010 &
b100010 %
#1783230
b10001 &
b10001 %
#1783234
b110100 &
b110100 %
#1783238
b11010 &
b11010 %
#1783242
b1101 &
b1101 %
#1783246
b101000 &
b101000 %
#1783250
b10100 &
b10100 %
#1783254
b1010 &
b1010 %
#1783258
b101 &
b101 %
#1783262
b10000 &
b10000 %
#1783266
b1000 &
b1000 %
#1783270
b100 &
b100 %
#1783274
b10 &
b10 %
#1783278
b1 &
1#
b1 %
#1783282
b0 &
b0 %
0#
0$
#2689905
b100 !
1"
#2689906
b100 &
b100 %
1$
#2689907
0"
#2689910
b10 &
b10 %
#2689914
b1 &
b1 %
1#
#2689918
b0 &
0#
b0 %
0$
#4500012
