[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2655829 heartbeat IPC: 3.765 cumulative IPC: 3.765 (Simulation time: 00 hr 00 min 16 sec)
Warmup finished CPU 0 instructions: 10000002 cycles: 2655829 cumulative IPC: 3.765 (Simulation time: 00 hr 00 min 16 sec)
Warmup complete CPU 0 instructions: 10000002 cycles: 2655829 cumulative IPC: 3.765 (Simulation time: 00 hr 00 min 16 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 12530722 heartbeat IPC: 1.013 cumulative IPC: 1.013 (Simulation time: 00 hr 01 min 08 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 19875316 heartbeat IPC: 1.362 cumulative IPC: 1.161 (Simulation time: 00 hr 01 min 49 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 29439250 heartbeat IPC: 1.046 cumulative IPC: 1.12 (Simulation time: 00 hr 02 min 39 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 36706152 heartbeat IPC: 1.376 cumulative IPC: 1.175 (Simulation time: 00 hr 03 min 20 sec)
Simulation finished CPU 0 instructions: 50000001 cycles: 43686200 cumulative IPC: 1.145 (Simulation time: 00 hr 04 min 11 sec)
Simulation complete CPU 0 instructions: 50000001 cycles: 43686200 cumulative IPC: 1.145 (Simulation time: 00 hr 04 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 654.roms_s-293B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.145 instructions: 50000001 cycles: 43686200
CPU 0 Branch Prediction Accuracy: 99.8% MPKI: 0.026 Average ROB Occupancy at Mispredict: 336.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.026
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      14364 HIT:       9324 MISS:       5040 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      14364 HIT:       9324 MISS:       5040 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 690 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     876152 HIT:     357473 MISS:     518679 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     366021 HIT:     104994 MISS:     261027 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     250786 HIT:        956 MISS:     249830 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     251766 HIT:     251444 MISS:        322 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7579 HIT:         79 MISS:       7500 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 177.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   10008313 HIT:   10008313 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   10008313 HIT:   10008313 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   15655297 HIT:   14166368 MISS:    1488929 MSHR_MERGE:     864494
cpu0->cpu0_L1D LOAD         ACCESS:   11023676 HIT:   10397468 MISS:     626208 MSHR_MERGE:     260187
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4623968 HIT:    3768853 MISS:     855115 MSHR_MERGE:     604280
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7653 HIT:         47 MISS:       7606 MSHR_MERGE:         27
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 156.4 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7425687 HIT:    7425687 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    7425687 HIT:    7425687 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   14815624 HIT:   14779379 MISS:      36245 MSHR_MERGE:      21881
cpu0->cpu0_DTLB LOAD         ACCESS:   14815624 HIT:   14779379 MISS:      36245 MSHR_MERGE:      21881
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 247.4 cycles
cpu0->LLC TOTAL        ACCESS:     770307 HIT:     420368 MISS:     349939 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     261027 HIT:     111642 MISS:     149385 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     249830 HIT:      56519 MISS:     193311 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     251950 HIT:     251921 MISS:         29 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7500 HIT:        286 MISS:       7214 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 240 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1458
  ROW_BUFFER_MISS:     347887
  AVG DBUS CONGESTED CYCLE: 6.419
Channel 0 WQ ROW_BUFFER_HIT:      64240
  ROW_BUFFER_MISS:     152445
  FULL:          0
Channel 0 REFRESHES ISSUED:       3640
