// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1972\sampleModel1972_4_sub\Mysubsystem_36.v
// Created: 2024-08-16 05:11:26
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_36
// Source Path: sampleModel1972_4_sub/Subsystem/Mysubsystem_36
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_36
          (In1,
           In2,
           In3,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  input   [7:0] In3;  // uint8
  output  [15:0] Out1;  // uint16


  wire [7:0] dtc_out;  // ufix8
  wire [7:0] cfblk69_out1;  // uint8
  wire [7:0] cfblk94_out1;  // uint8
  wire [15:0] cfblk42_out1;  // uint16


  assign dtc_out = In1;



  assign cfblk69_out1 = dtc_out;



  assign cfblk94_out1 = cfblk69_out1 - In2;



  DotProduct u_cfblk42_inst (.in1(cfblk94_out1),  // uint8
                             .in2(In3),  // uint8
                             .out1(cfblk42_out1)  // uint16
                             );

  assign Out1 = cfblk42_out1;

endmodule  // Mysubsystem_36

