{
 "Device" : "GW1NSR-4C",
 "Files" : [
  {
   "Path" : "C:/Users/24096/Desktop/\u5357\u90ae\u7535\u8d5b\u57f9\u8bad/FPGA\u5f00\u53d1\u677f\u76f8\u5173\u5185\u5bb9/\u57fa\u7840\u7bc7/ex0/src/test.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/24096/Desktop/\u5357\u90ae\u7535\u8d5b\u57f9\u8bad/FPGA\u5f00\u53d1\u677f\u76f8\u5173\u5185\u5bb9/\u57fa\u7840\u7bc7/ex0/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}