<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: dacc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7dbb3f8d9b3c7f1bbfe241818c433d10.html">utils</a></li><li class="navelem"><a class="el" href="dir_903ea45345aa10adf0347c1f0518c9d5.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ce31852ed2135ff3a989ef6e2cbff7f5.html">same70</a></li><li class="navelem"><a class="el" href="dir_aa47084d0f13b69a05b7aeca4035fbf6.html">include</a></li><li class="navelem"><a class="el" href="dir_4f3393c793fa0c7bbb111015866fc9aa.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">component/dacc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="component_2dacc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">/*</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment"> * Support and FAQ: visit &lt;a href=&quot;https://www.microchip.com/support/&quot;&gt;Microchip Support&lt;/a&gt;</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment"> */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#ifndef _SAME70_DACC_COMPONENT_</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#define _SAME70_DACC_COMPONENT_</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">/* ============================================================================= */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* ============================================================================= */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="struct_dacc.html">   46</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="struct_dacc.html#a48b4e673b7ee90e09f94a9fce1ba2990">   47</a></span>  __O  uint32_t <a class="code hl_variable" href="struct_dacc.html#a48b4e673b7ee90e09f94a9fce1ba2990">DACC_CR</a>;       </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="struct_dacc.html#a45307b0cc8da9f0aaccf3d1f1a368ef3">   48</a></span>  __IO uint32_t <a class="code hl_variable" href="struct_dacc.html#a45307b0cc8da9f0aaccf3d1f1a368ef3">DACC_MR</a>;       </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="struct_dacc.html#af6ab2c13dfd4acbe9a5a3808a6a7fd5e">   49</a></span>  __IO uint32_t <a class="code hl_variable" href="struct_dacc.html#af6ab2c13dfd4acbe9a5a3808a6a7fd5e">DACC_TRIGR</a>;    </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="struct_dacc.html#ace985e6fce68f3dd76ee7f6d7bcacab8">   50</a></span>  __I  uint32_t Reserved1[1];</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="struct_dacc.html#a0548f522857f9bfe33e0ebf6abaedcb7">   51</a></span>  __O  uint32_t <a class="code hl_variable" href="struct_dacc.html#a0548f522857f9bfe33e0ebf6abaedcb7">DACC_CHER</a>;     </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="struct_dacc.html#aeffc0a6a58c0954b5ef80d34958981a4">   52</a></span>  __O  uint32_t <a class="code hl_variable" href="struct_dacc.html#aeffc0a6a58c0954b5ef80d34958981a4">DACC_CHDR</a>;     </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="struct_dacc.html#a4b296351c32f8be2a39872d3f8a96da7">   53</a></span>  __I  uint32_t <a class="code hl_variable" href="struct_dacc.html#a4b296351c32f8be2a39872d3f8a96da7">DACC_CHSR</a>;     </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="struct_dacc.html#a464e8a873d46157bb9e19371623291d0">   54</a></span>  __O  uint32_t DACC_CDR[2];   </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="struct_dacc.html#afae3036f4a7fb6730c8194904f898a93">   55</a></span>  __O  uint32_t <a class="code hl_variable" href="struct_dacc.html#afae3036f4a7fb6730c8194904f898a93">DACC_IER</a>;      </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="struct_dacc.html#a167106a9f9219c19702012e03f1d4b61">   56</a></span>  __O  uint32_t <a class="code hl_variable" href="struct_dacc.html#a167106a9f9219c19702012e03f1d4b61">DACC_IDR</a>;      </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="struct_dacc.html#a145af762db0fefcca94c7cf37aed98a1">   57</a></span>  __I  uint32_t <a class="code hl_variable" href="struct_dacc.html#a145af762db0fefcca94c7cf37aed98a1">DACC_IMR</a>;      </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="struct_dacc.html#a9412cfef25e8248b3a160e83072cc513">   58</a></span>  __I  uint32_t <a class="code hl_variable" href="struct_dacc.html#a9412cfef25e8248b3a160e83072cc513">DACC_ISR</a>;      </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="struct_dacc.html#a089e5d9106e8ad90572498acce5b6cbc">   59</a></span>  __I  uint32_t Reserved2[24];</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="struct_dacc.html#a723e7b1c3acf89bfd9e92ed169c7fdf5">   60</a></span>  __IO uint32_t <a class="code hl_variable" href="struct_dacc.html#a723e7b1c3acf89bfd9e92ed169c7fdf5">DACC_ACR</a>;      </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="struct_dacc.html#a28639321da12dd209334045e49f47a4f">   61</a></span>  __I  uint32_t Reserved3[19];</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="struct_dacc.html#ae5deaa688b44a8ad9d11524ca4e6a560">   62</a></span>  __IO uint32_t <a class="code hl_variable" href="struct_dacc.html#ae5deaa688b44a8ad9d11524ca4e6a560">DACC_WPMR</a>;     </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="struct_dacc.html#a238d3925d9af596e25cd6810cd2357df">   63</a></span>  __I  uint32_t <a class="code hl_variable" href="struct_dacc.html#a238d3925d9af596e25cd6810cd2357df">DACC_WPSR</a>;     </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="struct_dacc.html#a0475bd854e64711851435b47cba3caed">   64</a></span>  __I  uint32_t Reserved4[4];</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="struct_dacc.html#aacbb697d97cb840b888acfdea2a88580">   65</a></span>  __I  uint32_t <a class="code hl_variable" href="struct_dacc.html#aacbb697d97cb840b888acfdea2a88580">DACC_VERSION</a>;  </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>} <a class="code hl_struct" href="struct_dacc.html">Dacc</a>;</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">/* -------- DACC_CR : (DACC Offset: 0x00) Control Register -------- */</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#aa8176bc1ae37b9ba55f9033d46d79fa5">   69</a></span><span class="preprocessor">#define DACC_CR_SWRST (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">/* -------- DACC_MR : (DACC Offset: 0x04) Mode Register -------- */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a29e0dc592ac888f4abe448adf2722c98">   71</a></span><span class="preprocessor">#define DACC_MR_MAXS0 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a6547b6ad84ec78fce2c1d4b67899c833">   72</a></span><span class="preprocessor">#define   DACC_MR_MAXS0_TRIG_EVENT (0x0u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a67994dbe57e33a2389edaf96e304df4d">   73</a></span><span class="preprocessor">#define   DACC_MR_MAXS0_MAXIMUM (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a0989c8a554aacac0763f13927f55eb32">   74</a></span><span class="preprocessor">#define DACC_MR_MAXS1 (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#acb927c4acd659bb4acde789366f0e025">   75</a></span><span class="preprocessor">#define   DACC_MR_MAXS1_TRIG_EVENT (0x0u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a5f8f03d32cd8f4d2a03f641f0dce1270">   76</a></span><span class="preprocessor">#define   DACC_MR_MAXS1_MAXIMUM (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#ae6ede753603ae1989dc7a498acb3edb7">   77</a></span><span class="preprocessor">#define DACC_MR_WORD (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a5107a7f4c65f4c0c2ad77f01b029e4fe">   78</a></span><span class="preprocessor">#define   DACC_MR_WORD_DISABLED (0x0u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a416fcd77d77d340014b65077170639bc">   79</a></span><span class="preprocessor">#define   DACC_MR_WORD_ENABLED (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#aed5aefb254ed11244cc75f207b5f85c0">   80</a></span><span class="preprocessor">#define DACC_MR_ZERO (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a5f1b4f41b21936df31f783674ee31402">   81</a></span><span class="preprocessor">#define DACC_MR_REFRESH_Pos 8</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#aef6512477c6a187f7f2a620721014a38">   82</a></span><span class="preprocessor">#define DACC_MR_REFRESH_Msk (0xffu &lt;&lt; DACC_MR_REFRESH_Pos) </span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#af7bbf7bb5b55c4d4c6d59fe5f5f5378f">   83</a></span><span class="preprocessor">#define DACC_MR_REFRESH(value) ((DACC_MR_REFRESH_Msk &amp; ((value) &lt;&lt; DACC_MR_REFRESH_Pos)))</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a30577d02692cf4ae0dab9f92ba3fdabd">   84</a></span><span class="preprocessor">#define DACC_MR_DIFF (0x1u &lt;&lt; 23) </span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#aaa1fa4715ef606a2521fac0a4dbee870">   85</a></span><span class="preprocessor">#define   DACC_MR_DIFF_DISABLED (0x0u &lt;&lt; 23) </span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a6d3853c9fbd7e70d4b809e639dfa5bf0">   86</a></span><span class="preprocessor">#define   DACC_MR_DIFF_ENABLED (0x1u &lt;&lt; 23) </span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a8d00257a3de59e0833c290e86a32bb14">   87</a></span><span class="preprocessor">#define DACC_MR_PRESCALER_Pos 24</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a523fbe5f7c7c46fad299fc2cfa3d4fed">   88</a></span><span class="preprocessor">#define DACC_MR_PRESCALER_Msk (0xfu &lt;&lt; DACC_MR_PRESCALER_Pos) </span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a97ffaa0fb2ccea457d0a368b114d6c5a">   89</a></span><span class="preprocessor">#define DACC_MR_PRESCALER(value) ((DACC_MR_PRESCALER_Msk &amp; ((value) &lt;&lt; DACC_MR_PRESCALER_Pos)))</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">/* -------- DACC_TRIGR : (DACC Offset: 0x08) Trigger Register -------- */</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#aa79895370f44865a7afc726e44e6e14d">   91</a></span><span class="preprocessor">#define DACC_TRIGR_TRGEN0 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a3874eed634ccda2d837c06c53abcb8f1">   92</a></span><span class="preprocessor">#define   DACC_TRIGR_TRGEN0_DIS (0x0u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#affe993f252c53ea5e322bb60b71da1b4">   93</a></span><span class="preprocessor">#define   DACC_TRIGR_TRGEN0_EN (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a93446d83d08d50a7c935cc72dc65f0b5">   94</a></span><span class="preprocessor">#define DACC_TRIGR_TRGEN1 (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a0b63b712cfe1f4b10b351d86b62541ec">   95</a></span><span class="preprocessor">#define   DACC_TRIGR_TRGEN1_DIS (0x0u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#af68d3abaf933a0ebb5a92a6aed86d75d">   96</a></span><span class="preprocessor">#define   DACC_TRIGR_TRGEN1_EN (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a84d20bea0e90280f19d750c962f5d604">   97</a></span><span class="preprocessor">#define DACC_TRIGR_TRGSEL0_Pos 4</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a7f7c4181078b0adc1bb6aad1d7230558">   98</a></span><span class="preprocessor">#define DACC_TRIGR_TRGSEL0_Msk (0x7u &lt;&lt; DACC_TRIGR_TRGSEL0_Pos) </span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a5b0962b70802bb163e45c6264610b233">   99</a></span><span class="preprocessor">#define DACC_TRIGR_TRGSEL0(value) ((DACC_TRIGR_TRGSEL0_Msk &amp; ((value) &lt;&lt; DACC_TRIGR_TRGSEL0_Pos)))</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a2efb8a501fd81fee1171579b04a96a4a">  100</a></span><span class="preprocessor">#define   DACC_TRIGR_TRGSEL0_TRGSEL0 (0x0u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a55bbde54d19f2204fe8b9f984226b784">  101</a></span><span class="preprocessor">#define   DACC_TRIGR_TRGSEL0_TRGSEL1 (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#ab6559428590109974fc4fb7d4fbeeffc">  102</a></span><span class="preprocessor">#define   DACC_TRIGR_TRGSEL0_TRGSEL2 (0x2u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#ad0294c89fa2d2696e306854254ee6607">  103</a></span><span class="preprocessor">#define   DACC_TRIGR_TRGSEL0_TRGSEL3 (0x3u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#af4de29e722a6090d1edc4f3d0a076d74">  104</a></span><span class="preprocessor">#define   DACC_TRIGR_TRGSEL0_TRGSEL4 (0x4u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#aa2a1e70f6a4c33057e99ed6f8f815d09">  105</a></span><span class="preprocessor">#define   DACC_TRIGR_TRGSEL0_TRGSEL5 (0x5u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a12e3a8862ce80f4acfc810740c680986">  106</a></span><span class="preprocessor">#define   DACC_TRIGR_TRGSEL0_TRGSEL6 (0x6u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a31c50c98479ecbe3753c47dda58c8ce4">  107</a></span><span class="preprocessor">#define   DACC_TRIGR_TRGSEL0_TRGSEL7 (0x7u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#ad6ec0ba23e54244b06a8916d71d395aa">  108</a></span><span class="preprocessor">#define DACC_TRIGR_TRGSEL1_Pos 8</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a01e2d4d98cefc826211334d24cbe7e85">  109</a></span><span class="preprocessor">#define DACC_TRIGR_TRGSEL1_Msk (0x7u &lt;&lt; DACC_TRIGR_TRGSEL1_Pos) </span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a24a5e57a586938ccba18dbe2b6e8f783">  110</a></span><span class="preprocessor">#define DACC_TRIGR_TRGSEL1(value) ((DACC_TRIGR_TRGSEL1_Msk &amp; ((value) &lt;&lt; DACC_TRIGR_TRGSEL1_Pos)))</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a87b5af4bfaf0f112fe41c6d64e3c1c47">  111</a></span><span class="preprocessor">#define   DACC_TRIGR_TRGSEL1_TRGSEL0 (0x0u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#aefff45f11b89390b32bd1c4126727ed0">  112</a></span><span class="preprocessor">#define   DACC_TRIGR_TRGSEL1_TRGSEL1 (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a85f645003294af7b03bfbc2a00ea8d34">  113</a></span><span class="preprocessor">#define   DACC_TRIGR_TRGSEL1_TRGSEL2 (0x2u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a073b607d5c7b21c7dc9141f688252648">  114</a></span><span class="preprocessor">#define   DACC_TRIGR_TRGSEL1_TRGSEL3 (0x3u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a94ed4cd3f7eb672caedf1e3350ed9503">  115</a></span><span class="preprocessor">#define   DACC_TRIGR_TRGSEL1_TRGSEL4 (0x4u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a17777281fec926766b1cb82c38e9ee66">  116</a></span><span class="preprocessor">#define   DACC_TRIGR_TRGSEL1_TRGSEL5 (0x5u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a52ab49c99643b988c99db880b89d04e7">  117</a></span><span class="preprocessor">#define   DACC_TRIGR_TRGSEL1_TRGSEL6 (0x6u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a21f8b5094711cf21b38ad546a85e910f">  118</a></span><span class="preprocessor">#define   DACC_TRIGR_TRGSEL1_TRGSEL7 (0x7u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#aae5dfbbcbaa0296b25da85d705c5a76c">  119</a></span><span class="preprocessor">#define DACC_TRIGR_OSR0_Pos 16</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a78e1a872c12bb5f465383f8cf25cb1b9">  120</a></span><span class="preprocessor">#define DACC_TRIGR_OSR0_Msk (0x7u &lt;&lt; DACC_TRIGR_OSR0_Pos) </span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#aadece747b7f2565d790542d6007ae899">  121</a></span><span class="preprocessor">#define DACC_TRIGR_OSR0(value) ((DACC_TRIGR_OSR0_Msk &amp; ((value) &lt;&lt; DACC_TRIGR_OSR0_Pos)))</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a297975ae5e5cfbca2744210c7e13d4a9">  122</a></span><span class="preprocessor">#define   DACC_TRIGR_OSR0_OSR_1 (0x0u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#afb7f6e00468a1226c93b1fad86f20b96">  123</a></span><span class="preprocessor">#define   DACC_TRIGR_OSR0_OSR_2 (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#afd48fbecca40768f20e2ebd74890d269">  124</a></span><span class="preprocessor">#define   DACC_TRIGR_OSR0_OSR_4 (0x2u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#aa86ab4cac4679abe9d428323258ffca3">  125</a></span><span class="preprocessor">#define   DACC_TRIGR_OSR0_OSR_8 (0x3u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#aeb95b834b918f9b402304186aa4784d4">  126</a></span><span class="preprocessor">#define   DACC_TRIGR_OSR0_OSR_16 (0x4u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a02d71159fb787296396f6554a6ecd6e4">  127</a></span><span class="preprocessor">#define   DACC_TRIGR_OSR0_OSR_32 (0x5u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a44b23f16fd84a14b3d2c4cc740d3f73e">  128</a></span><span class="preprocessor">#define DACC_TRIGR_OSR1_Pos 20</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#af21a132f2cfb19c0c3dc63f4dee3b822">  129</a></span><span class="preprocessor">#define DACC_TRIGR_OSR1_Msk (0x7u &lt;&lt; DACC_TRIGR_OSR1_Pos) </span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a57c6269eb910acd15bf0ea5a6db69fcf">  130</a></span><span class="preprocessor">#define DACC_TRIGR_OSR1(value) ((DACC_TRIGR_OSR1_Msk &amp; ((value) &lt;&lt; DACC_TRIGR_OSR1_Pos)))</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a216203466a5c930231b9775c0ea9ecca">  131</a></span><span class="preprocessor">#define   DACC_TRIGR_OSR1_OSR_1 (0x0u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#ae9df1ca57ea3b312d852f427e4323439">  132</a></span><span class="preprocessor">#define   DACC_TRIGR_OSR1_OSR_2 (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#af37b32a599d7034b7c95bba85e9ea06d">  133</a></span><span class="preprocessor">#define   DACC_TRIGR_OSR1_OSR_4 (0x2u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#ac5fd772559468a983d4522a0501f7d55">  134</a></span><span class="preprocessor">#define   DACC_TRIGR_OSR1_OSR_8 (0x3u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a1ba754609718180ed6295007f27b2c78">  135</a></span><span class="preprocessor">#define   DACC_TRIGR_OSR1_OSR_16 (0x4u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#aafc5f4d81ff0fbd172437334aa59421d">  136</a></span><span class="preprocessor">#define   DACC_TRIGR_OSR1_OSR_32 (0x5u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">/* -------- DACC_CHER : (DACC Offset: 0x10) Channel Enable Register -------- */</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#ac8b3985c81918d521e2583f52b68e3ef">  138</a></span><span class="preprocessor">#define DACC_CHER_CH0 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#ac9f00c5d99a192fecaaadc2f446f72cf">  139</a></span><span class="preprocessor">#define DACC_CHER_CH1 (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">/* -------- DACC_CHDR : (DACC Offset: 0x14) Channel Disable Register -------- */</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a77429d91a0aeb4be5583e5fa77397390">  141</a></span><span class="preprocessor">#define DACC_CHDR_CH0 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#ad4462a62f59410e234273f245528978c">  142</a></span><span class="preprocessor">#define DACC_CHDR_CH1 (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">/* -------- DACC_CHSR : (DACC Offset: 0x18) Channel Status Register -------- */</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#af295ca5d00d52f32a4d5f1eb2cde392a">  144</a></span><span class="preprocessor">#define DACC_CHSR_CH0 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a8c8c9e1b6d902f81b2d5e671bd35dd1a">  145</a></span><span class="preprocessor">#define DACC_CHSR_CH1 (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#ae61689d9ba2c0254853d4065b3aa0cd5">  146</a></span><span class="preprocessor">#define DACC_CHSR_DACRDY0 (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a4b1ab7b9cc5f5cb249259e605feb1669">  147</a></span><span class="preprocessor">#define DACC_CHSR_DACRDY1 (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">/* -------- DACC_CDR[2] : (DACC Offset: 0x1C) Conversion Data Register -------- */</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a49c4f334e85dbb7487721bf133f0ff3a">  149</a></span><span class="preprocessor">#define DACC_CDR_DATA0_Pos 0</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a6acbacc00d4d5356b572f9da4c6c302d">  150</a></span><span class="preprocessor">#define DACC_CDR_DATA0_Msk (0xffffu &lt;&lt; DACC_CDR_DATA0_Pos) </span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#afae3a707b206afe164645285f3997ab6">  151</a></span><span class="preprocessor">#define DACC_CDR_DATA0(value) ((DACC_CDR_DATA0_Msk &amp; ((value) &lt;&lt; DACC_CDR_DATA0_Pos)))</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a54ea5e00e4aa198112f56ae5bfdaf197">  152</a></span><span class="preprocessor">#define DACC_CDR_DATA1_Pos 16</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a1bab1ab6c2b9e5612a5df6688a2eb562">  153</a></span><span class="preprocessor">#define DACC_CDR_DATA1_Msk (0xffffu &lt;&lt; DACC_CDR_DATA1_Pos) </span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a350bd86b38fd9a7d71e7ffc221cb8d98">  154</a></span><span class="preprocessor">#define DACC_CDR_DATA1(value) ((DACC_CDR_DATA1_Msk &amp; ((value) &lt;&lt; DACC_CDR_DATA1_Pos)))</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">/* -------- DACC_IER : (DACC Offset: 0x24) Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a489d6cc8d1ff6e937994af44316c22b7">  156</a></span><span class="preprocessor">#define DACC_IER_TXRDY0 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#ac31d31dfc3e3589383030bea306fc828">  157</a></span><span class="preprocessor">#define DACC_IER_TXRDY1 (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a38938fa16b5c772eb19e018fd951e197">  158</a></span><span class="preprocessor">#define DACC_IER_EOC0 (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a87d5c817b6057244a87d9a5d45e7238b">  159</a></span><span class="preprocessor">#define DACC_IER_EOC1 (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#ae03f9d976cd2f7e3eeeb1439bd4ad72c">  160</a></span><span class="preprocessor">#define DACC_IER_ENDTX0 (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a76517b27db72a14a69d7ca2dc5f01fb1">  161</a></span><span class="preprocessor">#define DACC_IER_ENDTX1 (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#aedbb8aac7553cf591d7119f6dc2cb144">  162</a></span><span class="preprocessor">#define DACC_IER_TXBUFE0 (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a5e65872b20966771edbdeb0809e0889e">  163</a></span><span class="preprocessor">#define DACC_IER_TXBUFE1 (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">/* -------- DACC_IDR : (DACC Offset: 0x28) Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a1a8a67f0f11e9829efde8e5863945e9a">  165</a></span><span class="preprocessor">#define DACC_IDR_TXRDY0 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#afaba419443c6e6a0c043cb138e95e642">  166</a></span><span class="preprocessor">#define DACC_IDR_TXRDY1 (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a57a90df130dbd8eafc2b82ba7df20f60">  167</a></span><span class="preprocessor">#define DACC_IDR_EOC0 (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a9ef86fbe14c8d33916818b752312b3da">  168</a></span><span class="preprocessor">#define DACC_IDR_EOC1 (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a2b90f362654dcdfc26cbb9010ad16fb8">  169</a></span><span class="preprocessor">#define DACC_IDR_ENDTX0 (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a31001bb5fb02c177e963e6ffcec353f9">  170</a></span><span class="preprocessor">#define DACC_IDR_ENDTX1 (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#aff2bca276e61ab641ed2221768fb6fd1">  171</a></span><span class="preprocessor">#define DACC_IDR_TXBUFE0 (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#abeb052b12b55a21c1a3676e13749cac3">  172</a></span><span class="preprocessor">#define DACC_IDR_TXBUFE1 (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">/* -------- DACC_IMR : (DACC Offset: 0x2C) Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a7ffdcd7043e838f493bc71fc9ea94284">  174</a></span><span class="preprocessor">#define DACC_IMR_TXRDY0 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a93aa8db846aa0f193e2dccbbf8bd02a8">  175</a></span><span class="preprocessor">#define DACC_IMR_TXRDY1 (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#ad020f8bb8b179ef316c4570f3d9095d8">  176</a></span><span class="preprocessor">#define DACC_IMR_EOC0 (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a41100b531d6ec298c52cd3d88e9e477e">  177</a></span><span class="preprocessor">#define DACC_IMR_EOC1 (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#aae27689bb6d7b2b628a26b2a28795a3e">  178</a></span><span class="preprocessor">#define DACC_IMR_ENDTX0 (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a6039ada3e17b4c50d768c7b73cbff830">  179</a></span><span class="preprocessor">#define DACC_IMR_ENDTX1 (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a71e452fef84dfb760e35fdbfb86c40eb">  180</a></span><span class="preprocessor">#define DACC_IMR_TXBUFE0 (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a37af415f560a3943773c499d04c3a2bc">  181</a></span><span class="preprocessor">#define DACC_IMR_TXBUFE1 (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">/* -------- DACC_ISR : (DACC Offset: 0x30) Interrupt Status Register -------- */</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a225e20ca565a57a55017d44cb0cfba64">  183</a></span><span class="preprocessor">#define DACC_ISR_TXRDY0 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#acdcc771d83c743c6e1b4e7190f3c7bd9">  184</a></span><span class="preprocessor">#define DACC_ISR_TXRDY1 (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a472045e786f9773b4d0ab594984eae8a">  185</a></span><span class="preprocessor">#define DACC_ISR_EOC0 (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a95e6abde3c8f55549c9479a1e6c325e6">  186</a></span><span class="preprocessor">#define DACC_ISR_EOC1 (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a94f717aa9ae3d4dd569a88e676937bc6">  187</a></span><span class="preprocessor">#define DACC_ISR_ENDTX0 (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a8db46bf8569c9d4d18731d64e59dda58">  188</a></span><span class="preprocessor">#define DACC_ISR_ENDTX1 (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#ada5639307a463d4cdc8179cd3326a4fe">  189</a></span><span class="preprocessor">#define DACC_ISR_TXBUFE0 (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a466af4cabeb0e20caf96f79b717120f5">  190</a></span><span class="preprocessor">#define DACC_ISR_TXBUFE1 (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment">/* -------- DACC_ACR : (DACC Offset: 0x94) Analog Current Register -------- */</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a15244e96a409f2e3236db301829c846c">  192</a></span><span class="preprocessor">#define DACC_ACR_IBCTLCH0_Pos 0</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#ac0141f6aecaf89513c65406a80d7508e">  193</a></span><span class="preprocessor">#define DACC_ACR_IBCTLCH0_Msk (0x3u &lt;&lt; DACC_ACR_IBCTLCH0_Pos) </span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#acd5aafd573d2340fc0526306ae41a85b">  194</a></span><span class="preprocessor">#define DACC_ACR_IBCTLCH0(value) ((DACC_ACR_IBCTLCH0_Msk &amp; ((value) &lt;&lt; DACC_ACR_IBCTLCH0_Pos)))</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a9b0cbe8f1d207666b3b5cd6237862fff">  195</a></span><span class="preprocessor">#define DACC_ACR_IBCTLCH1_Pos 2</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a00133890f47c9a405b760dcbf5890770">  196</a></span><span class="preprocessor">#define DACC_ACR_IBCTLCH1_Msk (0x3u &lt;&lt; DACC_ACR_IBCTLCH1_Pos) </span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a5974c767ffaaddbc8bfcaf88778b150a">  197</a></span><span class="preprocessor">#define DACC_ACR_IBCTLCH1(value) ((DACC_ACR_IBCTLCH1_Msk &amp; ((value) &lt;&lt; DACC_ACR_IBCTLCH1_Pos)))</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">/* -------- DACC_WPMR : (DACC Offset: 0xE4) Write Protection Mode register -------- */</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#ad0c6e53d0e18a3eb85089900bcdb5858">  199</a></span><span class="preprocessor">#define DACC_WPMR_WPEN (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#ab2a6bcb14b54d6e9bf4cda35534df062">  200</a></span><span class="preprocessor">#define DACC_WPMR_WPKEY_Pos 8</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a2fc886a375d5f556ca61dc734837691d">  201</a></span><span class="preprocessor">#define DACC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; DACC_WPMR_WPKEY_Pos) </span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a8974c1eff32dc170d9f428fce8b4141b">  202</a></span><span class="preprocessor">#define DACC_WPMR_WPKEY(value) ((DACC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; DACC_WPMR_WPKEY_Pos)))</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a9641d65dcf5bd61f91298b1079c07ab3">  203</a></span><span class="preprocessor">#define   DACC_WPMR_WPKEY_PASSWD (0x444143u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">/* -------- DACC_WPSR : (DACC Offset: 0xE8) Write Protection Status register -------- */</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a5ae2d17379a2528900c8084440ee66a3">  205</a></span><span class="preprocessor">#define DACC_WPSR_WPVS (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a4ef4dcc3bf2e023b9638d70b2c13e727">  206</a></span><span class="preprocessor">#define DACC_WPSR_WPVSRC_Pos 8</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#aec9589b916ff63d79b578e7b3d8f2af9">  207</a></span><span class="preprocessor">#define DACC_WPSR_WPVSRC_Msk (0xffu &lt;&lt; DACC_WPSR_WPVSRC_Pos) </span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment">/* -------- DACC_VERSION : (DACC Offset: 0xFC) Version Register -------- */</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a14d65fa1c7096453741335b5937dbaae">  209</a></span><span class="preprocessor">#define DACC_VERSION_VERSION_Pos 0</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#ad409d4010123c06293defd2f64b6a851">  210</a></span><span class="preprocessor">#define DACC_VERSION_VERSION_Msk (0xfffu &lt;&lt; DACC_VERSION_VERSION_Pos) </span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a1e81a8747bf38a36c36d7e63f5ced4fa">  211</a></span><span class="preprocessor">#define DACC_VERSION_MFN_Pos 16</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="component_2dacc_8h.html#a4bedaa3af35ed7d557e4d0a78ba0ca79">  212</a></span><span class="preprocessor">#define DACC_VERSION_MFN_Msk (0x7u &lt;&lt; DACC_VERSION_MFN_Pos) </span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span> </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">#endif </span><span class="comment">/* _SAME70_DACC_COMPONENT_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astruct_dacc_html"><div class="ttname"><a href="struct_dacc.html">Dacc</a></div><div class="ttdoc">Dacc hardware registers.</div><div class="ttdef"><b>Definition:</b> <a href="component_2dacc_8h_source.html#l00046">component/dacc.h:46</a></div></div>
<div class="ttc" id="astruct_dacc_html_a0548f522857f9bfe33e0ebf6abaedcb7"><div class="ttname"><a href="struct_dacc.html#a0548f522857f9bfe33e0ebf6abaedcb7">Dacc::DACC_CHER</a></div><div class="ttdeci">__O uint32_t DACC_CHER</div><div class="ttdoc">(Dacc Offset: 0x10) Channel Enable Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2dacc_8h_source.html#l00051">component/dacc.h:51</a></div></div>
<div class="ttc" id="astruct_dacc_html_a145af762db0fefcca94c7cf37aed98a1"><div class="ttname"><a href="struct_dacc.html#a145af762db0fefcca94c7cf37aed98a1">Dacc::DACC_IMR</a></div><div class="ttdeci">__I uint32_t DACC_IMR</div><div class="ttdoc">(Dacc Offset: 0x2C) Interrupt Mask Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2dacc_8h_source.html#l00057">component/dacc.h:57</a></div></div>
<div class="ttc" id="astruct_dacc_html_a167106a9f9219c19702012e03f1d4b61"><div class="ttname"><a href="struct_dacc.html#a167106a9f9219c19702012e03f1d4b61">Dacc::DACC_IDR</a></div><div class="ttdeci">__O uint32_t DACC_IDR</div><div class="ttdoc">(Dacc Offset: 0x28) Interrupt Disable Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2dacc_8h_source.html#l00056">component/dacc.h:56</a></div></div>
<div class="ttc" id="astruct_dacc_html_a238d3925d9af596e25cd6810cd2357df"><div class="ttname"><a href="struct_dacc.html#a238d3925d9af596e25cd6810cd2357df">Dacc::DACC_WPSR</a></div><div class="ttdeci">__I uint32_t DACC_WPSR</div><div class="ttdoc">(Dacc Offset: 0xE8) Write Protection Status Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2dacc_8h_source.html#l00063">component/dacc.h:63</a></div></div>
<div class="ttc" id="astruct_dacc_html_a45307b0cc8da9f0aaccf3d1f1a368ef3"><div class="ttname"><a href="struct_dacc.html#a45307b0cc8da9f0aaccf3d1f1a368ef3">Dacc::DACC_MR</a></div><div class="ttdeci">__IO uint32_t DACC_MR</div><div class="ttdoc">(Dacc Offset: 0x04) Mode Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2dacc_8h_source.html#l00048">component/dacc.h:48</a></div></div>
<div class="ttc" id="astruct_dacc_html_a48b4e673b7ee90e09f94a9fce1ba2990"><div class="ttname"><a href="struct_dacc.html#a48b4e673b7ee90e09f94a9fce1ba2990">Dacc::DACC_CR</a></div><div class="ttdeci">__O uint32_t DACC_CR</div><div class="ttdoc">(Dacc Offset: 0x00) Control Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2dacc_8h_source.html#l00047">component/dacc.h:47</a></div></div>
<div class="ttc" id="astruct_dacc_html_a4b296351c32f8be2a39872d3f8a96da7"><div class="ttname"><a href="struct_dacc.html#a4b296351c32f8be2a39872d3f8a96da7">Dacc::DACC_CHSR</a></div><div class="ttdeci">__I uint32_t DACC_CHSR</div><div class="ttdoc">(Dacc Offset: 0x18) Channel Status Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2dacc_8h_source.html#l00053">component/dacc.h:53</a></div></div>
<div class="ttc" id="astruct_dacc_html_a723e7b1c3acf89bfd9e92ed169c7fdf5"><div class="ttname"><a href="struct_dacc.html#a723e7b1c3acf89bfd9e92ed169c7fdf5">Dacc::DACC_ACR</a></div><div class="ttdeci">__IO uint32_t DACC_ACR</div><div class="ttdoc">(Dacc Offset: 0x94) Analog Current Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2dacc_8h_source.html#l00060">component/dacc.h:60</a></div></div>
<div class="ttc" id="astruct_dacc_html_a9412cfef25e8248b3a160e83072cc513"><div class="ttname"><a href="struct_dacc.html#a9412cfef25e8248b3a160e83072cc513">Dacc::DACC_ISR</a></div><div class="ttdeci">__I uint32_t DACC_ISR</div><div class="ttdoc">(Dacc Offset: 0x30) Interrupt Status Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2dacc_8h_source.html#l00058">component/dacc.h:58</a></div></div>
<div class="ttc" id="astruct_dacc_html_aacbb697d97cb840b888acfdea2a88580"><div class="ttname"><a href="struct_dacc.html#aacbb697d97cb840b888acfdea2a88580">Dacc::DACC_VERSION</a></div><div class="ttdeci">__I uint32_t DACC_VERSION</div><div class="ttdoc">(Dacc Offset: 0xFC) Version Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2dacc_8h_source.html#l00065">component/dacc.h:65</a></div></div>
<div class="ttc" id="astruct_dacc_html_ae5deaa688b44a8ad9d11524ca4e6a560"><div class="ttname"><a href="struct_dacc.html#ae5deaa688b44a8ad9d11524ca4e6a560">Dacc::DACC_WPMR</a></div><div class="ttdeci">__IO uint32_t DACC_WPMR</div><div class="ttdoc">(Dacc Offset: 0xE4) Write Protection Mode Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2dacc_8h_source.html#l00062">component/dacc.h:62</a></div></div>
<div class="ttc" id="astruct_dacc_html_aeffc0a6a58c0954b5ef80d34958981a4"><div class="ttname"><a href="struct_dacc.html#aeffc0a6a58c0954b5ef80d34958981a4">Dacc::DACC_CHDR</a></div><div class="ttdeci">__O uint32_t DACC_CHDR</div><div class="ttdoc">(Dacc Offset: 0x14) Channel Disable Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2dacc_8h_source.html#l00052">component/dacc.h:52</a></div></div>
<div class="ttc" id="astruct_dacc_html_af6ab2c13dfd4acbe9a5a3808a6a7fd5e"><div class="ttname"><a href="struct_dacc.html#af6ab2c13dfd4acbe9a5a3808a6a7fd5e">Dacc::DACC_TRIGR</a></div><div class="ttdeci">__IO uint32_t DACC_TRIGR</div><div class="ttdoc">(Dacc Offset: 0x08) Trigger Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2dacc_8h_source.html#l00049">component/dacc.h:49</a></div></div>
<div class="ttc" id="astruct_dacc_html_afae3036f4a7fb6730c8194904f898a93"><div class="ttname"><a href="struct_dacc.html#afae3036f4a7fb6730c8194904f898a93">Dacc::DACC_IER</a></div><div class="ttdeci">__O uint32_t DACC_IER</div><div class="ttdoc">(Dacc Offset: 0x24) Interrupt Enable Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2dacc_8h_source.html#l00055">component/dacc.h:55</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:37 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
