// Seed: 784363423
module module_0 (
    output wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    input supply1 id_3
);
  assign (strong1, supply0) id_0 = -1;
  assign id_0 = -1;
  wire id_5;
  ;
  logic id_6 = 1;
endmodule
program module_1 #(
    parameter id_2 = 32'd28,
    parameter id_6 = 32'd88
) (
    input  tri0 id_0,
    output wire id_1,
    input  tri0 _id_2,
    input  wire id_3#(._id_6(1 / 1), .id_7(""), .id_8("")),
    input  wor  id_4
);
  wire [1 'b0 : id_2  #  (  .  id_6  (  1 'b0 )  )] id_9;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_0,
      id_3
  );
  assign modCall_1.id_6 = 0;
endprogram
