{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654859813379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654859813380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 13:16:53 2022 " "Processing started: Fri Jun 10 13:16:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654859813380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859813380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sheet6_problem1 -c sheet6_problem1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sheet6_problem1 -c sheet6_problem1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859813380 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654859813769 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1654859813769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_generator_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file signal_generator_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_generator_pkg " "Found design unit 1: signal_generator_pkg" {  } { { "signal_generator_pkg.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/signal_generator_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859831397 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 signal_generator_pkg-body " "Found design unit 2: signal_generator_pkg-body" {  } { { "signal_generator_pkg.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/signal_generator_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859831397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel_tb-behavior " "Found design unit 1: toplevel_tb-behavior" {  } { { "toplevel_tb.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859831400 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel_tb " "Found entity 1: toplevel_tb" {  } { { "toplevel_tb.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859831400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_tb-a " "Found design unit 1: fsm_tb-a" {  } { { "fsm_tb.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859831401 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_tb " "Found entity 1: fsm_tb" {  } { { "fsm_tb.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859831401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signal_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_generator-top_level " "Found design unit 1: signal_generator-top_level" {  } { { "signal_generator.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/signal_generator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859831402 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_generator " "Found entity 1: signal_generator" {  } { { "signal_generator.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/signal_generator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859831402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector_tb-behavior " "Found design unit 1: edge_detector_tb-behavior" {  } { { "edge_detector_tb.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/edge_detector_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859831402 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector_tb " "Found entity 1: edge_detector_tb" {  } { { "edge_detector_tb.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/edge_detector_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859831402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_tb-test " "Found design unit 1: counter_tb-test" {  } { { "counter_tb.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/counter_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859831403 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_tb " "Found entity 1: counter_tb" {  } { { "counter_tb.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/counter_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859831403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer_tb-behavior " "Found design unit 1: debouncer_tb-behavior" {  } { { "debouncer_tb.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859831404 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer_tb " "Found entity 1: debouncer_tb" {  } { { "debouncer_tb.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859831404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-rtl " "Found design unit 1: toplevel-rtl" {  } { { "toplevel.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859831405 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859831405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-a_debouncer " "Found design unit 1: debouncer-a_debouncer" {  } { { "debouncer.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859831409 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859831409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-my_edge_detector " "Found design unit 1: edge_detector-my_edge_detector" {  } { { "edge_detector.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/edge_detector.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859831410 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/edge_detector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859831410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-a " "Found design unit 1: fsm-a" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859831411 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859831411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-my_counter " "Found design unit 1: counter-my_counter" {  } { { "counter.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859831411 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859831411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_fifo-SYN " "Found design unit 1: my_fifo-SYN" {  } { { "my_fifo.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/my_fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859831413 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_fifo " "Found entity 1: my_fifo" {  } { { "my_fifo.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/my_fifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859831413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831413 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654859831596 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "button_in_wire toplevel.vhd(17) " "VHDL Signal Declaration warning at toplevel.vhd(17): used implicit default value for signal \"button_in_wire\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "toplevel.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654859831598 "|toplevel"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "fsm_reset toplevel.vhd(27) " "VHDL Signal Declaration warning at toplevel.vhd(27): used explicit default value for signal \"fsm_reset\" because signal was never assigned a value" {  } { { "toplevel.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1654859831598 "|toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:debouncer_top " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:debouncer_top\"" {  } { { "toplevel.vhd" "debouncer_top" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654859831614 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "debounce_buf debouncer.vhd(46) " "VHDL Process Statement warning at debouncer.vhd(46): signal \"debounce_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debouncer.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654859831615 "|toplevel|debouncer:debouncer_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_reg debouncer.vhd(51) " "VHDL Process Statement warning at debouncer.vhd(51): signal \"counter_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debouncer.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654859831615 "|toplevel|debouncer:debouncer_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "debounce_buf debouncer.vhd(52) " "VHDL Process Statement warning at debouncer.vhd(52): signal \"debounce_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debouncer.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654859831615 "|toplevel|debouncer:debouncer_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "debounce_buf debouncer.vhd(44) " "VHDL Process Statement warning at debouncer.vhd(44): inferring latch(es) for signal or variable \"debounce_buf\", which holds its previous value in one or more paths through the process" {  } { { "debouncer.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654859831615 "|toplevel|debouncer:debouncer_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debounce_buf debouncer.vhd(44) " "Inferred latch for \"debounce_buf\" at debouncer.vhd(44)" {  } { { "debouncer.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831615 "|toplevel|debouncer:debouncer_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter debouncer:debouncer_top\|counter:my_counter " "Elaborating entity \"counter\" for hierarchy \"debouncer:debouncer_top\|counter:my_counter\"" {  } { { "debouncer.vhd" "my_counter" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654859831635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector edge_detector:edge_detector_top " "Elaborating entity \"edge_detector\" for hierarchy \"edge_detector:edge_detector_top\"" {  } { { "toplevel.vhd" "edge_detector_top" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654859831637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:fsm_top " "Elaborating entity \"fsm\" for hierarchy \"fsm:fsm_top\"" {  } { { "toplevel.vhd" "fsm_top" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654859831638 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state fsm.vhd(86) " "VHDL Process Statement warning at fsm.vhd(86): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654859831639 "|toplevel|fsm:fsm_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_int fsm.vhd(104) " "VHDL Process Statement warning at fsm.vhd(104): signal \"counter_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654859831639 "|toplevel|fsm:fsm_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_int fsm.vhd(106) " "VHDL Process Statement warning at fsm.vhd(106): signal \"counter_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654859831640 "|toplevel|fsm:fsm_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_count fsm.vhd(80) " "VHDL Process Statement warning at fsm.vhd(80): inferring latch(es) for signal or variable \"reset_count\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654859831640 "|toplevel|fsm:fsm_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state fsm.vhd(80) " "VHDL Process Statement warning at fsm.vhd(80): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654859831640 "|toplevel|fsm:fsm_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter_int fsm.vhd(80) " "VHDL Process Statement warning at fsm.vhd(80): inferring latch(es) for signal or variable \"counter_int\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654859831640 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[0\] fsm.vhd(80) " "Inferred latch for \"counter_int\[0\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831640 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[1\] fsm.vhd(80) " "Inferred latch for \"counter_int\[1\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831640 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[2\] fsm.vhd(80) " "Inferred latch for \"counter_int\[2\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831640 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[3\] fsm.vhd(80) " "Inferred latch for \"counter_int\[3\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831640 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[4\] fsm.vhd(80) " "Inferred latch for \"counter_int\[4\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831640 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[5\] fsm.vhd(80) " "Inferred latch for \"counter_int\[5\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831640 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[6\] fsm.vhd(80) " "Inferred latch for \"counter_int\[6\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831640 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[7\] fsm.vhd(80) " "Inferred latch for \"counter_int\[7\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831640 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[8\] fsm.vhd(80) " "Inferred latch for \"counter_int\[8\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831640 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[9\] fsm.vhd(80) " "Inferred latch for \"counter_int\[9\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831640 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[10\] fsm.vhd(80) " "Inferred latch for \"counter_int\[10\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831640 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[11\] fsm.vhd(80) " "Inferred latch for \"counter_int\[11\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831640 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[12\] fsm.vhd(80) " "Inferred latch for \"counter_int\[12\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831640 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[13\] fsm.vhd(80) " "Inferred latch for \"counter_int\[13\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831640 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[14\] fsm.vhd(80) " "Inferred latch for \"counter_int\[14\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831640 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[15\] fsm.vhd(80) " "Inferred latch for \"counter_int\[15\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831640 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[16\] fsm.vhd(80) " "Inferred latch for \"counter_int\[16\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831640 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[17\] fsm.vhd(80) " "Inferred latch for \"counter_int\[17\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831640 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[18\] fsm.vhd(80) " "Inferred latch for \"counter_int\[18\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831641 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[19\] fsm.vhd(80) " "Inferred latch for \"counter_int\[19\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831641 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[20\] fsm.vhd(80) " "Inferred latch for \"counter_int\[20\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831641 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[21\] fsm.vhd(80) " "Inferred latch for \"counter_int\[21\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831641 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[22\] fsm.vhd(80) " "Inferred latch for \"counter_int\[22\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831641 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[23\] fsm.vhd(80) " "Inferred latch for \"counter_int\[23\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831641 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[24\] fsm.vhd(80) " "Inferred latch for \"counter_int\[24\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831641 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[25\] fsm.vhd(80) " "Inferred latch for \"counter_int\[25\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831641 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[26\] fsm.vhd(80) " "Inferred latch for \"counter_int\[26\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831641 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[27\] fsm.vhd(80) " "Inferred latch for \"counter_int\[27\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831641 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[28\] fsm.vhd(80) " "Inferred latch for \"counter_int\[28\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831641 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[29\] fsm.vhd(80) " "Inferred latch for \"counter_int\[29\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831641 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[30\] fsm.vhd(80) " "Inferred latch for \"counter_int\[30\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831641 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[31\] fsm.vhd(80) " "Inferred latch for \"counter_int\[31\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831641 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.State6o fsm.vhd(80) " "Inferred latch for \"next_state.State6o\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831641 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.State5o fsm.vhd(80) " "Inferred latch for \"next_state.State5o\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831641 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.State4o fsm.vhd(80) " "Inferred latch for \"next_state.State4o\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831641 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.State3 fsm.vhd(80) " "Inferred latch for \"next_state.State3\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831641 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.State2 fsm.vhd(80) " "Inferred latch for \"next_state.State2\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831641 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.State1 fsm.vhd(80) " "Inferred latch for \"next_state.State1\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831641 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.State0 fsm.vhd(80) " "Inferred latch for \"next_state.State0\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831641 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_count fsm.vhd(80) " "Inferred latch for \"reset_count\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859831641 "|toplevel|fsm:fsm_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter fsm:fsm_top\|counter:fsm_counter " "Elaborating entity \"counter\" for hierarchy \"fsm:fsm_top\|counter:fsm_counter\"" {  } { { "fsm.vhd" "fsm_counter" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654859831642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_fifo my_fifo:fifo_top " "Elaborating entity \"my_fifo\" for hierarchy \"my_fifo:fifo_top\"" {  } { { "toplevel.vhd" "fifo_top" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654859831683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo my_fifo:fifo_top\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"my_fifo:fifo_top\|scfifo:scfifo_component\"" {  } { { "my_fifo.vhd" "scfifo_component" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/my_fifo.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654859832073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fifo:fifo_top\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"my_fifo:fifo_top\|scfifo:scfifo_component\"" {  } { { "my_fifo.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/my_fifo.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654859832074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fifo:fifo_top\|scfifo:scfifo_component " "Instantiated megafunction \"my_fifo:fifo_top\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654859832075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654859832075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654859832075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654859832075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654859832075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654859832075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654859832075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654859832075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654859832075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654859832075 ""}  } { { "my_fifo.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/my_fifo.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654859832075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_6e31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_6e31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_6e31 " "Found entity 1: scfifo_6e31" {  } { { "db/scfifo_6e31.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/scfifo_6e31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859832185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859832185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_6e31 my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated " "Elaborating entity \"scfifo_6e31\" for hierarchy \"my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654859832185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_dk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_dk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_dk31 " "Found entity 1: a_dpfifo_dk31" {  } { { "db/a_dpfifo_dk31.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/a_dpfifo_dk31.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859832190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859832190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_dk31 my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo " "Elaborating entity \"a_dpfifo_dk31\" for hierarchy \"my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\"" {  } { { "db/scfifo_6e31.tdf" "dpfifo" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/scfifo_6e31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654859832190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_i4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_i4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_i4e " "Found entity 1: a_fefifo_i4e" {  } { { "db/a_fefifo_i4e.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/a_fefifo_i4e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859832206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859832206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_i4e my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|a_fefifo_i4e:fifo_state " "Elaborating entity \"a_fefifo_i4e\" for hierarchy \"my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|a_fefifo_i4e:fifo_state\"" {  } { { "db/a_dpfifo_dk31.tdf" "fifo_state" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/a_dpfifo_dk31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654859832206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2o7 " "Found entity 1: cntr_2o7" {  } { { "db/cntr_2o7.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/cntr_2o7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859832386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859832386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2o7 my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|a_fefifo_i4e:fifo_state\|cntr_2o7:count_usedw " "Elaborating entity \"cntr_2o7\" for hierarchy \"my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|a_fefifo_i4e:fifo_state\|cntr_2o7:count_usedw\"" {  } { { "db/a_fefifo_i4e.tdf" "count_usedw" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/a_fefifo_i4e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654859832386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fdm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fdm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fdm1 " "Found entity 1: altsyncram_fdm1" {  } { { "db/altsyncram_fdm1.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/altsyncram_fdm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859832538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859832538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fdm1 my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|altsyncram_fdm1:FIFOram " "Elaborating entity \"altsyncram_fdm1\" for hierarchy \"my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|altsyncram_fdm1:FIFOram\"" {  } { { "db/a_dpfifo_dk31.tdf" "FIFOram" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/a_dpfifo_dk31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654859832539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mnb " "Found entity 1: cntr_mnb" {  } { { "db/cntr_mnb.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/cntr_mnb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654859832712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859832712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mnb my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|cntr_mnb:rd_ptr_count " "Elaborating entity \"cntr_mnb\" for hierarchy \"my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|cntr_mnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_dk31.tdf" "rd_ptr_count" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/a_dpfifo_dk31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654859832713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter_top " "Elaborating entity \"counter\" for hierarchy \"counter:counter_top\"" {  } { { "toplevel.vhd" "counter_top" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654859832718 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "debouncer:debouncer_top\|debounce_buf " "LATCH primitive \"debouncer:debouncer_top\|debounce_buf\" is permanently disabled" {  } { { "debouncer.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer.vhd" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654859833210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:fsm_top\|next_state.State4o_425 " "Latch fsm:fsm_top\|next_state.State4o_425 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:fsm_top\|current_state.State3 " "Ports D and ENA on the latch are fed by the same signal fsm:fsm_top\|current_state.State3" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654859833654 ""}  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654859833654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:fsm_top\|next_state.State6o_405 " "Latch fsm:fsm_top\|next_state.State6o_405 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:fsm_top\|current_state.State3 " "Ports D and ENA on the latch are fed by the same signal fsm:fsm_top\|current_state.State3" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654859833655 ""}  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654859833655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:fsm_top\|next_state.State5o_415 " "Latch fsm:fsm_top\|next_state.State5o_415 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:fsm_top\|current_state.State3 " "Ports D and ENA on the latch are fed by the same signal fsm:fsm_top\|current_state.State3" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654859833655 ""}  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654859833655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:fsm_top\|next_state.State3_435 " "Latch fsm:fsm_top\|next_state.State3_435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:fsm_top\|current_state.State2 " "Ports D and ENA on the latch are fed by the same signal fsm:fsm_top\|current_state.State2" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654859833655 ""}  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654859833655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:fsm_top\|next_state.State0_465 " "Latch fsm:fsm_top\|next_state.State0_465 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:fsm_top\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal fsm:fsm_top\|WideOr1" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654859833655 ""}  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654859833655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:fsm_top\|next_state.State2_445 " "Latch fsm:fsm_top\|next_state.State2_445 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:fsm_top\|current_state.State1 " "Ports D and ENA on the latch are fed by the same signal fsm:fsm_top\|current_state.State1" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654859833655 ""}  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654859833655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:fsm_top\|next_state.State1_455 " "Latch fsm:fsm_top\|next_state.State1_455 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:fsm_top\|current_state.State0 " "Ports D and ENA on the latch are fed by the same signal fsm:fsm_top\|current_state.State0" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654859833656 ""}  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654859833656 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654859833926 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654859834518 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654859834754 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654859834754 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_BTN " "No output dependent on input pin \"USER_BTN\"" {  } { { "toplevel.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654859834912 "|toplevel|USER_BTN"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1654859834912 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654859834913 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654859834913 ""} { "Info" "ICUT_CUT_TM_LCELLS" "123 " "Implemented 123 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654859834913 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1654859834913 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654859834913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1096 " "Peak virtual memory: 1096 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654859834961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 13:17:14 2022 " "Processing ended: Fri Jun 10 13:17:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654859834961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654859834961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654859834961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654859834961 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1654859836958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654859836958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 13:17:16 2022 " "Processing started: Fri Jun 10 13:17:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654859836958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1654859836958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sheet6_problem1 -c sheet6_problem1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sheet6_problem1 -c sheet6_problem1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1654859836959 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1654859837143 ""}
{ "Info" "0" "" "Project  = sheet6_problem1" {  } {  } 0 0 "Project  = sheet6_problem1" 0 0 "Fitter" 0 0 1654859837144 ""}
{ "Info" "0" "" "Revision = sheet6_problem1" {  } {  } 0 0 "Revision = sheet6_problem1" 0 0 "Fitter" 0 0 1654859837144 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1654859837381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Fitter" 0 -1 1654859837381 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sheet6_problem1 10CL025YU256C8G " "Selected device 10CL025YU256C8G for design \"sheet6_problem1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1654859837388 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654859837547 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654859837547 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1654859838091 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1654859838097 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256C8G " "Device 10CL006YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654859838267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C8G " "Device 10CL010YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654859838267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256C8G " "Device 10CL016YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654859838267 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1654859838267 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/opt/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654859838272 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/opt/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654859838272 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/opt/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654859838272 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/opt/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654859838272 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/opt/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654859838272 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1654859838272 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1654859838273 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1654859838308 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 10 " "No exact pin location assignment(s) for 4 pins of 10 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1654859838951 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "The Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1654859839297 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sheet6_problem1.sdc " "Synopsys Design Constraints File file not found: 'sheet6_problem1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1654859839298 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1654859839298 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1654859839305 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1654859839306 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1654859839309 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK12M~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK12M~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654859839415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:fsm_top\|current_state.State4o " "Destination node fsm:fsm_top\|current_state.State4o" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654859839415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:fsm_top\|current_state.State6o " "Destination node fsm:fsm_top\|current_state.State6o" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654859839415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:fsm_top\|current_state.State5o " "Destination node fsm:fsm_top\|current_state.State5o" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654859839415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:fsm_top\|current_state.State2 " "Destination node fsm:fsm_top\|current_state.State2" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654859839415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:fsm_top\|current_state.State1 " "Destination node fsm:fsm_top\|current_state.State1" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654859839415 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654859839415 ""}  } { { "toplevel.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654859839415 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsm:fsm_top\|current_state.State3  " "Automatically promoted node fsm:fsm_top\|current_state.State3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654859839415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:fsm_top\|Selector3~0 " "Destination node fsm:fsm_top\|Selector3~0" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654859839415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:fsm_top\|Selector1~0 " "Destination node fsm:fsm_top\|Selector1~0" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654859839415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:fsm_top\|Selector2~0 " "Destination node fsm:fsm_top\|Selector2~0" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654859839415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:fsm_top\|Selector10~0 " "Destination node fsm:fsm_top\|Selector10~0" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654859839415 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654859839415 ""}  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654859839415 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsm:fsm_top\|Selector1~0  " "Automatically promoted node fsm:fsm_top\|Selector1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654859839416 ""}  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654859839416 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsm:fsm_top\|WideOr4~0  " "Automatically promoted node fsm:fsm_top\|WideOr4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654859839416 ""}  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654859839416 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1654859839812 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654859839813 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654859839813 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654859839815 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654859839817 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1654859839818 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1654859839818 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1654859839819 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1654859839896 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1654859839897 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1654859839897 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 0 4 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1654859839900 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1654859839900 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1654859839900 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 8 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654859839902 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654859839902 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 5 20 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654859839902 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654859839902 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654859839902 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654859839902 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654859839902 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654859839902 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1654859839902 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1654859839902 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654859840034 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1654859840038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1654859841414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654859841688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1654859841757 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1654859843038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654859843038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1654859843411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X21_Y0 X31_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10" {  } { { "loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10"} { { 12 { 0 ""} 21 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1654859844711 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1654859844711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1654859845686 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1654859845686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654859845692 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.41 " "Total time spent on timing analysis during the Fitter is 0.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1654859845901 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654859845947 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654859846403 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654859846403 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654859846848 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654859847423 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/output_files/sheet6_problem1.fit.smsg " "Generated suppressed messages file /home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/output_files/sheet6_problem1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1654859847901 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1260 " "Peak virtual memory: 1260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654859848293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 13:17:28 2022 " "Processing ended: Fri Jun 10 13:17:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654859848293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654859848293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654859848293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1654859848293 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1654859850225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654859850227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 13:17:29 2022 " "Processing started: Fri Jun 10 13:17:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654859850227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1654859850227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sheet6_problem1 -c sheet6_problem1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sheet6_problem1 -c sheet6_problem1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1654859850227 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1654859850591 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1654859852907 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1654859853019 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "924 " "Peak virtual memory: 924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654859853315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 13:17:33 2022 " "Processing ended: Fri Jun 10 13:17:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654859853315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654859853315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654859853315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1654859853315 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1654859854072 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1654859855251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654859855252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 13:17:34 2022 " "Processing started: Fri Jun 10 13:17:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654859855252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1654859855252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sheet6_problem1 -c sheet6_problem1 " "Command: quartus_sta sheet6_problem1 -c sheet6_problem1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1654859855252 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1654859855430 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1654859855854 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Timing Analyzer" 0 -1 1654859855855 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654859855919 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654859855919 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "The Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1654859856474 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sheet6_problem1.sdc " "Synopsys Design Constraints File file not found: 'sheet6_problem1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1654859856486 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1654859856486 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK12M CLK12M " "create_clock -period 1.000 -name CLK12M CLK12M" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654859856489 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fsm:fsm_top\|current_state.State0 fsm:fsm_top\|current_state.State0 " "create_clock -period 1.000 -name fsm:fsm_top\|current_state.State0 fsm:fsm_top\|current_state.State0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654859856489 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fsm:fsm_top\|current_state.State3 fsm:fsm_top\|current_state.State3 " "create_clock -period 1.000 -name fsm:fsm_top\|current_state.State3 fsm:fsm_top\|current_state.State3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654859856489 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654859856489 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1654859856493 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654859856495 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1654859856499 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1654859856506 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654859856553 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654859856553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.593 " "Worst-case setup slack is -5.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859856554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859856554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.593             -34.008 fsm:fsm_top\|current_state.State3  " "   -5.593             -34.008 fsm:fsm_top\|current_state.State3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859856554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.926             -16.392 fsm:fsm_top\|current_state.State0  " "   -4.926             -16.392 fsm:fsm_top\|current_state.State0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859856554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.191            -140.348 CLK12M  " "   -3.191            -140.348 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859856554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654859856554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.457 " "Worst-case hold slack is -0.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859856556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859856556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.457              -0.457 fsm:fsm_top\|current_state.State0  " "   -0.457              -0.457 fsm:fsm_top\|current_state.State0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859856556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 fsm:fsm_top\|current_state.State3  " "    0.322               0.000 fsm:fsm_top\|current_state.State3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859856556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 CLK12M  " "    0.455               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859856556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654859856556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.197 " "Worst-case recovery slack is -1.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859856557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859856557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.197             -25.253 CLK12M  " "   -1.197             -25.253 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859856557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654859856557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.092 " "Worst-case removal slack is 1.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859856558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859856558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.092               0.000 CLK12M  " "    1.092               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859856558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654859856558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859856560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859856560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -119.894 CLK12M  " "   -3.201            -119.894 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859856560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 fsm:fsm_top\|current_state.State0  " "    0.123               0.000 fsm:fsm_top\|current_state.State0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859856560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 fsm:fsm_top\|current_state.State3  " "    0.307               0.000 fsm:fsm_top\|current_state.State3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859856560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654859856560 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654859856682 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1654859856768 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1654859857311 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654859857553 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654859857562 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654859857562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.223 " "Worst-case setup slack is -5.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.223             -32.993 fsm:fsm_top\|current_state.State3  " "   -5.223             -32.993 fsm:fsm_top\|current_state.State3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.627             -15.632 fsm:fsm_top\|current_state.State0  " "   -4.627             -15.632 fsm:fsm_top\|current_state.State0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.836            -121.454 CLK12M  " "   -2.836            -121.454 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654859857575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.283 " "Worst-case hold slack is -0.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.283              -0.283 fsm:fsm_top\|current_state.State0  " "   -0.283              -0.283 fsm:fsm_top\|current_state.State0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 fsm:fsm_top\|current_state.State3  " "    0.390               0.000 fsm:fsm_top\|current_state.State3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 CLK12M  " "    0.403               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654859857579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.057 " "Worst-case recovery slack is -1.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.057             -21.173 CLK12M  " "   -1.057             -21.173 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654859857582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.011 " "Worst-case removal slack is 1.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.011               0.000 CLK12M  " "    1.011               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654859857585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -119.894 CLK12M  " "   -3.201            -119.894 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.168              -0.285 fsm:fsm_top\|current_state.State0  " "   -0.168              -0.285 fsm:fsm_top\|current_state.State0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073               0.000 fsm:fsm_top\|current_state.State3  " "    0.073               0.000 fsm:fsm_top\|current_state.State3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654859857594 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654859857706 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654859857928 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654859857932 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654859857932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.839 " "Worst-case setup slack is -1.839" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.839              -6.754 fsm:fsm_top\|current_state.State3  " "   -1.839              -6.754 fsm:fsm_top\|current_state.State3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.505              -4.651 fsm:fsm_top\|current_state.State0  " "   -1.505              -4.651 fsm:fsm_top\|current_state.State0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.260             -23.949 CLK12M  " "   -1.260             -23.949 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654859857937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.058 " "Worst-case hold slack is -0.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.058              -0.058 fsm:fsm_top\|current_state.State0  " "   -0.058              -0.058 fsm:fsm_top\|current_state.State0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 CLK12M  " "    0.165               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 fsm:fsm_top\|current_state.State3  " "    0.254               0.000 fsm:fsm_top\|current_state.State3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654859857942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.019 " "Worst-case recovery slack is -0.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.019              -0.209 CLK12M  " "   -0.019              -0.209 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654859857947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.478 " "Worst-case removal slack is 0.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478               0.000 CLK12M  " "    0.478               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654859857952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -82.937 CLK12M  " "   -3.000             -82.937 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 fsm:fsm_top\|current_state.State0  " "    0.265               0.000 fsm:fsm_top\|current_state.State0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 fsm:fsm_top\|current_state.State3  " "    0.308               0.000 fsm:fsm_top\|current_state.State3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654859857957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654859857957 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654859858606 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654859858606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "892 " "Peak virtual memory: 892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654859858796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 13:17:38 2022 " "Processing ended: Fri Jun 10 13:17:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654859858796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654859858796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654859858796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1654859858796 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1654859860887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654859860888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 13:17:40 2022 " "Processing started: Fri Jun 10 13:17:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654859860888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1654859860888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sheet6_problem1 -c sheet6_problem1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sheet6_problem1 -c sheet6_problem1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1654859860888 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1654859861425 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sheet6_problem1.vo /home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/simulation/modelsim/ simulation " "Generated file sheet6_problem1.vo in folder \"/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654859861691 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1147 " "Peak virtual memory: 1147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654859861791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 13:17:41 2022 " "Processing ended: Fri Jun 10 13:17:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654859861791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654859861791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654859861791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1654859861791 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 44 s " "Quartus Prime Full Compilation was successful. 0 errors, 44 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1654859862774 ""}
