Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sun Sep 23 21:38:29 2018
| Host         : andrew-vm running 64-bit Ubuntu 17.10
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file PmodOLEDCtrl_timing_summary_routed.rpt -rpx PmodOLEDCtrl_timing_summary_routed.rpx
| Design       : PmodOLEDCtrl
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.164        0.000                      0                  906        0.109        0.000                      0                  906        4.500        0.000                       0                   427  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 1.164        0.000                      0                  906        0.109        0.000                      0                  906        4.500        0.000                       0                   427  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 Example/current_state_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.257ns  (logic 1.818ns (22.019%)  route 6.439ns (77.981%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.821     5.583    Example/CLK_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  Example/current_state_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.518     6.101 r  Example/current_state_reg[52]/Q
                         net (fo=39, routed)          1.420     7.521    Example/current_state[52]
    SLICE_X15Y20         LUT3 (Prop_lut3_I1_O)        0.152     7.673 r  Example/current_state[93]_i_237/O
                         net (fo=2, routed)           0.281     7.955    Example/current_state[93]_i_237_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I4_O)        0.332     8.287 f  Example/current_state[93]_i_190/O
                         net (fo=1, routed)           1.153     9.439    Example/current_state[93]_i_190_n_0
    SLICE_X17Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.563 f  Example/current_state[93]_i_83/O
                         net (fo=1, routed)           0.582    10.145    Example/current_state[93]_i_83_n_0
    SLICE_X18Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.269 r  Example/current_state[93]_i_29/O
                         net (fo=2, routed)           0.809    11.078    Example/current_state[93]_i_29_n_0
    SLICE_X17Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.202 r  Example/current_state[93]_i_10/O
                         net (fo=65, routed)          1.000    12.202    Example/SPI_COMP/current_state_reg[18]
    SLICE_X6Y20          LUT5 (Prop_lut5_I2_O)        0.116    12.318 r  Example/SPI_COMP/current_state[70]_i_1__0/O
                         net (fo=6, routed)           0.485    12.803    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X6Y20          LUT4 (Prop_lut4_I3_O)        0.328    13.131 r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.709    13.840    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_sig_1
    RAMB18_X0Y8          RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.605    15.088    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.394    15.482    
                         clock uncertainty           -0.035    15.447    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    15.004    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -13.840    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 Example/current_state_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[110]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.058ns  (logic 1.628ns (20.205%)  route 6.430ns (79.795%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.582ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.820     5.582    Example/CLK_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  Example/current_state_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.456     6.038 r  Example/current_state_reg[84]/Q
                         net (fo=19, routed)          1.665     7.704    Example/current_state[84]
    SLICE_X14Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.828 r  Example/current_state[93]_i_153/O
                         net (fo=1, routed)           0.483     8.311    Example/current_state[93]_i_153_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I4_O)        0.116     8.427 r  Example/current_state[93]_i_66/O
                         net (fo=1, routed)           1.184     9.611    Example/current_state[93]_i_66_n_0
    SLICE_X11Y26         LUT6 (Prop_lut6_I3_O)        0.328     9.939 r  Example/current_state[93]_i_25/O
                         net (fo=1, routed)           0.746    10.685    Example/current_state[93]_i_25_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.809 r  Example/current_state[93]_i_9/O
                         net (fo=63, routed)          1.024    11.832    Example/current_state[93]_i_9_n_0
    SLICE_X9Y17          LUT2 (Prop_lut2_I0_O)        0.153    11.985 r  Example/current_state[82]_i_2/O
                         net (fo=16, routed)          0.941    12.926    Example/SPI_COMP/current_state_reg[29]_0
    SLICE_X5Y21          LUT3 (Prop_lut3_I0_O)        0.327    13.253 r  Example/SPI_COMP/current_state[110]_i_1/O
                         net (fo=5, routed)           0.387    13.640    Example/SPI_COMP_n_5
    SLICE_X5Y21          FDRE                                         r  Example/current_state_reg[110]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.643    15.126    Example/CLK_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  Example/current_state_reg[110]/C
                         clock pessimism              0.433    15.559    
                         clock uncertainty           -0.035    15.524    
    SLICE_X5Y21          FDRE (Setup_fdre_C_R)       -0.429    15.095    Example/current_state_reg[110]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -13.640    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 Example/current_state_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[66]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.058ns  (logic 1.628ns (20.205%)  route 6.430ns (79.795%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.582ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.820     5.582    Example/CLK_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  Example/current_state_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.456     6.038 r  Example/current_state_reg[84]/Q
                         net (fo=19, routed)          1.665     7.704    Example/current_state[84]
    SLICE_X14Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.828 r  Example/current_state[93]_i_153/O
                         net (fo=1, routed)           0.483     8.311    Example/current_state[93]_i_153_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I4_O)        0.116     8.427 r  Example/current_state[93]_i_66/O
                         net (fo=1, routed)           1.184     9.611    Example/current_state[93]_i_66_n_0
    SLICE_X11Y26         LUT6 (Prop_lut6_I3_O)        0.328     9.939 r  Example/current_state[93]_i_25/O
                         net (fo=1, routed)           0.746    10.685    Example/current_state[93]_i_25_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.809 r  Example/current_state[93]_i_9/O
                         net (fo=63, routed)          1.024    11.832    Example/current_state[93]_i_9_n_0
    SLICE_X9Y17          LUT2 (Prop_lut2_I0_O)        0.153    11.985 r  Example/current_state[82]_i_2/O
                         net (fo=16, routed)          0.941    12.926    Example/SPI_COMP/current_state_reg[29]_0
    SLICE_X5Y21          LUT3 (Prop_lut3_I0_O)        0.327    13.253 r  Example/SPI_COMP/current_state[110]_i_1/O
                         net (fo=5, routed)           0.387    13.640    Example/SPI_COMP_n_5
    SLICE_X5Y21          FDRE                                         r  Example/current_state_reg[66]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.643    15.126    Example/CLK_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  Example/current_state_reg[66]/C
                         clock pessimism              0.433    15.559    
                         clock uncertainty           -0.035    15.524    
    SLICE_X5Y21          FDRE (Setup_fdre_C_R)       -0.429    15.095    Example/current_state_reg[66]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -13.640    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 Example/current_state_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[80]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.058ns  (logic 1.628ns (20.205%)  route 6.430ns (79.795%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.582ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.820     5.582    Example/CLK_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  Example/current_state_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.456     6.038 r  Example/current_state_reg[84]/Q
                         net (fo=19, routed)          1.665     7.704    Example/current_state[84]
    SLICE_X14Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.828 r  Example/current_state[93]_i_153/O
                         net (fo=1, routed)           0.483     8.311    Example/current_state[93]_i_153_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I4_O)        0.116     8.427 r  Example/current_state[93]_i_66/O
                         net (fo=1, routed)           1.184     9.611    Example/current_state[93]_i_66_n_0
    SLICE_X11Y26         LUT6 (Prop_lut6_I3_O)        0.328     9.939 r  Example/current_state[93]_i_25/O
                         net (fo=1, routed)           0.746    10.685    Example/current_state[93]_i_25_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.809 r  Example/current_state[93]_i_9/O
                         net (fo=63, routed)          1.024    11.832    Example/current_state[93]_i_9_n_0
    SLICE_X9Y17          LUT2 (Prop_lut2_I0_O)        0.153    11.985 r  Example/current_state[82]_i_2/O
                         net (fo=16, routed)          0.941    12.926    Example/SPI_COMP/current_state_reg[29]_0
    SLICE_X5Y21          LUT3 (Prop_lut3_I0_O)        0.327    13.253 r  Example/SPI_COMP/current_state[110]_i_1/O
                         net (fo=5, routed)           0.387    13.640    Example/SPI_COMP_n_5
    SLICE_X5Y21          FDRE                                         r  Example/current_state_reg[80]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.643    15.126    Example/CLK_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  Example/current_state_reg[80]/C
                         clock pessimism              0.433    15.559    
                         clock uncertainty           -0.035    15.524    
    SLICE_X5Y21          FDRE (Setup_fdre_C_R)       -0.429    15.095    Example/current_state_reg[80]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -13.640    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 Example/current_state_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[81]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.058ns  (logic 1.628ns (20.205%)  route 6.430ns (79.795%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.582ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.820     5.582    Example/CLK_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  Example/current_state_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.456     6.038 r  Example/current_state_reg[84]/Q
                         net (fo=19, routed)          1.665     7.704    Example/current_state[84]
    SLICE_X14Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.828 r  Example/current_state[93]_i_153/O
                         net (fo=1, routed)           0.483     8.311    Example/current_state[93]_i_153_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I4_O)        0.116     8.427 r  Example/current_state[93]_i_66/O
                         net (fo=1, routed)           1.184     9.611    Example/current_state[93]_i_66_n_0
    SLICE_X11Y26         LUT6 (Prop_lut6_I3_O)        0.328     9.939 r  Example/current_state[93]_i_25/O
                         net (fo=1, routed)           0.746    10.685    Example/current_state[93]_i_25_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.809 r  Example/current_state[93]_i_9/O
                         net (fo=63, routed)          1.024    11.832    Example/current_state[93]_i_9_n_0
    SLICE_X9Y17          LUT2 (Prop_lut2_I0_O)        0.153    11.985 r  Example/current_state[82]_i_2/O
                         net (fo=16, routed)          0.941    12.926    Example/SPI_COMP/current_state_reg[29]_0
    SLICE_X5Y21          LUT3 (Prop_lut3_I0_O)        0.327    13.253 r  Example/SPI_COMP/current_state[110]_i_1/O
                         net (fo=5, routed)           0.387    13.640    Example/SPI_COMP_n_5
    SLICE_X5Y21          FDRE                                         r  Example/current_state_reg[81]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.643    15.126    Example/CLK_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  Example/current_state_reg[81]/C
                         clock pessimism              0.433    15.559    
                         clock uncertainty           -0.035    15.524    
    SLICE_X5Y21          FDRE (Setup_fdre_C_R)       -0.429    15.095    Example/current_state_reg[81]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -13.640    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 Example/current_state_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[83]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.058ns  (logic 1.628ns (20.205%)  route 6.430ns (79.795%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.582ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.820     5.582    Example/CLK_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  Example/current_state_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.456     6.038 r  Example/current_state_reg[84]/Q
                         net (fo=19, routed)          1.665     7.704    Example/current_state[84]
    SLICE_X14Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.828 r  Example/current_state[93]_i_153/O
                         net (fo=1, routed)           0.483     8.311    Example/current_state[93]_i_153_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I4_O)        0.116     8.427 r  Example/current_state[93]_i_66/O
                         net (fo=1, routed)           1.184     9.611    Example/current_state[93]_i_66_n_0
    SLICE_X11Y26         LUT6 (Prop_lut6_I3_O)        0.328     9.939 r  Example/current_state[93]_i_25/O
                         net (fo=1, routed)           0.746    10.685    Example/current_state[93]_i_25_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.809 r  Example/current_state[93]_i_9/O
                         net (fo=63, routed)          1.024    11.832    Example/current_state[93]_i_9_n_0
    SLICE_X9Y17          LUT2 (Prop_lut2_I0_O)        0.153    11.985 r  Example/current_state[82]_i_2/O
                         net (fo=16, routed)          0.941    12.926    Example/SPI_COMP/current_state_reg[29]_0
    SLICE_X5Y21          LUT3 (Prop_lut3_I0_O)        0.327    13.253 r  Example/SPI_COMP/current_state[110]_i_1/O
                         net (fo=5, routed)           0.387    13.640    Example/SPI_COMP_n_5
    SLICE_X5Y21          FDRE                                         r  Example/current_state_reg[83]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.643    15.126    Example/CLK_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  Example/current_state_reg[83]/C
                         clock pessimism              0.433    15.559    
                         clock uncertainty           -0.035    15.524    
    SLICE_X5Y21          FDRE (Setup_fdre_C_R)       -0.429    15.095    Example/current_state_reg[83]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -13.640    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             2.036ns  (required time - arrival time)
  Source:                 Example/current_state_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[53]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.272ns  (logic 1.490ns (20.488%)  route 5.782ns (79.512%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.821     5.583    Example/CLK_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  Example/current_state_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.518     6.101 r  Example/current_state_reg[52]/Q
                         net (fo=39, routed)          1.420     7.521    Example/current_state[52]
    SLICE_X15Y20         LUT3 (Prop_lut3_I1_O)        0.152     7.673 r  Example/current_state[93]_i_237/O
                         net (fo=2, routed)           0.281     7.955    Example/current_state[93]_i_237_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I4_O)        0.332     8.287 f  Example/current_state[93]_i_190/O
                         net (fo=1, routed)           1.153     9.439    Example/current_state[93]_i_190_n_0
    SLICE_X17Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.563 f  Example/current_state[93]_i_83/O
                         net (fo=1, routed)           0.582    10.145    Example/current_state[93]_i_83_n_0
    SLICE_X18Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.269 r  Example/current_state[93]_i_29/O
                         net (fo=2, routed)           0.809    11.078    Example/current_state[93]_i_29_n_0
    SLICE_X17Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.202 r  Example/current_state[93]_i_10/O
                         net (fo=65, routed)          1.000    12.202    Example/SPI_COMP/current_state_reg[18]
    SLICE_X6Y20          LUT5 (Prop_lut5_I2_O)        0.116    12.318 r  Example/SPI_COMP/current_state[70]_i_1__0/O
                         net (fo=6, routed)           0.538    12.856    Example/SPI_COMP_n_4
    SLICE_X5Y20          FDSE                                         r  Example/current_state_reg[53]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.644    15.127    Example/CLK_IBUF_BUFG
    SLICE_X5Y20          FDSE                                         r  Example/current_state_reg[53]/C
                         clock pessimism              0.433    15.560    
                         clock uncertainty           -0.035    15.525    
    SLICE_X5Y20          FDSE (Setup_fdse_C_S)       -0.633    14.892    Example/current_state_reg[53]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -12.856    
  -------------------------------------------------------------------
                         slack                                  2.036    

Slack (MET) :             2.036ns  (required time - arrival time)
  Source:                 Example/current_state_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[58]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.272ns  (logic 1.490ns (20.488%)  route 5.782ns (79.512%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.821     5.583    Example/CLK_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  Example/current_state_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.518     6.101 r  Example/current_state_reg[52]/Q
                         net (fo=39, routed)          1.420     7.521    Example/current_state[52]
    SLICE_X15Y20         LUT3 (Prop_lut3_I1_O)        0.152     7.673 r  Example/current_state[93]_i_237/O
                         net (fo=2, routed)           0.281     7.955    Example/current_state[93]_i_237_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I4_O)        0.332     8.287 f  Example/current_state[93]_i_190/O
                         net (fo=1, routed)           1.153     9.439    Example/current_state[93]_i_190_n_0
    SLICE_X17Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.563 f  Example/current_state[93]_i_83/O
                         net (fo=1, routed)           0.582    10.145    Example/current_state[93]_i_83_n_0
    SLICE_X18Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.269 r  Example/current_state[93]_i_29/O
                         net (fo=2, routed)           0.809    11.078    Example/current_state[93]_i_29_n_0
    SLICE_X17Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.202 r  Example/current_state[93]_i_10/O
                         net (fo=65, routed)          1.000    12.202    Example/SPI_COMP/current_state_reg[18]
    SLICE_X6Y20          LUT5 (Prop_lut5_I2_O)        0.116    12.318 r  Example/SPI_COMP/current_state[70]_i_1__0/O
                         net (fo=6, routed)           0.538    12.856    Example/SPI_COMP_n_4
    SLICE_X5Y20          FDSE                                         r  Example/current_state_reg[58]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.644    15.127    Example/CLK_IBUF_BUFG
    SLICE_X5Y20          FDSE                                         r  Example/current_state_reg[58]/C
                         clock pessimism              0.433    15.560    
                         clock uncertainty           -0.035    15.525    
    SLICE_X5Y20          FDSE (Setup_fdse_C_S)       -0.633    14.892    Example/current_state_reg[58]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -12.856    
  -------------------------------------------------------------------
                         slack                                  2.036    

Slack (MET) :             2.036ns  (required time - arrival time)
  Source:                 Example/current_state_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[62]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.272ns  (logic 1.490ns (20.488%)  route 5.782ns (79.512%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.821     5.583    Example/CLK_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  Example/current_state_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.518     6.101 r  Example/current_state_reg[52]/Q
                         net (fo=39, routed)          1.420     7.521    Example/current_state[52]
    SLICE_X15Y20         LUT3 (Prop_lut3_I1_O)        0.152     7.673 r  Example/current_state[93]_i_237/O
                         net (fo=2, routed)           0.281     7.955    Example/current_state[93]_i_237_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I4_O)        0.332     8.287 f  Example/current_state[93]_i_190/O
                         net (fo=1, routed)           1.153     9.439    Example/current_state[93]_i_190_n_0
    SLICE_X17Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.563 f  Example/current_state[93]_i_83/O
                         net (fo=1, routed)           0.582    10.145    Example/current_state[93]_i_83_n_0
    SLICE_X18Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.269 r  Example/current_state[93]_i_29/O
                         net (fo=2, routed)           0.809    11.078    Example/current_state[93]_i_29_n_0
    SLICE_X17Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.202 r  Example/current_state[93]_i_10/O
                         net (fo=65, routed)          1.000    12.202    Example/SPI_COMP/current_state_reg[18]
    SLICE_X6Y20          LUT5 (Prop_lut5_I2_O)        0.116    12.318 r  Example/SPI_COMP/current_state[70]_i_1__0/O
                         net (fo=6, routed)           0.538    12.856    Example/SPI_COMP_n_4
    SLICE_X5Y20          FDSE                                         r  Example/current_state_reg[62]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.644    15.127    Example/CLK_IBUF_BUFG
    SLICE_X5Y20          FDSE                                         r  Example/current_state_reg[62]/C
                         clock pessimism              0.433    15.560    
                         clock uncertainty           -0.035    15.525    
    SLICE_X5Y20          FDSE (Setup_fdse_C_S)       -0.633    14.892    Example/current_state_reg[62]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -12.856    
  -------------------------------------------------------------------
                         slack                                  2.036    

Slack (MET) :             2.036ns  (required time - arrival time)
  Source:                 Example/current_state_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[64]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.272ns  (logic 1.490ns (20.488%)  route 5.782ns (79.512%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.821     5.583    Example/CLK_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  Example/current_state_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.518     6.101 r  Example/current_state_reg[52]/Q
                         net (fo=39, routed)          1.420     7.521    Example/current_state[52]
    SLICE_X15Y20         LUT3 (Prop_lut3_I1_O)        0.152     7.673 r  Example/current_state[93]_i_237/O
                         net (fo=2, routed)           0.281     7.955    Example/current_state[93]_i_237_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I4_O)        0.332     8.287 f  Example/current_state[93]_i_190/O
                         net (fo=1, routed)           1.153     9.439    Example/current_state[93]_i_190_n_0
    SLICE_X17Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.563 f  Example/current_state[93]_i_83/O
                         net (fo=1, routed)           0.582    10.145    Example/current_state[93]_i_83_n_0
    SLICE_X18Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.269 r  Example/current_state[93]_i_29/O
                         net (fo=2, routed)           0.809    11.078    Example/current_state[93]_i_29_n_0
    SLICE_X17Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.202 r  Example/current_state[93]_i_10/O
                         net (fo=65, routed)          1.000    12.202    Example/SPI_COMP/current_state_reg[18]
    SLICE_X6Y20          LUT5 (Prop_lut5_I2_O)        0.116    12.318 r  Example/SPI_COMP/current_state[70]_i_1__0/O
                         net (fo=6, routed)           0.538    12.856    Example/SPI_COMP_n_4
    SLICE_X5Y20          FDSE                                         r  Example/current_state_reg[64]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.644    15.127    Example/CLK_IBUF_BUFG
    SLICE_X5Y20          FDSE                                         r  Example/current_state_reg[64]/C
                         clock pessimism              0.433    15.560    
                         clock uncertainty           -0.035    15.525    
    SLICE_X5Y20          FDSE (Setup_fdse_C_S)       -0.633    14.892    Example/current_state_reg[64]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -12.856    
  -------------------------------------------------------------------
                         slack                                  2.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Init/SPI_COMP/shift_register_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/SPI_COMP/shift_register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.619     1.566    Init/SPI_COMP/CLK_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  Init/SPI_COMP/shift_register_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     1.707 r  Init/SPI_COMP/shift_register_reg[4]/Q
                         net (fo=1, routed)           0.056     1.763    Init/SPI_COMP/p_0_in_0[5]
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.045     1.808 r  Init/SPI_COMP/shift_register[5]_i_1/O
                         net (fo=1, routed)           0.000     1.808    Init/SPI_COMP/shift_register[5]_i_1_n_0
    SLICE_X4Y36          FDRE                                         r  Init/SPI_COMP/shift_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.887     2.081    Init/SPI_COMP/CLK_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  Init/SPI_COMP/shift_register_reg[5]/C
                         clock pessimism             -0.502     1.579    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.120     1.699    Init/SPI_COMP/shift_register_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Init/current_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/after_state_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.159%)  route 0.104ns (35.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.595     1.542    Init/CLK_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  Init/current_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.683 r  Init/current_state_reg[9]/Q
                         net (fo=58, routed)          0.104     1.787    Init/current_state_reg_n_0_[9]
    SLICE_X14Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.832 r  Init/after_state[28]_i_1/O
                         net (fo=1, routed)           0.000     1.832    Init/after_state[28]_i_1_n_0
    SLICE_X14Y48         FDRE                                         r  Init/after_state_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.864     2.058    Init/CLK_IBUF_BUFG
    SLICE_X14Y48         FDRE                                         r  Init/after_state_reg[28]/C
                         clock pessimism             -0.503     1.555    
    SLICE_X14Y48         FDRE (Hold_fdre_C_D)         0.121     1.676    Init/after_state_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Init/current_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/after_state_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.719%)  route 0.106ns (36.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.595     1.542    Init/CLK_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  Init/current_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.683 r  Init/current_state_reg[9]/Q
                         net (fo=58, routed)          0.106     1.789    Init/current_state_reg_n_0_[9]
    SLICE_X14Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.834 r  Init/after_state[26]_i_1__0/O
                         net (fo=1, routed)           0.000     1.834    Init/after_state[26]_i_1__0_n_0
    SLICE_X14Y48         FDRE                                         r  Init/after_state_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.864     2.058    Init/CLK_IBUF_BUFG
    SLICE_X14Y48         FDRE                                         r  Init/after_state_reg[26]/C
                         clock pessimism             -0.503     1.555    
    SLICE_X14Y48         FDRE (Hold_fdre_C_D)         0.120     1.675    Init/after_state_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Init/DELAY_COMP/current_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/DELAY_COMP/current_state_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.592     1.539    Init/DELAY_COMP/CLK_IBUF_BUFG
    SLICE_X21Y41         FDRE                                         r  Init/DELAY_COMP/current_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  Init/DELAY_COMP/current_state_reg[19]/Q
                         net (fo=8, routed)           0.132     1.811    Init/DELAY_COMP/current_state_reg_n_0_[19]
    SLICE_X20Y41         LUT5 (Prop_lut5_I3_O)        0.048     1.859 r  Init/DELAY_COMP/current_state[24]_i_1__1/O
                         net (fo=1, routed)           0.000     1.859    Init/DELAY_COMP/p_1_in[24]
    SLICE_X20Y41         FDSE                                         r  Init/DELAY_COMP/current_state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.861     2.055    Init/DELAY_COMP/CLK_IBUF_BUFG
    SLICE_X20Y41         FDSE                                         r  Init/DELAY_COMP/current_state_reg[24]/C
                         clock pessimism             -0.503     1.552    
    SLICE_X20Y41         FDSE (Hold_fdse_C_D)         0.131     1.683    Init/DELAY_COMP/current_state_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Example/temp_spi_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/SPI_COMP/shift_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.964%)  route 0.146ns (44.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.613     1.560    Example/CLK_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  Example/temp_spi_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.701 r  Example/temp_spi_data_reg[2]/Q
                         net (fo=1, routed)           0.146     1.847    Example/SPI_COMP/temp_spi_data_reg[2]
    SLICE_X2Y23          LUT5 (Prop_lut5_I0_O)        0.045     1.892 r  Example/SPI_COMP/shift_register[2]_i_1/O
                         net (fo=1, routed)           0.000     1.892    Example/SPI_COMP/shift_register[2]_i_1_n_0
    SLICE_X2Y23          FDRE                                         r  Example/SPI_COMP/shift_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.878     2.072    Example/SPI_COMP/CLK_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  Example/SPI_COMP/shift_register_reg[2]/C
                         clock pessimism             -0.480     1.592    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.120     1.712    Example/SPI_COMP/shift_register_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Init/DELAY_COMP/current_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/DELAY_COMP/current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.592     1.539    Init/DELAY_COMP/CLK_IBUF_BUFG
    SLICE_X21Y41         FDRE                                         r  Init/DELAY_COMP/current_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  Init/DELAY_COMP/current_state_reg[19]/Q
                         net (fo=8, routed)           0.132     1.811    Init/DELAY_COMP/current_state_reg_n_0_[19]
    SLICE_X20Y41         LUT5 (Prop_lut5_I3_O)        0.045     1.856 r  Init/DELAY_COMP/current_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.856    Init/DELAY_COMP/p_1_in[0]
    SLICE_X20Y41         FDSE                                         r  Init/DELAY_COMP/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.861     2.055    Init/DELAY_COMP/CLK_IBUF_BUFG
    SLICE_X20Y41         FDSE                                         r  Init/DELAY_COMP/current_state_reg[0]/C
                         clock pessimism             -0.503     1.552    
    SLICE_X20Y41         FDSE (Hold_fdse_C_D)         0.120     1.672    Init/DELAY_COMP/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Example/current_state_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/after_state_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.189ns (57.433%)  route 0.140ns (42.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.615     1.562    Example/CLK_IBUF_BUFG
    SLICE_X5Y19          FDSE                                         r  Example/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDSE (Prop_fdse_C_Q)         0.141     1.703 r  Example/current_state_reg[3]/Q
                         net (fo=76, routed)          0.140     1.843    Example/current_state[3]
    SLICE_X4Y19          LUT4 (Prop_lut4_I1_O)        0.048     1.891 r  Example/after_state[94]_i_1__0/O
                         net (fo=1, routed)           0.000     1.891    Example/after_state[94]_i_1__0_n_0
    SLICE_X4Y19          FDRE                                         r  Example/after_state_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.882     2.076    Example/CLK_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  Example/after_state_reg[94]/C
                         clock pessimism             -0.501     1.575    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.131     1.706    Example/after_state_reg[94]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Example/after_state_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.586     1.533    Example/CLK_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  Example/after_state_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  Example/after_state_reg[45]/Q
                         net (fo=1, routed)           0.083     1.780    Example/after_state_reg_n_0_[45]
    SLICE_X11Y19         LUT6 (Prop_lut6_I0_O)        0.045     1.825 r  Example/current_state[45]_i_1/O
                         net (fo=1, routed)           0.000     1.825    Example/current_state[45]_i_1_n_0
    SLICE_X11Y19         FDRE                                         r  Example/current_state_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.853     2.047    Example/CLK_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  Example/current_state_reg[45]/C
                         clock pessimism             -0.501     1.546    
    SLICE_X11Y19         FDRE (Hold_fdre_C_D)         0.092     1.638    Example/current_state_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Example/SPI_COMP/shift_register_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/SPI_COMP/shift_register_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.611     1.558    Example/SPI_COMP/CLK_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  Example/SPI_COMP/shift_register_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164     1.722 r  Example/SPI_COMP/shift_register_reg[5]/Q
                         net (fo=1, routed)           0.110     1.832    Example/SPI_COMP/p_0_in_0[6]
    SLICE_X2Y24          LUT5 (Prop_lut5_I4_O)        0.045     1.877 r  Example/SPI_COMP/shift_register[6]_i_1/O
                         net (fo=1, routed)           0.000     1.877    Example/SPI_COMP/shift_register[6]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  Example/SPI_COMP/shift_register_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.877     2.071    Example/SPI_COMP/CLK_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  Example/SPI_COMP/shift_register_reg[6]/C
                         clock pessimism             -0.501     1.570    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.120     1.690    Example/SPI_COMP/shift_register_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.680%)  route 0.260ns (61.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.585     1.532    Example/CLK_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  Example/temp_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164     1.696 r  Example/temp_addr_reg[6]/Q
                         net (fo=1, routed)           0.260     1.956    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X0Y8          RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.890     2.085    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500     1.584    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.767    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y27   Example/DELAY_COMP/clk_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y29   Example/DELAY_COMP/clk_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y29   Example/DELAY_COMP/clk_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y29   Example/DELAY_COMP/clk_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y29   Example/DELAY_COMP/clk_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y28   Example/DELAY_COMP/clk_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y30   Example/DELAY_COMP/clk_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y18   Example/after_state_reg[68]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   Example/current_state_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   Example/current_state_reg[36]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y41    Init/temp_delay_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y18   Example/after_state_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y18   Example/after_state_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y18   Example/after_state_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y18   Example/after_state_reg[36]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   Example/current_state_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   Example/current_state_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y29   Example/DELAY_COMP/clk_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y29   Example/DELAY_COMP/clk_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y29   Example/DELAY_COMP/clk_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y29   Example/DELAY_COMP/clk_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y30   Example/DELAY_COMP/clk_counter_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y18    Example/after_page_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y19    Example/after_page_state_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y18    Example/after_page_state_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y18    Example/after_page_state_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y18    Example/after_page_state_reg[1]/C



