library ieee;
use ieee.std_logic_1164.all;

entity ej1d is
port
(
	 a,b,cin: in std_logic;
	  s,cout: out std_logic
);
end ej1d;

architecture sumador_completo of ej1d is
begin
	variable v_CONCATENATE : std_logic_vector(2 downto 0);
	v_CONCATENATE := a & b & cin;
	with v_CONCATENATE select
		(cout, s) 	<=   std_logic_vector'( "00" ) when "000"
						<=   std_logic_vector'( "00" ) when "001"
						<=   std_logic_vector'( "00" ) when "010"
						<=   std_logic_vector'( "00" ) when "011"
						<=   std_logic_vector'( "00" ) when "100"
						<=   std_logic_vector'( "00" ) when "101"
						<=   std_logic_vector'( "00" ) when "110"
						<=   std_logic_vector'( "00" ) when "111"
end sumador_completo;