-- Copyright (C) 2023  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.
--R1_wire_pll1_fbout is PLL:u_PLL|attpll:attpll_inst|altpll:altpll_component|attpll_altpll:auto_generated|wire_pll1_fbout
R1_wire_pll1_fbout = EQUATION NOT SUPPORTED;

--R1_wire_pll1_clk[0] is PLL:u_PLL|attpll:attpll_inst|altpll:altpll_component|attpll_altpll:auto_generated|wire_pll1_clk[0]
R1_wire_pll1_clk[0] = EQUATION NOT SUPPORTED;

--R1_wire_pll1_clk[1] is PLL:u_PLL|attpll:attpll_inst|altpll:altpll_component|attpll_altpll:auto_generated|wire_pll1_clk[1]
R1_wire_pll1_clk[1] = EQUATION NOT SUPPORTED;

--R1_wire_pll1_clk[2] is PLL:u_PLL|attpll:attpll_inst|altpll:altpll_component|attpll_altpll:auto_generated|wire_pll1_clk[2]
R1_wire_pll1_clk[2] = EQUATION NOT SUPPORTED;


--J1_UP[1] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]
--register power-up is low

J1_UP[1] = DFFEAS(J1L40, SCLK, Z1_CNTR_O[8],  , J1L35,  ,  , C1_DECFIFO,  );


--V1_SCSI_DATA__TX_LATCHED[0] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[0]
--register power-up is low

V1_SCSI_DATA__TX_LATCHED[0] = DFFEAS(V1L22, R1_wire_pll1_clk[2],  ,  ,  , W1L24,  , V1L34, !E1_CPU2S_o);


--V1_SCSI_DATA__TX_LATCHED[1] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[1]
--register power-up is low

V1_SCSI_DATA__TX_LATCHED[1] = DFFEAS(V1L25, R1_wire_pll1_clk[2],  ,  ,  , W1L21,  , V1L34, !E1_CPU2S_o);


--V1_SCSI_DATA__TX_LATCHED[2] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[2]
--register power-up is low

V1_SCSI_DATA__TX_LATCHED[2] = DFFEAS(V1L28, R1_wire_pll1_clk[2],  ,  ,  , W1L18,  , V1L34, !E1_CPU2S_o);


--V1_SCSI_DATA__TX_LATCHED[3] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[3]
--register power-up is low

V1_SCSI_DATA__TX_LATCHED[3] = DFFEAS(V1L31, R1_wire_pll1_clk[2],  ,  ,  , W1L15,  , V1L34, !E1_CPU2S_o);


--V1_SCSI_DATA__TX_LATCHED[4] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[4]
--register power-up is low

V1_SCSI_DATA__TX_LATCHED[4] = DFFEAS(V1L37, R1_wire_pll1_clk[2],  ,  ,  , W1L12,  , V1L34, !E1_CPU2S_o);


--V1_SCSI_DATA__TX_LATCHED[5] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[5]
--register power-up is low

V1_SCSI_DATA__TX_LATCHED[5] = DFFEAS(V1L40, R1_wire_pll1_clk[2],  ,  ,  , W1L9,  , V1L34, !E1_CPU2S_o);


--V1_SCSI_DATA__TX_LATCHED[6] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[6]
--register power-up is low

V1_SCSI_DATA__TX_LATCHED[6] = DFFEAS(V1L43, R1_wire_pll1_clk[2],  ,  ,  , W1L6,  , V1L34, !E1_CPU2S_o);


--V1_SCSI_DATA__TX_LATCHED[7] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[7]
--register power-up is low

V1_SCSI_DATA__TX_LATCHED[7] = DFFEAS(V1L46, R1_wire_pll1_clk[2],  ,  ,  , W1L3,  , V1L34, !E1_CPU2S_o);


--V1L22 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[0]~0
V1L22 = (V1_MuxSelect[4] & ((T1L9))) # (!V1_MuxSelect[4] & (T1L1));


--V1L25 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[1]~1
V1L25 = (V1_MuxSelect[4] & ((T1L10))) # (!V1_MuxSelect[4] & (T1L2));


--V1L28 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[2]~2
V1L28 = (V1_MuxSelect[4] & ((T1L11))) # (!V1_MuxSelect[4] & (T1L3));


--V1L31 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[3]~3
V1L31 = (V1_MuxSelect[4] & ((T1L12))) # (!V1_MuxSelect[4] & (T1L4));


--V1L37 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[4]~4
V1L37 = (V1_MuxSelect[4] & ((T1L13))) # (!V1_MuxSelect[4] & (T1L5));


--V1L40 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[5]~5
V1L40 = (V1_MuxSelect[4] & ((T1L14))) # (!V1_MuxSelect[4] & (T1L6));


--V1L43 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[6]~6
V1L43 = (V1_MuxSelect[4] & ((T1L15))) # (!V1_MuxSelect[4] & (T1L7));


--V1L46 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[7]~7
V1L46 = (V1_MuxSelect[4] & ((T1L16))) # (!V1_MuxSelect[4] & (T1L8));


--_INT is _INT
_INT = OUTPUT(A1L147);


--A1L147 is _INT~output
A1L147 = OUTPUT_BUFFER.O(.I(AB1L5), , , , , , , , , , , , , , , , , );


--_SIZ1 is _SIZ1
_SIZ1 = OUTPUT(A1L156);


--A1L156 is _SIZ1~output
A1L156 = OUTPUT_BUFFER.O(.I(C1_SIZE1), .OE(C1_BGACK), , , , , , , , , , , , , , , , );


--_BR is _BR
_BR = OUTPUT(A1L133);


--A1L133 is _BR~output
A1L133 = OUTPUT_BUFFER.O(.I(!C1_BREQ), , , , , , , , , , , , , , , , , );


--_DMAEN is _DMAEN
_DMAEN = OUTPUT(C1L2);


--_DACK is _DACK
_DACK = OUTPUT(E1L6);


--_CSS is _CSS
_CSS = OUTPUT(E1L19);


--_IOR is _IOR
_IOR = OUTPUT(A1L150);


--_IOW is _IOW
_IOW = OUTPUT(A1L153);


--INC_ADD is INC_ADD
INC_ADD = INPUT();


--IORDY is IORDY
IORDY = INPUT();


--CSX1 is CSX1
CSX1 = INPUT();


--CSX0 is CSX0
CSX0 = INPUT();


--INTB is INTB
INTB = INPUT();


--JP is JP
JP = INPUT();


--PIN_D8 is PIN_D8
PIN_D8 = INPUT();


--R_W_IO is R_W_IO
R_W_IO = BIDIR(A1L124);


--A1L124 is R_W_IO~output
A1L124 = OUTPUT_BUFFER.O(.I(Z1_CNTR_O[1]), .OE(C1_BGACK), , , , , , , , , , , , , , , , );


--_AS_IO is _AS_IO
_AS_IO = BIDIR(A1L127);


--A1L127 is _AS_IO~output
A1L127 = OUTPUT_BUFFER.O(.I(AS_O_), .OE(C1_BGACK), , , , , , , , , , , , , , , , );


--_DS_IO is _DS_IO
_DS_IO = BIDIR(A1L145);


--A1L145 is _DS_IO~output
A1L145 = OUTPUT_BUFFER.O(.I(DS_O_), .OE(C1_BGACK), , , , , , , , , , , , , , , , );


--_DSACK_IO[0] is _DSACK_IO[0]
_DSACK_IO[0] = BIDIR(A1L141);


--A1L141 is _DSACK_IO[0]~output
A1L141 = OUTPUT_BUFFER.O(.I(dsack_int), .OE(VCC), , , , , , , , , , , , , , , , );


--_DSACK_IO[1] is _DSACK_IO[1]
_DSACK_IO[1] = BIDIR(A1L143);


--A1L143 is _DSACK_IO[1]~output
A1L143 = OUTPUT_BUFFER.O(.I(dsack_int), .OE(VCC), , , , , , , , , , , , , , , , );


--DATA_IO[0] is DATA_IO[0]
DATA_IO[0] = BIDIR(A1L13);


--A1L13 is DATA_IO[0]~output
A1L13 = OUTPUT_BUFFER.O(.I(U1L3), .OE(A1L76), , , , , , , , , , , , , , , , );


--DATA_IO[1] is DATA_IO[1]
DATA_IO[1] = BIDIR(A1L15);


--A1L15 is DATA_IO[1]~output
A1L15 = OUTPUT_BUFFER.O(.I(U1L6), .OE(A1L76), , , , , , , , , , , , , , , , );


--DATA_IO[2] is DATA_IO[2]
DATA_IO[2] = BIDIR(A1L17);


--A1L17 is DATA_IO[2]~output
A1L17 = OUTPUT_BUFFER.O(.I(U1L10), .OE(A1L76), , , , , , , , , , , , , , , , );


--DATA_IO[3] is DATA_IO[3]
DATA_IO[3] = BIDIR(A1L19);


--A1L19 is DATA_IO[3]~output
A1L19 = OUTPUT_BUFFER.O(.I(U1L13), .OE(A1L76), , , , , , , , , , , , , , , , );


--DATA_IO[4] is DATA_IO[4]
DATA_IO[4] = BIDIR(A1L21);


--A1L21 is DATA_IO[4]~output
A1L21 = OUTPUT_BUFFER.O(.I(U1L19), .OE(A1L76), , , , , , , , , , , , , , , , );


--DATA_IO[5] is DATA_IO[5]
DATA_IO[5] = BIDIR(A1L23);


--A1L23 is DATA_IO[5]~output
A1L23 = OUTPUT_BUFFER.O(.I(U1L22), .OE(A1L76), , , , , , , , , , , , , , , , );


--DATA_IO[6] is DATA_IO[6]
DATA_IO[6] = BIDIR(A1L25);


--A1L25 is DATA_IO[6]~output
A1L25 = OUTPUT_BUFFER.O(.I(U1L25), .OE(A1L76), , , , , , , , , , , , , , , , );


--DATA_IO[7] is DATA_IO[7]
DATA_IO[7] = BIDIR(A1L27);


--A1L27 is DATA_IO[7]~output
A1L27 = OUTPUT_BUFFER.O(.I(U1L29), .OE(A1L76), , , , , , , , , , , , , , , , );


--DATA_IO[8] is DATA_IO[8]
DATA_IO[8] = BIDIR(A1L29);


--A1L29 is DATA_IO[8]~output
A1L29 = OUTPUT_BUFFER.O(.I(U1L31), .OE(A1L76), , , , , , , , , , , , , , , , );


--DATA_IO[9] is DATA_IO[9]
DATA_IO[9] = BIDIR(A1L31);


--A1L31 is DATA_IO[9]~output
A1L31 = OUTPUT_BUFFER.O(.I(U1L33), .OE(A1L76), , , , , , , , , , , , , , , , );


--DATA_IO[10] is DATA_IO[10]
DATA_IO[10] = BIDIR(A1L33);


--A1L33 is DATA_IO[10]~output
A1L33 = OUTPUT_BUFFER.O(.I(U1L36), .OE(A1L76), , , , , , , , , , , , , , , , );


--DATA_IO[11] is DATA_IO[11]
DATA_IO[11] = BIDIR(A1L35);


--A1L35 is DATA_IO[11]~output
A1L35 = OUTPUT_BUFFER.O(.I(U1L38), .OE(A1L76), , , , , , , , , , , , , , , , );


--DATA_IO[12] is DATA_IO[12]
DATA_IO[12] = BIDIR(A1L37);


--A1L37 is DATA_IO[12]~output
A1L37 = OUTPUT_BUFFER.O(.I(U1L40), .OE(A1L76), , , , , , , , , , , , , , , , );


--DATA_IO[13] is DATA_IO[13]
DATA_IO[13] = BIDIR(A1L39);


--A1L39 is DATA_IO[13]~output
A1L39 = OUTPUT_BUFFER.O(.I(U1L42), .OE(A1L76), , , , , , , , , , , , , , , , );


--DATA_IO[14] is DATA_IO[14]
DATA_IO[14] = BIDIR(A1L41);


--A1L41 is DATA_IO[14]~output
A1L41 = OUTPUT_BUFFER.O(.I(U1L44), .OE(A1L76), , , , , , , , , , , , , , , , );


--DATA_IO[15] is DATA_IO[15]
DATA_IO[15] = BIDIR(A1L43);


--A1L43 is DATA_IO[15]~output
A1L43 = OUTPUT_BUFFER.O(.I(U1L46), .OE(A1L76), , , , , , , , , , , , , , , , );


--DATA_IO[16] is DATA_IO[16]
DATA_IO[16] = BIDIR(A1L45);


--A1L45 is DATA_IO[16]~output
A1L45 = OUTPUT_BUFFER.O(.I(U1L52), .OE(A1L76), , , , , , , , , , , , , , , , );


--DATA_IO[17] is DATA_IO[17]
DATA_IO[17] = BIDIR(A1L47);


--A1L47 is DATA_IO[17]~output
A1L47 = OUTPUT_BUFFER.O(.I(U1L54), .OE(A1L76), , , , , , , , , , , , , , , , );


--DATA_IO[18] is DATA_IO[18]
DATA_IO[18] = BIDIR(A1L49);


--A1L49 is DATA_IO[18]~output
A1L49 = OUTPUT_BUFFER.O(.I(U1L57), .OE(A1L76), , , , , , , , , , , , , , , , );


--DATA_IO[19] is DATA_IO[19]
DATA_IO[19] = BIDIR(A1L51);


--A1L51 is DATA_IO[19]~output
A1L51 = OUTPUT_BUFFER.O(.I(U1L59), .OE(A1L76), , , , , , , , , , , , , , , , );


--DATA_IO[20] is DATA_IO[20]
DATA_IO[20] = BIDIR(A1L53);


--A1L53 is DATA_IO[20]~output
A1L53 = OUTPUT_BUFFER.O(.I(U1L61), .OE(A1L76), , , , , , , , , , , , , , , , );


--DATA_IO[21] is DATA_IO[21]
DATA_IO[21] = BIDIR(A1L55);


--A1L55 is DATA_IO[21]~output
A1L55 = OUTPUT_BUFFER.O(.I(U1L63), .OE(A1L76), , , , , , , , , , , , , , , , );


--DATA_IO[22] is DATA_IO[22]
DATA_IO[22] = BIDIR(A1L57);


--A1L57 is DATA_IO[22]~output
A1L57 = OUTPUT_BUFFER.O(.I(U1L66), .OE(A1L76), , , , , , , , , , , , , , , , );


--DATA_IO[23] is DATA_IO[23]
DATA_IO[23] = BIDIR(A1L59);


--A1L59 is DATA_IO[23]~output
A1L59 = OUTPUT_BUFFER.O(.I(U1L68), .OE(A1L76), , , , , , , , , , , , , , , , );


--DATA_IO[24] is DATA_IO[24]
DATA_IO[24] = BIDIR(A1L61);


--A1L61 is DATA_IO[24]~output
A1L61 = OUTPUT_BUFFER.O(.I(U1L70), .OE(A1L76), , , , , , , , , , , , , , , , );


--DATA_IO[25] is DATA_IO[25]
DATA_IO[25] = BIDIR(A1L63);


--A1L63 is DATA_IO[25]~output
A1L63 = OUTPUT_BUFFER.O(.I(U1L77), .OE(A1L76), , , , , , , , , , , , , , , , );


--DATA_IO[26] is DATA_IO[26]
DATA_IO[26] = BIDIR(A1L65);


--A1L65 is DATA_IO[26]~output
A1L65 = OUTPUT_BUFFER.O(.I(U1L80), .OE(A1L76), , , , , , , , , , , , , , , , );


--DATA_IO[27] is DATA_IO[27]
DATA_IO[27] = BIDIR(A1L67);


--A1L67 is DATA_IO[27]~output
A1L67 = OUTPUT_BUFFER.O(.I(U1L82), .OE(A1L76), , , , , , , , , , , , , , , , );


--DATA_IO[28] is DATA_IO[28]
DATA_IO[28] = BIDIR(A1L69);


--A1L69 is DATA_IO[28]~output
A1L69 = OUTPUT_BUFFER.O(.I(U1L84), .OE(A1L76), , , , , , , , , , , , , , , , );


--DATA_IO[29] is DATA_IO[29]
DATA_IO[29] = BIDIR(A1L71);


--A1L71 is DATA_IO[29]~output
A1L71 = OUTPUT_BUFFER.O(.I(U1L86), .OE(A1L76), , , , , , , , , , , , , , , , );


--DATA_IO[30] is DATA_IO[30]
DATA_IO[30] = BIDIR(A1L73);


--A1L73 is DATA_IO[30]~output
A1L73 = OUTPUT_BUFFER.O(.I(U1L88), .OE(A1L76), , , , , , , , , , , , , , , , );


--DATA_IO[31] is DATA_IO[31]
DATA_IO[31] = BIDIR(A1L75);


--A1L75 is DATA_IO[31]~output
A1L75 = OUTPUT_BUFFER.O(.I(U1L90), .OE(A1L76), , , , , , , , , , , , , , , , );


--_BGACK_IO is _BGACK_IO
_BGACK_IO = BIDIR(A1L131);


--A1L131 is _BGACK_IO~output
A1L131 = OUTPUT_BUFFER.O(.I(!C1_BGACK), .OE(VCC), , , , , , , , , , , , , , , , );


--PD_PORT[0] is PD_PORT[0]
PD_PORT[0] = BIDIR(A1L91);


--A1L91 is PD_PORT[0]~output
A1L91 = OUTPUT_BUFFER.O(.I(V1L3), .OE(V1_SCSI_OUT), , , , , , , , , , , , , , , , );


--PD_PORT[1] is PD_PORT[1]
PD_PORT[1] = BIDIR(A1L93);


--A1L93 is PD_PORT[1]~output
A1L93 = OUTPUT_BUFFER.O(.I(V1L4), .OE(V1_SCSI_OUT), , , , , , , , , , , , , , , , );


--PD_PORT[2] is PD_PORT[2]
PD_PORT[2] = BIDIR(A1L95);


--A1L95 is PD_PORT[2]~output
A1L95 = OUTPUT_BUFFER.O(.I(V1L5), .OE(V1_SCSI_OUT), , , , , , , , , , , , , , , , );


--PD_PORT[3] is PD_PORT[3]
PD_PORT[3] = BIDIR(A1L97);


--A1L97 is PD_PORT[3]~output
A1L97 = OUTPUT_BUFFER.O(.I(V1L6), .OE(V1_SCSI_OUT), , , , , , , , , , , , , , , , );


--PD_PORT[4] is PD_PORT[4]
PD_PORT[4] = BIDIR(A1L99);


--A1L99 is PD_PORT[4]~output
A1L99 = OUTPUT_BUFFER.O(.I(V1L7), .OE(V1_SCSI_OUT), , , , , , , , , , , , , , , , );


--PD_PORT[5] is PD_PORT[5]
PD_PORT[5] = BIDIR(A1L101);


--A1L101 is PD_PORT[5]~output
A1L101 = OUTPUT_BUFFER.O(.I(V1L8), .OE(V1_SCSI_OUT), , , , , , , , , , , , , , , , );


--PD_PORT[6] is PD_PORT[6]
PD_PORT[6] = BIDIR(A1L103);


--A1L103 is PD_PORT[6]~output
A1L103 = OUTPUT_BUFFER.O(.I(V1L9), .OE(V1_SCSI_OUT), , , , , , , , , , , , , , , , );


--PD_PORT[7] is PD_PORT[7]
PD_PORT[7] = BIDIR(A1L105);


--A1L105 is PD_PORT[7]~output
A1L105 = OUTPUT_BUFFER.O(.I(V1L10), .OE(V1_SCSI_OUT), , , , , , , , , , , , , , , , );


--PD_PORT[8] is PD_PORT[8]
PD_PORT[8] = BIDIR(A1L107);


--A1L107 is PD_PORT[8]~output
A1L107 = OUTPUT_BUFFER.O(.I(V1L3), .OE(V1_SCSI_OUT), , , , , , , , , , , , , , , , );


--PD_PORT[9] is PD_PORT[9]
PD_PORT[9] = BIDIR(A1L109);


--A1L109 is PD_PORT[9]~output
A1L109 = OUTPUT_BUFFER.O(.I(V1L4), .OE(V1_SCSI_OUT), , , , , , , , , , , , , , , , );


--PD_PORT[10] is PD_PORT[10]
PD_PORT[10] = BIDIR(A1L111);


--A1L111 is PD_PORT[10]~output
A1L111 = OUTPUT_BUFFER.O(.I(V1L5), .OE(V1_SCSI_OUT), , , , , , , , , , , , , , , , );


--PD_PORT[11] is PD_PORT[11]
PD_PORT[11] = BIDIR(A1L113);


--A1L113 is PD_PORT[11]~output
A1L113 = OUTPUT_BUFFER.O(.I(V1L6), .OE(V1_SCSI_OUT), , , , , , , , , , , , , , , , );


--PD_PORT[12] is PD_PORT[12]
PD_PORT[12] = BIDIR(A1L115);


--A1L115 is PD_PORT[12]~output
A1L115 = OUTPUT_BUFFER.O(.I(V1L7), .OE(V1_SCSI_OUT), , , , , , , , , , , , , , , , );


--PD_PORT[13] is PD_PORT[13]
PD_PORT[13] = BIDIR(A1L117);


--A1L117 is PD_PORT[13]~output
A1L117 = OUTPUT_BUFFER.O(.I(V1L8), .OE(V1_SCSI_OUT), , , , , , , , , , , , , , , , );


--PD_PORT[14] is PD_PORT[14]
PD_PORT[14] = BIDIR(A1L119);


--A1L119 is PD_PORT[14]~output
A1L119 = OUTPUT_BUFFER.O(.I(V1L9), .OE(V1_SCSI_OUT), , , , , , , , , , , , , , , , );


--PD_PORT[15] is PD_PORT[15]
PD_PORT[15] = BIDIR(A1L121);


--A1L121 is PD_PORT[15]~output
A1L121 = OUTPUT_BUFFER.O(.I(V1L10), .OE(V1_SCSI_OUT), , , , , , , , , , , , , , , , );


--C1_BGACK is CPU_SM:u_CPU_SM|BGACK
--register power-up is low

C1_BGACK = DFFEAS(N1L38, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--E1_DACK_o is SCSI_SM:u_SCSI_SM|DACK_o
--register power-up is low

E1_DACK_o = DFFEAS(S1L16, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--E1_SCSI_CS_o is SCSI_SM:u_SCSI_SM|SCSI_CS_o
--register power-up is low

E1_SCSI_CS_o = DFFEAS(S1_WideOr15, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--Z1_CNTR_O[4] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4]
--register power-up is low

Z1_CNTR_O[4] = DFFEAS(Z1L7, !R1_wire_pll1_clk[0], _RST,  ,  ,  ,  ,  ,  );


--E1_RE_o is SCSI_SM:u_SCSI_SM|RE_o
--register power-up is low

E1_RE_o = DFFEAS(S1L18, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--A1L149 is _IOR~0
A1L149 = (Z1_CNTR_O[4]) # (E1_RE_o);


--E1_WE_o is SCSI_SM:u_SCSI_SM|WE_o
--register power-up is low

E1_WE_o = DFFEAS(S1L21, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--A1L152 is _IOW~0
A1L152 = (Z1_CNTR_O[4]) # (E1_WE_o);


--INTA is INTA
INTA = INPUT();


--Z1_CNTR_O[2] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2]
--register power-up is low

Z1_CNTR_O[2] = DFFEAS(Z1L5, !R1_wire_pll1_clk[0], _RST,  ,  ,  ,  ,  ,  );


--AB1L5 is registers:u_registers|registers_istr:u_registers_istr|INT_O_~0
AB1L5 = (!Z1_CNTR_O[2]) # (!INTA);


--C1_SIZE1 is CPU_SM:u_CPU_SM|SIZE1
--register power-up is low

C1_SIZE1 = DFFEAS(N1L52, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--C1_BREQ is CPU_SM:u_CPU_SM|BREQ
--register power-up is low

C1_BREQ = DFFEAS(N1L32, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--C1_BGRANT_ is CPU_SM:u_CPU_SM|BGRANT_
--register power-up is low

C1_BGRANT_ = DFFEAS(C1L4, R1_wire_pll1_clk[2], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--C1_nCYCLEDONE is CPU_SM:u_CPU_SM|nCYCLEDONE
--register power-up is low

C1_nCYCLEDONE = DFFEAS(C1L32, R1_wire_pll1_clk[2], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1_state.s1 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s1
--register power-up is low

N1_state.s1 = DFFEAS(N1L7, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1_state.s21 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s21
--register power-up is low

N1_state.s21 = DFFEAS(N1L22, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1L37 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector19~0
N1L37 = (C1_BGRANT_ & (C1_nCYCLEDONE & ((N1_state.s1) # (N1_state.s21))));


--N1_state.s0 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s0
--register power-up is low

N1_state.s0 = DFFEAS(N1L6, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1_state.s20 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s20
--register power-up is low

N1_state.s20 = DFFEAS(N1L21, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1L70 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|WideOr34~0
N1L70 = (N1_state.s0 & (!N1_state.s1 & (!N1_state.s21 & !N1_state.s20)));


--N1_state.letgo is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.letgo
--register power-up is low

N1_state.letgo = DFFEAS(N1L31, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1L38 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector19~1
N1L38 = (N1L37) # ((N1L70 & !N1_state.letgo));


--C1_CCRESET_ is CPU_SM:u_CPU_SM|CCRESET_
--register power-up is low

C1_CCRESET_ = DFFEAS(_RST, !SCLK,  ,  ,  ,  ,  ,  ,  );


--S1_state_reg.F2S_1 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.F2S_1
--register power-up is low

S1_state_reg.F2S_1 = DFFEAS(S1L14, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--Z1_CNTR_O[1] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]
--register power-up is low

Z1_CNTR_O[1] = DFFEAS(Z1L3, !R1_wire_pll1_clk[0], _RST,  ,  ,  ,  ,  ,  );


--E1_CDREQ_ is SCSI_SM:u_SCSI_SM|CDREQ_
--register power-up is low

E1_CDREQ_ = DFFEAS(DREQ_, !R1_wire_pll1_clk[2], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--J1_FIFOEMPTY is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY
--register power-up is low

J1_FIFOEMPTY = DFFEAS(J1L19, !SCLK, Z1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--E1_RDFIFO_o is SCSI_SM:u_SCSI_SM|RDFIFO_o
--register power-up is low

E1_RDFIFO_o = DFFEAS(E1L12, R1_wire_pll1_clk[2], !E1L22,  ,  ,  ,  ,  ,  );


--S1L13 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector5~0
S1L13 = (Z1_CNTR_O[1] & (E1_CDREQ_ & (J1_FIFOEMPTY & !E1_RDFIFO_o)));


--S1_state_reg.IDLE_DMA_WR is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_WR
--register power-up is low

S1_state_reg.IDLE_DMA_WR = DFFEAS(S1L11, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--E1_CCPUREQ is SCSI_SM:u_SCSI_SM|CCPUREQ
--register power-up is low

E1_CCPUREQ = DFFEAS(Y1_WDREGREQ, !R1_wire_pll1_clk[2], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--S1L14 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector5~1
S1L14 = (S1L13 & (S1_state_reg.IDLE_DMA_WR & !E1_CCPUREQ));


--S1_state_reg.IDLE_DMA_RD is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_RD
--register power-up is low

S1_state_reg.IDLE_DMA_RD = DFFEAS(S1L8, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--J1_FIFOFULL is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL
--register power-up is low

J1_FIFOFULL = DFFEAS(J1L23, !SCLK, Z1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--E1_RIFIFO_o is SCSI_SM:u_SCSI_SM|RIFIFO_o
--register power-up is low

E1_RIFIFO_o = DFFEAS(E1L15, R1_wire_pll1_clk[2], !E1L21,  ,  ,  ,  ,  ,  );


--S1L4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|START_S2F~0
S1L4 = (Z1_CNTR_O[1]) # ((E1_CCPUREQ) # ((E1_RIFIFO_o) # (!E1_CDREQ_)));


--S1_state_reg.S2F_1 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2F_1
--register power-up is low

S1_state_reg.S2F_1 = DFFEAS(S1L51, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--S1L15 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector5~2
S1L15 = (!S1_state_reg.S2F_1 & ((S1_state_reg.IDLE_DMA_RD) # ((J1_FIFOFULL) # (S1L4))));


--S1L16 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector5~3
S1L16 = (S1_state_reg.F2S_1) # ((S1L14) # (!S1L15));


--S1_state_reg.C2S_3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.C2S_3
--register power-up is low

S1_state_reg.C2S_3 = DFFEAS(S1_state_reg.C2S_2, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--S1_state_reg.CPUREQ is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.CPUREQ
--register power-up is low

S1_state_reg.CPUREQ = DFFEAS(S1L9, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--S1_state_reg.S2C_3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_3
--register power-up is low

S1_state_reg.S2C_3 = DFFEAS(S1_state_reg.S2C_2, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--S1_state_reg.S2C_1 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_1
--register power-up is low

S1_state_reg.S2C_1 = DFFEAS(S1L17, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--S1_state_reg.S2C_4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_4
--register power-up is low

S1_state_reg.S2C_4 = DFFEAS(S1_state_reg.S2C_3, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--S1_state_reg.S2C_2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_2
--register power-up is low

S1_state_reg.S2C_2 = DFFEAS(S1_state_reg.S2C_1, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--S1L26 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr15~0
S1L26 = (!S1_state_reg.S2C_3 & (!S1_state_reg.S2C_1 & (!S1_state_reg.S2C_4 & !S1_state_reg.S2C_2)));


--S1_state_reg.C2S_1 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.C2S_1
--register power-up is low

S1_state_reg.C2S_1 = DFFEAS(S1L20, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--S1_state_reg.C2S_2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.C2S_2
--register power-up is low

S1_state_reg.C2S_2 = DFFEAS(S1_state_reg.C2S_1, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--S1L27 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr15~1
S1L27 = (!S1_state_reg.C2S_1 & !S1_state_reg.C2S_2);


--S1_WideOr15 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr15
S1_WideOr15 = (S1_state_reg.C2S_3) # ((S1_state_reg.CPUREQ) # ((!S1L27) # (!S1L26)));


--ADDR[3] is ADDR[3]
ADDR[3] = INPUT();


--ADDR[5] is ADDR[5]
ADDR[5] = INPUT();


--_CS is _CS
_CS = INPUT();


--Y1L14 is registers:u_registers|addr_decoder:u_addr_decoder|h_0C~0
Y1L14 = (ADDR[3] & (!_AS_IO & (!ADDR[5] & !_CS)));


--ADDR[6] is ADDR[6]
ADDR[6] = INPUT();


--Y1L15 is registers:u_registers|addr_decoder:u_addr_decoder|h_0C~1
Y1L15 = (Y1L14 & !ADDR[6]);


--ADDR[2] is ADDR[2]
ADDR[2] = INPUT();


--ADDR[4] is ADDR[4]
ADDR[4] = INPUT();


--Y1L3 is registers:u_registers|addr_decoder:u_addr_decoder|CONTR_WR~0
Y1L3 = (Y1L15 & (!R_W_IO & (!ADDR[2] & !ADDR[4])));


--Z1L7 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4]~0
Z1L7 = (Y1L3 & (DATA_IO[4])) # (!Y1L3 & ((Z1_CNTR_O[4])));


--_RST is _RST
_RST = INPUT();


--S1L17 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector6~2
S1L17 = (R_W_IO & S1_state_reg.CPUREQ);


--S1L20 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector8~0
S1L20 = (S1_state_reg.CPUREQ & !R_W_IO);


--S1L21 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector8~1
S1L21 = (S1_state_reg.F2S_1) # ((S1L14) # ((S1L20) # (!S1L27)));


--Z1L5 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2]~1
Z1L5 = (Y1L3 & (DATA_IO[2])) # (!Y1L3 & ((Z1_CNTR_O[2])));


--N1_state.s30 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s30
--register power-up is low

N1_state.s30 = DFFEAS(N1L78, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1_state.s31 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s31
--register power-up is low

N1_state.s31 = DFFEAS(N1_state.s30, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1_state.s32 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s32
--register power-up is low

N1_state.s32 = DFFEAS(N1L26, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1_state.s6 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s6
--register power-up is low

N1_state.s6 = DFFEAS(N1L12, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1_state.s7 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s7
--register power-up is low

N1_state.s7 = DFFEAS(N1_state.s6, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1_state.s8 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s8
--register power-up is low

N1_state.s8 = DFFEAS(N1L13, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1L71 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|WideOr44~0
N1L71 = (N1_state.s6) # ((N1_state.s7) # (N1_state.s8));


--N1_state.s11 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s11
--register power-up is low

N1_state.s11 = DFFEAS(N1L14, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1_state.s12 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s12
--register power-up is low

N1_state.s12 = DFFEAS(N1L15, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1L49 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector25~0
N1L49 = (!N1_state.s11 & !N1_state.s12);


--N1L50 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector25~1
N1L50 = (N1_state.s31) # ((N1_state.s32) # ((N1L71) # (!N1L49)));


--N1_state.s15 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s15
--register power-up is low

N1_state.s15 = DFFEAS(N1L19, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--G1_FLUSHFIFO is registers:u_registers|FLUSHFIFO
--register power-up is low

G1_FLUSHFIFO = DFFEAS(G1L4, !R1_wire_pll1_clk[0], _RST,  ,  ,  ,  ,  ,  );


--H1_BO1 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1
--register power-up is low

H1_BO1 = DFFEAS(H1L7, SCLK, Z1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--H1_BO0 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0
--register power-up is low

H1_BO0 = DFFEAS(H1L3, SCLK, Z1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--N1L3 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Decoder7~0
N1L3 = (G1_FLUSHFIFO & (!J1_FIFOEMPTY & (H1_BO1 $ (H1_BO0))));


--N1_state.s10 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s10
--register power-up is low

N1_state.s10 = DFFEAS(N1L74, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1L14 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector6~0
N1L14 = (N1_state.s10) # ((N1_state.s15 & N1L3));


--N1_state.s28 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s28
--register power-up is low

N1_state.s28 = DFFEAS(N1L25, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1_state.s26 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s26
--register power-up is low

N1_state.s26 = DFFEAS(N1L77, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1_state.s27 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s27
--register power-up is low

N1_state.s27 = DFFEAS(N1_state.s26, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1L51 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector25~2
N1L51 = (!N1_state.s28 & (!N1_state.s26 & !N1_state.s27));


--N1L52 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector25~3
N1L52 = (N1_state.s30) # ((N1L50) # ((N1L14) # (!N1L51)));


--C1L23 is CPU_SM:u_CPU_SM|LASTWORD~0
C1L23 = (G1_FLUSHFIFO & ((H1_BO1) # (H1_BO0)));


--C1_FLUSHFIFO is CPU_SM:u_CPU_SM|FLUSHFIFO
--register power-up is low

C1_FLUSHFIFO = DFFEAS(G1_FLUSHFIFO, R1_wire_pll1_clk[2], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1L65 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|WideOr24~0
N1L65 = (J1_FIFOFULL) # ((C1_FLUSHFIFO & ((C1L23) # (J1_FIFOEMPTY))));


--C1_DMAENA is CPU_SM:u_CPU_SM|DMAENA
--register power-up is low

C1_DMAENA = DFFEAS(Z1_CNTR_O[8], R1_wire_pll1_clk[2], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1L33 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector18~0
N1L33 = (C1_DMAENA & (!N1_state.s0 & !Z1_CNTR_O[1]));


--N1L32 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector17~0
N1L32 = (N1_state.s1) # ((N1_state.s21) # ((N1L65 & N1L33)));


--_BG is _BG
_BG = INPUT();


--_BERR is _BERR
_BERR = INPUT();


--_STERM is _STERM
_STERM = INPUT();


--C1L31 is CPU_SM:u_CPU_SM|aCYCLEDONE_~0
C1L31 = (_AS_IO & (_DSACK_IO[1] & (_BERR & _STERM)));


--C1L32 is CPU_SM:u_CPU_SM|aCYCLEDONE_~1
C1L32 = (_DSACK_IO[0] & (_BGACK_IO & C1L31));


--N1L75 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|next_state.s22~0
N1L75 = (C1_BGRANT_ & C1_nCYCLEDONE);


--N1L7 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector1~0
N1L7 = (N1L65 & ((N1L33) # ((N1_state.s1 & !N1L75)))) # (!N1L65 & (((N1_state.s1 & !N1L75))));


--C1_DREQ_ is CPU_SM:u_CPU_SM|DREQ_
--register power-up is low

C1_DREQ_ = DFFEAS(DREQ_, R1_wire_pll1_clk[2], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1L2 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Decoder1~0
N1L2 = (Z1_CNTR_O[1] & (C1_DMAENA & (C1_DREQ_ & !J1_FIFOEMPTY)));


--N1L22 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector10~0
N1L22 = (N1_state.s20 & ((N1L2) # ((N1_state.s21 & !N1L75)))) # (!N1_state.s20 & (((N1_state.s21 & !N1L75))));


--N1L5 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector0~0
N1L5 = (N1_state.s20 & (Z1_CNTR_O[1] $ ((N1_state.s0)))) # (!N1_state.s20 & (!N1_state.s0 & ((Z1_CNTR_O[1]) # (N1L65))));


--N1L6 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector0~1
N1L6 = (!N1_state.letgo & (N1_state.s0 $ (((C1_DMAENA & N1L5)))));


--N1L20 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector9~0
N1L20 = (N1_state.s20 & (!N1L2 & ((Z1_CNTR_O[1]) # (!C1_DMAENA))));


--N1L21 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector9~1
N1L21 = (N1L20) # ((Z1_CNTR_O[1] & (C1_DMAENA & !N1_state.s0)));


--N1L30 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector16~0
N1L30 = (!J1_FIFOEMPTY & (((!H1_BO1 & !H1_BO0)) # (!G1_FLUSHFIFO)));


--N1_state.s35 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s35
--register power-up is low

N1_state.s35 = DFFEAS(N1L29, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1L31 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector16~1
N1L31 = (J1_FIFOFULL & ((N1_state.s35) # ((N1_state.s15 & N1L30)))) # (!J1_FIFOFULL & (N1_state.s15 & (N1L30)));


--SCLK is SCLK
SCLK = INPUT();


--Z1L3 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]~2
Z1L3 = (Y1L3 & (DATA_IO[1])) # (!Y1L3 & ((Z1_CNTR_O[1])));


--_DREQ is _DREQ
_DREQ = INPUT();


--Z1_CNTR_O[8] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]
--register power-up is low

Z1_CNTR_O[8] = DFFEAS(Z1L11, !R1_wire_pll1_clk[0], _RST,  ,  ,  ,  ,  ,  );


--DREQ_ is DREQ_
DREQ_ = (!_DREQ & Z1_CNTR_O[8]);


--J1_UP[3] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]
--register power-up is low

J1_UP[3] = DFFEAS(J1L34, SCLK, Z1_CNTR_O[8],  , J1L35,  ,  ,  ,  );


--J1_DOWN[3] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3]
--register power-up is low

J1_DOWN[3] = DFFEAS(J1L13, SCLK, Z1_CNTR_O[8],  , C1_DECFIFO,  ,  ,  ,  );


--J1L12 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~0
J1L12 = (J1_UP[3]) # (J1_DOWN[3]);


--J1_UP[4] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]
--register power-up is low

J1_UP[4] = DFFEAS(J1L36, SCLK, Z1_CNTR_O[8],  , J1L35,  ,  ,  ,  );


--J1_DOWN[2] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2]
--register power-up is low

J1_DOWN[2] = DFFEAS(J1L15, SCLK, Z1_CNTR_O[8],  , C1_DECFIFO,  ,  ,  ,  );


--J1L13 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~1
J1L13 = (J1_UP[4]) # (J1_DOWN[2]);


--C1_DECFIFO is CPU_SM:u_CPU_SM|DECFIFO
--register power-up is low

C1_DECFIFO = DFFEAS(N1_DECFIFO, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--J1_UP[6] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]
--register power-up is low

J1_UP[6] = DFFEAS(J1L37, SCLK, Z1_CNTR_O[8],  , J1L35,  ,  ,  ,  );


--J1_DOWN[0] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0]
--register power-up is low

J1_DOWN[0] = DFFEAS(J1_UP[7], SCLK, Z1_CNTR_O[8],  , C1_DECFIFO,  ,  ,  ,  );


--J1L14 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~2
J1L14 = (J1_UP[6]) # (J1_DOWN[0]);


--J1_UP[5] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]
--register power-up is low

J1_UP[5] = DFFEAS(J1L38, SCLK, Z1_CNTR_O[8],  , J1L35,  ,  ,  ,  );


--J1_DOWN[1] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1]
--register power-up is low

J1_DOWN[1] = DFFEAS(J1L14, SCLK, Z1_CNTR_O[8],  , C1_DECFIFO,  ,  ,  ,  );


--J1L15 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~3
J1L15 = (J1_UP[5]) # (J1_DOWN[1]);


--J1_UP[7] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]
--register power-up is low

J1_UP[7] = DFFEAS(J1L39, SCLK, Z1_CNTR_O[8],  , J1L35,  ,  ,  ,  );


--J1_DOWN[5] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[5]
--register power-up is low

J1_DOWN[5] = DFFEAS(J1L20, SCLK, Z1_CNTR_O[8],  , C1_DECFIFO,  ,  ,  ,  );


--J1_UP[2] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]
--register power-up is low

J1_UP[2] = DFFEAS(J1L41, SCLK, Z1_CNTR_O[8],  , J1L35,  ,  ,  ,  );


--J1_DOWN[4] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[4]
--register power-up is low

J1_DOWN[4] = DFFEAS(J1L12, SCLK, Z1_CNTR_O[8],  , C1_DECFIFO,  ,  ,  ,  );


--J1L16 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~4
J1L16 = (!J1_DOWN[5] & (!J1_UP[1] & (!J1_UP[2] & !J1_DOWN[4])));


--J1L17 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~5
J1L17 = (!J1L14 & (!J1L15 & (!J1_UP[7] & J1L16)));


--J1L18 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~6
J1L18 = (!J1L12 & (!J1L13 & (C1_DECFIFO & J1L17)));


--C1_INCFIFO is CPU_SM:u_CPU_SM|INCFIFO
--register power-up is low

C1_INCFIFO = DFFEAS(N1_INCFIFO, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--J1L19 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~7
J1L19 = (J1_FIFOEMPTY & (!J1L18)) # (!J1_FIFOEMPTY & ((C1_INCFIFO) # ((!J1L18 & C1_DECFIFO))));


--E1_INCNO_o is SCSI_SM:u_SCSI_SM|INCNO_o
--register power-up is low

E1_INCNO_o = DFFEAS(S1L3, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--E1L12 is SCSI_SM:u_SCSI_SM|RDFIFO_o~0
E1L12 = (E1_RDFIFO_o) # (E1_INCNO_o);


--E1L22 is SCSI_SM:u_SCSI_SM|always4~0
E1L22 = (C1_DECFIFO) # (!_RST);


--S1_state_reg.F2S_4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.F2S_4
--register power-up is low

S1_state_reg.F2S_4 = DFFEAS(S1_state_reg.F2S_3, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--S1L11 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector3~0
S1L11 = (S1_state_reg.F2S_4) # ((Z1_CNTR_O[1] & (!S1_state_reg.IDLE_DMA_RD & !E1_CCPUREQ)));


--Y1L16 is registers:u_registers|addr_decoder:u_addr_decoder|h_14~0
Y1L16 = (!_AS_IO & (!ADDR[5] & !_CS));


--Y1_WDREGREQ is registers:u_registers|addr_decoder:u_addr_decoder|WDREGREQ
Y1_WDREGREQ = (ADDR[6] & (Y1L16 & !ADDR[4]));


--S1_state_reg.S2F_4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2F_4
--register power-up is low

S1_state_reg.S2F_4 = DFFEAS(S1_state_reg.S2F_3, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--S1_state_reg.C2S_5 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.C2S_5
--register power-up is low

S1_state_reg.C2S_5 = DFFEAS(S1L10, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--S1_state_reg.S2C_6 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_6
--register power-up is low

S1_state_reg.S2C_6 = DFFEAS(S1L12, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--E1_CDSACK_ is SCSI_SM:u_SCSI_SM|CDSACK_
--register power-up is low

E1_CDSACK_ = DFFEAS(E1_nLS2CPU, !R1_wire_pll1_clk[2], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--S1L5 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~0
S1L5 = (S1_state_reg.S2F_4) # ((!E1_CDSACK_ & ((S1_state_reg.C2S_5) # (S1_state_reg.S2C_6))));


--S1L6 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~1
S1L6 = (S1_state_reg.IDLE_DMA_WR & !S1L13);


--S1L7 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~2
S1L7 = (!S1_state_reg.IDLE_DMA_RD & (!Z1_CNTR_O[1] & ((J1_FIFOFULL) # (S1L4))));


--S1L8 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~3
S1L8 = (!S1L5 & ((E1_CCPUREQ) # ((!S1L6 & !S1L7))));


--J1L23 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL~0
J1L23 = (C1_INCFIFO & (J1L14 & ((!C1_DECFIFO) # (!J1_FIFOFULL)))) # (!C1_INCFIFO & (((J1_FIFOFULL & !C1_DECFIFO))));


--E1_INCNI_o is SCSI_SM:u_SCSI_SM|INCNI_o
--register power-up is low

E1_INCNI_o = DFFEAS(S1L2, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--E1L15 is SCSI_SM:u_SCSI_SM|RIFIFO_o~0
E1L15 = (E1_RIFIFO_o) # (E1_INCNI_o);


--E1L21 is SCSI_SM:u_SCSI_SM|always3~0
E1L21 = (C1_INCFIFO) # (!_RST);


--S1L50 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg~31
S1L50 = (!S1_state_reg.IDLE_DMA_RD & (!Z1_CNTR_O[1] & !E1_CCPUREQ));


--S1L51 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg~32
S1L51 = (S1L50 & (!J1_FIFOFULL & !S1L4));


--S1L9 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector1~0
S1L9 = (E1_CCPUREQ & ((S1_state_reg.IDLE_DMA_WR) # (!S1_state_reg.IDLE_DMA_RD)));


--AS_O_ is AS_O_
--register power-up is low

AS_O_ = DFFEAS(A1L8, !SCLK,  ,  ,  ,  ,  ,  ,  );


--DS_O_ is DS_O_
--register power-up is low

DS_O_ = DFFEAS(A1L81, !SCLK,  ,  ,  ,  ,  ,  ,  );


--BB1_REG_DSK_ is registers:u_registers|registers_term:u_registers_term|REG_DSK_
--register power-up is low

BB1_REG_DSK_ = DFFEAS(BB1L3, R1_wire_pll1_clk[0], !_AS_IO,  ,  ,  ,  ,  ,  );


--E1_nLS2CPU is SCSI_SM:u_SCSI_SM|nLS2CPU
--register power-up is low

E1_nLS2CPU = DFFEAS(E1L24, R1_wire_pll1_clk[2], !_AS_IO,  ,  ,  ,  ,  ,  );


--dsack_int is dsack_int
dsack_int = (!BB1_REG_DSK_ & !E1_nLS2CPU);


--V1_SCSI_DATA__RX_LATCHED[0] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__RX_LATCHED[0]
--register power-up is low

V1_SCSI_DATA__RX_LATCHED[0] = DFFEAS(PD_PORT[0], !SCLK, E1_S2CPU_o,  , E1_nLS2CPU,  ,  ,  ,  );


--C1_F2CPUL is CPU_SM:u_CPU_SM|F2CPUL
--register power-up is low

C1_F2CPUL = DFFEAS(N1L44, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--U1_LD_LATCH[0] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[0]
--register power-up is low

U1_LD_LATCH[0] = DFFEAS(B1_FIFO_OD[0], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--E1_S2CPU_o is SCSI_SM:u_SCSI_SM|S2CPU_o
--register power-up is low

E1_S2CPU_o = DFFEAS(S1L23, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--U1L1 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[0]~8
U1L1 = (E1_S2CPU_o & (V1_SCSI_DATA__RX_LATCHED[0])) # (!E1_S2CPU_o & (((C1_F2CPUL & U1_LD_LATCH[0]))));


--U1L11 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[3]~9
U1L11 = (!C1_F2CPUL & !E1_S2CPU_o);


--G1_SSPBDAT[0] is registers:u_registers|SSPBDAT[0]
--register power-up is low

G1_SSPBDAT[0] = DFFEAS(DATA_IO[0], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--Y1L6 is registers:u_registers|addr_decoder:u_addr_decoder|SSPBDAT_RD_~0
Y1L6 = (ADDR[4] & (ADDR[6] & !ADDR[2]));


--Y1L7 is registers:u_registers|addr_decoder:u_addr_decoder|SSPBDAT_RD_~1
Y1L7 = (R_W_IO & (Y1L14 & Y1L6));


--AB1_FE is registers:u_registers|registers_istr:u_registers_istr|FE
--register power-up is low

AB1_FE = DFFEAS(J1_FIFOEMPTY, !R1_wire_pll1_clk[0], _RST,  , Y1L5,  ,  ,  ,  );


--Y1L4 is registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_~0
Y1L4 = (R_W_IO & (ADDR[2] & ADDR[4]));


--Y1L5 is registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_~1
Y1L5 = (Y1L14 & (Y1L4 & !ADDR[6]));


--U1L2 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[0]~10
U1L2 = (Y1L7 & (G1_SSPBDAT[0] & ((!Y1L5)))) # (!Y1L7 & (((!AB1_FE & Y1L5))));


--Y1L12 is registers:u_registers|addr_decoder:u_addr_decoder|WTC_RD_~0
Y1L12 = (!_AS_IO & (!ADDR[4] & (!ADDR[6] & !_CS)));


--Y1L9 is registers:u_registers|addr_decoder:u_addr_decoder|VERSION_RD_~0
Y1L9 = (ADDR[5] & (!ADDR[2] & !ADDR[3]));


--Y1L10 is registers:u_registers|addr_decoder:u_addr_decoder|VERSION_RD_~1
Y1L10 = (R_W_IO & (Y1L12 & Y1L9));


--U1L3 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[0]~11
U1L3 = (U1L1) # ((U1L11 & ((U1L2) # (Y1L10))));


--Y1_h_0C is registers:u_registers|addr_decoder:u_addr_decoder|h_0C
Y1_h_0C = (ADDR[2] & (Y1L14 & (!ADDR[4] & !ADDR[6])));


--A1L76 is DATA_IO~64
A1L76 = (C1_BGACK) # ((R_W_IO & (!_CS & !Y1_h_0C)));


--AB1_FF is registers:u_registers|registers_istr:u_registers_istr|FF
--register power-up is low

AB1_FF = DFFEAS(J1_FIFOFULL, !R1_wire_pll1_clk[0], _RST,  , Y1L5,  ,  ,  ,  );


--Y1L2 is registers:u_registers|addr_decoder:u_addr_decoder|CONTR_RD_~0
Y1L2 = (R_W_IO & (Y1L15 & (!ADDR[2] & !ADDR[4])));


--U1L4 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~12
U1L4 = (Y1L5 & (((AB1_FF & !Y1L2)))) # (!Y1L5 & (Z1_CNTR_O[1] & ((Y1L2))));


--V1_SCSI_DATA__RX_LATCHED[1] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__RX_LATCHED[1]
--register power-up is low

V1_SCSI_DATA__RX_LATCHED[1] = DFFEAS(PD_PORT[1], !SCLK, E1_S2CPU_o,  , E1_nLS2CPU,  ,  ,  ,  );


--U1_LD_LATCH[1] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[1]
--register power-up is low

U1_LD_LATCH[1] = DFFEAS(B1_FIFO_OD[1], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--G1_SSPBDAT[1] is registers:u_registers|SSPBDAT[1]
--register power-up is low

G1_SSPBDAT[1] = DFFEAS(DATA_IO[1], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--U1L5 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~13
U1L5 = (C1_F2CPUL & (U1_LD_LATCH[1])) # (!C1_F2CPUL & (((Y1L7 & G1_SSPBDAT[1]))));


--U1L6 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~14
U1L6 = (U1L7) # ((E1_S2CPU_o & (V1_SCSI_DATA__RX_LATCHED[1])) # (!E1_S2CPU_o & ((U1L5))));


--V1_SCSI_DATA__RX_LATCHED[2] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__RX_LATCHED[2]
--register power-up is low

V1_SCSI_DATA__RX_LATCHED[2] = DFFEAS(PD_PORT[2], !SCLK, E1_S2CPU_o,  , E1_nLS2CPU,  ,  ,  ,  );


--U1_LD_LATCH[2] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[2]
--register power-up is low

U1_LD_LATCH[2] = DFFEAS(B1_FIFO_OD[2], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--U1L8 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~15
U1L8 = (E1_S2CPU_o & (V1_SCSI_DATA__RX_LATCHED[2])) # (!E1_S2CPU_o & (((C1_F2CPUL & U1_LD_LATCH[2]))));


--G1_SSPBDAT[2] is registers:u_registers|SSPBDAT[2]
--register power-up is low

G1_SSPBDAT[2] = DFFEAS(DATA_IO[2], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--U1L9 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~16
U1L9 = (Y1L2 & (Z1_CNTR_O[2] & ((!Y1L7)))) # (!Y1L2 & (((G1_SSPBDAT[2] & Y1L7))));


--V1_SCSI_DATA__RX_LATCHED[3] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__RX_LATCHED[3]
--register power-up is low

V1_SCSI_DATA__RX_LATCHED[3] = DFFEAS(PD_PORT[3], !SCLK, E1_S2CPU_o,  , E1_nLS2CPU,  ,  ,  ,  );


--U1_LD_LATCH[3] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[3]
--register power-up is low

U1_LD_LATCH[3] = DFFEAS(B1_FIFO_OD[3], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--U1L12 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[3]~17
U1L12 = (E1_S2CPU_o & (V1_SCSI_DATA__RX_LATCHED[3])) # (!E1_S2CPU_o & (((C1_F2CPUL & U1_LD_LATCH[3]))));


--G1_SSPBDAT[3] is registers:u_registers|SSPBDAT[3]
--register power-up is low

G1_SSPBDAT[3] = DFFEAS(DATA_IO[3], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--U1L13 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[3]~18
U1L13 = (U1L12) # ((Y1L7 & (U1L11 & G1_SSPBDAT[3])));


--AB1_INT_P is registers:u_registers|registers_istr:u_registers_istr|INT_P
--register power-up is low

AB1_INT_P = DFFEAS(AB1L7, !R1_wire_pll1_clk[0], _RST,  ,  ,  ,  ,  ,  );


--U1L15 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~19
U1L15 = (Y1L5 & (U1L11 & (AB1_INT_P & !Y1L2)));


--U1L14 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[3]~20
U1L14 = (R_W_IO & (Y1L14 & (Y1L6 & U1L11)));


--G1_SSPBDAT[4] is registers:u_registers|SSPBDAT[4]
--register power-up is low

G1_SSPBDAT[4] = DFFEAS(DATA_IO[4], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--U1L16 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~21
U1L16 = (U1L14 & (G1_SSPBDAT[4] & (!Y1L5 & !Y1L2)));


--V1_SCSI_DATA__RX_LATCHED[4] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__RX_LATCHED[4]
--register power-up is low

V1_SCSI_DATA__RX_LATCHED[4] = DFFEAS(PD_PORT[4], !SCLK, E1_S2CPU_o,  , E1_nLS2CPU,  ,  ,  ,  );


--U1_LD_LATCH[4] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[4]
--register power-up is low

U1_LD_LATCH[4] = DFFEAS(B1_FIFO_OD[4], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--U1L17 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~22
U1L17 = (E1_S2CPU_o & (V1_SCSI_DATA__RX_LATCHED[4])) # (!E1_S2CPU_o & (((C1_F2CPUL & U1_LD_LATCH[4]))));


--U1L18 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~23
U1L18 = (U1L11 & ((Y1L10) # ((Z1_CNTR_O[4] & Y1L2))));


--U1L19 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~24
U1L19 = (U1L15) # ((U1L16) # ((U1L17) # (U1L18)));


--G1_SSPBDAT[5] is registers:u_registers|SSPBDAT[5]
--register power-up is low

G1_SSPBDAT[5] = DFFEAS(DATA_IO[5], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--AB1_E_INT is registers:u_registers|registers_istr:u_registers_istr|E_INT
--register power-up is low

AB1_E_INT = DFFEAS(AB1L2, !R1_wire_pll1_clk[0], _RST,  ,  ,  ,  ,  ,  );


--G1L43 is registers:u_registers|Selector27~0
G1L43 = (Y1L14 & (Y1L4 & (AB1_E_INT & !ADDR[6])));


--U1L20 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[5]~25
U1L20 = (U1L11 & ((Y1L7 & (G1_SSPBDAT[5])) # (!Y1L7 & ((G1L43)))));


--V1_SCSI_DATA__RX_LATCHED[5] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__RX_LATCHED[5]
--register power-up is low

V1_SCSI_DATA__RX_LATCHED[5] = DFFEAS(PD_PORT[5], !SCLK, E1_S2CPU_o,  , E1_nLS2CPU,  ,  ,  ,  );


--U1_LD_LATCH[5] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[5]
--register power-up is low

U1_LD_LATCH[5] = DFFEAS(B1_FIFO_OD[5], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--U1L21 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[5]~26
U1L21 = (E1_S2CPU_o & (V1_SCSI_DATA__RX_LATCHED[5])) # (!E1_S2CPU_o & (((C1_F2CPUL & U1_LD_LATCH[5]))));


--U1L22 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[5]~27
U1L22 = (U1L20) # ((U1L21) # ((U1L11 & Y1L10)));


--G1_SSPBDAT[6] is registers:u_registers|SSPBDAT[6]
--register power-up is low

G1_SSPBDAT[6] = DFFEAS(DATA_IO[6], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--V1_SCSI_DATA__RX_LATCHED[6] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__RX_LATCHED[6]
--register power-up is low

V1_SCSI_DATA__RX_LATCHED[6] = DFFEAS(PD_PORT[6], !SCLK, E1_S2CPU_o,  , E1_nLS2CPU,  ,  ,  ,  );


--U1_LD_LATCH[6] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[6]
--register power-up is low

U1_LD_LATCH[6] = DFFEAS(B1_FIFO_OD[6], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--U1L26 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~28
U1L26 = (E1_S2CPU_o) # ((Y1L7 & !C1_F2CPUL));


--U1L23 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[6]~29
U1L23 = (U1L11 & (((!U1L26)))) # (!U1L11 & ((U1L26 & (V1_SCSI_DATA__RX_LATCHED[6])) # (!U1L26 & ((U1_LD_LATCH[6])))));


--U1L24 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[6]~30
U1L24 = (U1L11 & ((U1L23 & ((G1L43))) # (!U1L23 & (G1_SSPBDAT[6])))) # (!U1L11 & (((U1L23))));


--U1L25 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[6]~31
U1L25 = (U1L24 & (((!Y1L10 & !Y1L2)) # (!U1L11)));


--G1_SSPBDAT[7] is registers:u_registers|SSPBDAT[7]
--register power-up is low

G1_SSPBDAT[7] = DFFEAS(DATA_IO[7], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--V1_SCSI_DATA__RX_LATCHED[7] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__RX_LATCHED[7]
--register power-up is low

V1_SCSI_DATA__RX_LATCHED[7] = DFFEAS(PD_PORT[7], !SCLK, E1_S2CPU_o,  , E1_nLS2CPU,  ,  ,  ,  );


--U1_LD_LATCH[7] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[7]
--register power-up is low

U1_LD_LATCH[7] = DFFEAS(B1_FIFO_OD[7], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--U1L27 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~32
U1L27 = (U1L11 & (((!U1L26)))) # (!U1L11 & ((U1L26 & (V1_SCSI_DATA__RX_LATCHED[7])) # (!U1L26 & ((U1_LD_LATCH[7])))));


--U1L28 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~33
U1L28 = (U1L11 & ((U1L27 & ((G1L43))) # (!U1L27 & (G1_SSPBDAT[7])))) # (!U1L11 & (((U1L27))));


--U1L29 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~34
U1L29 = (U1L28 & (((!Y1L10 & !Y1L2)) # (!U1L11)));


--U1_LD_LATCH[8] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[8]
--register power-up is low

U1_LD_LATCH[8] = DFFEAS(B1_FIFO_OD[8], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--G1_SSPBDAT[8] is registers:u_registers|SSPBDAT[8]
--register power-up is low

G1_SSPBDAT[8] = DFFEAS(DATA_IO[8], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--U1L30 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[8]~35
U1L30 = (Y1L2 & (Z1_CNTR_O[8] & ((!Y1L7)))) # (!Y1L2 & (((G1_SSPBDAT[8] & Y1L7))));


--U1L31 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[8]~36
U1L31 = (!E1_S2CPU_o & ((C1_F2CPUL & (U1_LD_LATCH[8])) # (!C1_F2CPUL & ((U1L30)))));


--U1_LD_LATCH[9] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[9]
--register power-up is low

U1_LD_LATCH[9] = DFFEAS(B1_FIFO_OD[9], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--U1L32 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[9]~37
U1L32 = (C1_F2CPUL & (U1_LD_LATCH[9] & !E1_S2CPU_o));


--G1_SSPBDAT[9] is registers:u_registers|SSPBDAT[9]
--register power-up is low

G1_SSPBDAT[9] = DFFEAS(DATA_IO[9], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--U1L33 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[9]~38
U1L33 = (U1L34) # ((U1L32) # ((U1L14 & G1_SSPBDAT[9])));


--U1_LD_LATCH[10] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[10]
--register power-up is low

U1_LD_LATCH[10] = DFFEAS(B1_FIFO_OD[10], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--U1L35 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[10]~39
U1L35 = (C1_F2CPUL & (U1_LD_LATCH[10] & !E1_S2CPU_o));


--G1_SSPBDAT[10] is registers:u_registers|SSPBDAT[10]
--register power-up is low

G1_SSPBDAT[10] = DFFEAS(DATA_IO[10], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--U1L36 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[10]~40
U1L36 = (U1L34) # ((U1L35) # ((U1L14 & G1_SSPBDAT[10])));


--U1_LD_LATCH[11] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[11]
--register power-up is low

U1_LD_LATCH[11] = DFFEAS(B1_FIFO_OD[11], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--G1_SSPBDAT[11] is registers:u_registers|SSPBDAT[11]
--register power-up is low

G1_SSPBDAT[11] = DFFEAS(DATA_IO[11], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--U1L37 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[11]~41
U1L37 = (C1_F2CPUL & (U1_LD_LATCH[11])) # (!C1_F2CPUL & (((Y1L7 & G1_SSPBDAT[11]))));


--U1L38 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[11]~42
U1L38 = (U1L37 & !E1_S2CPU_o);


--U1_LD_LATCH[12] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[12]
--register power-up is low

U1_LD_LATCH[12] = DFFEAS(B1_FIFO_OD[12], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--U1L39 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[12]~43
U1L39 = (C1_F2CPUL & (U1_LD_LATCH[12] & !E1_S2CPU_o));


--G1_SSPBDAT[12] is registers:u_registers|SSPBDAT[12]
--register power-up is low

G1_SSPBDAT[12] = DFFEAS(DATA_IO[12], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--U1L40 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[12]~44
U1L40 = (U1L34) # ((U1L39) # ((U1L14 & G1_SSPBDAT[12])));


--U1_LD_LATCH[13] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[13]
--register power-up is low

U1_LD_LATCH[13] = DFFEAS(B1_FIFO_OD[13], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--G1_SSPBDAT[13] is registers:u_registers|SSPBDAT[13]
--register power-up is low

G1_SSPBDAT[13] = DFFEAS(DATA_IO[13], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--U1L41 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[13]~45
U1L41 = (C1_F2CPUL & (U1_LD_LATCH[13])) # (!C1_F2CPUL & (((Y1L7 & G1_SSPBDAT[13]))));


--U1L42 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[13]~46
U1L42 = (U1L41 & !E1_S2CPU_o);


--U1_LD_LATCH[14] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[14]
--register power-up is low

U1_LD_LATCH[14] = DFFEAS(B1_FIFO_OD[14], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--U1L43 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[14]~47
U1L43 = (C1_F2CPUL & (U1_LD_LATCH[14] & !E1_S2CPU_o));


--G1_SSPBDAT[14] is registers:u_registers|SSPBDAT[14]
--register power-up is low

G1_SSPBDAT[14] = DFFEAS(DATA_IO[14], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--U1L44 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[14]~48
U1L44 = (U1L34) # ((U1L43) # ((U1L14 & G1_SSPBDAT[14])));


--U1_LD_LATCH[15] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[15]
--register power-up is low

U1_LD_LATCH[15] = DFFEAS(B1_FIFO_OD[15], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--G1_SSPBDAT[15] is registers:u_registers|SSPBDAT[15]
--register power-up is low

G1_SSPBDAT[15] = DFFEAS(DATA_IO[15], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--U1L45 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~49
U1L45 = (C1_F2CPUL & (U1_LD_LATCH[15])) # (!C1_F2CPUL & (((Y1L7 & G1_SSPBDAT[15]))));


--U1L46 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~50
U1L46 = (U1L45 & !E1_S2CPU_o);


--U1_UD_LATCH[0] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[0]
--register power-up is low

U1_UD_LATCH[0] = DFFEAS(B1_FIFO_OD[16], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--C1_F2CPUH is CPU_SM:u_CPU_SM|F2CPUH
--register power-up is low

C1_F2CPUH = DFFEAS(N1L43, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--U1L71 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~51
U1L71 = (!E1_S2CPU_o & !C1_F2CPUH);


--C1_BRIDGEOUT is CPU_SM:u_CPU_SM|BRIDGEOUT
--register power-up is low

C1_BRIDGEOUT = DFFEAS(N1L71, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--U1L47 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[16]~52
U1L47 = (E1_S2CPU_o) # ((C1_BRIDGEOUT & !C1_F2CPUH));


--U1L48 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[16]~53
U1L48 = (R_W_IO & (((ADDR[3]) # (ADDR[5])) # (!ADDR[2])));


--U1L49 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[16]~54
U1L49 = (Y1L12 & (Y1L9 & (!Y1L7 & U1L48)));


--G1_SSPBDAT[16] is registers:u_registers|SSPBDAT[16]
--register power-up is low

G1_SSPBDAT[16] = DFFEAS(DATA_IO[16], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--U1L50 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[16]~55
U1L50 = (U1L49) # ((Y1L7 & G1_SSPBDAT[16]));


--U1L51 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[16]~56
U1L51 = (U1L71 & ((U1L47 & (U1_LD_LATCH[0])) # (!U1L47 & ((U1L50))))) # (!U1L71 & (((U1L47))));


--U1L52 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[16]~57
U1L52 = (U1L71 & (((U1L51)))) # (!U1L71 & ((U1L51 & ((V1_SCSI_DATA__RX_LATCHED[0]))) # (!U1L51 & (U1_UD_LATCH[0]))));


--U1_UD_LATCH[1] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[1]
--register power-up is low

U1_UD_LATCH[1] = DFFEAS(B1_FIFO_OD[17], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--G1_SSPBDAT[17] is registers:u_registers|SSPBDAT[17]
--register power-up is low

G1_SSPBDAT[17] = DFFEAS(DATA_IO[17], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--G1L42 is registers:u_registers|Selector14~0
G1L42 = (R_W_IO & (Y1L14 & (Y1L6 & G1_SSPBDAT[17])));


--U1L53 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[17]~58
U1L53 = (U1L47 & (((!U1L71)))) # (!U1L47 & ((U1L71 & ((G1L42))) # (!U1L71 & (U1_UD_LATCH[1]))));


--U1L54 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[17]~59
U1L54 = (U1L47 & ((U1L53 & ((V1_SCSI_DATA__RX_LATCHED[1]))) # (!U1L53 & (U1_LD_LATCH[1])))) # (!U1L47 & (((U1L53))));


--U1_UD_LATCH[2] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[2]
--register power-up is low

U1_UD_LATCH[2] = DFFEAS(B1_FIFO_OD[18], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--G1_SSPBDAT[18] is registers:u_registers|SSPBDAT[18]
--register power-up is low

G1_SSPBDAT[18] = DFFEAS(DATA_IO[18], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--U1L55 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[18]~60
U1L55 = (U1L49) # ((Y1L7 & G1_SSPBDAT[18]));


--U1L56 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[18]~61
U1L56 = (U1L71 & ((U1L47 & (U1_LD_LATCH[2])) # (!U1L47 & ((U1L55))))) # (!U1L71 & (((U1L47))));


--U1L57 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[18]~62
U1L57 = (U1L71 & (((U1L56)))) # (!U1L71 & ((U1L56 & ((V1_SCSI_DATA__RX_LATCHED[2]))) # (!U1L56 & (U1_UD_LATCH[2]))));


--U1_UD_LATCH[3] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[3]
--register power-up is low

U1_UD_LATCH[3] = DFFEAS(B1_FIFO_OD[19], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--G1_SSPBDAT[19] is registers:u_registers|SSPBDAT[19]
--register power-up is low

G1_SSPBDAT[19] = DFFEAS(DATA_IO[19], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--G1L41 is registers:u_registers|Selector12~0
G1L41 = (R_W_IO & (Y1L14 & (Y1L6 & G1_SSPBDAT[19])));


--U1L58 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[19]~63
U1L58 = (U1L47 & (((!U1L71)))) # (!U1L47 & ((U1L71 & ((G1L41))) # (!U1L71 & (U1_UD_LATCH[3]))));


--U1L59 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[19]~64
U1L59 = (U1L47 & ((U1L58 & ((V1_SCSI_DATA__RX_LATCHED[3]))) # (!U1L58 & (U1_LD_LATCH[3])))) # (!U1L47 & (((U1L58))));


--U1_UD_LATCH[4] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[4]
--register power-up is low

U1_UD_LATCH[4] = DFFEAS(B1_FIFO_OD[20], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--G1_SSPBDAT[20] is registers:u_registers|SSPBDAT[20]
--register power-up is low

G1_SSPBDAT[20] = DFFEAS(DATA_IO[20], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--G1L40 is registers:u_registers|Selector11~0
G1L40 = (R_W_IO & (Y1L14 & (Y1L6 & G1_SSPBDAT[20])));


--U1L60 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[20]~65
U1L60 = (U1L71 & ((U1L47 & (U1_LD_LATCH[4])) # (!U1L47 & ((G1L40))))) # (!U1L71 & (((U1L47))));


--U1L61 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[20]~66
U1L61 = (U1L71 & (((U1L60)))) # (!U1L71 & ((U1L60 & ((V1_SCSI_DATA__RX_LATCHED[4]))) # (!U1L60 & (U1_UD_LATCH[4]))));


--U1_UD_LATCH[5] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[5]
--register power-up is low

U1_UD_LATCH[5] = DFFEAS(B1_FIFO_OD[21], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--G1_SSPBDAT[21] is registers:u_registers|SSPBDAT[21]
--register power-up is low

G1_SSPBDAT[21] = DFFEAS(DATA_IO[21], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--G1L39 is registers:u_registers|Selector10~0
G1L39 = (R_W_IO & (Y1L14 & (Y1L6 & G1_SSPBDAT[21])));


--U1L62 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[21]~67
U1L62 = (U1L47 & (((!U1L71)))) # (!U1L47 & ((U1L71 & ((G1L39))) # (!U1L71 & (U1_UD_LATCH[5]))));


--U1L63 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[21]~68
U1L63 = (U1L47 & ((U1L62 & ((V1_SCSI_DATA__RX_LATCHED[5]))) # (!U1L62 & (U1_LD_LATCH[5])))) # (!U1L47 & (((U1L62))));


--U1_UD_LATCH[6] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[6]
--register power-up is low

U1_UD_LATCH[6] = DFFEAS(B1_FIFO_OD[22], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--G1_SSPBDAT[22] is registers:u_registers|SSPBDAT[22]
--register power-up is low

G1_SSPBDAT[22] = DFFEAS(DATA_IO[22], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--U1L64 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[22]~69
U1L64 = (U1L49) # ((Y1L7 & G1_SSPBDAT[22]));


--U1L65 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[22]~70
U1L65 = (U1L71 & ((U1L47 & (U1_LD_LATCH[6])) # (!U1L47 & ((U1L64))))) # (!U1L71 & (((U1L47))));


--U1L66 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[22]~71
U1L66 = (U1L71 & (((U1L65)))) # (!U1L71 & ((U1L65 & ((V1_SCSI_DATA__RX_LATCHED[6]))) # (!U1L65 & (U1_UD_LATCH[6]))));


--U1_UD_LATCH[7] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[7]
--register power-up is low

U1_UD_LATCH[7] = DFFEAS(B1_FIFO_OD[23], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--G1_SSPBDAT[23] is registers:u_registers|SSPBDAT[23]
--register power-up is low

G1_SSPBDAT[23] = DFFEAS(DATA_IO[23], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--G1L38 is registers:u_registers|Selector8~0
G1L38 = (R_W_IO & (Y1L14 & (Y1L6 & G1_SSPBDAT[23])));


--U1L67 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[23]~72
U1L67 = (U1L47 & (((!U1L71)))) # (!U1L47 & ((U1L71 & ((G1L38))) # (!U1L71 & (U1_UD_LATCH[7]))));


--U1L68 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[23]~73
U1L68 = (U1L47 & ((U1L67 & ((V1_SCSI_DATA__RX_LATCHED[7]))) # (!U1L67 & (U1_LD_LATCH[7])))) # (!U1L47 & (((U1L67))));


--U1_UD_LATCH[8] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[8]
--register power-up is low

U1_UD_LATCH[8] = DFFEAS(B1_FIFO_OD[24], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--G1_SSPBDAT[24] is registers:u_registers|SSPBDAT[24]
--register power-up is low

G1_SSPBDAT[24] = DFFEAS(DATA_IO[24], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--U1L69 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[24]~74
U1L69 = (C1_BRIDGEOUT & (U1_LD_LATCH[8])) # (!C1_BRIDGEOUT & (((Y1L7 & G1_SSPBDAT[24]))));


--U1L70 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[24]~75
U1L70 = (!E1_S2CPU_o & ((C1_F2CPUH & (U1_UD_LATCH[8])) # (!C1_F2CPUH & ((U1L69)))));


--U1L72 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~76
U1L72 = (!E1_S2CPU_o & (!C1_F2CPUH & !C1_BRIDGEOUT));


--U1L73 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~77
U1L73 = (Y1L10 & (U1L72 & (!Y1L7 & !E1_S2CPU_o)));


--U1_UD_LATCH[9] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[9]
--register power-up is low

U1_UD_LATCH[9] = DFFEAS(B1_FIFO_OD[25], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--U1L74 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~78
U1L74 = (C1_F2CPUH & !E1_S2CPU_o);


--U1L75 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~79
U1L75 = (C1_BRIDGEOUT & (!E1_S2CPU_o & !C1_F2CPUH));


--U1L76 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~80
U1L76 = (U1_LD_LATCH[9] & ((U1L75) # ((U1_UD_LATCH[9] & U1L74)))) # (!U1_LD_LATCH[9] & (U1_UD_LATCH[9] & (U1L74)));


--G1_SSPBDAT[25] is registers:u_registers|SSPBDAT[25]
--register power-up is low

G1_SSPBDAT[25] = DFFEAS(DATA_IO[25], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--U1L77 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~81
U1L77 = (U1L73) # ((U1L76) # ((G1_SSPBDAT[25] & U1L78)));


--U1_UD_LATCH[10] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[10]
--register power-up is low

U1_UD_LATCH[10] = DFFEAS(B1_FIFO_OD[26], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--G1_SSPBDAT[26] is registers:u_registers|SSPBDAT[26]
--register power-up is low

G1_SSPBDAT[26] = DFFEAS(DATA_IO[26], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--U1L79 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[26]~82
U1L79 = (C1_BRIDGEOUT & (U1_LD_LATCH[10])) # (!C1_BRIDGEOUT & (((Y1L7 & G1_SSPBDAT[26]))));


--U1L80 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[26]~83
U1L80 = (!E1_S2CPU_o & ((C1_F2CPUH & (U1_UD_LATCH[10])) # (!C1_F2CPUH & ((U1L79)))));


--U1_UD_LATCH[11] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[11]
--register power-up is low

U1_UD_LATCH[11] = DFFEAS(B1_FIFO_OD[27], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--G1_SSPBDAT[27] is registers:u_registers|SSPBDAT[27]
--register power-up is low

G1_SSPBDAT[27] = DFFEAS(DATA_IO[27], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--U1L81 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[27]~84
U1L81 = (C1_BRIDGEOUT & (U1_LD_LATCH[11])) # (!C1_BRIDGEOUT & (((Y1L7 & G1_SSPBDAT[27]))));


--U1L82 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[27]~85
U1L82 = (!E1_S2CPU_o & ((C1_F2CPUH & (U1_UD_LATCH[11])) # (!C1_F2CPUH & ((U1L81)))));


--U1_UD_LATCH[12] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[12]
--register power-up is low

U1_UD_LATCH[12] = DFFEAS(B1_FIFO_OD[28], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--U1L83 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[28]~86
U1L83 = (U1_LD_LATCH[12] & ((U1L75) # ((U1L74 & U1_UD_LATCH[12])))) # (!U1_LD_LATCH[12] & (U1L74 & (U1_UD_LATCH[12])));


--G1_SSPBDAT[28] is registers:u_registers|SSPBDAT[28]
--register power-up is low

G1_SSPBDAT[28] = DFFEAS(DATA_IO[28], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--U1L84 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[28]~87
U1L84 = (U1L73) # ((U1L83) # ((U1L78 & G1_SSPBDAT[28])));


--U1_UD_LATCH[13] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[13]
--register power-up is low

U1_UD_LATCH[13] = DFFEAS(B1_FIFO_OD[29], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--G1_SSPBDAT[29] is registers:u_registers|SSPBDAT[29]
--register power-up is low

G1_SSPBDAT[29] = DFFEAS(DATA_IO[29], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--U1L85 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[29]~88
U1L85 = (C1_BRIDGEOUT & (U1_LD_LATCH[13])) # (!C1_BRIDGEOUT & (((Y1L7 & G1_SSPBDAT[29]))));


--U1L86 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[29]~89
U1L86 = (!E1_S2CPU_o & ((C1_F2CPUH & (U1_UD_LATCH[13])) # (!C1_F2CPUH & ((U1L85)))));


--U1_UD_LATCH[14] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[14]
--register power-up is low

U1_UD_LATCH[14] = DFFEAS(B1_FIFO_OD[30], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--U1L87 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[30]~90
U1L87 = (U1_LD_LATCH[14] & ((U1L75) # ((U1L74 & U1_UD_LATCH[14])))) # (!U1_LD_LATCH[14] & (U1L74 & (U1_UD_LATCH[14])));


--G1_SSPBDAT[30] is registers:u_registers|SSPBDAT[30]
--register power-up is low

G1_SSPBDAT[30] = DFFEAS(DATA_IO[30], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--U1L88 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[30]~91
U1L88 = (U1L73) # ((U1L87) # ((U1L78 & G1_SSPBDAT[30])));


--U1_UD_LATCH[15] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[15]
--register power-up is low

U1_UD_LATCH[15] = DFFEAS(B1_FIFO_OD[31], R1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--G1_SSPBDAT[31] is registers:u_registers|SSPBDAT[31]
--register power-up is low

G1_SSPBDAT[31] = DFFEAS(DATA_IO[31], !R1_wire_pll1_clk[0], _RST,  , Y1L8,  ,  ,  ,  );


--U1L89 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[31]~92
U1L89 = (C1_BRIDGEOUT & (U1_LD_LATCH[15])) # (!C1_BRIDGEOUT & (((Y1L7 & G1_SSPBDAT[31]))));


--U1L90 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[31]~93
U1L90 = (!E1_S2CPU_o & ((C1_F2CPUH & (U1_UD_LATCH[15])) # (!C1_F2CPUH & ((U1L89)))));


--E1_CPU2S_o is SCSI_SM:u_SCSI_SM|CPU2S_o
--register power-up is low

E1_CPU2S_o = DFFEAS(S1L24, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--E1_F2S_o is SCSI_SM:u_SCSI_SM|F2S_o
--register power-up is low

E1_F2S_o = DFFEAS(S1L22, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--V1L3 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[0]~0
V1L3 = (V1_SCSI_DATA__TX_LATCHED[0] & ((E1_CPU2S_o) # (E1_F2S_o)));


--V1_SCSI_OUT is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_OUT
V1_SCSI_OUT = (E1_CPU2S_o) # (E1_F2S_o);


--V1L4 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[1]~1
V1L4 = (V1_SCSI_DATA__TX_LATCHED[1] & ((E1_CPU2S_o) # (E1_F2S_o)));


--V1L5 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[2]~2
V1L5 = (V1_SCSI_DATA__TX_LATCHED[2] & ((E1_CPU2S_o) # (E1_F2S_o)));


--V1L6 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[3]~3
V1L6 = (V1_SCSI_DATA__TX_LATCHED[3] & ((E1_CPU2S_o) # (E1_F2S_o)));


--V1L7 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[4]~4
V1L7 = (V1_SCSI_DATA__TX_LATCHED[4] & ((E1_CPU2S_o) # (E1_F2S_o)));


--V1L8 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[5]~5
V1L8 = (V1_SCSI_DATA__TX_LATCHED[5] & ((E1_CPU2S_o) # (E1_F2S_o)));


--V1L9 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[6]~6
V1L9 = (V1_SCSI_DATA__TX_LATCHED[6] & ((E1_CPU2S_o) # (E1_F2S_o)));


--V1L10 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[7]~7
V1L10 = (V1_SCSI_DATA__TX_LATCHED[7] & ((E1_CPU2S_o) # (E1_F2S_o)));


--G1_A1 is registers:u_registers|A1
--register power-up is low

G1_A1 = DFFEAS(G1L2, !R1_wire_pll1_clk[0], _RST,  ,  ,  ,  ,  ,  );


--N1L78 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|next_state.s30~0
N1L78 = (C1_BGRANT_ & (C1_nCYCLEDONE & (N1_state.s21 & G1_A1)));


--A1L79 is DSK1_IN_~0
A1L79 = (!_BERR) # (!_DSACK_IO[1]);


--C1_DSACK_LATCHED_[0] is CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]
--register power-up is low

C1_DSACK_LATCHED_[0] = DFFEAS(DSK0_IN_, !SCLK, !_AS_IO,  ,  ,  ,  ,  ,  );


--C1_DSACK_LATCHED_[1] is CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]
--register power-up is low

C1_DSACK_LATCHED_[1] = DFFEAS(A1L79, !SCLK, !_AS_IO,  ,  ,  ,  ,  ,  );


--C1L33 is CPU_SM:u_CPU_SM|iDSACK~0
C1L33 = (!C1_DSACK_LATCHED_[0] & !C1_DSACK_LATCHED_[1]);


--N1L26 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector14~0
N1L26 = (N1_state.s31 & ((_STERM) # ((N1_state.s32 & !N1L66)))) # (!N1_state.s31 & (((N1_state.s32 & !N1L66))));


--N1_state.s4 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s4
--register power-up is low

N1_state.s4 = DFFEAS(N1L9, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--DSK0_IN_ is DSK0_IN_
DSK0_IN_ = (!_BERR) # (!_DSACK_IO[0]);


--N1L10 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector4~0
N1L10 = (_STERM & (!DSK0_IN_ & (A1L79 & !C1L33)));


--N1L11 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector4~1
N1L11 = (C1_BGRANT_ & (C1_nCYCLEDONE & N1_state.s1));


--N1L12 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector4~2
N1L12 = (G1_A1 & ((N1L11) # ((N1_state.s4 & N1L10)))) # (!G1_A1 & (N1_state.s4 & (N1L10)));


--N1L13 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector5~0
N1L13 = (N1_state.s7 & ((_STERM) # ((N1_state.s8 & !N1L66)))) # (!N1_state.s7 & (((N1_state.s8 & !N1L66))));


--N1L15 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector7~0
N1L15 = (N1_state.s11 & ((_STERM) # ((N1_state.s12 & !N1L66)))) # (!N1_state.s11 & (((N1_state.s12 & !N1L66))));


--N1L67 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|WideOr29~0
N1L67 = (_STERM & (((C1L33) # (!A1L79)) # (!DSK0_IN_)));


--N1L16 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector8~0
N1L16 = (N1_state.s4 & !N1L67);


--N1L17 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector8~1
N1L17 = (N1L66 & ((N1_state.s8) # (N1_state.s12)));


--N1_state.s3 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s3
--register power-up is low

N1_state.s3 = DFFEAS(N1L8, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1L18 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector8~2
N1L18 = (!N1_state.s7 & (!N1_state.s11 & !N1_state.s3));


--N1L19 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector8~3
N1L19 = (N1L16) # ((N1L17) # ((!_STERM & !N1L18)));


--Y1L17 is registers:u_registers|addr_decoder:u_addr_decoder|h_14~1
Y1L17 = (ADDR[2] & (ADDR[4] & (!ADDR[6] & !ADDR[3])));


--C1_STOPFLUSH is CPU_SM:u_CPU_SM|STOPFLUSH
--register power-up is low

C1_STOPFLUSH = DFFEAS(N1L36, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--G1L4 is registers:u_registers|FLUSHFIFO~0
G1L4 = (Y1L16 & ((Y1L17) # ((G1_FLUSHFIFO & !C1_STOPFLUSH)))) # (!Y1L16 & (((G1_FLUSHFIFO & !C1_STOPFLUSH))));


--H1_B is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|B
--register power-up is low

H1_B = DFFEAS(DATA_IO[25], SCLK, Z1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--H1_S is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|S
--register power-up is low

H1_S = DFFEAS(Y1_h_0C, SCLK, Z1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--H1L5 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1~0
H1L5 = (H1_S & (H1_B)) # (!H1_S & ((H1_BO1 $ (H1_BO0))));


--E1_INCBO_o is SCSI_SM:u_SCSI_SM|INCBO_o
--register power-up is low

E1_INCBO_o = DFFEAS(S1_INCBO, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--H1L6 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1~1
H1L6 = (!E1_INCBO_o & ((R_W_IO) # (!Y1_h_0C)));


--H1L7 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1~2
H1L7 = (H1L6 & (H1_BO1)) # (!H1L6 & ((H1L5)));


--H1L3 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0~0
H1L3 = H1_BO0 $ (E1_INCBO_o);


--C1L24 is CPU_SM:u_CPU_SM|LASTWORD~1
C1L24 = (G1_FLUSHFIFO & (!J1_FIFOEMPTY & ((H1_BO1) # (H1_BO0))));


--X1L1 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_24dec:u_datapath_24dec|D1~0
X1L1 = (H1_BO1 & H1_BO0);


--N1L74 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|next_state.s10~0
N1L74 = (C1L24 & (N1L11 & (!X1L1 & !G1_A1)));


--N1L25 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector13~0
N1L25 = (N1_state.s27) # ((N1_state.s28 & (!C1_DSACK_LATCHED_[0] & !C1_DSACK_LATCHED_[1])));


--N1_state.s24 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s24
--register power-up is low

N1_state.s24 = DFFEAS(N1L24, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1L77 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|next_state.s26~0
N1L77 = (N1_state.s24 & N1L10);


--N1_state.s34 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s34
--register power-up is low

N1_state.s34 = DFFEAS(N1_state.s33, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1L27 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector15~0
N1L27 = (!N1_state.s32 & !N1_state.s24);


--N1_state.s23 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s23
--register power-up is low

N1_state.s23 = DFFEAS(N1L23, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1L59 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector29~2
N1L59 = (!N1_state.s31 & !N1_state.s23);


--N1L28 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector15~1
N1L28 = (_STERM & (!N1L67 & (!N1L27))) # (!_STERM & (((!N1L67 & !N1L27)) # (!N1L59)));


--N1L29 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector15~2
N1L29 = (N1_state.s34) # ((N1L28) # ((N1_state.s28 & !C1L33)));


--Z1L9 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~3
Z1L9 = (ADDR[4] & (!_AS_IO & (!ADDR[6] & !_CS)));


--Z1L10 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~4
Z1L10 = (ADDR[2] & ((ADDR[5]) # (!Z1_CNTR_O[8]))) # (!ADDR[2] & (ADDR[5] & !Z1_CNTR_O[8]));


--Z1L11 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~5
Z1L11 = (ADDR[3] & (Z1_CNTR_O[8] & ((!Z1L10) # (!Z1L9)))) # (!ADDR[3] & ((Z1_CNTR_O[8]) # ((Z1L9 & !Z1L10))));


--J1L34 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~0
J1L34 = (!C1_DECFIFO & ((J1_UP[2]) # (J1_DOWN[4])));


--J1L9 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|Equal0~0
J1L9 = (J1_UP[6]) # ((J1_UP[4]) # ((J1_UP[5]) # (J1_UP[7])));


--J1_UP[0] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]
--register power-up is low

J1_UP[0] = DFFEAS(J1L26, SCLK, Z1_CNTR_O[8],  , J1L35,  ,  ,  ,  );


--J1L10 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|Equal0~1
J1L10 = (J1_UP[1]) # ((J1_UP[2]) # ((J1_UP[3]) # (J1_UP[0])));


--J1L35 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~1
J1L35 = (C1_DECFIFO & (((J1L9) # (J1L10)))) # (!C1_DECFIFO & (C1_INCFIFO));


--J1L36 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~2
J1L36 = (!C1_DECFIFO & ((J1_UP[3]) # (J1_DOWN[3])));


--N1L47 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector24~0
N1L47 = (!_STERM & ((N1_state.s7) # (N1_state.s3)));


--N1L48 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector24~1
N1L48 = (N1L16) # ((N1L47) # ((N1_state.s8 & N1L66)));


--N1_DECFIFO is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|DECFIFO
N1_DECFIFO = (N1L48) # ((E1_RDFIFO_o & !N1L29));


--J1L37 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~3
J1L37 = (!C1_DECFIFO & ((J1_UP[5]) # (J1_DOWN[1])));


--J1L38 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~4
J1L38 = (!C1_DECFIFO & ((J1_UP[4]) # (J1_DOWN[2])));


--J1L39 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~5
J1L39 = (!C1_DECFIFO & ((J1_UP[6]) # (J1_DOWN[0])));


--J1L20 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~8
J1L20 = (J1_UP[2]) # (J1_DOWN[4]);


--J1_DOWN[6] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[6]
--register power-up is low

J1_DOWN[6] = DFFEAS(J1L21, SCLK, Z1_CNTR_O[8],  , C1_DECFIFO,  ,  ,  ,  );


--J1L40 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~6
J1L40 = (J1_UP[0]) # (J1_DOWN[6]);


--J1L41 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~7
J1L41 = (!C1_DECFIFO & ((J1_DOWN[5]) # (J1_UP[1])));


--N1_INCFIFO is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|INCFIFO
N1_INCFIFO = (N1L29) # ((E1_RIFIFO_o & !N1L48));


--S1_state_reg.F2S_3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.F2S_3
--register power-up is low

S1_state_reg.F2S_3 = DFFEAS(S1_state_reg.F2S_2, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--S1L3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|INCNO~0
S1L3 = (H1_BO1 & (H1_BO0 & S1_state_reg.F2S_3));


--S1_state_reg.S2F_3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2F_3
--register power-up is low

S1_state_reg.S2F_3 = DFFEAS(S1_state_reg.S2F_2, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--S1_state_reg.C2S_4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.C2S_4
--register power-up is low

S1_state_reg.C2S_4 = DFFEAS(S1_state_reg.C2S_3, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--S1L10 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector2~0
S1L10 = (S1_state_reg.C2S_4) # ((E1_CDSACK_ & S1_state_reg.C2S_5));


--S1_state_reg.S2C_5 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_5
--register power-up is low

S1_state_reg.S2C_5 = DFFEAS(S1_state_reg.S2C_4, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--S1L12 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector4~0
S1L12 = (S1_state_reg.S2C_5) # ((E1_CDSACK_ & S1_state_reg.S2C_6));


--S1L2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|INCNI~0
S1L2 = (H1_BO1 & (H1_BO0 & S1_state_reg.S2F_3));


--C1_PAS is CPU_SM:u_CPU_SM|PAS
--register power-up is low

C1_PAS = DFFEAS(N1L42, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--C1_PDS is CPU_SM:u_CPU_SM|PDS
--register power-up is low

C1_PDS = DFFEAS(N1L46, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--BB1_TERM_COUNTER[2] is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2]
--register power-up is low

BB1_TERM_COUNTER[2] = DFFEAS(BB1L11, R1_wire_pll1_clk[0], !_AS_IO,  ,  ,  ,  ,  ,  );


--BB1_TERM_COUNTER[1] is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]
--register power-up is low

BB1_TERM_COUNTER[1] = DFFEAS(BB1L8, R1_wire_pll1_clk[0], !_AS_IO,  ,  ,  ,  ,  ,  );


--BB1_TERM_COUNTER[0] is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]
--register power-up is low

BB1_TERM_COUNTER[0] = DFFEAS(BB1L6, R1_wire_pll1_clk[0], !_AS_IO,  ,  ,  ,  ,  ,  );


--BB1L1 is registers:u_registers|registers_term:u_registers_term|LessThan0~0
BB1L1 = (BB1_TERM_COUNTER[1] & BB1_TERM_COUNTER[0]);


--BB1L10 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2]~0
BB1L10 = (!_AS_IO & (!_CS & (!Y1_WDREGREQ & !Y1_h_0C)));


--BB1L3 is registers:u_registers|registers_term:u_registers_term|REG_DSK_~0
BB1L3 = (BB1_REG_DSK_) # ((!BB1_TERM_COUNTER[2] & (BB1L1 & BB1L10)));


--E1L24 is SCSI_SM:u_SCSI_SM|nLS2CPU~0
E1L24 = (!E1_nLS2CPU & ((S1_state_reg.S2C_4) # (S1_state_reg.C2S_3)));


--N1_state.s2 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s2
--register power-up is low

N1_state.s2 = DFFEAS(N1L73, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1L39 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector20~0
N1L39 = (!N1_state.s10 & (!N1_state.s2 & ((N1L30) # (!N1_state.s15))));


--N1L43 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector22~2
N1L43 = (((N1_state.s4) # (N1_state.s3)) # (!N1L39)) # (!N1L49);


--B1_FIFO_OD[0] is fifo:int_fifo|FIFO_OD[0]
--register power-up is low

B1_FIFO_OD[0] = DFFEAS(B1L489, SCLK,  ,  ,  ,  ,  ,  ,  );


--S1L23 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector10~0
S1L23 = (S1L17) # ((S1_state_reg.S2C_6) # ((S1_state_reg.S2C_5) # (!S1L26)));


--Y1L8 is registers:u_registers|addr_decoder:u_addr_decoder|SSPBDAT_WR~0
Y1L8 = (Y1L14 & (Y1L6 & !R_W_IO));


--B1_FIFO_OD[1] is fifo:int_fifo|FIFO_OD[1]
--register power-up is low

B1_FIFO_OD[1] = DFFEAS(B1L484, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[2] is fifo:int_fifo|FIFO_OD[2]
--register power-up is low

B1_FIFO_OD[2] = DFFEAS(B1L479, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[3] is fifo:int_fifo|FIFO_OD[3]
--register power-up is low

B1_FIFO_OD[3] = DFFEAS(B1L474, SCLK,  ,  ,  ,  ,  ,  ,  );


--Y1_CLR_INT is registers:u_registers|addr_decoder:u_addr_decoder|CLR_INT
Y1_CLR_INT = (ADDR[4] & (Y1L14 & (!ADDR[2] & !ADDR[6])));


--AB1L7 is registers:u_registers|registers_istr:u_registers_istr|INT_P~0
AB1L7 = (!Y1_CLR_INT & ((Y1L5 & ((!AB1L5))) # (!Y1L5 & (AB1_INT_P))));


--B1_FIFO_OD[4] is fifo:int_fifo|FIFO_OD[4]
--register power-up is low

B1_FIFO_OD[4] = DFFEAS(B1L469, SCLK,  ,  ,  ,  ,  ,  ,  );


--AB1L2 is registers:u_registers|registers_istr:u_registers_istr|E_INT~0
AB1L2 = (!Y1_CLR_INT & ((Y1L5 & (INTA)) # (!Y1L5 & ((AB1_E_INT)))));


--B1_FIFO_OD[5] is fifo:int_fifo|FIFO_OD[5]
--register power-up is low

B1_FIFO_OD[5] = DFFEAS(B1L464, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[6] is fifo:int_fifo|FIFO_OD[6]
--register power-up is low

B1_FIFO_OD[6] = DFFEAS(B1L459, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[7] is fifo:int_fifo|FIFO_OD[7]
--register power-up is low

B1_FIFO_OD[7] = DFFEAS(B1L454, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[8] is fifo:int_fifo|FIFO_OD[8]
--register power-up is low

B1_FIFO_OD[8] = DFFEAS(B1L449, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[9] is fifo:int_fifo|FIFO_OD[9]
--register power-up is low

B1_FIFO_OD[9] = DFFEAS(B1L444, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[10] is fifo:int_fifo|FIFO_OD[10]
--register power-up is low

B1_FIFO_OD[10] = DFFEAS(B1L439, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[11] is fifo:int_fifo|FIFO_OD[11]
--register power-up is low

B1_FIFO_OD[11] = DFFEAS(B1L434, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[12] is fifo:int_fifo|FIFO_OD[12]
--register power-up is low

B1_FIFO_OD[12] = DFFEAS(B1L429, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[13] is fifo:int_fifo|FIFO_OD[13]
--register power-up is low

B1_FIFO_OD[13] = DFFEAS(B1L424, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[14] is fifo:int_fifo|FIFO_OD[14]
--register power-up is low

B1_FIFO_OD[14] = DFFEAS(B1L419, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[15] is fifo:int_fifo|FIFO_OD[15]
--register power-up is low

B1_FIFO_OD[15] = DFFEAS(B1L414, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[16] is fifo:int_fifo|FIFO_OD[16]
--register power-up is low

B1_FIFO_OD[16] = DFFEAS(B1L409, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[17] is fifo:int_fifo|FIFO_OD[17]
--register power-up is low

B1_FIFO_OD[17] = DFFEAS(B1L404, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[18] is fifo:int_fifo|FIFO_OD[18]
--register power-up is low

B1_FIFO_OD[18] = DFFEAS(B1L399, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[19] is fifo:int_fifo|FIFO_OD[19]
--register power-up is low

B1_FIFO_OD[19] = DFFEAS(B1L394, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[20] is fifo:int_fifo|FIFO_OD[20]
--register power-up is low

B1_FIFO_OD[20] = DFFEAS(B1L389, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[21] is fifo:int_fifo|FIFO_OD[21]
--register power-up is low

B1_FIFO_OD[21] = DFFEAS(B1L384, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[22] is fifo:int_fifo|FIFO_OD[22]
--register power-up is low

B1_FIFO_OD[22] = DFFEAS(B1L379, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[23] is fifo:int_fifo|FIFO_OD[23]
--register power-up is low

B1_FIFO_OD[23] = DFFEAS(B1L374, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[24] is fifo:int_fifo|FIFO_OD[24]
--register power-up is low

B1_FIFO_OD[24] = DFFEAS(B1L369, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[25] is fifo:int_fifo|FIFO_OD[25]
--register power-up is low

B1_FIFO_OD[25] = DFFEAS(B1L364, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[26] is fifo:int_fifo|FIFO_OD[26]
--register power-up is low

B1_FIFO_OD[26] = DFFEAS(B1L359, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[27] is fifo:int_fifo|FIFO_OD[27]
--register power-up is low

B1_FIFO_OD[27] = DFFEAS(B1L354, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[28] is fifo:int_fifo|FIFO_OD[28]
--register power-up is low

B1_FIFO_OD[28] = DFFEAS(B1L349, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[29] is fifo:int_fifo|FIFO_OD[29]
--register power-up is low

B1_FIFO_OD[29] = DFFEAS(B1L344, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[30] is fifo:int_fifo|FIFO_OD[30]
--register power-up is low

B1_FIFO_OD[30] = DFFEAS(B1L339, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[31] is fifo:int_fifo|FIFO_OD[31]
--register power-up is low

B1_FIFO_OD[31] = DFFEAS(B1L334, SCLK,  ,  ,  ,  ,  ,  ,  );


--T1_UD_LATCH[0] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[0]
--register power-up is low

T1_UD_LATCH[0] = DFFEAS(DATA_IO[16], !R1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--C1_BRIDGEIN is CPU_SM:u_CPU_SM|BRIDGEIN
--register power-up is low

C1_BRIDGEIN = DFFEAS(N1_WideOr55, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--C1_DIEL is CPU_SM:u_CPU_SM|DIEL
--register power-up is low

C1_DIEL = DFFEAS(N1L58, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--F1_bDIEL is datapath:u_datapath|bDIEL
F1_bDIEL = (E1_CPU2S_o) # (C1_DIEL);


--T1L1 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[0]~0
T1L1 = (F1_bDIEL & (DATA_IO[0])) # (!F1_bDIEL & (((T1_UD_LATCH[0] & C1_BRIDGEIN))));


--C1_DIEH is CPU_SM:u_CPU_SM|DIEH
--register power-up is low

C1_DIEH = DFFEAS(N1L62, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--T1L9 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[16]~1
T1L9 = (DATA_IO[16] & ((E1_CPU2S_o) # (C1_DIEH)));


--V1_MuxSelect[4] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|MuxSelect[4]
V1_MuxSelect[4] = (ADDR[3] & E1_CPU2S_o);


--V1L33 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[3]~8
V1L33 = (E1_F2S_o & !H1_BO0);


--W1L22 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector7~0
W1L22 = (H1_BO0 & ((B1_FIFO_OD[16]) # (H1_BO1))) # (!H1_BO0 & ((!H1_BO1)));


--W1L23 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector7~1
W1L23 = (E1_F2S_o & (W1L22 & ((B1_FIFO_OD[0]) # (!H1_BO1)))) # (!E1_F2S_o & (B1_FIFO_OD[0]));


--W1L24 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector7~2
W1L24 = (V1L33 & ((W1L23 & ((B1_FIFO_OD[24]))) # (!W1L23 & (B1_FIFO_OD[8])))) # (!V1L33 & (((W1L23))));


--V1L34 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[3]~9
V1L34 = E1_CPU2S_o $ (!E1_F2S_o);


--S1_state_reg.F2S_2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.F2S_2
--register power-up is low

S1_state_reg.F2S_2 = DFFEAS(S1_state_reg.F2S_1, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--S1L22 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector9~0
S1L22 = (S1_state_reg.F2S_1) # ((S1L14) # ((S1_state_reg.F2S_3) # (S1_state_reg.F2S_2)));


--T1_UD_LATCH[1] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[1]
--register power-up is low

T1_UD_LATCH[1] = DFFEAS(DATA_IO[17], !R1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--T1L2 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[1]~2
T1L2 = (F1_bDIEL & (DATA_IO[1])) # (!F1_bDIEL & (((C1_BRIDGEIN & T1_UD_LATCH[1]))));


--T1L10 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[17]~3
T1L10 = (DATA_IO[17] & ((E1_CPU2S_o) # (C1_DIEH)));


--W1L19 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector6~0
W1L19 = (H1_BO0 & ((B1_FIFO_OD[17]) # ((H1_BO1)))) # (!H1_BO0 & (((B1_FIFO_OD[9]) # (!H1_BO1))));


--W1L20 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector6~1
W1L20 = (H1_BO0 & (((B1_FIFO_OD[1]) # (!H1_BO1)))) # (!H1_BO0 & ((B1_FIFO_OD[25]) # ((H1_BO1))));


--W1L21 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector6~2
W1L21 = (E1_F2S_o & (((W1L19 & W1L20)))) # (!E1_F2S_o & (B1_FIFO_OD[1]));


--T1_UD_LATCH[2] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[2]
--register power-up is low

T1_UD_LATCH[2] = DFFEAS(DATA_IO[18], !R1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--T1L3 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[2]~4
T1L3 = (F1_bDIEL & (DATA_IO[2])) # (!F1_bDIEL & (((C1_BRIDGEIN & T1_UD_LATCH[2]))));


--T1L11 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[18]~5
T1L11 = (DATA_IO[18] & ((E1_CPU2S_o) # (C1_DIEH)));


--W1L16 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector5~0
W1L16 = (H1_BO0 & ((B1_FIFO_OD[18]) # (H1_BO1))) # (!H1_BO0 & ((!H1_BO1)));


--W1L17 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector5~1
W1L17 = (E1_F2S_o & (W1L16 & ((B1_FIFO_OD[2]) # (!H1_BO1)))) # (!E1_F2S_o & (B1_FIFO_OD[2]));


--W1L18 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector5~2
W1L18 = (V1L33 & ((W1L17 & ((B1_FIFO_OD[26]))) # (!W1L17 & (B1_FIFO_OD[10])))) # (!V1L33 & (((W1L17))));


--T1_UD_LATCH[3] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[3]
--register power-up is low

T1_UD_LATCH[3] = DFFEAS(DATA_IO[19], !R1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--T1L4 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[3]~6
T1L4 = (F1_bDIEL & (DATA_IO[3])) # (!F1_bDIEL & (((C1_BRIDGEIN & T1_UD_LATCH[3]))));


--T1L12 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[19]~7
T1L12 = (DATA_IO[19] & ((E1_CPU2S_o) # (C1_DIEH)));


--W1L13 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector4~0
W1L13 = (H1_BO0 & ((B1_FIFO_OD[19]) # ((H1_BO1)))) # (!H1_BO0 & (((B1_FIFO_OD[11]) # (!H1_BO1))));


--W1L14 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector4~1
W1L14 = (H1_BO0 & (((B1_FIFO_OD[3]) # (!H1_BO1)))) # (!H1_BO0 & ((B1_FIFO_OD[27]) # ((H1_BO1))));


--W1L15 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector4~2
W1L15 = (E1_F2S_o & (((W1L13 & W1L14)))) # (!E1_F2S_o & (B1_FIFO_OD[3]));


--T1_UD_LATCH[4] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[4]
--register power-up is low

T1_UD_LATCH[4] = DFFEAS(DATA_IO[20], !R1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--T1L5 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[4]~8
T1L5 = (F1_bDIEL & (DATA_IO[4])) # (!F1_bDIEL & (((C1_BRIDGEIN & T1_UD_LATCH[4]))));


--T1L13 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[20]~9
T1L13 = (DATA_IO[20] & ((E1_CPU2S_o) # (C1_DIEH)));


--W1L10 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector3~0
W1L10 = (H1_BO0 & ((B1_FIFO_OD[20]) # (H1_BO1))) # (!H1_BO0 & ((!H1_BO1)));


--W1L11 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector3~1
W1L11 = (E1_F2S_o & (W1L10 & ((B1_FIFO_OD[4]) # (!H1_BO1)))) # (!E1_F2S_o & (B1_FIFO_OD[4]));


--W1L12 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector3~2
W1L12 = (V1L33 & ((W1L11 & ((B1_FIFO_OD[28]))) # (!W1L11 & (B1_FIFO_OD[12])))) # (!V1L33 & (((W1L11))));


--T1_UD_LATCH[5] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[5]
--register power-up is low

T1_UD_LATCH[5] = DFFEAS(DATA_IO[21], !R1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--T1L6 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[5]~10
T1L6 = (F1_bDIEL & (DATA_IO[5])) # (!F1_bDIEL & (((C1_BRIDGEIN & T1_UD_LATCH[5]))));


--T1L14 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[21]~11
T1L14 = (DATA_IO[21] & ((E1_CPU2S_o) # (C1_DIEH)));


--V1L35 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA__TX_LATCHED[3]~10
V1L35 = (E1_F2S_o & !H1_BO1);


--W1L7 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector2~0
W1L7 = (H1_BO0 & ((H1_BO1))) # (!H1_BO0 & ((B1_FIFO_OD[13]) # (!H1_BO1)));


--W1L8 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector2~1
W1L8 = (E1_F2S_o & (W1L7 & ((B1_FIFO_OD[5]) # (!H1_BO0)))) # (!E1_F2S_o & (B1_FIFO_OD[5]));


--W1L9 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector2~2
W1L9 = (V1L35 & ((W1L8 & ((B1_FIFO_OD[29]))) # (!W1L8 & (B1_FIFO_OD[21])))) # (!V1L35 & (((W1L8))));


--T1_UD_LATCH[6] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[6]
--register power-up is low

T1_UD_LATCH[6] = DFFEAS(DATA_IO[22], !R1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--T1L7 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[6]~12
T1L7 = (F1_bDIEL & (DATA_IO[6])) # (!F1_bDIEL & (((C1_BRIDGEIN & T1_UD_LATCH[6]))));


--T1L15 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[22]~13
T1L15 = (DATA_IO[22] & ((E1_CPU2S_o) # (C1_DIEH)));


--W1L4 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector1~0
W1L4 = (H1_BO0 & ((B1_FIFO_OD[22]) # (H1_BO1))) # (!H1_BO0 & ((!H1_BO1)));


--W1L5 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector1~1
W1L5 = (E1_F2S_o & (W1L4 & ((B1_FIFO_OD[6]) # (!H1_BO1)))) # (!E1_F2S_o & (B1_FIFO_OD[6]));


--W1L6 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector1~2
W1L6 = (V1L33 & ((W1L5 & ((B1_FIFO_OD[30]))) # (!W1L5 & (B1_FIFO_OD[14])))) # (!V1L33 & (((W1L5))));


--T1_UD_LATCH[7] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[7]
--register power-up is low

T1_UD_LATCH[7] = DFFEAS(DATA_IO[23], !R1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--T1L8 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[7]~14
T1L8 = (F1_bDIEL & (DATA_IO[7])) # (!F1_bDIEL & (((C1_BRIDGEIN & T1_UD_LATCH[7]))));


--T1L16 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[23]~15
T1L16 = (DATA_IO[23] & ((E1_CPU2S_o) # (C1_DIEH)));


--W1L1 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector0~0
W1L1 = (H1_BO0 & ((H1_BO1))) # (!H1_BO0 & ((B1_FIFO_OD[15]) # (!H1_BO1)));


--W1L2 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector0~1
W1L2 = (E1_F2S_o & (W1L1 & ((B1_FIFO_OD[7]) # (!H1_BO0)))) # (!E1_F2S_o & (B1_FIFO_OD[7]));


--W1L3 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector0~2
W1L3 = (V1L35 & ((W1L2 & ((B1_FIFO_OD[31]))) # (!W1L2 & (B1_FIFO_OD[23])))) # (!V1L35 & (((W1L2))));


--G1L2 is registers:u_registers|A1~0
G1L2 = (Y1_h_0C & ((R_W_IO & (G1_A1)) # (!R_W_IO & ((DATA_IO[25]))))) # (!Y1_h_0C & (G1_A1));


--N1L9 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector3~0
N1L9 = (_STERM & ((N1_state.s3) # ((N1_state.s4 & !N1L66)))) # (!_STERM & (((N1_state.s4 & !N1L66))));


--N1L8 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector2~0
N1L8 = (N1_state.s2) # ((N1_state.s15 & (!N1L3 & !N1L30)));


--N1L34 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector18~1
N1L34 = (C1_FLUSHFIFO & (N1L33 & !J1_FIFOFULL));


--N1L35 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector18~2
N1L35 = (!J1_FIFOEMPTY & ((N1_state.s15) # ((N1L34 & !C1L24))));


--N1L36 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector18~3
N1L36 = (N1L35) # ((C1L24 & (N1L11 & !G1_A1)));


--S1_INCBO is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|INCBO
S1_INCBO = (S1_state_reg.S2F_3) # (S1_state_reg.F2S_3);


--N1L24 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector12~0
N1L24 = (_STERM & ((N1_state.s23) # ((N1_state.s24 & !N1L66)))) # (!_STERM & (((N1_state.s24 & !N1L66))));


--N1_state.s33 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s33
--register power-up is low

N1_state.s33 = DFFEAS(N1L79, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1_state.s22 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|state.s22
--register power-up is low

N1_state.s22 = DFFEAS(N1L76, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1L23 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector11~0
N1L23 = (N1_state.s22) # ((!J1_FIFOFULL & N1_state.s35));


--J1L21 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~9
J1L21 = (J1_DOWN[5]) # (J1_UP[1]);


--S1_state_reg.S2F_2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2F_2
--register power-up is low

S1_state_reg.S2F_2 = DFFEAS(S1_state_reg.S2F_1, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1L60 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector29~3
N1L60 = (!N1L23 & (!N1_state.s30 & (!N1_state.s26 & !N1_state.s27)));


--N1L40 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector20~1
N1L40 = (N1_state.s8) # ((N1_state.s32) # ((N1_state.s12) # (N1_state.s24)));


--N1L41 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector20~2
N1L41 = (!C1_DSACK_LATCHED_[0] & (!C1_DSACK_LATCHED_[1] & ((N1_state.s4) # (N1L40))));


--N1L45 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector23~0
N1L45 = (_STERM & ((N1L41) # ((!N1L59) # (!N1L18))));


--N1L46 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector23~1
N1L46 = ((N1L45) # ((N1_state.s28 & C1L33))) # (!N1L60);


--N1L42 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector20~3
N1L42 = (N1_state.s6) # ((N1L46) # (!N1L39));


--BB1L11 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2]~1
BB1L11 = (BB1_TERM_COUNTER[2]) # ((BB1_TERM_COUNTER[1] & (BB1_TERM_COUNTER[0] & BB1L10)));


--BB1L8 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]~2
BB1L8 = (BB1_TERM_COUNTER[1] & ((BB1_TERM_COUNTER[2]) # ((!BB1L10) # (!BB1_TERM_COUNTER[0])))) # (!BB1_TERM_COUNTER[1] & (((BB1_TERM_COUNTER[0] & BB1L10))));


--BB1L6 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]~3
BB1L6 = (BB1_TERM_COUNTER[0] & (((BB1_TERM_COUNTER[2] & BB1_TERM_COUNTER[1])) # (!BB1L10))) # (!BB1_TERM_COUNTER[0] & (((BB1L10))));


--N1L64 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|WideOr2~0
N1L64 = (G1_A1) # (((!X1L1 & C1L24)) # (!C1_nCYCLEDONE));


--N1L73 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|next_state.s2~0
N1L73 = (C1_BGRANT_ & (N1_state.s1 & !N1L64));


--B1_BUFFER[6][0] is fifo:int_fifo|BUFFER[6][0]
--register power-up is low

B1_BUFFER[6][0] = DFFEAS(F1L1, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L225,  ,  ,  ,  );


--K2_COUNT[1] is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]
--register power-up is low

K2_COUNT[1] = DFFEAS(K2L5, R1_wire_pll1_clk[2], Z1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--B1_BUFFER[5][0] is fifo:int_fifo|BUFFER[5][0]
--register power-up is low

B1_BUFFER[5][0] = DFFEAS(F1L1, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L188,  ,  ,  ,  );


--K2_COUNT[0] is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]
--register power-up is low

K2_COUNT[0] = DFFEAS(K2L3, R1_wire_pll1_clk[2], Z1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--B1_BUFFER[4][0] is fifo:int_fifo|BUFFER[4][0]
--register power-up is low

B1_BUFFER[4][0] = DFFEAS(F1L1, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L151,  ,  ,  ,  );


--B1L485 is fifo:int_fifo|Mux31~0
B1L485 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][0])) # (!K2_COUNT[0] & ((B1_BUFFER[4][0])))));


--B1_BUFFER[7][0] is fifo:int_fifo|BUFFER[7][0]
--register power-up is low

B1_BUFFER[7][0] = DFFEAS(F1L1, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L262,  ,  ,  ,  );


--B1L486 is fifo:int_fifo|Mux31~1
B1L486 = (K2_COUNT[1] & ((B1L485 & ((B1_BUFFER[7][0]))) # (!B1L485 & (B1_BUFFER[6][0])))) # (!K2_COUNT[1] & (((B1L485))));


--B1_BUFFER[2][0] is fifo:int_fifo|BUFFER[2][0]
--register power-up is low

B1_BUFFER[2][0] = DFFEAS(F1L1, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L77,  ,  ,  ,  );


--B1_BUFFER[1][0] is fifo:int_fifo|BUFFER[1][0]
--register power-up is low

B1_BUFFER[1][0] = DFFEAS(F1L1, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L40,  ,  ,  ,  );


--B1_BUFFER[0][0] is fifo:int_fifo|BUFFER[0][0]
--register power-up is low

B1_BUFFER[0][0] = DFFEAS(F1L1, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L3,  ,  ,  ,  );


--B1L487 is fifo:int_fifo|Mux31~2
B1L487 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[1][0])) # (!K2_COUNT[0] & ((B1_BUFFER[0][0])))));


--B1_BUFFER[3][0] is fifo:int_fifo|BUFFER[3][0]
--register power-up is low

B1_BUFFER[3][0] = DFFEAS(F1L1, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L114,  ,  ,  ,  );


--B1L488 is fifo:int_fifo|Mux31~3
B1L488 = (K2_COUNT[1] & ((B1L487 & ((B1_BUFFER[3][0]))) # (!B1L487 & (B1_BUFFER[2][0])))) # (!K2_COUNT[1] & (((B1L487))));


--K2_COUNT[2] is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]
--register power-up is low

K2_COUNT[2] = DFFEAS(K2L8, R1_wire_pll1_clk[2], Z1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--B1L489 is fifo:int_fifo|Mux31~4
B1L489 = (K2_COUNT[2] & (B1L486)) # (!K2_COUNT[2] & ((B1L488)));


--B1_BUFFER[6][1] is fifo:int_fifo|BUFFER[6][1]
--register power-up is low

B1_BUFFER[6][1] = DFFEAS(F1L2, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L225,  ,  ,  ,  );


--B1_BUFFER[5][1] is fifo:int_fifo|BUFFER[5][1]
--register power-up is low

B1_BUFFER[5][1] = DFFEAS(F1L2, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L188,  ,  ,  ,  );


--B1_BUFFER[4][1] is fifo:int_fifo|BUFFER[4][1]
--register power-up is low

B1_BUFFER[4][1] = DFFEAS(F1L2, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L151,  ,  ,  ,  );


--B1L480 is fifo:int_fifo|Mux30~0
B1L480 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][1])) # (!K2_COUNT[0] & ((B1_BUFFER[4][1])))));


--B1_BUFFER[7][1] is fifo:int_fifo|BUFFER[7][1]
--register power-up is low

B1_BUFFER[7][1] = DFFEAS(F1L2, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L262,  ,  ,  ,  );


--B1L481 is fifo:int_fifo|Mux30~1
B1L481 = (K2_COUNT[1] & ((B1L480 & ((B1_BUFFER[7][1]))) # (!B1L480 & (B1_BUFFER[6][1])))) # (!K2_COUNT[1] & (((B1L480))));


--B1_BUFFER[1][1] is fifo:int_fifo|BUFFER[1][1]
--register power-up is low

B1_BUFFER[1][1] = DFFEAS(F1L2, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L40,  ,  ,  ,  );


--B1_BUFFER[2][1] is fifo:int_fifo|BUFFER[2][1]
--register power-up is low

B1_BUFFER[2][1] = DFFEAS(F1L2, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L77,  ,  ,  ,  );


--B1_BUFFER[0][1] is fifo:int_fifo|BUFFER[0][1]
--register power-up is low

B1_BUFFER[0][1] = DFFEAS(F1L2, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L3,  ,  ,  ,  );


--B1L482 is fifo:int_fifo|Mux30~2
B1L482 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][1])) # (!K2_COUNT[1] & ((B1_BUFFER[0][1])))));


--B1_BUFFER[3][1] is fifo:int_fifo|BUFFER[3][1]
--register power-up is low

B1_BUFFER[3][1] = DFFEAS(F1L2, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L114,  ,  ,  ,  );


--B1L483 is fifo:int_fifo|Mux30~3
B1L483 = (K2_COUNT[0] & ((B1L482 & ((B1_BUFFER[3][1]))) # (!B1L482 & (B1_BUFFER[1][1])))) # (!K2_COUNT[0] & (((B1L482))));


--B1L484 is fifo:int_fifo|Mux30~4
B1L484 = (K2_COUNT[2] & (B1L481)) # (!K2_COUNT[2] & ((B1L483)));


--B1_BUFFER[6][2] is fifo:int_fifo|BUFFER[6][2]
--register power-up is low

B1_BUFFER[6][2] = DFFEAS(F1L3, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L225,  ,  ,  ,  );


--B1_BUFFER[5][2] is fifo:int_fifo|BUFFER[5][2]
--register power-up is low

B1_BUFFER[5][2] = DFFEAS(F1L3, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L188,  ,  ,  ,  );


--B1_BUFFER[4][2] is fifo:int_fifo|BUFFER[4][2]
--register power-up is low

B1_BUFFER[4][2] = DFFEAS(F1L3, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L151,  ,  ,  ,  );


--B1L475 is fifo:int_fifo|Mux29~0
B1L475 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][2])) # (!K2_COUNT[0] & ((B1_BUFFER[4][2])))));


--B1_BUFFER[7][2] is fifo:int_fifo|BUFFER[7][2]
--register power-up is low

B1_BUFFER[7][2] = DFFEAS(F1L3, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L262,  ,  ,  ,  );


--B1L476 is fifo:int_fifo|Mux29~1
B1L476 = (K2_COUNT[1] & ((B1L475 & ((B1_BUFFER[7][2]))) # (!B1L475 & (B1_BUFFER[6][2])))) # (!K2_COUNT[1] & (((B1L475))));


--B1_BUFFER[1][2] is fifo:int_fifo|BUFFER[1][2]
--register power-up is low

B1_BUFFER[1][2] = DFFEAS(F1L3, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L40,  ,  ,  ,  );


--B1_BUFFER[2][2] is fifo:int_fifo|BUFFER[2][2]
--register power-up is low

B1_BUFFER[2][2] = DFFEAS(F1L3, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L77,  ,  ,  ,  );


--B1_BUFFER[0][2] is fifo:int_fifo|BUFFER[0][2]
--register power-up is low

B1_BUFFER[0][2] = DFFEAS(F1L3, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L3,  ,  ,  ,  );


--B1L477 is fifo:int_fifo|Mux29~2
B1L477 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][2])) # (!K2_COUNT[1] & ((B1_BUFFER[0][2])))));


--B1_BUFFER[3][2] is fifo:int_fifo|BUFFER[3][2]
--register power-up is low

B1_BUFFER[3][2] = DFFEAS(F1L3, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L114,  ,  ,  ,  );


--B1L478 is fifo:int_fifo|Mux29~3
B1L478 = (K2_COUNT[0] & ((B1L477 & ((B1_BUFFER[3][2]))) # (!B1L477 & (B1_BUFFER[1][2])))) # (!K2_COUNT[0] & (((B1L477))));


--B1L479 is fifo:int_fifo|Mux29~4
B1L479 = (K2_COUNT[2] & (B1L476)) # (!K2_COUNT[2] & ((B1L478)));


--B1_BUFFER[6][3] is fifo:int_fifo|BUFFER[6][3]
--register power-up is low

B1_BUFFER[6][3] = DFFEAS(F1L4, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L225,  ,  ,  ,  );


--B1_BUFFER[5][3] is fifo:int_fifo|BUFFER[5][3]
--register power-up is low

B1_BUFFER[5][3] = DFFEAS(F1L4, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L188,  ,  ,  ,  );


--B1_BUFFER[4][3] is fifo:int_fifo|BUFFER[4][3]
--register power-up is low

B1_BUFFER[4][3] = DFFEAS(F1L4, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L151,  ,  ,  ,  );


--B1L470 is fifo:int_fifo|Mux28~0
B1L470 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][3])) # (!K2_COUNT[0] & ((B1_BUFFER[4][3])))));


--B1_BUFFER[7][3] is fifo:int_fifo|BUFFER[7][3]
--register power-up is low

B1_BUFFER[7][3] = DFFEAS(F1L4, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L262,  ,  ,  ,  );


--B1L471 is fifo:int_fifo|Mux28~1
B1L471 = (K2_COUNT[1] & ((B1L470 & ((B1_BUFFER[7][3]))) # (!B1L470 & (B1_BUFFER[6][3])))) # (!K2_COUNT[1] & (((B1L470))));


--B1_BUFFER[1][3] is fifo:int_fifo|BUFFER[1][3]
--register power-up is low

B1_BUFFER[1][3] = DFFEAS(F1L4, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L40,  ,  ,  ,  );


--B1_BUFFER[2][3] is fifo:int_fifo|BUFFER[2][3]
--register power-up is low

B1_BUFFER[2][3] = DFFEAS(F1L4, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L77,  ,  ,  ,  );


--B1_BUFFER[0][3] is fifo:int_fifo|BUFFER[0][3]
--register power-up is low

B1_BUFFER[0][3] = DFFEAS(F1L4, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L3,  ,  ,  ,  );


--B1L472 is fifo:int_fifo|Mux28~2
B1L472 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][3])) # (!K2_COUNT[1] & ((B1_BUFFER[0][3])))));


--B1_BUFFER[3][3] is fifo:int_fifo|BUFFER[3][3]
--register power-up is low

B1_BUFFER[3][3] = DFFEAS(F1L4, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L114,  ,  ,  ,  );


--B1L473 is fifo:int_fifo|Mux28~3
B1L473 = (K2_COUNT[0] & ((B1L472 & ((B1_BUFFER[3][3]))) # (!B1L472 & (B1_BUFFER[1][3])))) # (!K2_COUNT[0] & (((B1L472))));


--B1L474 is fifo:int_fifo|Mux28~4
B1L474 = (K2_COUNT[2] & (B1L471)) # (!K2_COUNT[2] & ((B1L473)));


--B1_BUFFER[6][4] is fifo:int_fifo|BUFFER[6][4]
--register power-up is low

B1_BUFFER[6][4] = DFFEAS(F1L5, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L225,  ,  ,  ,  );


--B1_BUFFER[5][4] is fifo:int_fifo|BUFFER[5][4]
--register power-up is low

B1_BUFFER[5][4] = DFFEAS(F1L5, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L188,  ,  ,  ,  );


--B1_BUFFER[4][4] is fifo:int_fifo|BUFFER[4][4]
--register power-up is low

B1_BUFFER[4][4] = DFFEAS(F1L5, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L151,  ,  ,  ,  );


--B1L465 is fifo:int_fifo|Mux27~0
B1L465 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][4])) # (!K2_COUNT[0] & ((B1_BUFFER[4][4])))));


--B1_BUFFER[7][4] is fifo:int_fifo|BUFFER[7][4]
--register power-up is low

B1_BUFFER[7][4] = DFFEAS(F1L5, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L262,  ,  ,  ,  );


--B1L466 is fifo:int_fifo|Mux27~1
B1L466 = (K2_COUNT[1] & ((B1L465 & ((B1_BUFFER[7][4]))) # (!B1L465 & (B1_BUFFER[6][4])))) # (!K2_COUNT[1] & (((B1L465))));


--B1_BUFFER[1][4] is fifo:int_fifo|BUFFER[1][4]
--register power-up is low

B1_BUFFER[1][4] = DFFEAS(F1L5, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L40,  ,  ,  ,  );


--B1_BUFFER[2][4] is fifo:int_fifo|BUFFER[2][4]
--register power-up is low

B1_BUFFER[2][4] = DFFEAS(F1L5, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L77,  ,  ,  ,  );


--B1_BUFFER[0][4] is fifo:int_fifo|BUFFER[0][4]
--register power-up is low

B1_BUFFER[0][4] = DFFEAS(F1L5, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L3,  ,  ,  ,  );


--B1L467 is fifo:int_fifo|Mux27~2
B1L467 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][4])) # (!K2_COUNT[1] & ((B1_BUFFER[0][4])))));


--B1_BUFFER[3][4] is fifo:int_fifo|BUFFER[3][4]
--register power-up is low

B1_BUFFER[3][4] = DFFEAS(F1L5, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L114,  ,  ,  ,  );


--B1L468 is fifo:int_fifo|Mux27~3
B1L468 = (K2_COUNT[0] & ((B1L467 & ((B1_BUFFER[3][4]))) # (!B1L467 & (B1_BUFFER[1][4])))) # (!K2_COUNT[0] & (((B1L467))));


--B1L469 is fifo:int_fifo|Mux27~4
B1L469 = (K2_COUNT[2] & (B1L466)) # (!K2_COUNT[2] & ((B1L468)));


--B1_BUFFER[6][5] is fifo:int_fifo|BUFFER[6][5]
--register power-up is low

B1_BUFFER[6][5] = DFFEAS(F1L6, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L225,  ,  ,  ,  );


--B1_BUFFER[5][5] is fifo:int_fifo|BUFFER[5][5]
--register power-up is low

B1_BUFFER[5][5] = DFFEAS(F1L6, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L188,  ,  ,  ,  );


--B1_BUFFER[4][5] is fifo:int_fifo|BUFFER[4][5]
--register power-up is low

B1_BUFFER[4][5] = DFFEAS(F1L6, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L151,  ,  ,  ,  );


--B1L460 is fifo:int_fifo|Mux26~0
B1L460 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][5])) # (!K2_COUNT[0] & ((B1_BUFFER[4][5])))));


--B1_BUFFER[7][5] is fifo:int_fifo|BUFFER[7][5]
--register power-up is low

B1_BUFFER[7][5] = DFFEAS(F1L6, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L262,  ,  ,  ,  );


--B1L461 is fifo:int_fifo|Mux26~1
B1L461 = (K2_COUNT[1] & ((B1L460 & ((B1_BUFFER[7][5]))) # (!B1L460 & (B1_BUFFER[6][5])))) # (!K2_COUNT[1] & (((B1L460))));


--B1_BUFFER[1][5] is fifo:int_fifo|BUFFER[1][5]
--register power-up is low

B1_BUFFER[1][5] = DFFEAS(F1L6, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L40,  ,  ,  ,  );


--B1_BUFFER[2][5] is fifo:int_fifo|BUFFER[2][5]
--register power-up is low

B1_BUFFER[2][5] = DFFEAS(F1L6, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L77,  ,  ,  ,  );


--B1_BUFFER[0][5] is fifo:int_fifo|BUFFER[0][5]
--register power-up is low

B1_BUFFER[0][5] = DFFEAS(F1L6, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L3,  ,  ,  ,  );


--B1L462 is fifo:int_fifo|Mux26~2
B1L462 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][5])) # (!K2_COUNT[1] & ((B1_BUFFER[0][5])))));


--B1_BUFFER[3][5] is fifo:int_fifo|BUFFER[3][5]
--register power-up is low

B1_BUFFER[3][5] = DFFEAS(F1L6, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L114,  ,  ,  ,  );


--B1L463 is fifo:int_fifo|Mux26~3
B1L463 = (K2_COUNT[0] & ((B1L462 & ((B1_BUFFER[3][5]))) # (!B1L462 & (B1_BUFFER[1][5])))) # (!K2_COUNT[0] & (((B1L462))));


--B1L464 is fifo:int_fifo|Mux26~4
B1L464 = (K2_COUNT[2] & (B1L461)) # (!K2_COUNT[2] & ((B1L463)));


--B1_BUFFER[6][6] is fifo:int_fifo|BUFFER[6][6]
--register power-up is low

B1_BUFFER[6][6] = DFFEAS(F1L7, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L225,  ,  ,  ,  );


--B1_BUFFER[5][6] is fifo:int_fifo|BUFFER[5][6]
--register power-up is low

B1_BUFFER[5][6] = DFFEAS(F1L7, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L188,  ,  ,  ,  );


--B1_BUFFER[4][6] is fifo:int_fifo|BUFFER[4][6]
--register power-up is low

B1_BUFFER[4][6] = DFFEAS(F1L7, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L151,  ,  ,  ,  );


--B1L455 is fifo:int_fifo|Mux25~0
B1L455 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][6])) # (!K2_COUNT[0] & ((B1_BUFFER[4][6])))));


--B1_BUFFER[7][6] is fifo:int_fifo|BUFFER[7][6]
--register power-up is low

B1_BUFFER[7][6] = DFFEAS(F1L7, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L262,  ,  ,  ,  );


--B1L456 is fifo:int_fifo|Mux25~1
B1L456 = (K2_COUNT[1] & ((B1L455 & ((B1_BUFFER[7][6]))) # (!B1L455 & (B1_BUFFER[6][6])))) # (!K2_COUNT[1] & (((B1L455))));


--B1_BUFFER[1][6] is fifo:int_fifo|BUFFER[1][6]
--register power-up is low

B1_BUFFER[1][6] = DFFEAS(F1L7, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L40,  ,  ,  ,  );


--B1_BUFFER[2][6] is fifo:int_fifo|BUFFER[2][6]
--register power-up is low

B1_BUFFER[2][6] = DFFEAS(F1L7, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L77,  ,  ,  ,  );


--B1_BUFFER[0][6] is fifo:int_fifo|BUFFER[0][6]
--register power-up is low

B1_BUFFER[0][6] = DFFEAS(F1L7, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L3,  ,  ,  ,  );


--B1L457 is fifo:int_fifo|Mux25~2
B1L457 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][6])) # (!K2_COUNT[1] & ((B1_BUFFER[0][6])))));


--B1_BUFFER[3][6] is fifo:int_fifo|BUFFER[3][6]
--register power-up is low

B1_BUFFER[3][6] = DFFEAS(F1L7, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L114,  ,  ,  ,  );


--B1L458 is fifo:int_fifo|Mux25~3
B1L458 = (K2_COUNT[0] & ((B1L457 & ((B1_BUFFER[3][6]))) # (!B1L457 & (B1_BUFFER[1][6])))) # (!K2_COUNT[0] & (((B1L457))));


--B1L459 is fifo:int_fifo|Mux25~4
B1L459 = (K2_COUNT[2] & (B1L456)) # (!K2_COUNT[2] & ((B1L458)));


--B1_BUFFER[6][7] is fifo:int_fifo|BUFFER[6][7]
--register power-up is low

B1_BUFFER[6][7] = DFFEAS(F1L8, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L225,  ,  ,  ,  );


--B1_BUFFER[5][7] is fifo:int_fifo|BUFFER[5][7]
--register power-up is low

B1_BUFFER[5][7] = DFFEAS(F1L8, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L188,  ,  ,  ,  );


--B1_BUFFER[4][7] is fifo:int_fifo|BUFFER[4][7]
--register power-up is low

B1_BUFFER[4][7] = DFFEAS(F1L8, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L151,  ,  ,  ,  );


--B1L450 is fifo:int_fifo|Mux24~0
B1L450 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][7])) # (!K2_COUNT[0] & ((B1_BUFFER[4][7])))));


--B1_BUFFER[7][7] is fifo:int_fifo|BUFFER[7][7]
--register power-up is low

B1_BUFFER[7][7] = DFFEAS(F1L8, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L262,  ,  ,  ,  );


--B1L451 is fifo:int_fifo|Mux24~1
B1L451 = (K2_COUNT[1] & ((B1L450 & ((B1_BUFFER[7][7]))) # (!B1L450 & (B1_BUFFER[6][7])))) # (!K2_COUNT[1] & (((B1L450))));


--B1_BUFFER[1][7] is fifo:int_fifo|BUFFER[1][7]
--register power-up is low

B1_BUFFER[1][7] = DFFEAS(F1L8, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L40,  ,  ,  ,  );


--B1_BUFFER[2][7] is fifo:int_fifo|BUFFER[2][7]
--register power-up is low

B1_BUFFER[2][7] = DFFEAS(F1L8, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L77,  ,  ,  ,  );


--B1_BUFFER[0][7] is fifo:int_fifo|BUFFER[0][7]
--register power-up is low

B1_BUFFER[0][7] = DFFEAS(F1L8, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L3,  ,  ,  ,  );


--B1L452 is fifo:int_fifo|Mux24~2
B1L452 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][7])) # (!K2_COUNT[1] & ((B1_BUFFER[0][7])))));


--B1_BUFFER[3][7] is fifo:int_fifo|BUFFER[3][7]
--register power-up is low

B1_BUFFER[3][7] = DFFEAS(F1L8, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L114,  ,  ,  ,  );


--B1L453 is fifo:int_fifo|Mux24~3
B1L453 = (K2_COUNT[0] & ((B1L452 & ((B1_BUFFER[3][7]))) # (!B1L452 & (B1_BUFFER[1][7])))) # (!K2_COUNT[0] & (((B1L452))));


--B1L454 is fifo:int_fifo|Mux24~4
B1L454 = (K2_COUNT[2] & (B1L451)) # (!K2_COUNT[2] & ((B1L453)));


--B1_BUFFER[6][8] is fifo:int_fifo|BUFFER[6][8]
--register power-up is low

B1_BUFFER[6][8] = DFFEAS(F1L10, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L234,  ,  ,  ,  );


--B1_BUFFER[5][8] is fifo:int_fifo|BUFFER[5][8]
--register power-up is low

B1_BUFFER[5][8] = DFFEAS(F1L10, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L197,  ,  ,  ,  );


--B1_BUFFER[4][8] is fifo:int_fifo|BUFFER[4][8]
--register power-up is low

B1_BUFFER[4][8] = DFFEAS(F1L10, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L160,  ,  ,  ,  );


--B1L445 is fifo:int_fifo|Mux23~0
B1L445 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][8])) # (!K2_COUNT[0] & ((B1_BUFFER[4][8])))));


--B1_BUFFER[7][8] is fifo:int_fifo|BUFFER[7][8]
--register power-up is low

B1_BUFFER[7][8] = DFFEAS(F1L10, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L271,  ,  ,  ,  );


--B1L446 is fifo:int_fifo|Mux23~1
B1L446 = (K2_COUNT[1] & ((B1L445 & ((B1_BUFFER[7][8]))) # (!B1L445 & (B1_BUFFER[6][8])))) # (!K2_COUNT[1] & (((B1L445))));


--B1_BUFFER[1][8] is fifo:int_fifo|BUFFER[1][8]
--register power-up is low

B1_BUFFER[1][8] = DFFEAS(F1L10, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L49,  ,  ,  ,  );


--B1_BUFFER[2][8] is fifo:int_fifo|BUFFER[2][8]
--register power-up is low

B1_BUFFER[2][8] = DFFEAS(F1L10, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L86,  ,  ,  ,  );


--B1_BUFFER[0][8] is fifo:int_fifo|BUFFER[0][8]
--register power-up is low

B1_BUFFER[0][8] = DFFEAS(F1L10, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L12,  ,  ,  ,  );


--B1L447 is fifo:int_fifo|Mux23~2
B1L447 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][8])) # (!K2_COUNT[1] & ((B1_BUFFER[0][8])))));


--B1_BUFFER[3][8] is fifo:int_fifo|BUFFER[3][8]
--register power-up is low

B1_BUFFER[3][8] = DFFEAS(F1L10, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L123,  ,  ,  ,  );


--B1L448 is fifo:int_fifo|Mux23~3
B1L448 = (K2_COUNT[0] & ((B1L447 & ((B1_BUFFER[3][8]))) # (!B1L447 & (B1_BUFFER[1][8])))) # (!K2_COUNT[0] & (((B1L447))));


--B1L449 is fifo:int_fifo|Mux23~4
B1L449 = (K2_COUNT[2] & (B1L446)) # (!K2_COUNT[2] & ((B1L448)));


--B1_BUFFER[6][9] is fifo:int_fifo|BUFFER[6][9]
--register power-up is low

B1_BUFFER[6][9] = DFFEAS(F1L12, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L234,  ,  ,  ,  );


--B1_BUFFER[5][9] is fifo:int_fifo|BUFFER[5][9]
--register power-up is low

B1_BUFFER[5][9] = DFFEAS(F1L12, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L197,  ,  ,  ,  );


--B1_BUFFER[4][9] is fifo:int_fifo|BUFFER[4][9]
--register power-up is low

B1_BUFFER[4][9] = DFFEAS(F1L12, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L160,  ,  ,  ,  );


--B1L440 is fifo:int_fifo|Mux22~0
B1L440 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][9])) # (!K2_COUNT[0] & ((B1_BUFFER[4][9])))));


--B1_BUFFER[7][9] is fifo:int_fifo|BUFFER[7][9]
--register power-up is low

B1_BUFFER[7][9] = DFFEAS(F1L12, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L271,  ,  ,  ,  );


--B1L441 is fifo:int_fifo|Mux22~1
B1L441 = (K2_COUNT[1] & ((B1L440 & ((B1_BUFFER[7][9]))) # (!B1L440 & (B1_BUFFER[6][9])))) # (!K2_COUNT[1] & (((B1L440))));


--B1_BUFFER[1][9] is fifo:int_fifo|BUFFER[1][9]
--register power-up is low

B1_BUFFER[1][9] = DFFEAS(F1L12, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L49,  ,  ,  ,  );


--B1_BUFFER[2][9] is fifo:int_fifo|BUFFER[2][9]
--register power-up is low

B1_BUFFER[2][9] = DFFEAS(F1L12, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L86,  ,  ,  ,  );


--B1_BUFFER[0][9] is fifo:int_fifo|BUFFER[0][9]
--register power-up is low

B1_BUFFER[0][9] = DFFEAS(F1L12, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L12,  ,  ,  ,  );


--B1L442 is fifo:int_fifo|Mux22~2
B1L442 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][9])) # (!K2_COUNT[1] & ((B1_BUFFER[0][9])))));


--B1_BUFFER[3][9] is fifo:int_fifo|BUFFER[3][9]
--register power-up is low

B1_BUFFER[3][9] = DFFEAS(F1L12, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L123,  ,  ,  ,  );


--B1L443 is fifo:int_fifo|Mux22~3
B1L443 = (K2_COUNT[0] & ((B1L442 & ((B1_BUFFER[3][9]))) # (!B1L442 & (B1_BUFFER[1][9])))) # (!K2_COUNT[0] & (((B1L442))));


--B1L444 is fifo:int_fifo|Mux22~4
B1L444 = (K2_COUNT[2] & (B1L441)) # (!K2_COUNT[2] & ((B1L443)));


--B1_BUFFER[6][10] is fifo:int_fifo|BUFFER[6][10]
--register power-up is low

B1_BUFFER[6][10] = DFFEAS(F1L14, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L234,  ,  ,  ,  );


--B1_BUFFER[5][10] is fifo:int_fifo|BUFFER[5][10]
--register power-up is low

B1_BUFFER[5][10] = DFFEAS(F1L14, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L197,  ,  ,  ,  );


--B1_BUFFER[4][10] is fifo:int_fifo|BUFFER[4][10]
--register power-up is low

B1_BUFFER[4][10] = DFFEAS(F1L14, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L160,  ,  ,  ,  );


--B1L435 is fifo:int_fifo|Mux21~0
B1L435 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][10])) # (!K2_COUNT[0] & ((B1_BUFFER[4][10])))));


--B1_BUFFER[7][10] is fifo:int_fifo|BUFFER[7][10]
--register power-up is low

B1_BUFFER[7][10] = DFFEAS(F1L14, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L271,  ,  ,  ,  );


--B1L436 is fifo:int_fifo|Mux21~1
B1L436 = (K2_COUNT[1] & ((B1L435 & ((B1_BUFFER[7][10]))) # (!B1L435 & (B1_BUFFER[6][10])))) # (!K2_COUNT[1] & (((B1L435))));


--B1_BUFFER[1][10] is fifo:int_fifo|BUFFER[1][10]
--register power-up is low

B1_BUFFER[1][10] = DFFEAS(F1L14, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L49,  ,  ,  ,  );


--B1_BUFFER[2][10] is fifo:int_fifo|BUFFER[2][10]
--register power-up is low

B1_BUFFER[2][10] = DFFEAS(F1L14, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L86,  ,  ,  ,  );


--B1_BUFFER[0][10] is fifo:int_fifo|BUFFER[0][10]
--register power-up is low

B1_BUFFER[0][10] = DFFEAS(F1L14, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L12,  ,  ,  ,  );


--B1L437 is fifo:int_fifo|Mux21~2
B1L437 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][10])) # (!K2_COUNT[1] & ((B1_BUFFER[0][10])))));


--B1_BUFFER[3][10] is fifo:int_fifo|BUFFER[3][10]
--register power-up is low

B1_BUFFER[3][10] = DFFEAS(F1L14, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L123,  ,  ,  ,  );


--B1L438 is fifo:int_fifo|Mux21~3
B1L438 = (K2_COUNT[0] & ((B1L437 & ((B1_BUFFER[3][10]))) # (!B1L437 & (B1_BUFFER[1][10])))) # (!K2_COUNT[0] & (((B1L437))));


--B1L439 is fifo:int_fifo|Mux21~4
B1L439 = (K2_COUNT[2] & (B1L436)) # (!K2_COUNT[2] & ((B1L438)));


--B1_BUFFER[6][11] is fifo:int_fifo|BUFFER[6][11]
--register power-up is low

B1_BUFFER[6][11] = DFFEAS(F1L16, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L234,  ,  ,  ,  );


--B1_BUFFER[5][11] is fifo:int_fifo|BUFFER[5][11]
--register power-up is low

B1_BUFFER[5][11] = DFFEAS(F1L16, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L197,  ,  ,  ,  );


--B1_BUFFER[4][11] is fifo:int_fifo|BUFFER[4][11]
--register power-up is low

B1_BUFFER[4][11] = DFFEAS(F1L16, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L160,  ,  ,  ,  );


--B1L430 is fifo:int_fifo|Mux20~0
B1L430 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][11])) # (!K2_COUNT[0] & ((B1_BUFFER[4][11])))));


--B1_BUFFER[7][11] is fifo:int_fifo|BUFFER[7][11]
--register power-up is low

B1_BUFFER[7][11] = DFFEAS(F1L16, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L271,  ,  ,  ,  );


--B1L431 is fifo:int_fifo|Mux20~1
B1L431 = (K2_COUNT[1] & ((B1L430 & ((B1_BUFFER[7][11]))) # (!B1L430 & (B1_BUFFER[6][11])))) # (!K2_COUNT[1] & (((B1L430))));


--B1_BUFFER[1][11] is fifo:int_fifo|BUFFER[1][11]
--register power-up is low

B1_BUFFER[1][11] = DFFEAS(F1L16, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L49,  ,  ,  ,  );


--B1_BUFFER[2][11] is fifo:int_fifo|BUFFER[2][11]
--register power-up is low

B1_BUFFER[2][11] = DFFEAS(F1L16, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L86,  ,  ,  ,  );


--B1_BUFFER[0][11] is fifo:int_fifo|BUFFER[0][11]
--register power-up is low

B1_BUFFER[0][11] = DFFEAS(F1L16, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L12,  ,  ,  ,  );


--B1L432 is fifo:int_fifo|Mux20~2
B1L432 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][11])) # (!K2_COUNT[1] & ((B1_BUFFER[0][11])))));


--B1_BUFFER[3][11] is fifo:int_fifo|BUFFER[3][11]
--register power-up is low

B1_BUFFER[3][11] = DFFEAS(F1L16, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L123,  ,  ,  ,  );


--B1L433 is fifo:int_fifo|Mux20~3
B1L433 = (K2_COUNT[0] & ((B1L432 & ((B1_BUFFER[3][11]))) # (!B1L432 & (B1_BUFFER[1][11])))) # (!K2_COUNT[0] & (((B1L432))));


--B1L434 is fifo:int_fifo|Mux20~4
B1L434 = (K2_COUNT[2] & (B1L431)) # (!K2_COUNT[2] & ((B1L433)));


--B1_BUFFER[6][12] is fifo:int_fifo|BUFFER[6][12]
--register power-up is low

B1_BUFFER[6][12] = DFFEAS(F1L18, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L234,  ,  ,  ,  );


--B1_BUFFER[5][12] is fifo:int_fifo|BUFFER[5][12]
--register power-up is low

B1_BUFFER[5][12] = DFFEAS(F1L18, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L197,  ,  ,  ,  );


--B1_BUFFER[4][12] is fifo:int_fifo|BUFFER[4][12]
--register power-up is low

B1_BUFFER[4][12] = DFFEAS(F1L18, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L160,  ,  ,  ,  );


--B1L425 is fifo:int_fifo|Mux19~0
B1L425 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][12])) # (!K2_COUNT[0] & ((B1_BUFFER[4][12])))));


--B1_BUFFER[7][12] is fifo:int_fifo|BUFFER[7][12]
--register power-up is low

B1_BUFFER[7][12] = DFFEAS(F1L18, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L271,  ,  ,  ,  );


--B1L426 is fifo:int_fifo|Mux19~1
B1L426 = (K2_COUNT[1] & ((B1L425 & ((B1_BUFFER[7][12]))) # (!B1L425 & (B1_BUFFER[6][12])))) # (!K2_COUNT[1] & (((B1L425))));


--B1_BUFFER[1][12] is fifo:int_fifo|BUFFER[1][12]
--register power-up is low

B1_BUFFER[1][12] = DFFEAS(F1L18, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L49,  ,  ,  ,  );


--B1_BUFFER[2][12] is fifo:int_fifo|BUFFER[2][12]
--register power-up is low

B1_BUFFER[2][12] = DFFEAS(F1L18, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L86,  ,  ,  ,  );


--B1_BUFFER[0][12] is fifo:int_fifo|BUFFER[0][12]
--register power-up is low

B1_BUFFER[0][12] = DFFEAS(F1L18, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L12,  ,  ,  ,  );


--B1L427 is fifo:int_fifo|Mux19~2
B1L427 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][12])) # (!K2_COUNT[1] & ((B1_BUFFER[0][12])))));


--B1_BUFFER[3][12] is fifo:int_fifo|BUFFER[3][12]
--register power-up is low

B1_BUFFER[3][12] = DFFEAS(F1L18, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L123,  ,  ,  ,  );


--B1L428 is fifo:int_fifo|Mux19~3
B1L428 = (K2_COUNT[0] & ((B1L427 & ((B1_BUFFER[3][12]))) # (!B1L427 & (B1_BUFFER[1][12])))) # (!K2_COUNT[0] & (((B1L427))));


--B1L429 is fifo:int_fifo|Mux19~4
B1L429 = (K2_COUNT[2] & (B1L426)) # (!K2_COUNT[2] & ((B1L428)));


--B1_BUFFER[6][13] is fifo:int_fifo|BUFFER[6][13]
--register power-up is low

B1_BUFFER[6][13] = DFFEAS(F1L20, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L234,  ,  ,  ,  );


--B1_BUFFER[5][13] is fifo:int_fifo|BUFFER[5][13]
--register power-up is low

B1_BUFFER[5][13] = DFFEAS(F1L20, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L197,  ,  ,  ,  );


--B1_BUFFER[4][13] is fifo:int_fifo|BUFFER[4][13]
--register power-up is low

B1_BUFFER[4][13] = DFFEAS(F1L20, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L160,  ,  ,  ,  );


--B1L420 is fifo:int_fifo|Mux18~0
B1L420 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][13])) # (!K2_COUNT[0] & ((B1_BUFFER[4][13])))));


--B1_BUFFER[7][13] is fifo:int_fifo|BUFFER[7][13]
--register power-up is low

B1_BUFFER[7][13] = DFFEAS(F1L20, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L271,  ,  ,  ,  );


--B1L421 is fifo:int_fifo|Mux18~1
B1L421 = (K2_COUNT[1] & ((B1L420 & ((B1_BUFFER[7][13]))) # (!B1L420 & (B1_BUFFER[6][13])))) # (!K2_COUNT[1] & (((B1L420))));


--B1_BUFFER[1][13] is fifo:int_fifo|BUFFER[1][13]
--register power-up is low

B1_BUFFER[1][13] = DFFEAS(F1L20, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L49,  ,  ,  ,  );


--B1_BUFFER[2][13] is fifo:int_fifo|BUFFER[2][13]
--register power-up is low

B1_BUFFER[2][13] = DFFEAS(F1L20, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L86,  ,  ,  ,  );


--B1_BUFFER[0][13] is fifo:int_fifo|BUFFER[0][13]
--register power-up is low

B1_BUFFER[0][13] = DFFEAS(F1L20, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L12,  ,  ,  ,  );


--B1L422 is fifo:int_fifo|Mux18~2
B1L422 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][13])) # (!K2_COUNT[1] & ((B1_BUFFER[0][13])))));


--B1_BUFFER[3][13] is fifo:int_fifo|BUFFER[3][13]
--register power-up is low

B1_BUFFER[3][13] = DFFEAS(F1L20, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L123,  ,  ,  ,  );


--B1L423 is fifo:int_fifo|Mux18~3
B1L423 = (K2_COUNT[0] & ((B1L422 & ((B1_BUFFER[3][13]))) # (!B1L422 & (B1_BUFFER[1][13])))) # (!K2_COUNT[0] & (((B1L422))));


--B1L424 is fifo:int_fifo|Mux18~4
B1L424 = (K2_COUNT[2] & (B1L421)) # (!K2_COUNT[2] & ((B1L423)));


--B1_BUFFER[6][14] is fifo:int_fifo|BUFFER[6][14]
--register power-up is low

B1_BUFFER[6][14] = DFFEAS(F1L22, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L234,  ,  ,  ,  );


--B1_BUFFER[5][14] is fifo:int_fifo|BUFFER[5][14]
--register power-up is low

B1_BUFFER[5][14] = DFFEAS(F1L22, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L197,  ,  ,  ,  );


--B1_BUFFER[4][14] is fifo:int_fifo|BUFFER[4][14]
--register power-up is low

B1_BUFFER[4][14] = DFFEAS(F1L22, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L160,  ,  ,  ,  );


--B1L415 is fifo:int_fifo|Mux17~0
B1L415 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][14])) # (!K2_COUNT[0] & ((B1_BUFFER[4][14])))));


--B1_BUFFER[7][14] is fifo:int_fifo|BUFFER[7][14]
--register power-up is low

B1_BUFFER[7][14] = DFFEAS(F1L22, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L271,  ,  ,  ,  );


--B1L416 is fifo:int_fifo|Mux17~1
B1L416 = (K2_COUNT[1] & ((B1L415 & ((B1_BUFFER[7][14]))) # (!B1L415 & (B1_BUFFER[6][14])))) # (!K2_COUNT[1] & (((B1L415))));


--B1_BUFFER[1][14] is fifo:int_fifo|BUFFER[1][14]
--register power-up is low

B1_BUFFER[1][14] = DFFEAS(F1L22, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L49,  ,  ,  ,  );


--B1_BUFFER[2][14] is fifo:int_fifo|BUFFER[2][14]
--register power-up is low

B1_BUFFER[2][14] = DFFEAS(F1L22, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L86,  ,  ,  ,  );


--B1_BUFFER[0][14] is fifo:int_fifo|BUFFER[0][14]
--register power-up is low

B1_BUFFER[0][14] = DFFEAS(F1L22, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L12,  ,  ,  ,  );


--B1L417 is fifo:int_fifo|Mux17~2
B1L417 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][14])) # (!K2_COUNT[1] & ((B1_BUFFER[0][14])))));


--B1_BUFFER[3][14] is fifo:int_fifo|BUFFER[3][14]
--register power-up is low

B1_BUFFER[3][14] = DFFEAS(F1L22, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L123,  ,  ,  ,  );


--B1L418 is fifo:int_fifo|Mux17~3
B1L418 = (K2_COUNT[0] & ((B1L417 & ((B1_BUFFER[3][14]))) # (!B1L417 & (B1_BUFFER[1][14])))) # (!K2_COUNT[0] & (((B1L417))));


--B1L419 is fifo:int_fifo|Mux17~4
B1L419 = (K2_COUNT[2] & (B1L416)) # (!K2_COUNT[2] & ((B1L418)));


--B1_BUFFER[6][15] is fifo:int_fifo|BUFFER[6][15]
--register power-up is low

B1_BUFFER[6][15] = DFFEAS(F1L24, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L234,  ,  ,  ,  );


--B1_BUFFER[5][15] is fifo:int_fifo|BUFFER[5][15]
--register power-up is low

B1_BUFFER[5][15] = DFFEAS(F1L24, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L197,  ,  ,  ,  );


--B1_BUFFER[4][15] is fifo:int_fifo|BUFFER[4][15]
--register power-up is low

B1_BUFFER[4][15] = DFFEAS(F1L24, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L160,  ,  ,  ,  );


--B1L410 is fifo:int_fifo|Mux16~0
B1L410 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][15])) # (!K2_COUNT[0] & ((B1_BUFFER[4][15])))));


--B1_BUFFER[7][15] is fifo:int_fifo|BUFFER[7][15]
--register power-up is low

B1_BUFFER[7][15] = DFFEAS(F1L24, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L271,  ,  ,  ,  );


--B1L411 is fifo:int_fifo|Mux16~1
B1L411 = (K2_COUNT[1] & ((B1L410 & ((B1_BUFFER[7][15]))) # (!B1L410 & (B1_BUFFER[6][15])))) # (!K2_COUNT[1] & (((B1L410))));


--B1_BUFFER[1][15] is fifo:int_fifo|BUFFER[1][15]
--register power-up is low

B1_BUFFER[1][15] = DFFEAS(F1L24, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L49,  ,  ,  ,  );


--B1_BUFFER[2][15] is fifo:int_fifo|BUFFER[2][15]
--register power-up is low

B1_BUFFER[2][15] = DFFEAS(F1L24, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L86,  ,  ,  ,  );


--B1_BUFFER[0][15] is fifo:int_fifo|BUFFER[0][15]
--register power-up is low

B1_BUFFER[0][15] = DFFEAS(F1L24, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L12,  ,  ,  ,  );


--B1L412 is fifo:int_fifo|Mux16~2
B1L412 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][15])) # (!K2_COUNT[1] & ((B1_BUFFER[0][15])))));


--B1_BUFFER[3][15] is fifo:int_fifo|BUFFER[3][15]
--register power-up is low

B1_BUFFER[3][15] = DFFEAS(F1L24, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L123,  ,  ,  ,  );


--B1L413 is fifo:int_fifo|Mux16~3
B1L413 = (K2_COUNT[0] & ((B1L412 & ((B1_BUFFER[3][15]))) # (!B1L412 & (B1_BUFFER[1][15])))) # (!K2_COUNT[0] & (((B1L412))));


--B1L414 is fifo:int_fifo|Mux16~4
B1L414 = (K2_COUNT[2] & (B1L411)) # (!K2_COUNT[2] & ((B1L413)));


--B1_BUFFER[6][16] is fifo:int_fifo|BUFFER[6][16]
--register power-up is low

B1_BUFFER[6][16] = DFFEAS(F1L25, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L243,  ,  ,  ,  );


--B1_BUFFER[5][16] is fifo:int_fifo|BUFFER[5][16]
--register power-up is low

B1_BUFFER[5][16] = DFFEAS(F1L25, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L206,  ,  ,  ,  );


--B1_BUFFER[4][16] is fifo:int_fifo|BUFFER[4][16]
--register power-up is low

B1_BUFFER[4][16] = DFFEAS(F1L25, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L169,  ,  ,  ,  );


--B1L405 is fifo:int_fifo|Mux15~0
B1L405 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][16])) # (!K2_COUNT[0] & ((B1_BUFFER[4][16])))));


--B1_BUFFER[7][16] is fifo:int_fifo|BUFFER[7][16]
--register power-up is low

B1_BUFFER[7][16] = DFFEAS(F1L25, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L280,  ,  ,  ,  );


--B1L406 is fifo:int_fifo|Mux15~1
B1L406 = (K2_COUNT[1] & ((B1L405 & ((B1_BUFFER[7][16]))) # (!B1L405 & (B1_BUFFER[6][16])))) # (!K2_COUNT[1] & (((B1L405))));


--B1_BUFFER[1][16] is fifo:int_fifo|BUFFER[1][16]
--register power-up is low

B1_BUFFER[1][16] = DFFEAS(F1L25, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L58,  ,  ,  ,  );


--B1_BUFFER[2][16] is fifo:int_fifo|BUFFER[2][16]
--register power-up is low

B1_BUFFER[2][16] = DFFEAS(F1L25, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L95,  ,  ,  ,  );


--B1_BUFFER[0][16] is fifo:int_fifo|BUFFER[0][16]
--register power-up is low

B1_BUFFER[0][16] = DFFEAS(F1L25, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L21,  ,  ,  ,  );


--B1L407 is fifo:int_fifo|Mux15~2
B1L407 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][16])) # (!K2_COUNT[1] & ((B1_BUFFER[0][16])))));


--B1_BUFFER[3][16] is fifo:int_fifo|BUFFER[3][16]
--register power-up is low

B1_BUFFER[3][16] = DFFEAS(F1L25, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L132,  ,  ,  ,  );


--B1L408 is fifo:int_fifo|Mux15~3
B1L408 = (K2_COUNT[0] & ((B1L407 & ((B1_BUFFER[3][16]))) # (!B1L407 & (B1_BUFFER[1][16])))) # (!K2_COUNT[0] & (((B1L407))));


--B1L409 is fifo:int_fifo|Mux15~4
B1L409 = (K2_COUNT[2] & (B1L406)) # (!K2_COUNT[2] & ((B1L408)));


--B1_BUFFER[6][17] is fifo:int_fifo|BUFFER[6][17]
--register power-up is low

B1_BUFFER[6][17] = DFFEAS(F1L26, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L243,  ,  ,  ,  );


--B1_BUFFER[5][17] is fifo:int_fifo|BUFFER[5][17]
--register power-up is low

B1_BUFFER[5][17] = DFFEAS(F1L26, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L206,  ,  ,  ,  );


--B1_BUFFER[4][17] is fifo:int_fifo|BUFFER[4][17]
--register power-up is low

B1_BUFFER[4][17] = DFFEAS(F1L26, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L169,  ,  ,  ,  );


--B1L400 is fifo:int_fifo|Mux14~0
B1L400 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][17])) # (!K2_COUNT[0] & ((B1_BUFFER[4][17])))));


--B1_BUFFER[7][17] is fifo:int_fifo|BUFFER[7][17]
--register power-up is low

B1_BUFFER[7][17] = DFFEAS(F1L26, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L280,  ,  ,  ,  );


--B1L401 is fifo:int_fifo|Mux14~1
B1L401 = (K2_COUNT[1] & ((B1L400 & ((B1_BUFFER[7][17]))) # (!B1L400 & (B1_BUFFER[6][17])))) # (!K2_COUNT[1] & (((B1L400))));


--B1_BUFFER[1][17] is fifo:int_fifo|BUFFER[1][17]
--register power-up is low

B1_BUFFER[1][17] = DFFEAS(F1L26, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L58,  ,  ,  ,  );


--B1_BUFFER[2][17] is fifo:int_fifo|BUFFER[2][17]
--register power-up is low

B1_BUFFER[2][17] = DFFEAS(F1L26, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L95,  ,  ,  ,  );


--B1_BUFFER[0][17] is fifo:int_fifo|BUFFER[0][17]
--register power-up is low

B1_BUFFER[0][17] = DFFEAS(F1L26, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L21,  ,  ,  ,  );


--B1L402 is fifo:int_fifo|Mux14~2
B1L402 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][17])) # (!K2_COUNT[1] & ((B1_BUFFER[0][17])))));


--B1_BUFFER[3][17] is fifo:int_fifo|BUFFER[3][17]
--register power-up is low

B1_BUFFER[3][17] = DFFEAS(F1L26, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L132,  ,  ,  ,  );


--B1L403 is fifo:int_fifo|Mux14~3
B1L403 = (K2_COUNT[0] & ((B1L402 & ((B1_BUFFER[3][17]))) # (!B1L402 & (B1_BUFFER[1][17])))) # (!K2_COUNT[0] & (((B1L402))));


--B1L404 is fifo:int_fifo|Mux14~4
B1L404 = (K2_COUNT[2] & (B1L401)) # (!K2_COUNT[2] & ((B1L403)));


--B1_BUFFER[6][18] is fifo:int_fifo|BUFFER[6][18]
--register power-up is low

B1_BUFFER[6][18] = DFFEAS(F1L27, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L243,  ,  ,  ,  );


--B1_BUFFER[5][18] is fifo:int_fifo|BUFFER[5][18]
--register power-up is low

B1_BUFFER[5][18] = DFFEAS(F1L27, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L206,  ,  ,  ,  );


--B1_BUFFER[4][18] is fifo:int_fifo|BUFFER[4][18]
--register power-up is low

B1_BUFFER[4][18] = DFFEAS(F1L27, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L169,  ,  ,  ,  );


--B1L395 is fifo:int_fifo|Mux13~0
B1L395 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][18])) # (!K2_COUNT[0] & ((B1_BUFFER[4][18])))));


--B1_BUFFER[7][18] is fifo:int_fifo|BUFFER[7][18]
--register power-up is low

B1_BUFFER[7][18] = DFFEAS(F1L27, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L280,  ,  ,  ,  );


--B1L396 is fifo:int_fifo|Mux13~1
B1L396 = (K2_COUNT[1] & ((B1L395 & ((B1_BUFFER[7][18]))) # (!B1L395 & (B1_BUFFER[6][18])))) # (!K2_COUNT[1] & (((B1L395))));


--B1_BUFFER[1][18] is fifo:int_fifo|BUFFER[1][18]
--register power-up is low

B1_BUFFER[1][18] = DFFEAS(F1L27, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L58,  ,  ,  ,  );


--B1_BUFFER[2][18] is fifo:int_fifo|BUFFER[2][18]
--register power-up is low

B1_BUFFER[2][18] = DFFEAS(F1L27, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L95,  ,  ,  ,  );


--B1_BUFFER[0][18] is fifo:int_fifo|BUFFER[0][18]
--register power-up is low

B1_BUFFER[0][18] = DFFEAS(F1L27, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L21,  ,  ,  ,  );


--B1L397 is fifo:int_fifo|Mux13~2
B1L397 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][18])) # (!K2_COUNT[1] & ((B1_BUFFER[0][18])))));


--B1_BUFFER[3][18] is fifo:int_fifo|BUFFER[3][18]
--register power-up is low

B1_BUFFER[3][18] = DFFEAS(F1L27, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L132,  ,  ,  ,  );


--B1L398 is fifo:int_fifo|Mux13~3
B1L398 = (K2_COUNT[0] & ((B1L397 & ((B1_BUFFER[3][18]))) # (!B1L397 & (B1_BUFFER[1][18])))) # (!K2_COUNT[0] & (((B1L397))));


--B1L399 is fifo:int_fifo|Mux13~4
B1L399 = (K2_COUNT[2] & (B1L396)) # (!K2_COUNT[2] & ((B1L398)));


--B1_BUFFER[6][19] is fifo:int_fifo|BUFFER[6][19]
--register power-up is low

B1_BUFFER[6][19] = DFFEAS(F1L28, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L243,  ,  ,  ,  );


--B1_BUFFER[5][19] is fifo:int_fifo|BUFFER[5][19]
--register power-up is low

B1_BUFFER[5][19] = DFFEAS(F1L28, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L206,  ,  ,  ,  );


--B1_BUFFER[4][19] is fifo:int_fifo|BUFFER[4][19]
--register power-up is low

B1_BUFFER[4][19] = DFFEAS(F1L28, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L169,  ,  ,  ,  );


--B1L390 is fifo:int_fifo|Mux12~0
B1L390 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][19])) # (!K2_COUNT[0] & ((B1_BUFFER[4][19])))));


--B1_BUFFER[7][19] is fifo:int_fifo|BUFFER[7][19]
--register power-up is low

B1_BUFFER[7][19] = DFFEAS(F1L28, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L280,  ,  ,  ,  );


--B1L391 is fifo:int_fifo|Mux12~1
B1L391 = (K2_COUNT[1] & ((B1L390 & ((B1_BUFFER[7][19]))) # (!B1L390 & (B1_BUFFER[6][19])))) # (!K2_COUNT[1] & (((B1L390))));


--B1_BUFFER[1][19] is fifo:int_fifo|BUFFER[1][19]
--register power-up is low

B1_BUFFER[1][19] = DFFEAS(F1L28, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L58,  ,  ,  ,  );


--B1_BUFFER[2][19] is fifo:int_fifo|BUFFER[2][19]
--register power-up is low

B1_BUFFER[2][19] = DFFEAS(F1L28, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L95,  ,  ,  ,  );


--B1_BUFFER[0][19] is fifo:int_fifo|BUFFER[0][19]
--register power-up is low

B1_BUFFER[0][19] = DFFEAS(F1L28, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L21,  ,  ,  ,  );


--B1L392 is fifo:int_fifo|Mux12~2
B1L392 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][19])) # (!K2_COUNT[1] & ((B1_BUFFER[0][19])))));


--B1_BUFFER[3][19] is fifo:int_fifo|BUFFER[3][19]
--register power-up is low

B1_BUFFER[3][19] = DFFEAS(F1L28, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L132,  ,  ,  ,  );


--B1L393 is fifo:int_fifo|Mux12~3
B1L393 = (K2_COUNT[0] & ((B1L392 & ((B1_BUFFER[3][19]))) # (!B1L392 & (B1_BUFFER[1][19])))) # (!K2_COUNT[0] & (((B1L392))));


--B1L394 is fifo:int_fifo|Mux12~4
B1L394 = (K2_COUNT[2] & (B1L391)) # (!K2_COUNT[2] & ((B1L393)));


--B1_BUFFER[6][20] is fifo:int_fifo|BUFFER[6][20]
--register power-up is low

B1_BUFFER[6][20] = DFFEAS(F1L29, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L243,  ,  ,  ,  );


--B1_BUFFER[5][20] is fifo:int_fifo|BUFFER[5][20]
--register power-up is low

B1_BUFFER[5][20] = DFFEAS(F1L29, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L206,  ,  ,  ,  );


--B1_BUFFER[4][20] is fifo:int_fifo|BUFFER[4][20]
--register power-up is low

B1_BUFFER[4][20] = DFFEAS(F1L29, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L169,  ,  ,  ,  );


--B1L385 is fifo:int_fifo|Mux11~0
B1L385 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][20])) # (!K2_COUNT[0] & ((B1_BUFFER[4][20])))));


--B1_BUFFER[7][20] is fifo:int_fifo|BUFFER[7][20]
--register power-up is low

B1_BUFFER[7][20] = DFFEAS(F1L29, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L280,  ,  ,  ,  );


--B1L386 is fifo:int_fifo|Mux11~1
B1L386 = (K2_COUNT[1] & ((B1L385 & ((B1_BUFFER[7][20]))) # (!B1L385 & (B1_BUFFER[6][20])))) # (!K2_COUNT[1] & (((B1L385))));


--B1_BUFFER[1][20] is fifo:int_fifo|BUFFER[1][20]
--register power-up is low

B1_BUFFER[1][20] = DFFEAS(F1L29, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L58,  ,  ,  ,  );


--B1_BUFFER[2][20] is fifo:int_fifo|BUFFER[2][20]
--register power-up is low

B1_BUFFER[2][20] = DFFEAS(F1L29, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L95,  ,  ,  ,  );


--B1_BUFFER[0][20] is fifo:int_fifo|BUFFER[0][20]
--register power-up is low

B1_BUFFER[0][20] = DFFEAS(F1L29, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L21,  ,  ,  ,  );


--B1L387 is fifo:int_fifo|Mux11~2
B1L387 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][20])) # (!K2_COUNT[1] & ((B1_BUFFER[0][20])))));


--B1_BUFFER[3][20] is fifo:int_fifo|BUFFER[3][20]
--register power-up is low

B1_BUFFER[3][20] = DFFEAS(F1L29, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L132,  ,  ,  ,  );


--B1L388 is fifo:int_fifo|Mux11~3
B1L388 = (K2_COUNT[0] & ((B1L387 & ((B1_BUFFER[3][20]))) # (!B1L387 & (B1_BUFFER[1][20])))) # (!K2_COUNT[0] & (((B1L387))));


--B1L389 is fifo:int_fifo|Mux11~4
B1L389 = (K2_COUNT[2] & (B1L386)) # (!K2_COUNT[2] & ((B1L388)));


--B1_BUFFER[6][21] is fifo:int_fifo|BUFFER[6][21]
--register power-up is low

B1_BUFFER[6][21] = DFFEAS(F1L30, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L243,  ,  ,  ,  );


--B1_BUFFER[5][21] is fifo:int_fifo|BUFFER[5][21]
--register power-up is low

B1_BUFFER[5][21] = DFFEAS(F1L30, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L206,  ,  ,  ,  );


--B1_BUFFER[4][21] is fifo:int_fifo|BUFFER[4][21]
--register power-up is low

B1_BUFFER[4][21] = DFFEAS(F1L30, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L169,  ,  ,  ,  );


--B1L380 is fifo:int_fifo|Mux10~0
B1L380 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][21])) # (!K2_COUNT[0] & ((B1_BUFFER[4][21])))));


--B1_BUFFER[7][21] is fifo:int_fifo|BUFFER[7][21]
--register power-up is low

B1_BUFFER[7][21] = DFFEAS(F1L30, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L280,  ,  ,  ,  );


--B1L381 is fifo:int_fifo|Mux10~1
B1L381 = (K2_COUNT[1] & ((B1L380 & ((B1_BUFFER[7][21]))) # (!B1L380 & (B1_BUFFER[6][21])))) # (!K2_COUNT[1] & (((B1L380))));


--B1_BUFFER[1][21] is fifo:int_fifo|BUFFER[1][21]
--register power-up is low

B1_BUFFER[1][21] = DFFEAS(F1L30, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L58,  ,  ,  ,  );


--B1_BUFFER[2][21] is fifo:int_fifo|BUFFER[2][21]
--register power-up is low

B1_BUFFER[2][21] = DFFEAS(F1L30, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L95,  ,  ,  ,  );


--B1_BUFFER[0][21] is fifo:int_fifo|BUFFER[0][21]
--register power-up is low

B1_BUFFER[0][21] = DFFEAS(F1L30, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L21,  ,  ,  ,  );


--B1L382 is fifo:int_fifo|Mux10~2
B1L382 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][21])) # (!K2_COUNT[1] & ((B1_BUFFER[0][21])))));


--B1_BUFFER[3][21] is fifo:int_fifo|BUFFER[3][21]
--register power-up is low

B1_BUFFER[3][21] = DFFEAS(F1L30, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L132,  ,  ,  ,  );


--B1L383 is fifo:int_fifo|Mux10~3
B1L383 = (K2_COUNT[0] & ((B1L382 & ((B1_BUFFER[3][21]))) # (!B1L382 & (B1_BUFFER[1][21])))) # (!K2_COUNT[0] & (((B1L382))));


--B1L384 is fifo:int_fifo|Mux10~4
B1L384 = (K2_COUNT[2] & (B1L381)) # (!K2_COUNT[2] & ((B1L383)));


--B1_BUFFER[6][22] is fifo:int_fifo|BUFFER[6][22]
--register power-up is low

B1_BUFFER[6][22] = DFFEAS(F1L31, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L243,  ,  ,  ,  );


--B1_BUFFER[5][22] is fifo:int_fifo|BUFFER[5][22]
--register power-up is low

B1_BUFFER[5][22] = DFFEAS(F1L31, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L206,  ,  ,  ,  );


--B1_BUFFER[4][22] is fifo:int_fifo|BUFFER[4][22]
--register power-up is low

B1_BUFFER[4][22] = DFFEAS(F1L31, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L169,  ,  ,  ,  );


--B1L375 is fifo:int_fifo|Mux9~0
B1L375 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][22])) # (!K2_COUNT[0] & ((B1_BUFFER[4][22])))));


--B1_BUFFER[7][22] is fifo:int_fifo|BUFFER[7][22]
--register power-up is low

B1_BUFFER[7][22] = DFFEAS(F1L31, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L280,  ,  ,  ,  );


--B1L376 is fifo:int_fifo|Mux9~1
B1L376 = (K2_COUNT[1] & ((B1L375 & ((B1_BUFFER[7][22]))) # (!B1L375 & (B1_BUFFER[6][22])))) # (!K2_COUNT[1] & (((B1L375))));


--B1_BUFFER[1][22] is fifo:int_fifo|BUFFER[1][22]
--register power-up is low

B1_BUFFER[1][22] = DFFEAS(F1L31, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L58,  ,  ,  ,  );


--B1_BUFFER[2][22] is fifo:int_fifo|BUFFER[2][22]
--register power-up is low

B1_BUFFER[2][22] = DFFEAS(F1L31, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L95,  ,  ,  ,  );


--B1_BUFFER[0][22] is fifo:int_fifo|BUFFER[0][22]
--register power-up is low

B1_BUFFER[0][22] = DFFEAS(F1L31, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L21,  ,  ,  ,  );


--B1L377 is fifo:int_fifo|Mux9~2
B1L377 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][22])) # (!K2_COUNT[1] & ((B1_BUFFER[0][22])))));


--B1_BUFFER[3][22] is fifo:int_fifo|BUFFER[3][22]
--register power-up is low

B1_BUFFER[3][22] = DFFEAS(F1L31, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L132,  ,  ,  ,  );


--B1L378 is fifo:int_fifo|Mux9~3
B1L378 = (K2_COUNT[0] & ((B1L377 & ((B1_BUFFER[3][22]))) # (!B1L377 & (B1_BUFFER[1][22])))) # (!K2_COUNT[0] & (((B1L377))));


--B1L379 is fifo:int_fifo|Mux9~4
B1L379 = (K2_COUNT[2] & (B1L376)) # (!K2_COUNT[2] & ((B1L378)));


--B1_BUFFER[6][23] is fifo:int_fifo|BUFFER[6][23]
--register power-up is low

B1_BUFFER[6][23] = DFFEAS(F1L32, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L243,  ,  ,  ,  );


--B1_BUFFER[5][23] is fifo:int_fifo|BUFFER[5][23]
--register power-up is low

B1_BUFFER[5][23] = DFFEAS(F1L32, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L206,  ,  ,  ,  );


--B1_BUFFER[4][23] is fifo:int_fifo|BUFFER[4][23]
--register power-up is low

B1_BUFFER[4][23] = DFFEAS(F1L32, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L169,  ,  ,  ,  );


--B1L370 is fifo:int_fifo|Mux8~0
B1L370 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][23])) # (!K2_COUNT[0] & ((B1_BUFFER[4][23])))));


--B1_BUFFER[7][23] is fifo:int_fifo|BUFFER[7][23]
--register power-up is low

B1_BUFFER[7][23] = DFFEAS(F1L32, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L280,  ,  ,  ,  );


--B1L371 is fifo:int_fifo|Mux8~1
B1L371 = (K2_COUNT[1] & ((B1L370 & ((B1_BUFFER[7][23]))) # (!B1L370 & (B1_BUFFER[6][23])))) # (!K2_COUNT[1] & (((B1L370))));


--B1_BUFFER[1][23] is fifo:int_fifo|BUFFER[1][23]
--register power-up is low

B1_BUFFER[1][23] = DFFEAS(F1L32, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L58,  ,  ,  ,  );


--B1_BUFFER[2][23] is fifo:int_fifo|BUFFER[2][23]
--register power-up is low

B1_BUFFER[2][23] = DFFEAS(F1L32, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L95,  ,  ,  ,  );


--B1_BUFFER[0][23] is fifo:int_fifo|BUFFER[0][23]
--register power-up is low

B1_BUFFER[0][23] = DFFEAS(F1L32, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L21,  ,  ,  ,  );


--B1L372 is fifo:int_fifo|Mux8~2
B1L372 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][23])) # (!K2_COUNT[1] & ((B1_BUFFER[0][23])))));


--B1_BUFFER[3][23] is fifo:int_fifo|BUFFER[3][23]
--register power-up is low

B1_BUFFER[3][23] = DFFEAS(F1L32, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L132,  ,  ,  ,  );


--B1L373 is fifo:int_fifo|Mux8~3
B1L373 = (K2_COUNT[0] & ((B1L372 & ((B1_BUFFER[3][23]))) # (!B1L372 & (B1_BUFFER[1][23])))) # (!K2_COUNT[0] & (((B1L372))));


--B1L374 is fifo:int_fifo|Mux8~4
B1L374 = (K2_COUNT[2] & (B1L371)) # (!K2_COUNT[2] & ((B1L373)));


--B1_BUFFER[6][24] is fifo:int_fifo|BUFFER[6][24]
--register power-up is low

B1_BUFFER[6][24] = DFFEAS(F1L33, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L252,  ,  ,  ,  );


--B1_BUFFER[5][24] is fifo:int_fifo|BUFFER[5][24]
--register power-up is low

B1_BUFFER[5][24] = DFFEAS(F1L33, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L215,  ,  ,  ,  );


--B1_BUFFER[4][24] is fifo:int_fifo|BUFFER[4][24]
--register power-up is low

B1_BUFFER[4][24] = DFFEAS(F1L33, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L178,  ,  ,  ,  );


--B1L365 is fifo:int_fifo|Mux7~0
B1L365 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][24])) # (!K2_COUNT[0] & ((B1_BUFFER[4][24])))));


--B1_BUFFER[7][24] is fifo:int_fifo|BUFFER[7][24]
--register power-up is low

B1_BUFFER[7][24] = DFFEAS(F1L33, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L289,  ,  ,  ,  );


--B1L366 is fifo:int_fifo|Mux7~1
B1L366 = (K2_COUNT[1] & ((B1L365 & ((B1_BUFFER[7][24]))) # (!B1L365 & (B1_BUFFER[6][24])))) # (!K2_COUNT[1] & (((B1L365))));


--B1_BUFFER[1][24] is fifo:int_fifo|BUFFER[1][24]
--register power-up is low

B1_BUFFER[1][24] = DFFEAS(F1L33, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L67,  ,  ,  ,  );


--B1_BUFFER[2][24] is fifo:int_fifo|BUFFER[2][24]
--register power-up is low

B1_BUFFER[2][24] = DFFEAS(F1L33, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L104,  ,  ,  ,  );


--B1_BUFFER[0][24] is fifo:int_fifo|BUFFER[0][24]
--register power-up is low

B1_BUFFER[0][24] = DFFEAS(F1L33, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L30,  ,  ,  ,  );


--B1L367 is fifo:int_fifo|Mux7~2
B1L367 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][24])) # (!K2_COUNT[1] & ((B1_BUFFER[0][24])))));


--B1_BUFFER[3][24] is fifo:int_fifo|BUFFER[3][24]
--register power-up is low

B1_BUFFER[3][24] = DFFEAS(F1L33, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L141,  ,  ,  ,  );


--B1L368 is fifo:int_fifo|Mux7~3
B1L368 = (K2_COUNT[0] & ((B1L367 & ((B1_BUFFER[3][24]))) # (!B1L367 & (B1_BUFFER[1][24])))) # (!K2_COUNT[0] & (((B1L367))));


--B1L369 is fifo:int_fifo|Mux7~4
B1L369 = (K2_COUNT[2] & (B1L366)) # (!K2_COUNT[2] & ((B1L368)));


--B1_BUFFER[6][25] is fifo:int_fifo|BUFFER[6][25]
--register power-up is low

B1_BUFFER[6][25] = DFFEAS(F1L34, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L252,  ,  ,  ,  );


--B1_BUFFER[5][25] is fifo:int_fifo|BUFFER[5][25]
--register power-up is low

B1_BUFFER[5][25] = DFFEAS(F1L34, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L215,  ,  ,  ,  );


--B1_BUFFER[4][25] is fifo:int_fifo|BUFFER[4][25]
--register power-up is low

B1_BUFFER[4][25] = DFFEAS(F1L34, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L178,  ,  ,  ,  );


--B1L360 is fifo:int_fifo|Mux6~0
B1L360 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][25])) # (!K2_COUNT[0] & ((B1_BUFFER[4][25])))));


--B1_BUFFER[7][25] is fifo:int_fifo|BUFFER[7][25]
--register power-up is low

B1_BUFFER[7][25] = DFFEAS(F1L34, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L289,  ,  ,  ,  );


--B1L361 is fifo:int_fifo|Mux6~1
B1L361 = (K2_COUNT[1] & ((B1L360 & ((B1_BUFFER[7][25]))) # (!B1L360 & (B1_BUFFER[6][25])))) # (!K2_COUNT[1] & (((B1L360))));


--B1_BUFFER[1][25] is fifo:int_fifo|BUFFER[1][25]
--register power-up is low

B1_BUFFER[1][25] = DFFEAS(F1L34, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L67,  ,  ,  ,  );


--B1_BUFFER[2][25] is fifo:int_fifo|BUFFER[2][25]
--register power-up is low

B1_BUFFER[2][25] = DFFEAS(F1L34, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L104,  ,  ,  ,  );


--B1_BUFFER[0][25] is fifo:int_fifo|BUFFER[0][25]
--register power-up is low

B1_BUFFER[0][25] = DFFEAS(F1L34, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L30,  ,  ,  ,  );


--B1L362 is fifo:int_fifo|Mux6~2
B1L362 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][25])) # (!K2_COUNT[1] & ((B1_BUFFER[0][25])))));


--B1_BUFFER[3][25] is fifo:int_fifo|BUFFER[3][25]
--register power-up is low

B1_BUFFER[3][25] = DFFEAS(F1L34, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L141,  ,  ,  ,  );


--B1L363 is fifo:int_fifo|Mux6~3
B1L363 = (K2_COUNT[0] & ((B1L362 & ((B1_BUFFER[3][25]))) # (!B1L362 & (B1_BUFFER[1][25])))) # (!K2_COUNT[0] & (((B1L362))));


--B1L364 is fifo:int_fifo|Mux6~4
B1L364 = (K2_COUNT[2] & (B1L361)) # (!K2_COUNT[2] & ((B1L363)));


--B1_BUFFER[6][26] is fifo:int_fifo|BUFFER[6][26]
--register power-up is low

B1_BUFFER[6][26] = DFFEAS(F1L35, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L252,  ,  ,  ,  );


--B1_BUFFER[5][26] is fifo:int_fifo|BUFFER[5][26]
--register power-up is low

B1_BUFFER[5][26] = DFFEAS(F1L35, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L215,  ,  ,  ,  );


--B1_BUFFER[4][26] is fifo:int_fifo|BUFFER[4][26]
--register power-up is low

B1_BUFFER[4][26] = DFFEAS(F1L35, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L178,  ,  ,  ,  );


--B1L355 is fifo:int_fifo|Mux5~0
B1L355 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][26])) # (!K2_COUNT[0] & ((B1_BUFFER[4][26])))));


--B1_BUFFER[7][26] is fifo:int_fifo|BUFFER[7][26]
--register power-up is low

B1_BUFFER[7][26] = DFFEAS(F1L35, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L289,  ,  ,  ,  );


--B1L356 is fifo:int_fifo|Mux5~1
B1L356 = (K2_COUNT[1] & ((B1L355 & ((B1_BUFFER[7][26]))) # (!B1L355 & (B1_BUFFER[6][26])))) # (!K2_COUNT[1] & (((B1L355))));


--B1_BUFFER[1][26] is fifo:int_fifo|BUFFER[1][26]
--register power-up is low

B1_BUFFER[1][26] = DFFEAS(F1L35, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L67,  ,  ,  ,  );


--B1_BUFFER[2][26] is fifo:int_fifo|BUFFER[2][26]
--register power-up is low

B1_BUFFER[2][26] = DFFEAS(F1L35, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L104,  ,  ,  ,  );


--B1_BUFFER[0][26] is fifo:int_fifo|BUFFER[0][26]
--register power-up is low

B1_BUFFER[0][26] = DFFEAS(F1L35, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L30,  ,  ,  ,  );


--B1L357 is fifo:int_fifo|Mux5~2
B1L357 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][26])) # (!K2_COUNT[1] & ((B1_BUFFER[0][26])))));


--B1_BUFFER[3][26] is fifo:int_fifo|BUFFER[3][26]
--register power-up is low

B1_BUFFER[3][26] = DFFEAS(F1L35, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L141,  ,  ,  ,  );


--B1L358 is fifo:int_fifo|Mux5~3
B1L358 = (K2_COUNT[0] & ((B1L357 & ((B1_BUFFER[3][26]))) # (!B1L357 & (B1_BUFFER[1][26])))) # (!K2_COUNT[0] & (((B1L357))));


--B1L359 is fifo:int_fifo|Mux5~4
B1L359 = (K2_COUNT[2] & (B1L356)) # (!K2_COUNT[2] & ((B1L358)));


--B1_BUFFER[6][27] is fifo:int_fifo|BUFFER[6][27]
--register power-up is low

B1_BUFFER[6][27] = DFFEAS(F1L36, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L252,  ,  ,  ,  );


--B1_BUFFER[5][27] is fifo:int_fifo|BUFFER[5][27]
--register power-up is low

B1_BUFFER[5][27] = DFFEAS(F1L36, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L215,  ,  ,  ,  );


--B1_BUFFER[4][27] is fifo:int_fifo|BUFFER[4][27]
--register power-up is low

B1_BUFFER[4][27] = DFFEAS(F1L36, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L178,  ,  ,  ,  );


--B1L350 is fifo:int_fifo|Mux4~0
B1L350 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][27])) # (!K2_COUNT[0] & ((B1_BUFFER[4][27])))));


--B1_BUFFER[7][27] is fifo:int_fifo|BUFFER[7][27]
--register power-up is low

B1_BUFFER[7][27] = DFFEAS(F1L36, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L289,  ,  ,  ,  );


--B1L351 is fifo:int_fifo|Mux4~1
B1L351 = (K2_COUNT[1] & ((B1L350 & ((B1_BUFFER[7][27]))) # (!B1L350 & (B1_BUFFER[6][27])))) # (!K2_COUNT[1] & (((B1L350))));


--B1_BUFFER[1][27] is fifo:int_fifo|BUFFER[1][27]
--register power-up is low

B1_BUFFER[1][27] = DFFEAS(F1L36, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L67,  ,  ,  ,  );


--B1_BUFFER[2][27] is fifo:int_fifo|BUFFER[2][27]
--register power-up is low

B1_BUFFER[2][27] = DFFEAS(F1L36, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L104,  ,  ,  ,  );


--B1_BUFFER[0][27] is fifo:int_fifo|BUFFER[0][27]
--register power-up is low

B1_BUFFER[0][27] = DFFEAS(F1L36, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L30,  ,  ,  ,  );


--B1L352 is fifo:int_fifo|Mux4~2
B1L352 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][27])) # (!K2_COUNT[1] & ((B1_BUFFER[0][27])))));


--B1_BUFFER[3][27] is fifo:int_fifo|BUFFER[3][27]
--register power-up is low

B1_BUFFER[3][27] = DFFEAS(F1L36, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L141,  ,  ,  ,  );


--B1L353 is fifo:int_fifo|Mux4~3
B1L353 = (K2_COUNT[0] & ((B1L352 & ((B1_BUFFER[3][27]))) # (!B1L352 & (B1_BUFFER[1][27])))) # (!K2_COUNT[0] & (((B1L352))));


--B1L354 is fifo:int_fifo|Mux4~4
B1L354 = (K2_COUNT[2] & (B1L351)) # (!K2_COUNT[2] & ((B1L353)));


--B1_BUFFER[6][28] is fifo:int_fifo|BUFFER[6][28]
--register power-up is low

B1_BUFFER[6][28] = DFFEAS(F1L37, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L252,  ,  ,  ,  );


--B1_BUFFER[5][28] is fifo:int_fifo|BUFFER[5][28]
--register power-up is low

B1_BUFFER[5][28] = DFFEAS(F1L37, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L215,  ,  ,  ,  );


--B1_BUFFER[4][28] is fifo:int_fifo|BUFFER[4][28]
--register power-up is low

B1_BUFFER[4][28] = DFFEAS(F1L37, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L178,  ,  ,  ,  );


--B1L345 is fifo:int_fifo|Mux3~0
B1L345 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][28])) # (!K2_COUNT[0] & ((B1_BUFFER[4][28])))));


--B1_BUFFER[7][28] is fifo:int_fifo|BUFFER[7][28]
--register power-up is low

B1_BUFFER[7][28] = DFFEAS(F1L37, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L289,  ,  ,  ,  );


--B1L346 is fifo:int_fifo|Mux3~1
B1L346 = (K2_COUNT[1] & ((B1L345 & ((B1_BUFFER[7][28]))) # (!B1L345 & (B1_BUFFER[6][28])))) # (!K2_COUNT[1] & (((B1L345))));


--B1_BUFFER[1][28] is fifo:int_fifo|BUFFER[1][28]
--register power-up is low

B1_BUFFER[1][28] = DFFEAS(F1L37, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L67,  ,  ,  ,  );


--B1_BUFFER[2][28] is fifo:int_fifo|BUFFER[2][28]
--register power-up is low

B1_BUFFER[2][28] = DFFEAS(F1L37, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L104,  ,  ,  ,  );


--B1_BUFFER[0][28] is fifo:int_fifo|BUFFER[0][28]
--register power-up is low

B1_BUFFER[0][28] = DFFEAS(F1L37, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L30,  ,  ,  ,  );


--B1L347 is fifo:int_fifo|Mux3~2
B1L347 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][28])) # (!K2_COUNT[1] & ((B1_BUFFER[0][28])))));


--B1_BUFFER[3][28] is fifo:int_fifo|BUFFER[3][28]
--register power-up is low

B1_BUFFER[3][28] = DFFEAS(F1L37, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L141,  ,  ,  ,  );


--B1L348 is fifo:int_fifo|Mux3~3
B1L348 = (K2_COUNT[0] & ((B1L347 & ((B1_BUFFER[3][28]))) # (!B1L347 & (B1_BUFFER[1][28])))) # (!K2_COUNT[0] & (((B1L347))));


--B1L349 is fifo:int_fifo|Mux3~4
B1L349 = (K2_COUNT[2] & (B1L346)) # (!K2_COUNT[2] & ((B1L348)));


--B1_BUFFER[6][29] is fifo:int_fifo|BUFFER[6][29]
--register power-up is low

B1_BUFFER[6][29] = DFFEAS(F1L38, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L252,  ,  ,  ,  );


--B1_BUFFER[5][29] is fifo:int_fifo|BUFFER[5][29]
--register power-up is low

B1_BUFFER[5][29] = DFFEAS(F1L38, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L215,  ,  ,  ,  );


--B1_BUFFER[4][29] is fifo:int_fifo|BUFFER[4][29]
--register power-up is low

B1_BUFFER[4][29] = DFFEAS(F1L38, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L178,  ,  ,  ,  );


--B1L340 is fifo:int_fifo|Mux2~0
B1L340 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][29])) # (!K2_COUNT[0] & ((B1_BUFFER[4][29])))));


--B1_BUFFER[7][29] is fifo:int_fifo|BUFFER[7][29]
--register power-up is low

B1_BUFFER[7][29] = DFFEAS(F1L38, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L289,  ,  ,  ,  );


--B1L341 is fifo:int_fifo|Mux2~1
B1L341 = (K2_COUNT[1] & ((B1L340 & ((B1_BUFFER[7][29]))) # (!B1L340 & (B1_BUFFER[6][29])))) # (!K2_COUNT[1] & (((B1L340))));


--B1_BUFFER[1][29] is fifo:int_fifo|BUFFER[1][29]
--register power-up is low

B1_BUFFER[1][29] = DFFEAS(F1L38, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L67,  ,  ,  ,  );


--B1_BUFFER[2][29] is fifo:int_fifo|BUFFER[2][29]
--register power-up is low

B1_BUFFER[2][29] = DFFEAS(F1L38, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L104,  ,  ,  ,  );


--B1_BUFFER[0][29] is fifo:int_fifo|BUFFER[0][29]
--register power-up is low

B1_BUFFER[0][29] = DFFEAS(F1L38, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L30,  ,  ,  ,  );


--B1L342 is fifo:int_fifo|Mux2~2
B1L342 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][29])) # (!K2_COUNT[1] & ((B1_BUFFER[0][29])))));


--B1_BUFFER[3][29] is fifo:int_fifo|BUFFER[3][29]
--register power-up is low

B1_BUFFER[3][29] = DFFEAS(F1L38, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L141,  ,  ,  ,  );


--B1L343 is fifo:int_fifo|Mux2~3
B1L343 = (K2_COUNT[0] & ((B1L342 & ((B1_BUFFER[3][29]))) # (!B1L342 & (B1_BUFFER[1][29])))) # (!K2_COUNT[0] & (((B1L342))));


--B1L344 is fifo:int_fifo|Mux2~4
B1L344 = (K2_COUNT[2] & (B1L341)) # (!K2_COUNT[2] & ((B1L343)));


--B1_BUFFER[6][30] is fifo:int_fifo|BUFFER[6][30]
--register power-up is low

B1_BUFFER[6][30] = DFFEAS(F1L39, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L252,  ,  ,  ,  );


--B1_BUFFER[5][30] is fifo:int_fifo|BUFFER[5][30]
--register power-up is low

B1_BUFFER[5][30] = DFFEAS(F1L39, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L215,  ,  ,  ,  );


--B1_BUFFER[4][30] is fifo:int_fifo|BUFFER[4][30]
--register power-up is low

B1_BUFFER[4][30] = DFFEAS(F1L39, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L178,  ,  ,  ,  );


--B1L335 is fifo:int_fifo|Mux1~0
B1L335 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][30])) # (!K2_COUNT[0] & ((B1_BUFFER[4][30])))));


--B1_BUFFER[7][30] is fifo:int_fifo|BUFFER[7][30]
--register power-up is low

B1_BUFFER[7][30] = DFFEAS(F1L39, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L289,  ,  ,  ,  );


--B1L336 is fifo:int_fifo|Mux1~1
B1L336 = (K2_COUNT[1] & ((B1L335 & ((B1_BUFFER[7][30]))) # (!B1L335 & (B1_BUFFER[6][30])))) # (!K2_COUNT[1] & (((B1L335))));


--B1_BUFFER[1][30] is fifo:int_fifo|BUFFER[1][30]
--register power-up is low

B1_BUFFER[1][30] = DFFEAS(F1L39, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L67,  ,  ,  ,  );


--B1_BUFFER[2][30] is fifo:int_fifo|BUFFER[2][30]
--register power-up is low

B1_BUFFER[2][30] = DFFEAS(F1L39, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L104,  ,  ,  ,  );


--B1_BUFFER[0][30] is fifo:int_fifo|BUFFER[0][30]
--register power-up is low

B1_BUFFER[0][30] = DFFEAS(F1L39, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L30,  ,  ,  ,  );


--B1L337 is fifo:int_fifo|Mux1~2
B1L337 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][30])) # (!K2_COUNT[1] & ((B1_BUFFER[0][30])))));


--B1_BUFFER[3][30] is fifo:int_fifo|BUFFER[3][30]
--register power-up is low

B1_BUFFER[3][30] = DFFEAS(F1L39, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L141,  ,  ,  ,  );


--B1L338 is fifo:int_fifo|Mux1~3
B1L338 = (K2_COUNT[0] & ((B1L337 & ((B1_BUFFER[3][30]))) # (!B1L337 & (B1_BUFFER[1][30])))) # (!K2_COUNT[0] & (((B1L337))));


--B1L339 is fifo:int_fifo|Mux1~4
B1L339 = (K2_COUNT[2] & (B1L336)) # (!K2_COUNT[2] & ((B1L338)));


--B1_BUFFER[6][31] is fifo:int_fifo|BUFFER[6][31]
--register power-up is low

B1_BUFFER[6][31] = DFFEAS(F1L40, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L252,  ,  ,  ,  );


--B1_BUFFER[5][31] is fifo:int_fifo|BUFFER[5][31]
--register power-up is low

B1_BUFFER[5][31] = DFFEAS(F1L40, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L215,  ,  ,  ,  );


--B1_BUFFER[4][31] is fifo:int_fifo|BUFFER[4][31]
--register power-up is low

B1_BUFFER[4][31] = DFFEAS(F1L40, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L178,  ,  ,  ,  );


--B1L330 is fifo:int_fifo|Mux0~0
B1L330 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][31])) # (!K2_COUNT[0] & ((B1_BUFFER[4][31])))));


--B1_BUFFER[7][31] is fifo:int_fifo|BUFFER[7][31]
--register power-up is low

B1_BUFFER[7][31] = DFFEAS(F1L40, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L289,  ,  ,  ,  );


--B1L331 is fifo:int_fifo|Mux0~1
B1L331 = (K2_COUNT[1] & ((B1L330 & ((B1_BUFFER[7][31]))) # (!B1L330 & (B1_BUFFER[6][31])))) # (!K2_COUNT[1] & (((B1L330))));


--B1_BUFFER[1][31] is fifo:int_fifo|BUFFER[1][31]
--register power-up is low

B1_BUFFER[1][31] = DFFEAS(F1L40, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L67,  ,  ,  ,  );


--B1_BUFFER[2][31] is fifo:int_fifo|BUFFER[2][31]
--register power-up is low

B1_BUFFER[2][31] = DFFEAS(F1L40, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L104,  ,  ,  ,  );


--B1_BUFFER[0][31] is fifo:int_fifo|BUFFER[0][31]
--register power-up is low

B1_BUFFER[0][31] = DFFEAS(F1L40, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L30,  ,  ,  ,  );


--B1L332 is fifo:int_fifo|Mux0~2
B1L332 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][31])) # (!K2_COUNT[1] & ((B1_BUFFER[0][31])))));


--B1_BUFFER[3][31] is fifo:int_fifo|BUFFER[3][31]
--register power-up is low

B1_BUFFER[3][31] = DFFEAS(F1L40, R1_wire_pll1_clk[1], Z1_CNTR_O[8],  , B1L141,  ,  ,  ,  );


--B1L333 is fifo:int_fifo|Mux0~3
B1L333 = (K2_COUNT[0] & ((B1L332 & ((B1_BUFFER[3][31]))) # (!B1L332 & (B1_BUFFER[1][31])))) # (!K2_COUNT[0] & (((B1L332))));


--B1L334 is fifo:int_fifo|Mux0~4
B1L334 = (K2_COUNT[2] & (B1L331)) # (!K2_COUNT[2] & ((B1L333)));


--N1_WideOr55 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|WideOr55
N1_WideOr55 = (N1_state.s34) # ((N1_state.s33) # (!N1L51));


--N1L69 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|WideOr31~0
N1L69 = (!C1L33 & (_STERM & ((!A1L79) # (!DSK0_IN_))));


--N1L61 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector29~4
N1L61 = (!N1_state.s30 & (!N1_state.s22 & ((J1_FIFOFULL) # (!N1_state.s35))));


--N1L58 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector28~0
N1L58 = (((!N1L27 & !N1L69)) # (!N1L61)) # (!N1L59);


--N1L62 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector29~5
N1L62 = (N1_state.s28) # ((N1_state.s24) # ((N1L63) # (!N1L60)));


--N1L79 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|next_state.s33~0
N1L79 = (N1_state.s32 & N1L10);


--N1L76 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|next_state.s22~1
N1L76 = (C1_BGRANT_ & (C1_nCYCLEDONE & (N1_state.s21 & !G1_A1)));


--E1_S2F_o is SCSI_SM:u_SCSI_SM|S2F_o
--register power-up is low

E1_S2F_o = DFFEAS(S1L19, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--F1L1 is datapath:u_datapath|FIFO_ID[0]~0
F1L1 = (E1_S2F_o & (PD_PORT[0])) # (!E1_S2F_o & ((T1L1)));


--LLW is LLW
--register power-up is low

LLW = DFFEAS(C1_PLLW, !SCLK,  ,  ,  ,  ,  ,  ,  );


--L1L2 is fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS~0
L1L2 = (E1_DACK_o & E1_RE_o);


--L1_LLWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS
L1_LLWS = (LLW) # ((L1L2 & (H1_BO1 & H1_BO0)));


--K1_COUNT[1] is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]
--register power-up is low

K1_COUNT[1] = DFFEAS(K1L5, R1_wire_pll1_clk[2], Z1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--K1_COUNT[2] is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]
--register power-up is low

K1_COUNT[2] = DFFEAS(K1L8, R1_wire_pll1_clk[2], Z1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--K1_COUNT[0] is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]
--register power-up is low

K1_COUNT[0] = DFFEAS(K1L3, R1_wire_pll1_clk[2], Z1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--B1L225 is fifo:int_fifo|BUFFER[6][0]~16
B1L225 = (L1_LLWS & (K1_COUNT[1] & (K1_COUNT[2] & !K1_COUNT[0])));


--C1_INCNO is CPU_SM:u_CPU_SM|INCNO
--register power-up is low

C1_INCNO = DFFEAS(N1L48, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--K2L5 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]~0
K2L5 = K2_COUNT[1] $ (((K2_COUNT[0] & ((E1_INCNO_o) # (C1_INCNO)))));


--B1L188 is fifo:int_fifo|BUFFER[5][0]~17
B1L188 = (L1_LLWS & (K1_COUNT[0] & (K1_COUNT[2] & !K1_COUNT[1])));


--K2L3 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]~1
K2L3 = K2_COUNT[0] $ (((E1_INCNO_o) # (C1_INCNO)));


--B1L151 is fifo:int_fifo|BUFFER[4][0]~18
B1L151 = (L1_LLWS & (K1_COUNT[2] & (!K1_COUNT[1] & !K1_COUNT[0])));


--K1L7 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]~0
K1L7 = (K1_COUNT[1] & K1_COUNT[0]);


--B1L77 is fifo:int_fifo|BUFFER[2][0]~19
B1L77 = (L1_LLWS & (K1_COUNT[1] & (!K1_COUNT[0] & !K1_COUNT[2])));


--B1L40 is fifo:int_fifo|BUFFER[1][0]~20
B1L40 = (L1_LLWS & (K1_COUNT[0] & (!K1_COUNT[1] & !K1_COUNT[2])));


--B1L3 is fifo:int_fifo|BUFFER[0][0]~21
B1L3 = (L1_LLWS & (!K1_COUNT[1] & (!K1_COUNT[0] & !K1_COUNT[2])));


--K2L7 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]~2
K2L7 = (!K2_COUNT[0]) # (!K2_COUNT[1]);


--K2L8 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]~3
K2L8 = K2_COUNT[2] $ (((!K2L7 & ((E1_INCNO_o) # (C1_INCNO)))));


--F1L2 is datapath:u_datapath|FIFO_ID[1]~1
F1L2 = (E1_S2F_o & (PD_PORT[1])) # (!E1_S2F_o & ((T1L2)));


--F1L3 is datapath:u_datapath|FIFO_ID[2]~2
F1L3 = (E1_S2F_o & (PD_PORT[2])) # (!E1_S2F_o & ((T1L3)));


--F1L4 is datapath:u_datapath|FIFO_ID[3]~3
F1L4 = (E1_S2F_o & (PD_PORT[3])) # (!E1_S2F_o & ((T1L4)));


--F1L5 is datapath:u_datapath|FIFO_ID[4]~4
F1L5 = (E1_S2F_o & (PD_PORT[4])) # (!E1_S2F_o & ((T1L5)));


--F1L6 is datapath:u_datapath|FIFO_ID[5]~5
F1L6 = (E1_S2F_o & (PD_PORT[5])) # (!E1_S2F_o & ((T1L6)));


--F1L7 is datapath:u_datapath|FIFO_ID[6]~6
F1L7 = (E1_S2F_o & (PD_PORT[6])) # (!E1_S2F_o & ((T1L7)));


--F1L8 is datapath:u_datapath|FIFO_ID[7]~7
F1L8 = (E1_S2F_o & (PD_PORT[7])) # (!E1_S2F_o & ((T1L8)));


--T1_UD_LATCH[8] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[8]
--register power-up is low

T1_UD_LATCH[8] = DFFEAS(DATA_IO[24], !R1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--F1L9 is datapath:u_datapath|FIFO_ID[8]~8
F1L9 = (F1_bDIEL & (DATA_IO[8])) # (!F1_bDIEL & (((C1_BRIDGEIN & T1_UD_LATCH[8]))));


--F1L10 is datapath:u_datapath|FIFO_ID[8]~9
F1L10 = (E1_S2F_o & (PD_PORT[0])) # (!E1_S2F_o & ((F1L9)));


--L1_LMWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS
L1_LMWS = (LLW) # ((H1_BO1 & (L1L2 & !H1_BO0)));


--B1L234 is fifo:int_fifo|BUFFER[6][8]~22
B1L234 = (K1_COUNT[1] & (K1_COUNT[2] & (L1_LMWS & !K1_COUNT[0])));


--B1L197 is fifo:int_fifo|BUFFER[5][8]~23
B1L197 = (K1_COUNT[0] & (K1_COUNT[2] & (L1_LMWS & !K1_COUNT[1])));


--B1L160 is fifo:int_fifo|BUFFER[4][8]~24
B1L160 = (K1_COUNT[2] & (L1_LMWS & (!K1_COUNT[1] & !K1_COUNT[0])));


--B1L49 is fifo:int_fifo|BUFFER[1][8]~25
B1L49 = (K1_COUNT[0] & (L1_LMWS & (!K1_COUNT[1] & !K1_COUNT[2])));


--B1L86 is fifo:int_fifo|BUFFER[2][8]~26
B1L86 = (K1_COUNT[1] & (L1_LMWS & (!K1_COUNT[0] & !K1_COUNT[2])));


--B1L12 is fifo:int_fifo|BUFFER[0][8]~27
B1L12 = (L1_LMWS & (!K1_COUNT[1] & (!K1_COUNT[0] & !K1_COUNT[2])));


--T1_UD_LATCH[9] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[9]
--register power-up is low

T1_UD_LATCH[9] = DFFEAS(DATA_IO[25], !R1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--F1L11 is datapath:u_datapath|FIFO_ID[9]~10
F1L11 = (F1_bDIEL & (DATA_IO[9])) # (!F1_bDIEL & (((C1_BRIDGEIN & T1_UD_LATCH[9]))));


--F1L12 is datapath:u_datapath|FIFO_ID[9]~11
F1L12 = (E1_S2F_o & (PD_PORT[1])) # (!E1_S2F_o & ((F1L11)));


--T1_UD_LATCH[10] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[10]
--register power-up is low

T1_UD_LATCH[10] = DFFEAS(DATA_IO[26], !R1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--F1L13 is datapath:u_datapath|FIFO_ID[10]~12
F1L13 = (F1_bDIEL & (DATA_IO[10])) # (!F1_bDIEL & (((C1_BRIDGEIN & T1_UD_LATCH[10]))));


--F1L14 is datapath:u_datapath|FIFO_ID[10]~13
F1L14 = (E1_S2F_o & (PD_PORT[2])) # (!E1_S2F_o & ((F1L13)));


--T1_UD_LATCH[11] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[11]
--register power-up is low

T1_UD_LATCH[11] = DFFEAS(DATA_IO[27], !R1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--F1L15 is datapath:u_datapath|FIFO_ID[11]~14
F1L15 = (F1_bDIEL & (DATA_IO[11])) # (!F1_bDIEL & (((C1_BRIDGEIN & T1_UD_LATCH[11]))));


--F1L16 is datapath:u_datapath|FIFO_ID[11]~15
F1L16 = (E1_S2F_o & (PD_PORT[3])) # (!E1_S2F_o & ((F1L15)));


--T1_UD_LATCH[12] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[12]
--register power-up is low

T1_UD_LATCH[12] = DFFEAS(DATA_IO[28], !R1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--F1L17 is datapath:u_datapath|FIFO_ID[12]~16
F1L17 = (F1_bDIEL & (DATA_IO[12])) # (!F1_bDIEL & (((C1_BRIDGEIN & T1_UD_LATCH[12]))));


--F1L18 is datapath:u_datapath|FIFO_ID[12]~17
F1L18 = (E1_S2F_o & (PD_PORT[4])) # (!E1_S2F_o & ((F1L17)));


--T1_UD_LATCH[13] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[13]
--register power-up is low

T1_UD_LATCH[13] = DFFEAS(DATA_IO[29], !R1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--F1L19 is datapath:u_datapath|FIFO_ID[13]~18
F1L19 = (F1_bDIEL & (DATA_IO[13])) # (!F1_bDIEL & (((C1_BRIDGEIN & T1_UD_LATCH[13]))));


--F1L20 is datapath:u_datapath|FIFO_ID[13]~19
F1L20 = (E1_S2F_o & (PD_PORT[5])) # (!E1_S2F_o & ((F1L19)));


--T1_UD_LATCH[14] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[14]
--register power-up is low

T1_UD_LATCH[14] = DFFEAS(DATA_IO[30], !R1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--F1L21 is datapath:u_datapath|FIFO_ID[14]~20
F1L21 = (F1_bDIEL & (DATA_IO[14])) # (!F1_bDIEL & (((C1_BRIDGEIN & T1_UD_LATCH[14]))));


--F1L22 is datapath:u_datapath|FIFO_ID[14]~21
F1L22 = (E1_S2F_o & (PD_PORT[6])) # (!E1_S2F_o & ((F1L21)));


--T1_UD_LATCH[15] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[15]
--register power-up is low

T1_UD_LATCH[15] = DFFEAS(DATA_IO[31], !R1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--F1L23 is datapath:u_datapath|FIFO_ID[15]~22
F1L23 = (F1_bDIEL & (DATA_IO[15])) # (!F1_bDIEL & (((C1_BRIDGEIN & T1_UD_LATCH[15]))));


--F1L24 is datapath:u_datapath|FIFO_ID[15]~23
F1L24 = (E1_S2F_o & (PD_PORT[7])) # (!E1_S2F_o & ((F1L23)));


--F1L25 is datapath:u_datapath|FIFO_ID[16]~24
F1L25 = (E1_S2F_o & (PD_PORT[0])) # (!E1_S2F_o & ((T1L9)));


--LHW is LHW
--register power-up is low

LHW = DFFEAS(C1_PLHW, !SCLK,  ,  ,  ,  ,  ,  ,  );


--L1_UMWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS
L1_UMWS = (LHW) # ((H1_BO0 & (L1L2 & !H1_BO1)));


--B1L243 is fifo:int_fifo|BUFFER[6][16]~28
B1L243 = (K1_COUNT[1] & (K1_COUNT[2] & (L1_UMWS & !K1_COUNT[0])));


--B1L206 is fifo:int_fifo|BUFFER[5][16]~29
B1L206 = (K1_COUNT[0] & (K1_COUNT[2] & (L1_UMWS & !K1_COUNT[1])));


--B1L169 is fifo:int_fifo|BUFFER[4][16]~30
B1L169 = (K1_COUNT[2] & (L1_UMWS & (!K1_COUNT[1] & !K1_COUNT[0])));


--B1L58 is fifo:int_fifo|BUFFER[1][16]~31
B1L58 = (K1_COUNT[0] & (L1_UMWS & (!K1_COUNT[1] & !K1_COUNT[2])));


--B1L95 is fifo:int_fifo|BUFFER[2][16]~32
B1L95 = (K1_COUNT[1] & (L1_UMWS & (!K1_COUNT[0] & !K1_COUNT[2])));


--B1L21 is fifo:int_fifo|BUFFER[0][16]~33
B1L21 = (L1_UMWS & (!K1_COUNT[1] & (!K1_COUNT[0] & !K1_COUNT[2])));


--F1L26 is datapath:u_datapath|FIFO_ID[17]~25
F1L26 = (E1_S2F_o & (PD_PORT[1])) # (!E1_S2F_o & ((T1L10)));


--F1L27 is datapath:u_datapath|FIFO_ID[18]~26
F1L27 = (E1_S2F_o & (PD_PORT[2])) # (!E1_S2F_o & ((T1L11)));


--F1L28 is datapath:u_datapath|FIFO_ID[19]~27
F1L28 = (E1_S2F_o & (PD_PORT[3])) # (!E1_S2F_o & ((T1L12)));


--F1L29 is datapath:u_datapath|FIFO_ID[20]~28
F1L29 = (E1_S2F_o & (PD_PORT[4])) # (!E1_S2F_o & ((T1L13)));


--F1L30 is datapath:u_datapath|FIFO_ID[21]~29
F1L30 = (E1_S2F_o & (PD_PORT[5])) # (!E1_S2F_o & ((T1L14)));


--F1L31 is datapath:u_datapath|FIFO_ID[22]~30
F1L31 = (E1_S2F_o & (PD_PORT[6])) # (!E1_S2F_o & ((T1L15)));


--F1L32 is datapath:u_datapath|FIFO_ID[23]~31
F1L32 = (E1_S2F_o & (PD_PORT[7])) # (!E1_S2F_o & ((T1L16)));


--F1_bDIEH is datapath:u_datapath|bDIEH
F1_bDIEH = (E1_CPU2S_o) # (C1_DIEH);


--F1L33 is datapath:u_datapath|FIFO_ID[24]~32
F1L33 = (E1_S2F_o & (PD_PORT[0])) # (!E1_S2F_o & (((DATA_IO[24] & F1_bDIEH))));


--L1_UUWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS
L1_UUWS = (LHW) # ((L1L2 & (!H1_BO1 & !H1_BO0)));


--B1L252 is fifo:int_fifo|BUFFER[6][24]~34
B1L252 = (K1_COUNT[1] & (K1_COUNT[2] & (L1_UUWS & !K1_COUNT[0])));


--B1L215 is fifo:int_fifo|BUFFER[5][24]~35
B1L215 = (K1_COUNT[0] & (K1_COUNT[2] & (L1_UUWS & !K1_COUNT[1])));


--B1L178 is fifo:int_fifo|BUFFER[4][24]~36
B1L178 = (K1_COUNT[2] & (L1_UUWS & (!K1_COUNT[1] & !K1_COUNT[0])));


--B1L67 is fifo:int_fifo|BUFFER[1][24]~37
B1L67 = (K1_COUNT[0] & (L1_UUWS & (!K1_COUNT[1] & !K1_COUNT[2])));


--B1L104 is fifo:int_fifo|BUFFER[2][24]~38
B1L104 = (K1_COUNT[1] & (L1_UUWS & (!K1_COUNT[0] & !K1_COUNT[2])));


--B1L30 is fifo:int_fifo|BUFFER[0][24]~39
B1L30 = (L1_UUWS & (!K1_COUNT[1] & (!K1_COUNT[0] & !K1_COUNT[2])));


--F1L34 is datapath:u_datapath|FIFO_ID[25]~33
F1L34 = (E1_S2F_o & (PD_PORT[1])) # (!E1_S2F_o & (((DATA_IO[25] & F1_bDIEH))));


--F1L35 is datapath:u_datapath|FIFO_ID[26]~34
F1L35 = (E1_S2F_o & (PD_PORT[2])) # (!E1_S2F_o & (((DATA_IO[26] & F1_bDIEH))));


--F1L36 is datapath:u_datapath|FIFO_ID[27]~35
F1L36 = (E1_S2F_o & (PD_PORT[3])) # (!E1_S2F_o & (((DATA_IO[27] & F1_bDIEH))));


--F1L37 is datapath:u_datapath|FIFO_ID[28]~36
F1L37 = (E1_S2F_o & (PD_PORT[4])) # (!E1_S2F_o & (((DATA_IO[28] & F1_bDIEH))));


--F1L38 is datapath:u_datapath|FIFO_ID[29]~37
F1L38 = (E1_S2F_o & (PD_PORT[5])) # (!E1_S2F_o & (((DATA_IO[29] & F1_bDIEH))));


--F1L39 is datapath:u_datapath|FIFO_ID[30]~38
F1L39 = (E1_S2F_o & (PD_PORT[6])) # (!E1_S2F_o & (((DATA_IO[30] & F1_bDIEH))));


--F1L40 is datapath:u_datapath|FIFO_ID[31]~39
F1L40 = (E1_S2F_o & (PD_PORT[7])) # (!E1_S2F_o & (((DATA_IO[31] & F1_bDIEH))));


--S1L19 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector7~0
S1L19 = (S1_state_reg.S2F_3) # ((S1_state_reg.S2F_2) # (!S1L15));


--C1_PLLW is CPU_SM:u_CPU_SM|PLLW
--register power-up is low

C1_PLLW = DFFEAS(N1L56, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--C1_INCNI is CPU_SM:u_CPU_SM|INCNI
--register power-up is low

C1_INCNI = DFFEAS(N1_state.s35, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--K1L5 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]~1
K1L5 = K1_COUNT[1] $ (((K1_COUNT[0] & ((E1_INCNI_o) # (C1_INCNI)))));


--K1L8 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]~2
K1L8 = K1_COUNT[2] $ (((K1L7 & ((E1_INCNI_o) # (C1_INCNI)))));


--K1L3 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]~3
K1L3 = K1_COUNT[0] $ (((E1_INCNI_o) # (C1_INCNI)));


--C1_PLHW is CPU_SM:u_CPU_SM|PLHW
--register power-up is low

C1_PLHW = DFFEAS(N1L53, R1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1L54 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector27~0
N1L54 = (_STERM & (((C1L33 & N1_state.s24)) # (!N1L59)));


--N1L68 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|WideOr30~0
N1L68 = (_STERM & ((C1L33) # ((!DSK0_IN_ & A1L79))));


--N1L55 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector27~1
N1L55 = (N1_state.s33) # ((N1L54) # ((N1_state.s32 & N1L68)));


--N1L56 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector27~2
N1L56 = (N1L55) # (((N1_state.s28 & C1L33)) # (!N1L60));


--N1L57 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector27~3
N1L57 = (N1_state.s24 & (!C1_DSACK_LATCHED_[0] & !C1_DSACK_LATCHED_[1]));


--N1L53 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector26~0
N1L53 = (N1L23) # ((_STERM & ((N1_state.s23) # (N1L57))));


--S1L18 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector6~3
S1L18 = (((R_W_IO & S1_state_reg.CPUREQ)) # (!S1L26)) # (!S1L15);


--U1L7 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~94
U1L7 = (!C1_F2CPUL & (!E1_S2CPU_o & (U1L4 & !Y1L7)));


--U1L10 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~95
U1L10 = (U1L8) # ((!C1_F2CPUL & (!E1_S2CPU_o & U1L9)));


--U1L34 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[9]~96
U1L34 = (!C1_F2CPUL & (!E1_S2CPU_o & (Y1L10 & !Y1L7)));


--U1L78 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~97
U1L78 = (!E1_S2CPU_o & (!C1_F2CPUH & (Y1L7 & !C1_BRIDGEOUT)));


--N1L66 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|WideOr27~4
N1L66 = ((!C1L33 & ((!_BERR) # (!_DSACK_IO[1])))) # (!_STERM);


--N1L44 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector22~3
N1L44 = (N1_state.s6) # ((N1_state.s7) # ((N1_state.s8) # (N1L43)));


--S1L24 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector11~4
S1L24 = (S1_state_reg.C2S_3) # (((S1_state_reg.CPUREQ & !R_W_IO)) # (!S1L27));


--N1L63 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS3:u_CPU_SM_INTERNALS1|Selector29~6
N1L63 = (N1_state.s31) # ((N1_state.s23) # ((N1_state.s32 & !N1L69)));


--B1L262 is fifo:int_fifo|BUFFER[7][0]~40
B1L262 = (K1_COUNT[1] & (K1_COUNT[0] & (L1_LLWS & K1_COUNT[2])));


--B1L114 is fifo:int_fifo|BUFFER[3][0]~41
B1L114 = (K1_COUNT[1] & (K1_COUNT[0] & (L1_LLWS & !K1_COUNT[2])));


--B1L271 is fifo:int_fifo|BUFFER[7][8]~42
B1L271 = (K1_COUNT[1] & (K1_COUNT[0] & (K1_COUNT[2] & L1_LMWS)));


--B1L123 is fifo:int_fifo|BUFFER[3][8]~43
B1L123 = (K1_COUNT[1] & (K1_COUNT[0] & (L1_LMWS & !K1_COUNT[2])));


--B1L280 is fifo:int_fifo|BUFFER[7][16]~44
B1L280 = (K1_COUNT[1] & (K1_COUNT[0] & (K1_COUNT[2] & L1_UMWS)));


--B1L132 is fifo:int_fifo|BUFFER[3][16]~45
B1L132 = (K1_COUNT[1] & (K1_COUNT[0] & (L1_UMWS & !K1_COUNT[2])));


--B1L289 is fifo:int_fifo|BUFFER[7][24]~46
B1L289 = (K1_COUNT[1] & (K1_COUNT[0] & (K1_COUNT[2] & L1_UUWS)));


--B1L141 is fifo:int_fifo|BUFFER[3][24]~47
B1L141 = (K1_COUNT[1] & (K1_COUNT[0] & (L1_UUWS & !K1_COUNT[2])));


--C1L4 is CPU_SM:u_CPU_SM|BGRANT_~0
C1L4 = !_BG;


--A1L8 is AS_O_~0
A1L8 = !C1_PAS;


--A1L81 is DS_O_~0
A1L81 = !C1_PDS;


--J1L26 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]~8
J1L26 = !C1_DECFIFO;


--C1L2 is CPU_SM:u_CPU_SM|BGACK~_wirecell
C1L2 = !C1_BGACK;


--E1L6 is SCSI_SM:u_SCSI_SM|DACK_o~_wirecell
E1L6 = !E1_DACK_o;


--E1L19 is SCSI_SM:u_SCSI_SM|SCSI_CS_o~_wirecell
E1L19 = !E1_SCSI_CS_o;


--A1L150 is _IOR~0_wirecell
A1L150 = !A1L149;


--A1L153 is _IOW~0_wirecell
A1L153 = !A1L152;


