{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@206:216@HdlStmAssign", "  assign  tdd_rx_valid_i1 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?\n                                    (rx_valid_i1 & tdd_rx_rf_en) : rx_valid_i1;\n  assign  tdd_rx_valid_q1 = ((tdd_enable_s & tdd_gated_rx_dmapath_s) == 1'b1) ?\n                                    (rx_valid_q1 & tdd_rx_rf_en) : rx_valid_q1;\n\n  assign  tdd_enable = tdd_enable_s;\n\n  // instantiations\n\n  up_tdd_cntrl i_up_tdd_cntrl(\n    .clk(clk),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[211, "  assign  tdd_enable = tdd_enable_s;\n"]], "Add": [[211, "  assign tdd_sync_t = tdd_terminal_type_s;\n"], [211, "  always @(posedge clk) begin\n"], [211, "    if (rst == 1'b1) begin\n"], [211, "      tdd_slave_synced <= 1'b0;\n"], [211, "    end else begin\n"], [211, "      if(tdd_sync_i == 1) begin\n"], [211, "        tdd_slave_synced <= 1'b1;\n"], [211, "      end else begin\n"], [211, "        tdd_slave_synced <= tdd_slave_synced & tdd_enable_s;\n"], [211, "      end\n"], [211, "    end\n"], [211, "  end\n"], [211, "  always @(posedge clk) begin\n"], [211, "    if (rst == 1'b1) begin\n"], [211, "      tdd_sync_o <= 1'b0;\n"], [211, "    end else begin\n"], [211, "      if(~tdd_enable & tdd_enable_s == 1'b1) begin\n"], [211, "        tdd_sync_o <= 1'b1;\n"], [211, "      end else begin\n"], [211, "        tdd_sync_o <= 1'b0;\n"], [211, "      end\n"], [211, "    end\n"], [211, "  end\n"], [211, "  always @(posedge clk) begin\n"], [211, "    if (rst == 1'b1) begin\n"], [211, "      tdd_enable <= 1'b0;\n"], [211, "    end else begin\n"], [211, "      tdd_enable <= (tdd_terminal_type_s == 1'b1) ? tdd_enable_s :\n"], [211, "                                                    (tdd_enable_s & tdd_slave_synced);\n"], [211, "    end\n"], [211, "  end\n"]]}}