
Examen2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000774c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a0  080078fc  080078fc  000178fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007d9c  08007d9c  000200d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007d9c  08007d9c  00017d9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007da4  08007da4  000200d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007da4  08007da4  00017da4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007da8  08007da8  00017da8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d4  20000000  08007dac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200d4  2**0
                  CONTENTS
 10 .bss          00004580  200000d4  200000d4  000200d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004654  20004654  000200d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c9c3  00000000  00000000  00020104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003d9b  00000000  00000000  0003cac7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017a0  00000000  00000000  00040868  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001608  00000000  00000000  00042008  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028efe  00000000  00000000  00043610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c0bd  00000000  00000000  0006c50e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ed0a7  00000000  00000000  000885cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00175672  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006aec  00000000  00000000  001756c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200000d4 	.word	0x200000d4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080078e4 	.word	0x080078e4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200000d8 	.word	0x200000d8
 80001ec:	080078e4 	.word	0x080078e4

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <appInit>:


/*------------------------------------------------------------------*/
/* App Initialization */
void appInit( void )
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b08e      	sub	sp, #56	; 0x38
 8000598:	af02      	add	r7, sp, #8
	/* Print out the name of this Example. */
  	vPrintString( pcTextForMain );
 800059a:	4b7d      	ldr	r3, [pc, #500]	; (8000790 <appInit+0x1fc>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	4618      	mov	r0, r3
 80005a0:	f006 f906 	bl	80067b0 <vPrintString>
  	UBaseType_t count_max = 3;
 80005a4:	2303      	movs	r3, #3
 80005a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  	UBaseType_t count_init = 0;
 80005a8:	2300      	movs	r3, #0
 80005aa:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Before a semaphore is used it must be explicitly created.
     * In this example a binary semaphore is created. */
    vSemaphoreCreateBinary( xBinarySemaphoreEntry    );
 80005ac:	2203      	movs	r2, #3
 80005ae:	2100      	movs	r1, #0
 80005b0:	2001      	movs	r0, #1
 80005b2:	f003 ff15 	bl	80043e0 <xQueueGenericCreate>
 80005b6:	4603      	mov	r3, r0
 80005b8:	4a76      	ldr	r2, [pc, #472]	; (8000794 <appInit+0x200>)
 80005ba:	6013      	str	r3, [r2, #0]
 80005bc:	4b75      	ldr	r3, [pc, #468]	; (8000794 <appInit+0x200>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d006      	beq.n	80005d2 <appInit+0x3e>
 80005c4:	4b73      	ldr	r3, [pc, #460]	; (8000794 <appInit+0x200>)
 80005c6:	6818      	ldr	r0, [r3, #0]
 80005c8:	2300      	movs	r3, #0
 80005ca:	2200      	movs	r2, #0
 80005cc:	2100      	movs	r1, #0
 80005ce:	f003 ffc1 	bl	8004554 <xQueueGenericSend>
    vSemaphoreCreateBinary( xBinarySemaphoreExit     );
 80005d2:	2203      	movs	r2, #3
 80005d4:	2100      	movs	r1, #0
 80005d6:	2001      	movs	r0, #1
 80005d8:	f003 ff02 	bl	80043e0 <xQueueGenericCreate>
 80005dc:	4603      	mov	r3, r0
 80005de:	4a6e      	ldr	r2, [pc, #440]	; (8000798 <appInit+0x204>)
 80005e0:	6013      	str	r3, [r2, #0]
 80005e2:	4b6d      	ldr	r3, [pc, #436]	; (8000798 <appInit+0x204>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d006      	beq.n	80005f8 <appInit+0x64>
 80005ea:	4b6b      	ldr	r3, [pc, #428]	; (8000798 <appInit+0x204>)
 80005ec:	6818      	ldr	r0, [r3, #0]
 80005ee:	2300      	movs	r3, #0
 80005f0:	2200      	movs	r2, #0
 80005f2:	2100      	movs	r1, #0
 80005f4:	f003 ffae 	bl	8004554 <xQueueGenericSend>
    xCountSemaphoreContinue = xSemaphoreCreateCounting(count_max,count_init);
 80005f8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80005fa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80005fc:	f003 ff77 	bl	80044ee <xQueueCreateCountingSemaphore>
 8000600:	4603      	mov	r3, r0
 8000602:	4a66      	ldr	r2, [pc, #408]	; (800079c <appInit+0x208>)
 8000604:	6013      	str	r3, [r2, #0]

    /* Check the semaphore was created successfully. */
	configASSERT( xBinarySemaphoreEntry    !=  NULL );
 8000606:	4b63      	ldr	r3, [pc, #396]	; (8000794 <appInit+0x200>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	2b00      	cmp	r3, #0
 800060c:	d10a      	bne.n	8000624 <appInit+0x90>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800060e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000612:	f383 8811 	msr	BASEPRI, r3
 8000616:	f3bf 8f6f 	isb	sy
 800061a:	f3bf 8f4f 	dsb	sy
 800061e:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000620:	bf00      	nop
 8000622:	e7fe      	b.n	8000622 <appInit+0x8e>
	configASSERT( xBinarySemaphoreExit     !=  NULL );
 8000624:	4b5c      	ldr	r3, [pc, #368]	; (8000798 <appInit+0x204>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	2b00      	cmp	r3, #0
 800062a:	d10a      	bne.n	8000642 <appInit+0xae>
	__asm volatile
 800062c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000630:	f383 8811 	msr	BASEPRI, r3
 8000634:	f3bf 8f6f 	isb	sy
 8000638:	f3bf 8f4f 	dsb	sy
 800063c:	61fb      	str	r3, [r7, #28]
}
 800063e:	bf00      	nop
 8000640:	e7fe      	b.n	8000640 <appInit+0xac>
	configASSERT( xCountSemaphoreContinue !=  NULL );
 8000642:	4b56      	ldr	r3, [pc, #344]	; (800079c <appInit+0x208>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	2b00      	cmp	r3, #0
 8000648:	d10a      	bne.n	8000660 <appInit+0xcc>
	__asm volatile
 800064a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800064e:	f383 8811 	msr	BASEPRI, r3
 8000652:	f3bf 8f6f 	isb	sy
 8000656:	f3bf 8f4f 	dsb	sy
 800065a:	61bb      	str	r3, [r7, #24]
}
 800065c:	bf00      	nop
 800065e:	e7fe      	b.n	800065e <appInit+0xca>

    /* Before a semaphore is used it must be explicitly created.
     * In this example a mutex semaphore is created. */
    xMutex = xSemaphoreCreateMutex();
 8000660:	2001      	movs	r0, #1
 8000662:	f003 ff2c 	bl	80044be <xQueueCreateMutex>
 8000666:	4603      	mov	r3, r0
 8000668:	4a4d      	ldr	r2, [pc, #308]	; (80007a0 <appInit+0x20c>)
 800066a:	6013      	str	r3, [r2, #0]

    /* Check the mutex was created successfully. */
    configASSERT( xMutex !=  NULL );
 800066c:	4b4c      	ldr	r3, [pc, #304]	; (80007a0 <appInit+0x20c>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	2b00      	cmp	r3, #0
 8000672:	d10a      	bne.n	800068a <appInit+0xf6>
	__asm volatile
 8000674:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000678:	f383 8811 	msr	BASEPRI, r3
 800067c:	f3bf 8f6f 	isb	sy
 8000680:	f3bf 8f4f 	dsb	sy
 8000684:	617b      	str	r3, [r7, #20]
}
 8000686:	bf00      	nop
 8000688:	e7fe      	b.n	8000688 <appInit+0xf4>

    xQueueCHandle = xQueueCreate(10, sizeof(uint8_t));
 800068a:	2200      	movs	r2, #0
 800068c:	2101      	movs	r1, #1
 800068e:	200a      	movs	r0, #10
 8000690:	f003 fea6 	bl	80043e0 <xQueueGenericCreate>
 8000694:	4603      	mov	r3, r0
 8000696:	4a43      	ldr	r2, [pc, #268]	; (80007a4 <appInit+0x210>)
 8000698:	6013      	str	r3, [r2, #0]

    configASSERT( xQueueCHandle !=  NULL );
 800069a:	4b42      	ldr	r3, [pc, #264]	; (80007a4 <appInit+0x210>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d10a      	bne.n	80006b8 <appInit+0x124>
	__asm volatile
 80006a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80006a6:	f383 8811 	msr	BASEPRI, r3
 80006aa:	f3bf 8f6f 	isb	sy
 80006ae:	f3bf 8f4f 	dsb	sy
 80006b2:	613b      	str	r3, [r7, #16]
}
 80006b4:	bf00      	nop
 80006b6:	e7fe      	b.n	80006b6 <appInit+0x122>

	BaseType_t ret;

    /* Task A thread at priority 2 */
    ret = xTaskCreate( vTask,						/* Pointer to the function thats implement the task. */
 80006b8:	4b3b      	ldr	r3, [pc, #236]	; (80007a8 <appInit+0x214>)
 80006ba:	9301      	str	r3, [sp, #4]
 80006bc:	2302      	movs	r3, #2
 80006be:	9300      	str	r3, [sp, #0]
 80006c0:	2301      	movs	r3, #1
 80006c2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80006c6:	4939      	ldr	r1, [pc, #228]	; (80007ac <appInit+0x218>)
 80006c8:	4839      	ldr	r0, [pc, #228]	; (80007b0 <appInit+0x21c>)
 80006ca:	f004 fb73 	bl	8004db4 <xTaskCreate>
 80006ce:	6278      	str	r0, [r7, #36]	; 0x24
					   (void*)1,						/* We are not using the task parameter.		*/
					   (tskIDLE_PRIORITY + 2UL),	/* This task will run at priority 1. 		*/
					   &vTaskAHandle );				/* We are using a variable as task handle.	*/

    /* Check the task was created successfully. */
    configASSERT( ret == pdPASS );
 80006d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006d2:	2b01      	cmp	r3, #1
 80006d4:	d00a      	beq.n	80006ec <appInit+0x158>
	__asm volatile
 80006d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80006da:	f383 8811 	msr	BASEPRI, r3
 80006de:	f3bf 8f6f 	isb	sy
 80006e2:	f3bf 8f4f 	dsb	sy
 80006e6:	60fb      	str	r3, [r7, #12]
}
 80006e8:	bf00      	nop
 80006ea:	e7fe      	b.n	80006ea <appInit+0x156>

    /* Task B thread at priority 2 */
    ret = xTaskCreate( vTask,						/* Pointer to the function thats implement the task. */
 80006ec:	4b31      	ldr	r3, [pc, #196]	; (80007b4 <appInit+0x220>)
 80006ee:	9301      	str	r3, [sp, #4]
 80006f0:	2302      	movs	r3, #2
 80006f2:	9300      	str	r3, [sp, #0]
 80006f4:	2300      	movs	r3, #0
 80006f6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80006fa:	492f      	ldr	r1, [pc, #188]	; (80007b8 <appInit+0x224>)
 80006fc:	482c      	ldr	r0, [pc, #176]	; (80007b0 <appInit+0x21c>)
 80006fe:	f004 fb59 	bl	8004db4 <xTaskCreate>
 8000702:	6278      	str	r0, [r7, #36]	; 0x24
					   (void*)0,						/* We are not using the task parameter.		*/
					   (tskIDLE_PRIORITY + 2UL),	/* This task will run at priority 1. 		*/
					   &vTaskB1Handle );				/* We are using a variable as task handle.	*/

    /* Check the task was created successfully. */
    configASSERT( ret == pdPASS );
 8000704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000706:	2b01      	cmp	r3, #1
 8000708:	d00a      	beq.n	8000720 <appInit+0x18c>
	__asm volatile
 800070a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800070e:	f383 8811 	msr	BASEPRI, r3
 8000712:	f3bf 8f6f 	isb	sy
 8000716:	f3bf 8f4f 	dsb	sy
 800071a:	60bb      	str	r3, [r7, #8]
}
 800071c:	bf00      	nop
 800071e:	e7fe      	b.n	800071e <appInit+0x18a>
//
//    /* Check the task was created successfully. */
//    configASSERT( ret == pdPASS );

    /* Task C thread at priority 2 */
    ret = xTaskCreate( vTaskC,						/* Pointer to the function thats implement the task. */
 8000720:	4b26      	ldr	r3, [pc, #152]	; (80007bc <appInit+0x228>)
 8000722:	9301      	str	r3, [sp, #4]
 8000724:	2302      	movs	r3, #2
 8000726:	9300      	str	r3, [sp, #0]
 8000728:	2300      	movs	r3, #0
 800072a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800072e:	4924      	ldr	r1, [pc, #144]	; (80007c0 <appInit+0x22c>)
 8000730:	4824      	ldr	r0, [pc, #144]	; (80007c4 <appInit+0x230>)
 8000732:	f004 fb3f 	bl	8004db4 <xTaskCreate>
 8000736:	6278      	str	r0, [r7, #36]	; 0x24
					   NULL,						/* We are not using the task parameter.		*/
					   (tskIDLE_PRIORITY + 2UL),	/* This task will run at priority 1. 		*/
					   &vTaskCHandle );				/* We are using a variable as task handle.	*/

    /* Check the task was created successfully. */
    configASSERT( ret == pdPASS );
 8000738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800073a:	2b01      	cmp	r3, #1
 800073c:	d00a      	beq.n	8000754 <appInit+0x1c0>
	__asm volatile
 800073e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000742:	f383 8811 	msr	BASEPRI, r3
 8000746:	f3bf 8f6f 	isb	sy
 800074a:	f3bf 8f4f 	dsb	sy
 800074e:	607b      	str	r3, [r7, #4]
}
 8000750:	bf00      	nop
 8000752:	e7fe      	b.n	8000752 <appInit+0x1be>

	/* Task Test at priority 1, periodically excites the other tasks */
    ret = xTaskCreate( vTaskTest,					/* Pointer to the function thats implement the task. */
 8000754:	4b1c      	ldr	r3, [pc, #112]	; (80007c8 <appInit+0x234>)
 8000756:	9301      	str	r3, [sp, #4]
 8000758:	2301      	movs	r3, #1
 800075a:	9300      	str	r3, [sp, #0]
 800075c:	2300      	movs	r3, #0
 800075e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000762:	491a      	ldr	r1, [pc, #104]	; (80007cc <appInit+0x238>)
 8000764:	481a      	ldr	r0, [pc, #104]	; (80007d0 <appInit+0x23c>)
 8000766:	f004 fb25 	bl	8004db4 <xTaskCreate>
 800076a:	6278      	str	r0, [r7, #36]	; 0x24
					   NULL,						/* We are not using the task parameter.		*/
					   (tskIDLE_PRIORITY + 1UL),	/* This task will run at priority 2. 		*/
					   &vTaskTestHandle );			/* We are using a variable as task handle.	*/

    /* Check the task was created successfully. */
    configASSERT( ret == pdPASS );
 800076c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800076e:	2b01      	cmp	r3, #1
 8000770:	d00a      	beq.n	8000788 <appInit+0x1f4>
	__asm volatile
 8000772:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000776:	f383 8811 	msr	BASEPRI, r3
 800077a:	f3bf 8f6f 	isb	sy
 800077e:	f3bf 8f4f 	dsb	sy
 8000782:	603b      	str	r3, [r7, #0]
}
 8000784:	bf00      	nop
 8000786:	e7fe      	b.n	8000786 <appInit+0x1f2>
}
 8000788:	bf00      	nop
 800078a:	3730      	adds	r7, #48	; 0x30
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	20000000 	.word	0x20000000
 8000794:	200000f0 	.word	0x200000f0
 8000798:	200000f4 	.word	0x200000f4
 800079c:	200000f8 	.word	0x200000f8
 80007a0:	200000fc 	.word	0x200000fc
 80007a4:	20000110 	.word	0x20000110
 80007a8:	20000100 	.word	0x20000100
 80007ac:	08007930 	.word	0x08007930
 80007b0:	080007d5 	.word	0x080007d5
 80007b4:	20000104 	.word	0x20000104
 80007b8:	08007938 	.word	0x08007938
 80007bc:	20000108 	.word	0x20000108
 80007c0:	08007940 	.word	0x08007940
 80007c4:	080009d5 	.word	0x080009d5
 80007c8:	2000010c 	.word	0x2000010c
 80007cc:	08007948 	.word	0x08007948
 80007d0:	08000a39 	.word	0x08000a39

080007d4 <vTask>:
// ------ external functions definition --------------------------------

/*------------------------------------------------------------------*/
/* Task  thread */
void vTask( void *pvParameters )
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b084      	sub	sp, #16
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
	/* Print out the name of this task. */
	uint8_t *id = (uint8_t*)pvParameters;
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	60fb      	str	r3, [r7, #12]
	vPrintString( id?pcTextForTaskA:pcTextForTaskB );
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d002      	beq.n	80007ec <vTask+0x18>
 80007e6:	4b66      	ldr	r3, [pc, #408]	; (8000980 <vTask+0x1ac>)
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	e001      	b.n	80007f0 <vTask+0x1c>
 80007ec:	4b65      	ldr	r3, [pc, #404]	; (8000984 <vTask+0x1b0>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	4618      	mov	r0, r3
 80007f2:	f005 ffdd 	bl	80067b0 <vPrintString>
	/* As per most tasks, this task is implemented within an infinite loop.
	 *
	 * Take the semaphore once to start with so the semaphore is empty before the
	 * infinite loop is entered.  The semaphore was created before the scheduler
	 * was started so before this task ran for the first time.*/
    xSemaphoreTake(id?xBinarySemaphoreEntry:xBinarySemaphoreExit, (portTickType) 0 );
 80007f6:	68fb      	ldr	r3, [r7, #12]
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d002      	beq.n	8000802 <vTask+0x2e>
 80007fc:	4b62      	ldr	r3, [pc, #392]	; (8000988 <vTask+0x1b4>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	e001      	b.n	8000806 <vTask+0x32>
 8000802:	4b62      	ldr	r3, [pc, #392]	; (800098c <vTask+0x1b8>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	2100      	movs	r1, #0
 8000808:	4618      	mov	r0, r3
 800080a:	f004 f881 	bl	8004910 <xQueueSemaphoreTake>
    xSemaphoreTake( xCountSemaphoreContinue, (portTickType) 0 );
 800080e:	4b60      	ldr	r3, [pc, #384]	; (8000990 <vTask+0x1bc>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	2100      	movs	r1, #0
 8000814:	4618      	mov	r0, r3
 8000816:	f004 f87b 	bl	8004910 <xQueueSemaphoreTake>

    /* Init Task A & B Counter and Reset Task A Flag	*/
    lTasksCnt = 0;
 800081a:	4b5e      	ldr	r3, [pc, #376]	; (8000994 <vTask+0x1c0>)
 800081c:	2200      	movs	r2, #0
 800081e:	601a      	str	r2, [r3, #0]
    lTaskABFlag = 0;
 8000820:	4b5d      	ldr	r3, [pc, #372]	; (8000998 <vTask+0x1c4>)
 8000822:	2200      	movs	r2, #0
 8000824:	601a      	str	r2, [r3, #0]

    while( 1 )
    {
	    /* Toggle LD3 state */
		HAL_GPIO_TogglePin( LD3_GPIO_Port, LD3_Pin );
 8000826:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800082a:	485c      	ldr	r0, [pc, #368]	; (800099c <vTask+0x1c8>)
 800082c:	f001 fcef 	bl	800220e <HAL_GPIO_TogglePin>

        /* Use the semaphore to wait for the event.  The task blocks
         * indefinitely meaning this function call will only return once the
         * semaphore has been successfully obtained - so there is no need to check
         * the returned value. */
    	vPrintString(id?pcTextForTaskA_WaitEntry:pcTextForTaskB_WaitExit );
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	2b00      	cmp	r3, #0
 8000834:	d002      	beq.n	800083c <vTask+0x68>
 8000836:	4b5a      	ldr	r3, [pc, #360]	; (80009a0 <vTask+0x1cc>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	e001      	b.n	8000840 <vTask+0x6c>
 800083c:	4b59      	ldr	r3, [pc, #356]	; (80009a4 <vTask+0x1d0>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	4618      	mov	r0, r3
 8000842:	f005 ffb5 	bl	80067b0 <vPrintString>
    	xSemaphoreTake( id?xBinarySemaphoreEntry:xBinarySemaphoreExit, portMAX_DELAY );
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	2b00      	cmp	r3, #0
 800084a:	d002      	beq.n	8000852 <vTask+0x7e>
 800084c:	4b4e      	ldr	r3, [pc, #312]	; (8000988 <vTask+0x1b4>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	e001      	b.n	8000856 <vTask+0x82>
 8000852:	4b4e      	ldr	r3, [pc, #312]	; (800098c <vTask+0x1b8>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	f04f 31ff 	mov.w	r1, #4294967295
 800085a:	4618      	mov	r0, r3
 800085c:	f004 f858 	bl	8004910 <xQueueSemaphoreTake>
    		 * Attempt to take the semaphore, blocking indefinitely if the mutex is not
    		 * available immediately.  The call to xSemaphoreTake() will only return when
    		 * the semaphore has been successfully obtained so there is no need to check
    		 * the return value.  If any other delay period was used then the code must
    		 * check that xSemaphoreTake() returns pdTRUE before accessing the resource. */
        	vPrintString( id?pcTextForTaskA_WaitMutex:pcTextForTaskB_WaitMutex );
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	2b00      	cmp	r3, #0
 8000864:	d002      	beq.n	800086c <vTask+0x98>
 8000866:	4b50      	ldr	r3, [pc, #320]	; (80009a8 <vTask+0x1d4>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	e001      	b.n	8000870 <vTask+0x9c>
 800086c:	4b4f      	ldr	r3, [pc, #316]	; (80009ac <vTask+0x1d8>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4618      	mov	r0, r3
 8000872:	f005 ff9d 	bl	80067b0 <vPrintString>
    		xSemaphoreTake( xMutex, portMAX_DELAY );
 8000876:	4b4e      	ldr	r3, [pc, #312]	; (80009b0 <vTask+0x1dc>)
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	f04f 31ff 	mov.w	r1, #4294967295
 800087e:	4618      	mov	r0, r3
 8000880:	f004 f846 	bl	8004910 <xQueueSemaphoreTake>
        	{
        		/* The following line will only execute once the semaphore has been
        		 * successfully obtained. */

        		/* Update Task A & B Counter */
    			id?lTasksCnt++:lTasksCnt--;
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	2b00      	cmp	r3, #0
 8000888:	d005      	beq.n	8000896 <vTask+0xc2>
 800088a:	4b42      	ldr	r3, [pc, #264]	; (8000994 <vTask+0x1c0>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	3301      	adds	r3, #1
 8000890:	4a40      	ldr	r2, [pc, #256]	; (8000994 <vTask+0x1c0>)
 8000892:	6013      	str	r3, [r2, #0]
 8000894:	e004      	b.n	80008a0 <vTask+0xcc>
 8000896:	4b3f      	ldr	r3, [pc, #252]	; (8000994 <vTask+0x1c0>)
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	3b01      	subs	r3, #1
 800089c:	4a3d      	ldr	r2, [pc, #244]	; (8000994 <vTask+0x1c0>)
 800089e:	6013      	str	r3, [r2, #0]
    			vPrintStringAndNumber( id?pcTextForTaskA_lTasksCnt:pcTextForTaskB_lTasksCnt, lTasksCnt);
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d002      	beq.n	80008ac <vTask+0xd8>
 80008a6:	4b43      	ldr	r3, [pc, #268]	; (80009b4 <vTask+0x1e0>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	e001      	b.n	80008b0 <vTask+0xdc>
 80008ac:	4b42      	ldr	r3, [pc, #264]	; (80009b8 <vTask+0x1e4>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	4a38      	ldr	r2, [pc, #224]	; (8000994 <vTask+0x1c0>)
 80008b2:	6812      	ldr	r2, [r2, #0]
 80008b4:	4611      	mov	r1, r2
 80008b6:	4618      	mov	r0, r3
 80008b8:	f005 ff94 	bl	80067e4 <vPrintStringAndNumber>

   			    /* Check Task A & B Counter	*/
    			if(id && lTasksCnt == lTasksCntMAX )
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d007      	beq.n	80008d2 <vTask+0xfe>
 80008c2:	4b34      	ldr	r3, [pc, #208]	; (8000994 <vTask+0x1c0>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	2b02      	cmp	r3, #2
 80008c8:	d103      	bne.n	80008d2 <vTask+0xfe>
    			{
       			    /* Set Task A Flag	*/
    				lTaskABFlag = 1;
 80008ca:	4b33      	ldr	r3, [pc, #204]	; (8000998 <vTask+0x1c4>)
 80008cc:	2201      	movs	r2, #1
 80008ce:	601a      	str	r2, [r3, #0]
 80008d0:	e009      	b.n	80008e6 <vTask+0x112>
    			}
    			else if(!id && lTasksCnt == (lTasksCntMAX - 1) )
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d106      	bne.n	80008e6 <vTask+0x112>
 80008d8:	4b2e      	ldr	r3, [pc, #184]	; (8000994 <vTask+0x1c0>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	2b01      	cmp	r3, #1
 80008de:	d102      	bne.n	80008e6 <vTask+0x112>
    			{
    				/* Set Task B Flag	*/
    				lTaskABFlag = 2;
 80008e0:	4b2d      	ldr	r3, [pc, #180]	; (8000998 <vTask+0x1c4>)
 80008e2:	2202      	movs	r2, #2
 80008e4:	601a      	str	r2, [r3, #0]
    			}
       			/* 'Give' the semaphore to unblock the tasks. */
       			vPrintString( id?pcTextForTaskA_SignalMutex:pcTextForTaskB_SignalMutex );
 80008e6:	68fb      	ldr	r3, [r7, #12]
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d002      	beq.n	80008f2 <vTask+0x11e>
 80008ec:	4b33      	ldr	r3, [pc, #204]	; (80009bc <vTask+0x1e8>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	e001      	b.n	80008f6 <vTask+0x122>
 80008f2:	4b33      	ldr	r3, [pc, #204]	; (80009c0 <vTask+0x1ec>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	4618      	mov	r0, r3
 80008f8:	f005 ff5a 	bl	80067b0 <vPrintString>
       			xSemaphoreGive( xMutex );
 80008fc:	4b2c      	ldr	r3, [pc, #176]	; (80009b0 <vTask+0x1dc>)
 80008fe:	6818      	ldr	r0, [r3, #0]
 8000900:	2300      	movs	r3, #0
 8000902:	2200      	movs	r2, #0
 8000904:	2100      	movs	r1, #0
 8000906:	f003 fe25 	bl	8004554 <xQueueGenericSend>
       			if(!id){
 800090a:	68fb      	ldr	r3, [r7, #12]
 800090c:	2b00      	cmp	r3, #0
 800090e:	d10e      	bne.n	800092e <vTask+0x15a>
       				patente++;
 8000910:	4b2c      	ldr	r3, [pc, #176]	; (80009c4 <vTask+0x1f0>)
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	3301      	adds	r3, #1
 8000916:	b2da      	uxtb	r2, r3
 8000918:	4b2a      	ldr	r3, [pc, #168]	; (80009c4 <vTask+0x1f0>)
 800091a:	701a      	strb	r2, [r3, #0]
       				xQueueSendToBack(xQueueCHandle, patente, (portTickType)0);
 800091c:	4b2a      	ldr	r3, [pc, #168]	; (80009c8 <vTask+0x1f4>)
 800091e:	6818      	ldr	r0, [r3, #0]
 8000920:	4b28      	ldr	r3, [pc, #160]	; (80009c4 <vTask+0x1f0>)
 8000922:	781b      	ldrb	r3, [r3, #0]
 8000924:	4619      	mov	r1, r3
 8000926:	2300      	movs	r3, #0
 8000928:	2200      	movs	r2, #0
 800092a:	f003 fe13 	bl	8004554 <xQueueGenericSend>
       			}

   			    /* Check Task A Flag	*/
       			if( lTaskABFlag == 1 )
 800092e:	4b1a      	ldr	r3, [pc, #104]	; (8000998 <vTask+0x1c4>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	2b01      	cmp	r3, #1
 8000934:	d10f      	bne.n	8000956 <vTask+0x182>
       			{
       			    /* Reset Task A Flag	*/
       			    lTaskABFlag = 0;
 8000936:	4b18      	ldr	r3, [pc, #96]	; (8000998 <vTask+0x1c4>)
 8000938:	2200      	movs	r2, #0
 800093a:	601a      	str	r2, [r3, #0]

       		        /* Use the semaphore to wait for the event.  The task blocks
       		         * indefinitely meaning this function call will only return once the
       		         * semaphore has been successfully obtained - so there is no need to check
       		         * the returned value. */
       			    vPrintString( pcTextForTaskA_WaitContinue );
 800093c:	4b23      	ldr	r3, [pc, #140]	; (80009cc <vTask+0x1f8>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	4618      	mov	r0, r3
 8000942:	f005 ff35 	bl	80067b0 <vPrintString>
       	        	xSemaphoreTake( xCountSemaphoreContinue, portMAX_DELAY );
 8000946:	4b12      	ldr	r3, [pc, #72]	; (8000990 <vTask+0x1bc>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	f04f 31ff 	mov.w	r1, #4294967295
 800094e:	4618      	mov	r0, r3
 8000950:	f003 ffde 	bl	8004910 <xQueueSemaphoreTake>
 8000954:	e767      	b.n	8000826 <vTask+0x52>
       	        	{
       	        		/* The following line will only execute once the semaphore has been
       	        		 * successfully obtained. */
       	        	}
       			}
       	        else if(lTaskABFlag == 2){
 8000956:	4b10      	ldr	r3, [pc, #64]	; (8000998 <vTask+0x1c4>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	2b02      	cmp	r3, #2
 800095c:	f47f af63 	bne.w	8000826 <vTask+0x52>
       	        	/* Reset Task B Flag	*/
       	        	lTaskABFlag = 0;
 8000960:	4b0d      	ldr	r3, [pc, #52]	; (8000998 <vTask+0x1c4>)
 8000962:	2200      	movs	r2, #0
 8000964:	601a      	str	r2, [r3, #0]

       	        	/* 'Give' the semaphore to unblock the task A. */
       	        	vPrintString( pcTextForTaskB_SignalContinue );
 8000966:	4b1a      	ldr	r3, [pc, #104]	; (80009d0 <vTask+0x1fc>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	4618      	mov	r0, r3
 800096c:	f005 ff20 	bl	80067b0 <vPrintString>
       	        	xSemaphoreGive( xCountSemaphoreContinue );
 8000970:	4b07      	ldr	r3, [pc, #28]	; (8000990 <vTask+0x1bc>)
 8000972:	6818      	ldr	r0, [r3, #0]
 8000974:	2300      	movs	r3, #0
 8000976:	2200      	movs	r2, #0
 8000978:	2100      	movs	r1, #0
 800097a:	f003 fdeb 	bl	8004554 <xQueueGenericSend>
		HAL_GPIO_TogglePin( LD3_GPIO_Port, LD3_Pin );
 800097e:	e752      	b.n	8000826 <vTask+0x52>
 8000980:	20000008 	.word	0x20000008
 8000984:	20000020 	.word	0x20000020
 8000988:	200000f0 	.word	0x200000f0
 800098c:	200000f4 	.word	0x200000f4
 8000990:	200000f8 	.word	0x200000f8
 8000994:	20000114 	.word	0x20000114
 8000998:	20000118 	.word	0x20000118
 800099c:	40020400 	.word	0x40020400
 80009a0:	20000010 	.word	0x20000010
 80009a4:	20000028 	.word	0x20000028
 80009a8:	20000018 	.word	0x20000018
 80009ac:	20000030 	.word	0x20000030
 80009b0:	200000fc 	.word	0x200000fc
 80009b4:	2000000c 	.word	0x2000000c
 80009b8:	20000024 	.word	0x20000024
 80009bc:	2000001c 	.word	0x2000001c
 80009c0:	20000034 	.word	0x20000034
 80009c4:	20000004 	.word	0x20000004
 80009c8:	20000110 	.word	0x20000110
 80009cc:	20000014 	.word	0x20000014
 80009d0:	2000002c 	.word	0x2000002c

080009d4 <vTaskC>:
// ------ external functions definition --------------------------------

/*------------------------------------------------------------------*/
/* Task C thread */
void vTaskC( void *pvParameters )
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b084      	sub	sp, #16
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
	/* Print out the name of this task. */
	vPrintString( pcTextForTaskC );
 80009dc:	4b13      	ldr	r3, [pc, #76]	; (8000a2c <vTaskC+0x58>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	4618      	mov	r0, r3
 80009e2:	f005 fee5 	bl	80067b0 <vPrintString>
	uint8_t  patente = 0;
 80009e6:	2300      	movs	r3, #0
 80009e8:	72fb      	strb	r3, [r7, #11]
	const TickType_t xDelay500ms = pdMS_TO_TICKS( 500UL );
 80009ea:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80009ee:	60fb      	str	r3, [r7, #12]

    while( 1 )
    {
    	if(uxQueueMessagesWaiting(xQueueCHandle)){
 80009f0:	4b0f      	ldr	r3, [pc, #60]	; (8000a30 <vTaskC+0x5c>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	4618      	mov	r0, r3
 80009f6:	f004 f897 	bl	8004b28 <uxQueueMessagesWaiting>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d010      	beq.n	8000a22 <vTaskC+0x4e>
    		xQueueReceive(xQueueCHandle, &patente, xDelay500ms);
 8000a00:	4b0b      	ldr	r3, [pc, #44]	; (8000a30 <vTaskC+0x5c>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	f107 010b 	add.w	r1, r7, #11
 8000a08:	68fa      	ldr	r2, [r7, #12]
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f003 fea0 	bl	8004750 <xQueueReceive>
    		vPrintString( pcTextForPatente );
 8000a10:	4b08      	ldr	r3, [pc, #32]	; (8000a34 <vTaskC+0x60>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	4618      	mov	r0, r3
 8000a16:	f005 fecb 	bl	80067b0 <vPrintString>
    		vPrintString( (char*)patente );
 8000a1a:	7afb      	ldrb	r3, [r7, #11]
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f005 fec7 	bl	80067b0 <vPrintString>
    	}
    	vTaskDelay( xDelay500ms );
 8000a22:	68f8      	ldr	r0, [r7, #12]
 8000a24:	f004 fb8e 	bl	8005144 <vTaskDelay>
    	if(uxQueueMessagesWaiting(xQueueCHandle)){
 8000a28:	e7e2      	b.n	80009f0 <vTaskC+0x1c>
 8000a2a:	bf00      	nop
 8000a2c:	20000038 	.word	0x20000038
 8000a30:	20000110 	.word	0x20000110
 8000a34:	2000003c 	.word	0x2000003c

08000a38 <vTaskTest>:
// ------ external functions definition --------------------------------

/*------------------------------------------------------------------*/
/* Task Test thread */
void vTaskTest( void *pvParameters )
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b086      	sub	sp, #24
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
	uint32_t i = TEST_X;
 8000a40:	2303      	movs	r3, #3
 8000a42:	617b      	str	r3, [r7, #20]
	portTickType xLastWakeTime;
	UBaseType_t uxPriority;

	/* Print out the name, parameters and TEST_X of this task. */
	vPrintString( pcTextForTaskTest );
 8000a44:	4b3d      	ldr	r3, [pc, #244]	; (8000b3c <vTaskTest+0x104>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f005 feb1 	bl	80067b0 <vPrintString>
	vPrintStringAndNumber( pcTextForTaskTest_TEST_X, i);
 8000a4e:	4b3c      	ldr	r3, [pc, #240]	; (8000b40 <vTaskTest+0x108>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	6979      	ldr	r1, [r7, #20]
 8000a54:	4618      	mov	r0, r3
 8000a56:	f005 fec5 	bl	80067e4 <vPrintStringAndNumber>

	/* The xLastWakeTime variable needs to be initialized with the current tick
	 * count.  Note that this is the only time we access this variable. From this
	 * point on xLastWakeTime is managed automatically by the vTaskDelayUntil()
	 * API function. */
	xLastWakeTime = xTaskGetTickCount();
 8000a5a:	f004 fd65 	bl	8005528 <xTaskGetTickCount>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	60fb      	str	r3, [r7, #12]
	/* This task will run the first time after other tasks as it has the lower
	 * priority.
	 *
	 * Query the priority at which this task is running - passing in NULL means
	 * "return our own priority". */
	uxPriority = uxTaskPriorityGet( vTaskTestHandle ) + 2UL;
 8000a62:	4b38      	ldr	r3, [pc, #224]	; (8000b44 <vTaskTest+0x10c>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	4618      	mov	r0, r3
 8000a68:	f004 fba0 	bl	80051ac <uxTaskPriorityGet>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	3302      	adds	r3, #2
 8000a70:	613b      	str	r3, [r7, #16]

	/* Setting the TestingTask priority above the other tasks priority will
	 * cause TestingTask to immediately start running (as then TestingTask
	 * will have the higher priority of the three created tasks). */
	vPrintStringAndNumber( pcTextForTaskTest_priority, uxPriority );
 8000a72:	4b35      	ldr	r3, [pc, #212]	; (8000b48 <vTaskTest+0x110>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	6939      	ldr	r1, [r7, #16]
 8000a78:	4618      	mov	r0, r3
 8000a7a:	f005 feb3 	bl	80067e4 <vPrintStringAndNumber>
	vTaskPrioritySet( vTaskTestHandle, uxPriority );
 8000a7e:	4b31      	ldr	r3, [pc, #196]	; (8000b44 <vTaskTest+0x10c>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	6939      	ldr	r1, [r7, #16]
 8000a84:	4618      	mov	r0, r3
 8000a86:	f004 fbab 	bl	80051e0 <vTaskPrioritySet>

	while( 1 )
	{
		/* Scanning the array of events to excite tasks */
		for ( i = 0; i < (sizeof(eTaskTestArray)/sizeof(eTaskTest_t)); i++ )
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	617b      	str	r3, [r7, #20]
 8000a8e:	e050      	b.n	8000b32 <vTaskTest+0xfa>
		{
		    /* Toggle LD1 state */
			HAL_GPIO_TogglePin( LD1_GPIO_Port, LD1_Pin );
 8000a90:	2101      	movs	r1, #1
 8000a92:	482e      	ldr	r0, [pc, #184]	; (8000b4c <vTaskTest+0x114>)
 8000a94:	f001 fbbb 	bl	800220e <HAL_GPIO_TogglePin>

			vPrintTwoStrings( pcTaskGetName( vTaskTestHandle ), "- Running" );
 8000a98:	4b2a      	ldr	r3, [pc, #168]	; (8000b44 <vTaskTest+0x10c>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f004 fd53 	bl	8005548 <pcTaskGetName>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	492a      	ldr	r1, [pc, #168]	; (8000b50 <vTaskTest+0x118>)
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f005 feb8 	bl	800681c <vPrintTwoStrings>
			vPrintStringAndNumber( pcTextForTaskTest_eTaskTestArrayIndex, i);
 8000aac:	4b29      	ldr	r3, [pc, #164]	; (8000b54 <vTaskTest+0x11c>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	6979      	ldr	r1, [r7, #20]
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f005 fe96 	bl	80067e4 <vPrintStringAndNumber>

			switch( eTaskTestArray[i] ) {
 8000ab8:	4a27      	ldr	r2, [pc, #156]	; (8000b58 <vTaskTest+0x120>)
 8000aba:	697b      	ldr	r3, [r7, #20]
 8000abc:	4413      	add	r3, r2
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	2b01      	cmp	r3, #1
 8000ac2:	d002      	beq.n	8000aca <vTaskTest+0x92>
 8000ac4:	2b02      	cmp	r3, #2
 8000ac6:	d00d      	beq.n	8000ae4 <vTaskTest+0xac>
 8000ac8:	e019      	b.n	8000afe <vTaskTest+0xc6>

	    		case Entry:

				    /* 'Give' the semaphore to unblock the task A. */
		    		vPrintString( pcTextForTaskTest_SignalEntry );
 8000aca:	4b24      	ldr	r3, [pc, #144]	; (8000b5c <vTaskTest+0x124>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f005 fe6e 	bl	80067b0 <vPrintString>
					xSemaphoreGive( xBinarySemaphoreEntry );
 8000ad4:	4b22      	ldr	r3, [pc, #136]	; (8000b60 <vTaskTest+0x128>)
 8000ad6:	6818      	ldr	r0, [r3, #0]
 8000ad8:	2300      	movs	r3, #0
 8000ada:	2200      	movs	r2, #0
 8000adc:	2100      	movs	r1, #0
 8000ade:	f003 fd39 	bl	8004554 <xQueueGenericSend>
	    			break;
 8000ae2:	e012      	b.n	8000b0a <vTaskTest+0xd2>

	    		case Exit:

				    /* 'Give' the semaphore to unblock the task B. */
		    		vPrintString( pcTextForTaskTest_SignalExit );
 8000ae4:	4b1f      	ldr	r3, [pc, #124]	; (8000b64 <vTaskTest+0x12c>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f005 fe61 	bl	80067b0 <vPrintString>
		    		xSemaphoreGive( xBinarySemaphoreExit );
 8000aee:	4b1e      	ldr	r3, [pc, #120]	; (8000b68 <vTaskTest+0x130>)
 8000af0:	6818      	ldr	r0, [r3, #0]
 8000af2:	2300      	movs	r3, #0
 8000af4:	2200      	movs	r2, #0
 8000af6:	2100      	movs	r1, #0
 8000af8:	f003 fd2c 	bl	8004554 <xQueueGenericSend>
	    			break;
 8000afc:	e005      	b.n	8000b0a <vTaskTest+0xd2>

		    	case Error:
		    	default:

		    		vPrintString( pcTextForTaskTest_SignalError );
 8000afe:	4b1b      	ldr	r3, [pc, #108]	; (8000b6c <vTaskTest+0x134>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	4618      	mov	r0, r3
 8000b04:	f005 fe54 	bl	80067b0 <vPrintString>
		    		break;
 8000b08:	bf00      	nop
			/* We want this task to execute exactly every 5000 milliseconds.  As per
			 * the vTaskDelay() function, time is measured in ticks, and the
			 * portTICK_RATE_MS constant is used to convert this to milliseconds.
			 * xLastWakeTime is automatically updated within vTaskDelayUntil() so does not
			 * have to be updated by this task code. */
			if(i>=4) i = 0;
 8000b0a:	697b      	ldr	r3, [r7, #20]
 8000b0c:	2b03      	cmp	r3, #3
 8000b0e:	d901      	bls.n	8000b14 <vTaskTest+0xdc>
 8000b10:	2300      	movs	r3, #0
 8000b12:	617b      	str	r3, [r7, #20]
		    vPrintString( pcTextForTaskTest_Wait5000mS );
 8000b14:	4b16      	ldr	r3, [pc, #88]	; (8000b70 <vTaskTest+0x138>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f005 fe49 	bl	80067b0 <vPrintString>
    		vTaskDelayUntil( &xLastWakeTime, (5000 / portTICK_RATE_MS) );
 8000b1e:	f107 030c 	add.w	r3, r7, #12
 8000b22:	f241 3188 	movw	r1, #5000	; 0x1388
 8000b26:	4618      	mov	r0, r3
 8000b28:	f004 fa8e 	bl	8005048 <vTaskDelayUntil>
		for ( i = 0; i < (sizeof(eTaskTestArray)/sizeof(eTaskTest_t)); i++ )
 8000b2c:	697b      	ldr	r3, [r7, #20]
 8000b2e:	3301      	adds	r3, #1
 8000b30:	617b      	str	r3, [r7, #20]
 8000b32:	697b      	ldr	r3, [r7, #20]
 8000b34:	2b07      	cmp	r3, #7
 8000b36:	d9ab      	bls.n	8000a90 <vTaskTest+0x58>
 8000b38:	e7a7      	b.n	8000a8a <vTaskTest+0x52>
 8000b3a:	bf00      	nop
 8000b3c:	20000040 	.word	0x20000040
 8000b40:	20000044 	.word	0x20000044
 8000b44:	2000010c 	.word	0x2000010c
 8000b48:	20000048 	.word	0x20000048
 8000b4c:	40020400 	.word	0x40020400
 8000b50:	08007c88 	.word	0x08007c88
 8000b54:	2000004c 	.word	0x2000004c
 8000b58:	08007ce4 	.word	0x08007ce4
 8000b5c:	20000050 	.word	0x20000050
 8000b60:	200000f0 	.word	0x200000f0
 8000b64:	20000054 	.word	0x20000054
 8000b68:	200000f4 	.word	0x200000f4
 8000b6c:	20000058 	.word	0x20000058
 8000b70:	2000005c 	.word	0x2000005c

08000b74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b74:	b5b0      	push	{r4, r5, r7, lr}
 8000b76:	b086      	sub	sp, #24
 8000b78:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b7a:	f000 fd13 	bl	80015a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b7e:	f000 f821 	bl	8000bc4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b82:	f000 f92f 	bl	8000de4 <MX_GPIO_Init>
  MX_ETH_Init();
 8000b86:	f000 f887 	bl	8000c98 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000b8a:	f000 f8d3 	bl	8000d34 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000b8e:	f000 f8fb 	bl	8000d88 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */
    /* add application, ... */
  	  appInit();
 8000b92:	f7ff fcff 	bl	8000594 <appInit>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000b96:	4b09      	ldr	r3, [pc, #36]	; (8000bbc <main+0x48>)
 8000b98:	1d3c      	adds	r4, r7, #4
 8000b9a:	461d      	mov	r5, r3
 8000b9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ba0:	682b      	ldr	r3, [r5, #0]
 8000ba2:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000ba4:	1d3b      	adds	r3, r7, #4
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f003 fac2 	bl	8004132 <osThreadCreate>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	4a03      	ldr	r2, [pc, #12]	; (8000bc0 <main+0x4c>)
 8000bb2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000bb4:	f003 fab6 	bl	8004124 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000bb8:	e7fe      	b.n	8000bb8 <main+0x44>
 8000bba:	bf00      	nop
 8000bbc:	08007ca0 	.word	0x08007ca0
 8000bc0:	20000894 	.word	0x20000894

08000bc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b094      	sub	sp, #80	; 0x50
 8000bc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bca:	f107 0320 	add.w	r3, r7, #32
 8000bce:	2230      	movs	r2, #48	; 0x30
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	f006 f83f 	bl	8006c56 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bd8:	f107 030c 	add.w	r3, r7, #12
 8000bdc:	2200      	movs	r2, #0
 8000bde:	601a      	str	r2, [r3, #0]
 8000be0:	605a      	str	r2, [r3, #4]
 8000be2:	609a      	str	r2, [r3, #8]
 8000be4:	60da      	str	r2, [r3, #12]
 8000be6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000be8:	2300      	movs	r3, #0
 8000bea:	60bb      	str	r3, [r7, #8]
 8000bec:	4b28      	ldr	r3, [pc, #160]	; (8000c90 <SystemClock_Config+0xcc>)
 8000bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bf0:	4a27      	ldr	r2, [pc, #156]	; (8000c90 <SystemClock_Config+0xcc>)
 8000bf2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bf6:	6413      	str	r3, [r2, #64]	; 0x40
 8000bf8:	4b25      	ldr	r3, [pc, #148]	; (8000c90 <SystemClock_Config+0xcc>)
 8000bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c00:	60bb      	str	r3, [r7, #8]
 8000c02:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c04:	2300      	movs	r3, #0
 8000c06:	607b      	str	r3, [r7, #4]
 8000c08:	4b22      	ldr	r3, [pc, #136]	; (8000c94 <SystemClock_Config+0xd0>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	4a21      	ldr	r2, [pc, #132]	; (8000c94 <SystemClock_Config+0xd0>)
 8000c0e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000c12:	6013      	str	r3, [r2, #0]
 8000c14:	4b1f      	ldr	r3, [pc, #124]	; (8000c94 <SystemClock_Config+0xd0>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000c1c:	607b      	str	r3, [r7, #4]
 8000c1e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c20:	2301      	movs	r3, #1
 8000c22:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000c24:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000c28:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c2a:	2302      	movs	r3, #2
 8000c2c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c2e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000c32:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000c34:	2304      	movs	r3, #4
 8000c36:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000c38:	23a8      	movs	r3, #168	; 0xa8
 8000c3a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c3c:	2302      	movs	r3, #2
 8000c3e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000c40:	2307      	movs	r3, #7
 8000c42:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c44:	f107 0320 	add.w	r3, r7, #32
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f001 fc17 	bl	800247c <HAL_RCC_OscConfig>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d001      	beq.n	8000c58 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000c54:	f000 f990 	bl	8000f78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c58:	230f      	movs	r3, #15
 8000c5a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c5c:	2302      	movs	r3, #2
 8000c5e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c60:	2300      	movs	r3, #0
 8000c62:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000c64:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000c68:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000c6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c6e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000c70:	f107 030c 	add.w	r3, r7, #12
 8000c74:	2105      	movs	r1, #5
 8000c76:	4618      	mov	r0, r3
 8000c78:	f001 fe78 	bl	800296c <HAL_RCC_ClockConfig>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d001      	beq.n	8000c86 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000c82:	f000 f979 	bl	8000f78 <Error_Handler>
  }
}
 8000c86:	bf00      	nop
 8000c88:	3750      	adds	r7, #80	; 0x50
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	40023800 	.word	0x40023800
 8000c94:	40007000 	.word	0x40007000

08000c98 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000c9c:	4b1f      	ldr	r3, [pc, #124]	; (8000d1c <MX_ETH_Init+0x84>)
 8000c9e:	4a20      	ldr	r2, [pc, #128]	; (8000d20 <MX_ETH_Init+0x88>)
 8000ca0:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000ca2:	4b20      	ldr	r3, [pc, #128]	; (8000d24 <MX_ETH_Init+0x8c>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000ca8:	4b1e      	ldr	r3, [pc, #120]	; (8000d24 <MX_ETH_Init+0x8c>)
 8000caa:	2280      	movs	r2, #128	; 0x80
 8000cac:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000cae:	4b1d      	ldr	r3, [pc, #116]	; (8000d24 <MX_ETH_Init+0x8c>)
 8000cb0:	22e1      	movs	r2, #225	; 0xe1
 8000cb2:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000cb4:	4b1b      	ldr	r3, [pc, #108]	; (8000d24 <MX_ETH_Init+0x8c>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000cba:	4b1a      	ldr	r3, [pc, #104]	; (8000d24 <MX_ETH_Init+0x8c>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000cc0:	4b18      	ldr	r3, [pc, #96]	; (8000d24 <MX_ETH_Init+0x8c>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000cc6:	4b15      	ldr	r3, [pc, #84]	; (8000d1c <MX_ETH_Init+0x84>)
 8000cc8:	4a16      	ldr	r2, [pc, #88]	; (8000d24 <MX_ETH_Init+0x8c>)
 8000cca:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000ccc:	4b13      	ldr	r3, [pc, #76]	; (8000d1c <MX_ETH_Init+0x84>)
 8000cce:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000cd2:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000cd4:	4b11      	ldr	r3, [pc, #68]	; (8000d1c <MX_ETH_Init+0x84>)
 8000cd6:	4a14      	ldr	r2, [pc, #80]	; (8000d28 <MX_ETH_Init+0x90>)
 8000cd8:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000cda:	4b10      	ldr	r3, [pc, #64]	; (8000d1c <MX_ETH_Init+0x84>)
 8000cdc:	4a13      	ldr	r2, [pc, #76]	; (8000d2c <MX_ETH_Init+0x94>)
 8000cde:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000ce0:	4b0e      	ldr	r3, [pc, #56]	; (8000d1c <MX_ETH_Init+0x84>)
 8000ce2:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8000ce6:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000ce8:	480c      	ldr	r0, [pc, #48]	; (8000d1c <MX_ETH_Init+0x84>)
 8000cea:	f000 fda3 	bl	8001834 <HAL_ETH_Init>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d001      	beq.n	8000cf8 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000cf4:	f000 f940 	bl	8000f78 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000cf8:	2238      	movs	r2, #56	; 0x38
 8000cfa:	2100      	movs	r1, #0
 8000cfc:	480c      	ldr	r0, [pc, #48]	; (8000d30 <MX_ETH_Init+0x98>)
 8000cfe:	f005 ffaa 	bl	8006c56 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000d02:	4b0b      	ldr	r3, [pc, #44]	; (8000d30 <MX_ETH_Init+0x98>)
 8000d04:	2221      	movs	r2, #33	; 0x21
 8000d06:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000d08:	4b09      	ldr	r3, [pc, #36]	; (8000d30 <MX_ETH_Init+0x98>)
 8000d0a:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8000d0e:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <MX_ETH_Init+0x98>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000d16:	bf00      	nop
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	20000294 	.word	0x20000294
 8000d20:	40028000 	.word	0x40028000
 8000d24:	20000898 	.word	0x20000898
 8000d28:	200001f4 	.word	0x200001f4
 8000d2c:	20000154 	.word	0x20000154
 8000d30:	2000011c 	.word	0x2000011c

08000d34 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000d38:	4b11      	ldr	r3, [pc, #68]	; (8000d80 <MX_USART3_UART_Init+0x4c>)
 8000d3a:	4a12      	ldr	r2, [pc, #72]	; (8000d84 <MX_USART3_UART_Init+0x50>)
 8000d3c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000d3e:	4b10      	ldr	r3, [pc, #64]	; (8000d80 <MX_USART3_UART_Init+0x4c>)
 8000d40:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000d44:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d46:	4b0e      	ldr	r3, [pc, #56]	; (8000d80 <MX_USART3_UART_Init+0x4c>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000d4c:	4b0c      	ldr	r3, [pc, #48]	; (8000d80 <MX_USART3_UART_Init+0x4c>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000d52:	4b0b      	ldr	r3, [pc, #44]	; (8000d80 <MX_USART3_UART_Init+0x4c>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000d58:	4b09      	ldr	r3, [pc, #36]	; (8000d80 <MX_USART3_UART_Init+0x4c>)
 8000d5a:	220c      	movs	r2, #12
 8000d5c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d5e:	4b08      	ldr	r3, [pc, #32]	; (8000d80 <MX_USART3_UART_Init+0x4c>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d64:	4b06      	ldr	r3, [pc, #24]	; (8000d80 <MX_USART3_UART_Init+0x4c>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000d6a:	4805      	ldr	r0, [pc, #20]	; (8000d80 <MX_USART3_UART_Init+0x4c>)
 8000d6c:	f002 fafe 	bl	800336c <HAL_UART_Init>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d001      	beq.n	8000d7a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000d76:	f000 f8ff 	bl	8000f78 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000d7a:	bf00      	nop
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	20000344 	.word	0x20000344
 8000d84:	40004800 	.word	0x40004800

08000d88 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000d8c:	4b14      	ldr	r3, [pc, #80]	; (8000de0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d8e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000d92:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000d94:	4b12      	ldr	r3, [pc, #72]	; (8000de0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d96:	2204      	movs	r2, #4
 8000d98:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000d9a:	4b11      	ldr	r3, [pc, #68]	; (8000de0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d9c:	2202      	movs	r2, #2
 8000d9e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000da0:	4b0f      	ldr	r3, [pc, #60]	; (8000de0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000da6:	4b0e      	ldr	r3, [pc, #56]	; (8000de0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000da8:	2202      	movs	r2, #2
 8000daa:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000dac:	4b0c      	ldr	r3, [pc, #48]	; (8000de0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dae:	2201      	movs	r2, #1
 8000db0:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000db2:	4b0b      	ldr	r3, [pc, #44]	; (8000de0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000db8:	4b09      	ldr	r3, [pc, #36]	; (8000de0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000dbe:	4b08      	ldr	r3, [pc, #32]	; (8000de0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000dc4:	4b06      	ldr	r3, [pc, #24]	; (8000de0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000dca:	4805      	ldr	r0, [pc, #20]	; (8000de0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dcc:	f001 fa39 	bl	8002242 <HAL_PCD_Init>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d001      	beq.n	8000dda <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000dd6:	f000 f8cf 	bl	8000f78 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000dda:	bf00      	nop
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	20000388 	.word	0x20000388

08000de4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b08c      	sub	sp, #48	; 0x30
 8000de8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dea:	f107 031c 	add.w	r3, r7, #28
 8000dee:	2200      	movs	r2, #0
 8000df0:	601a      	str	r2, [r3, #0]
 8000df2:	605a      	str	r2, [r3, #4]
 8000df4:	609a      	str	r2, [r3, #8]
 8000df6:	60da      	str	r2, [r3, #12]
 8000df8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	61bb      	str	r3, [r7, #24]
 8000dfe:	4b4c      	ldr	r3, [pc, #304]	; (8000f30 <MX_GPIO_Init+0x14c>)
 8000e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e02:	4a4b      	ldr	r2, [pc, #300]	; (8000f30 <MX_GPIO_Init+0x14c>)
 8000e04:	f043 0304 	orr.w	r3, r3, #4
 8000e08:	6313      	str	r3, [r2, #48]	; 0x30
 8000e0a:	4b49      	ldr	r3, [pc, #292]	; (8000f30 <MX_GPIO_Init+0x14c>)
 8000e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e0e:	f003 0304 	and.w	r3, r3, #4
 8000e12:	61bb      	str	r3, [r7, #24]
 8000e14:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e16:	2300      	movs	r3, #0
 8000e18:	617b      	str	r3, [r7, #20]
 8000e1a:	4b45      	ldr	r3, [pc, #276]	; (8000f30 <MX_GPIO_Init+0x14c>)
 8000e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e1e:	4a44      	ldr	r2, [pc, #272]	; (8000f30 <MX_GPIO_Init+0x14c>)
 8000e20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e24:	6313      	str	r3, [r2, #48]	; 0x30
 8000e26:	4b42      	ldr	r3, [pc, #264]	; (8000f30 <MX_GPIO_Init+0x14c>)
 8000e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e2e:	617b      	str	r3, [r7, #20]
 8000e30:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e32:	2300      	movs	r3, #0
 8000e34:	613b      	str	r3, [r7, #16]
 8000e36:	4b3e      	ldr	r3, [pc, #248]	; (8000f30 <MX_GPIO_Init+0x14c>)
 8000e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e3a:	4a3d      	ldr	r2, [pc, #244]	; (8000f30 <MX_GPIO_Init+0x14c>)
 8000e3c:	f043 0301 	orr.w	r3, r3, #1
 8000e40:	6313      	str	r3, [r2, #48]	; 0x30
 8000e42:	4b3b      	ldr	r3, [pc, #236]	; (8000f30 <MX_GPIO_Init+0x14c>)
 8000e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e46:	f003 0301 	and.w	r3, r3, #1
 8000e4a:	613b      	str	r3, [r7, #16]
 8000e4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e4e:	2300      	movs	r3, #0
 8000e50:	60fb      	str	r3, [r7, #12]
 8000e52:	4b37      	ldr	r3, [pc, #220]	; (8000f30 <MX_GPIO_Init+0x14c>)
 8000e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e56:	4a36      	ldr	r2, [pc, #216]	; (8000f30 <MX_GPIO_Init+0x14c>)
 8000e58:	f043 0302 	orr.w	r3, r3, #2
 8000e5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e5e:	4b34      	ldr	r3, [pc, #208]	; (8000f30 <MX_GPIO_Init+0x14c>)
 8000e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e62:	f003 0302 	and.w	r3, r3, #2
 8000e66:	60fb      	str	r3, [r7, #12]
 8000e68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	60bb      	str	r3, [r7, #8]
 8000e6e:	4b30      	ldr	r3, [pc, #192]	; (8000f30 <MX_GPIO_Init+0x14c>)
 8000e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e72:	4a2f      	ldr	r2, [pc, #188]	; (8000f30 <MX_GPIO_Init+0x14c>)
 8000e74:	f043 0308 	orr.w	r3, r3, #8
 8000e78:	6313      	str	r3, [r2, #48]	; 0x30
 8000e7a:	4b2d      	ldr	r3, [pc, #180]	; (8000f30 <MX_GPIO_Init+0x14c>)
 8000e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e7e:	f003 0308 	and.w	r3, r3, #8
 8000e82:	60bb      	str	r3, [r7, #8]
 8000e84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e86:	2300      	movs	r3, #0
 8000e88:	607b      	str	r3, [r7, #4]
 8000e8a:	4b29      	ldr	r3, [pc, #164]	; (8000f30 <MX_GPIO_Init+0x14c>)
 8000e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e8e:	4a28      	ldr	r2, [pc, #160]	; (8000f30 <MX_GPIO_Init+0x14c>)
 8000e90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000e94:	6313      	str	r3, [r2, #48]	; 0x30
 8000e96:	4b26      	ldr	r3, [pc, #152]	; (8000f30 <MX_GPIO_Init+0x14c>)
 8000e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e9e:	607b      	str	r3, [r7, #4]
 8000ea0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	f244 0181 	movw	r1, #16513	; 0x4081
 8000ea8:	4822      	ldr	r0, [pc, #136]	; (8000f34 <MX_GPIO_Init+0x150>)
 8000eaa:	f001 f997 	bl	80021dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000eae:	2200      	movs	r2, #0
 8000eb0:	2140      	movs	r1, #64	; 0x40
 8000eb2:	4821      	ldr	r0, [pc, #132]	; (8000f38 <MX_GPIO_Init+0x154>)
 8000eb4:	f001 f992 	bl	80021dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000eb8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ebc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ebe:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000ec2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000ec8:	f107 031c 	add.w	r3, r7, #28
 8000ecc:	4619      	mov	r1, r3
 8000ece:	481b      	ldr	r0, [pc, #108]	; (8000f3c <MX_GPIO_Init+0x158>)
 8000ed0:	f000 ffd8 	bl	8001e84 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000ed4:	f244 0381 	movw	r3, #16513	; 0x4081
 8000ed8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eda:	2301      	movs	r3, #1
 8000edc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ee6:	f107 031c 	add.w	r3, r7, #28
 8000eea:	4619      	mov	r1, r3
 8000eec:	4811      	ldr	r0, [pc, #68]	; (8000f34 <MX_GPIO_Init+0x150>)
 8000eee:	f000 ffc9 	bl	8001e84 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000ef2:	2340      	movs	r3, #64	; 0x40
 8000ef4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efa:	2300      	movs	r3, #0
 8000efc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000efe:	2300      	movs	r3, #0
 8000f00:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000f02:	f107 031c 	add.w	r3, r7, #28
 8000f06:	4619      	mov	r1, r3
 8000f08:	480b      	ldr	r0, [pc, #44]	; (8000f38 <MX_GPIO_Init+0x154>)
 8000f0a:	f000 ffbb 	bl	8001e84 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000f0e:	2380      	movs	r3, #128	; 0x80
 8000f10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f12:	2300      	movs	r3, #0
 8000f14:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f16:	2300      	movs	r3, #0
 8000f18:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000f1a:	f107 031c 	add.w	r3, r7, #28
 8000f1e:	4619      	mov	r1, r3
 8000f20:	4805      	ldr	r0, [pc, #20]	; (8000f38 <MX_GPIO_Init+0x154>)
 8000f22:	f000 ffaf 	bl	8001e84 <HAL_GPIO_Init>

}
 8000f26:	bf00      	nop
 8000f28:	3730      	adds	r7, #48	; 0x30
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	40023800 	.word	0x40023800
 8000f34:	40020400 	.word	0x40020400
 8000f38:	40021800 	.word	0x40021800
 8000f3c:	40020800 	.word	0x40020800

08000f40 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(50000);
 8000f48:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000f4c:	f003 f918 	bl	8004180 <osDelay>
 8000f50:	e7fa      	b.n	8000f48 <StartDefaultTask+0x8>
	...

08000f54 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a04      	ldr	r2, [pc, #16]	; (8000f74 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d101      	bne.n	8000f6a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000f66:	f000 fb3f 	bl	80015e8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000f6a:	bf00      	nop
 8000f6c:	3708      	adds	r7, #8
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	40001400 	.word	0x40001400

08000f78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f7c:	b672      	cpsid	i
}
 8000f7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f80:	e7fe      	b.n	8000f80 <Error_Handler+0x8>
	...

08000f84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	607b      	str	r3, [r7, #4]
 8000f8e:	4b12      	ldr	r3, [pc, #72]	; (8000fd8 <HAL_MspInit+0x54>)
 8000f90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f92:	4a11      	ldr	r2, [pc, #68]	; (8000fd8 <HAL_MspInit+0x54>)
 8000f94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f98:	6453      	str	r3, [r2, #68]	; 0x44
 8000f9a:	4b0f      	ldr	r3, [pc, #60]	; (8000fd8 <HAL_MspInit+0x54>)
 8000f9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000fa2:	607b      	str	r3, [r7, #4]
 8000fa4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	603b      	str	r3, [r7, #0]
 8000faa:	4b0b      	ldr	r3, [pc, #44]	; (8000fd8 <HAL_MspInit+0x54>)
 8000fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fae:	4a0a      	ldr	r2, [pc, #40]	; (8000fd8 <HAL_MspInit+0x54>)
 8000fb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fb4:	6413      	str	r3, [r2, #64]	; 0x40
 8000fb6:	4b08      	ldr	r3, [pc, #32]	; (8000fd8 <HAL_MspInit+0x54>)
 8000fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fbe:	603b      	str	r3, [r7, #0]
 8000fc0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	210f      	movs	r1, #15
 8000fc6:	f06f 0001 	mvn.w	r0, #1
 8000fca:	f000 fc09 	bl	80017e0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fce:	bf00      	nop
 8000fd0:	3708      	adds	r7, #8
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	40023800 	.word	0x40023800

08000fdc <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b08e      	sub	sp, #56	; 0x38
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fe8:	2200      	movs	r2, #0
 8000fea:	601a      	str	r2, [r3, #0]
 8000fec:	605a      	str	r2, [r3, #4]
 8000fee:	609a      	str	r2, [r3, #8]
 8000ff0:	60da      	str	r2, [r3, #12]
 8000ff2:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a55      	ldr	r2, [pc, #340]	; (8001150 <HAL_ETH_MspInit+0x174>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	f040 80a4 	bne.w	8001148 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001000:	2300      	movs	r3, #0
 8001002:	623b      	str	r3, [r7, #32]
 8001004:	4b53      	ldr	r3, [pc, #332]	; (8001154 <HAL_ETH_MspInit+0x178>)
 8001006:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001008:	4a52      	ldr	r2, [pc, #328]	; (8001154 <HAL_ETH_MspInit+0x178>)
 800100a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800100e:	6313      	str	r3, [r2, #48]	; 0x30
 8001010:	4b50      	ldr	r3, [pc, #320]	; (8001154 <HAL_ETH_MspInit+0x178>)
 8001012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001014:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001018:	623b      	str	r3, [r7, #32]
 800101a:	6a3b      	ldr	r3, [r7, #32]
 800101c:	2300      	movs	r3, #0
 800101e:	61fb      	str	r3, [r7, #28]
 8001020:	4b4c      	ldr	r3, [pc, #304]	; (8001154 <HAL_ETH_MspInit+0x178>)
 8001022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001024:	4a4b      	ldr	r2, [pc, #300]	; (8001154 <HAL_ETH_MspInit+0x178>)
 8001026:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800102a:	6313      	str	r3, [r2, #48]	; 0x30
 800102c:	4b49      	ldr	r3, [pc, #292]	; (8001154 <HAL_ETH_MspInit+0x178>)
 800102e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001030:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001034:	61fb      	str	r3, [r7, #28]
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	2300      	movs	r3, #0
 800103a:	61bb      	str	r3, [r7, #24]
 800103c:	4b45      	ldr	r3, [pc, #276]	; (8001154 <HAL_ETH_MspInit+0x178>)
 800103e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001040:	4a44      	ldr	r2, [pc, #272]	; (8001154 <HAL_ETH_MspInit+0x178>)
 8001042:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001046:	6313      	str	r3, [r2, #48]	; 0x30
 8001048:	4b42      	ldr	r3, [pc, #264]	; (8001154 <HAL_ETH_MspInit+0x178>)
 800104a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001050:	61bb      	str	r3, [r7, #24]
 8001052:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001054:	2300      	movs	r3, #0
 8001056:	617b      	str	r3, [r7, #20]
 8001058:	4b3e      	ldr	r3, [pc, #248]	; (8001154 <HAL_ETH_MspInit+0x178>)
 800105a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105c:	4a3d      	ldr	r2, [pc, #244]	; (8001154 <HAL_ETH_MspInit+0x178>)
 800105e:	f043 0304 	orr.w	r3, r3, #4
 8001062:	6313      	str	r3, [r2, #48]	; 0x30
 8001064:	4b3b      	ldr	r3, [pc, #236]	; (8001154 <HAL_ETH_MspInit+0x178>)
 8001066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001068:	f003 0304 	and.w	r3, r3, #4
 800106c:	617b      	str	r3, [r7, #20]
 800106e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001070:	2300      	movs	r3, #0
 8001072:	613b      	str	r3, [r7, #16]
 8001074:	4b37      	ldr	r3, [pc, #220]	; (8001154 <HAL_ETH_MspInit+0x178>)
 8001076:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001078:	4a36      	ldr	r2, [pc, #216]	; (8001154 <HAL_ETH_MspInit+0x178>)
 800107a:	f043 0301 	orr.w	r3, r3, #1
 800107e:	6313      	str	r3, [r2, #48]	; 0x30
 8001080:	4b34      	ldr	r3, [pc, #208]	; (8001154 <HAL_ETH_MspInit+0x178>)
 8001082:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001084:	f003 0301 	and.w	r3, r3, #1
 8001088:	613b      	str	r3, [r7, #16]
 800108a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800108c:	2300      	movs	r3, #0
 800108e:	60fb      	str	r3, [r7, #12]
 8001090:	4b30      	ldr	r3, [pc, #192]	; (8001154 <HAL_ETH_MspInit+0x178>)
 8001092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001094:	4a2f      	ldr	r2, [pc, #188]	; (8001154 <HAL_ETH_MspInit+0x178>)
 8001096:	f043 0302 	orr.w	r3, r3, #2
 800109a:	6313      	str	r3, [r2, #48]	; 0x30
 800109c:	4b2d      	ldr	r3, [pc, #180]	; (8001154 <HAL_ETH_MspInit+0x178>)
 800109e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a0:	f003 0302 	and.w	r3, r3, #2
 80010a4:	60fb      	str	r3, [r7, #12]
 80010a6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80010a8:	2300      	movs	r3, #0
 80010aa:	60bb      	str	r3, [r7, #8]
 80010ac:	4b29      	ldr	r3, [pc, #164]	; (8001154 <HAL_ETH_MspInit+0x178>)
 80010ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b0:	4a28      	ldr	r2, [pc, #160]	; (8001154 <HAL_ETH_MspInit+0x178>)
 80010b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80010b6:	6313      	str	r3, [r2, #48]	; 0x30
 80010b8:	4b26      	ldr	r3, [pc, #152]	; (8001154 <HAL_ETH_MspInit+0x178>)
 80010ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010c0:	60bb      	str	r3, [r7, #8]
 80010c2:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80010c4:	2332      	movs	r3, #50	; 0x32
 80010c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010c8:	2302      	movs	r3, #2
 80010ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010cc:	2300      	movs	r3, #0
 80010ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010d0:	2303      	movs	r3, #3
 80010d2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80010d4:	230b      	movs	r3, #11
 80010d6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010dc:	4619      	mov	r1, r3
 80010de:	481e      	ldr	r0, [pc, #120]	; (8001158 <HAL_ETH_MspInit+0x17c>)
 80010e0:	f000 fed0 	bl	8001e84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80010e4:	2386      	movs	r3, #134	; 0x86
 80010e6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e8:	2302      	movs	r3, #2
 80010ea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ec:	2300      	movs	r3, #0
 80010ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010f0:	2303      	movs	r3, #3
 80010f2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80010f4:	230b      	movs	r3, #11
 80010f6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010fc:	4619      	mov	r1, r3
 80010fe:	4817      	ldr	r0, [pc, #92]	; (800115c <HAL_ETH_MspInit+0x180>)
 8001100:	f000 fec0 	bl	8001e84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001104:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001108:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800110a:	2302      	movs	r3, #2
 800110c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110e:	2300      	movs	r3, #0
 8001110:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001112:	2303      	movs	r3, #3
 8001114:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001116:	230b      	movs	r3, #11
 8001118:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800111a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800111e:	4619      	mov	r1, r3
 8001120:	480f      	ldr	r0, [pc, #60]	; (8001160 <HAL_ETH_MspInit+0x184>)
 8001122:	f000 feaf 	bl	8001e84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001126:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800112a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800112c:	2302      	movs	r3, #2
 800112e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001130:	2300      	movs	r3, #0
 8001132:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001134:	2303      	movs	r3, #3
 8001136:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001138:	230b      	movs	r3, #11
 800113a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800113c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001140:	4619      	mov	r1, r3
 8001142:	4808      	ldr	r0, [pc, #32]	; (8001164 <HAL_ETH_MspInit+0x188>)
 8001144:	f000 fe9e 	bl	8001e84 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8001148:	bf00      	nop
 800114a:	3738      	adds	r7, #56	; 0x38
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	40028000 	.word	0x40028000
 8001154:	40023800 	.word	0x40023800
 8001158:	40020800 	.word	0x40020800
 800115c:	40020000 	.word	0x40020000
 8001160:	40020400 	.word	0x40020400
 8001164:	40021800 	.word	0x40021800

08001168 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b08a      	sub	sp, #40	; 0x28
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001170:	f107 0314 	add.w	r3, r7, #20
 8001174:	2200      	movs	r2, #0
 8001176:	601a      	str	r2, [r3, #0]
 8001178:	605a      	str	r2, [r3, #4]
 800117a:	609a      	str	r2, [r3, #8]
 800117c:	60da      	str	r2, [r3, #12]
 800117e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a19      	ldr	r2, [pc, #100]	; (80011ec <HAL_UART_MspInit+0x84>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d12c      	bne.n	80011e4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800118a:	2300      	movs	r3, #0
 800118c:	613b      	str	r3, [r7, #16]
 800118e:	4b18      	ldr	r3, [pc, #96]	; (80011f0 <HAL_UART_MspInit+0x88>)
 8001190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001192:	4a17      	ldr	r2, [pc, #92]	; (80011f0 <HAL_UART_MspInit+0x88>)
 8001194:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001198:	6413      	str	r3, [r2, #64]	; 0x40
 800119a:	4b15      	ldr	r3, [pc, #84]	; (80011f0 <HAL_UART_MspInit+0x88>)
 800119c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800119e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80011a2:	613b      	str	r3, [r7, #16]
 80011a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80011a6:	2300      	movs	r3, #0
 80011a8:	60fb      	str	r3, [r7, #12]
 80011aa:	4b11      	ldr	r3, [pc, #68]	; (80011f0 <HAL_UART_MspInit+0x88>)
 80011ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ae:	4a10      	ldr	r2, [pc, #64]	; (80011f0 <HAL_UART_MspInit+0x88>)
 80011b0:	f043 0308 	orr.w	r3, r3, #8
 80011b4:	6313      	str	r3, [r2, #48]	; 0x30
 80011b6:	4b0e      	ldr	r3, [pc, #56]	; (80011f0 <HAL_UART_MspInit+0x88>)
 80011b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ba:	f003 0308 	and.w	r3, r3, #8
 80011be:	60fb      	str	r3, [r7, #12]
 80011c0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80011c2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80011c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c8:	2302      	movs	r3, #2
 80011ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011cc:	2300      	movs	r3, #0
 80011ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011d0:	2303      	movs	r3, #3
 80011d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80011d4:	2307      	movs	r3, #7
 80011d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011d8:	f107 0314 	add.w	r3, r7, #20
 80011dc:	4619      	mov	r1, r3
 80011de:	4805      	ldr	r0, [pc, #20]	; (80011f4 <HAL_UART_MspInit+0x8c>)
 80011e0:	f000 fe50 	bl	8001e84 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80011e4:	bf00      	nop
 80011e6:	3728      	adds	r7, #40	; 0x28
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	40004800 	.word	0x40004800
 80011f0:	40023800 	.word	0x40023800
 80011f4:	40020c00 	.word	0x40020c00

080011f8 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b08a      	sub	sp, #40	; 0x28
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001200:	f107 0314 	add.w	r3, r7, #20
 8001204:	2200      	movs	r2, #0
 8001206:	601a      	str	r2, [r3, #0]
 8001208:	605a      	str	r2, [r3, #4]
 800120a:	609a      	str	r2, [r3, #8]
 800120c:	60da      	str	r2, [r3, #12]
 800120e:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001218:	d13f      	bne.n	800129a <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800121a:	2300      	movs	r3, #0
 800121c:	613b      	str	r3, [r7, #16]
 800121e:	4b21      	ldr	r3, [pc, #132]	; (80012a4 <HAL_PCD_MspInit+0xac>)
 8001220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001222:	4a20      	ldr	r2, [pc, #128]	; (80012a4 <HAL_PCD_MspInit+0xac>)
 8001224:	f043 0301 	orr.w	r3, r3, #1
 8001228:	6313      	str	r3, [r2, #48]	; 0x30
 800122a:	4b1e      	ldr	r3, [pc, #120]	; (80012a4 <HAL_PCD_MspInit+0xac>)
 800122c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122e:	f003 0301 	and.w	r3, r3, #1
 8001232:	613b      	str	r3, [r7, #16]
 8001234:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001236:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800123a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800123c:	2302      	movs	r3, #2
 800123e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001240:	2300      	movs	r3, #0
 8001242:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001244:	2303      	movs	r3, #3
 8001246:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001248:	230a      	movs	r3, #10
 800124a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800124c:	f107 0314 	add.w	r3, r7, #20
 8001250:	4619      	mov	r1, r3
 8001252:	4815      	ldr	r0, [pc, #84]	; (80012a8 <HAL_PCD_MspInit+0xb0>)
 8001254:	f000 fe16 	bl	8001e84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001258:	f44f 7300 	mov.w	r3, #512	; 0x200
 800125c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800125e:	2300      	movs	r3, #0
 8001260:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001262:	2300      	movs	r3, #0
 8001264:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001266:	f107 0314 	add.w	r3, r7, #20
 800126a:	4619      	mov	r1, r3
 800126c:	480e      	ldr	r0, [pc, #56]	; (80012a8 <HAL_PCD_MspInit+0xb0>)
 800126e:	f000 fe09 	bl	8001e84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001272:	4b0c      	ldr	r3, [pc, #48]	; (80012a4 <HAL_PCD_MspInit+0xac>)
 8001274:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001276:	4a0b      	ldr	r2, [pc, #44]	; (80012a4 <HAL_PCD_MspInit+0xac>)
 8001278:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800127c:	6353      	str	r3, [r2, #52]	; 0x34
 800127e:	2300      	movs	r3, #0
 8001280:	60fb      	str	r3, [r7, #12]
 8001282:	4b08      	ldr	r3, [pc, #32]	; (80012a4 <HAL_PCD_MspInit+0xac>)
 8001284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001286:	4a07      	ldr	r2, [pc, #28]	; (80012a4 <HAL_PCD_MspInit+0xac>)
 8001288:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800128c:	6453      	str	r3, [r2, #68]	; 0x44
 800128e:	4b05      	ldr	r3, [pc, #20]	; (80012a4 <HAL_PCD_MspInit+0xac>)
 8001290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001292:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001296:	60fb      	str	r3, [r7, #12]
 8001298:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 800129a:	bf00      	nop
 800129c:	3728      	adds	r7, #40	; 0x28
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	40023800 	.word	0x40023800
 80012a8:	40020000 	.word	0x40020000

080012ac <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b08e      	sub	sp, #56	; 0x38
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80012b4:	2300      	movs	r3, #0
 80012b6:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80012b8:	2300      	movs	r3, #0
 80012ba:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 80012bc:	2300      	movs	r3, #0
 80012be:	60fb      	str	r3, [r7, #12]
 80012c0:	4b33      	ldr	r3, [pc, #204]	; (8001390 <HAL_InitTick+0xe4>)
 80012c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012c4:	4a32      	ldr	r2, [pc, #200]	; (8001390 <HAL_InitTick+0xe4>)
 80012c6:	f043 0320 	orr.w	r3, r3, #32
 80012ca:	6413      	str	r3, [r2, #64]	; 0x40
 80012cc:	4b30      	ldr	r3, [pc, #192]	; (8001390 <HAL_InitTick+0xe4>)
 80012ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012d0:	f003 0320 	and.w	r3, r3, #32
 80012d4:	60fb      	str	r3, [r7, #12]
 80012d6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80012d8:	f107 0210 	add.w	r2, r7, #16
 80012dc:	f107 0314 	add.w	r3, r7, #20
 80012e0:	4611      	mov	r1, r2
 80012e2:	4618      	mov	r0, r3
 80012e4:	f001 fd62 	bl	8002dac <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80012e8:	6a3b      	ldr	r3, [r7, #32]
 80012ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80012ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d103      	bne.n	80012fa <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80012f2:	f001 fd33 	bl	8002d5c <HAL_RCC_GetPCLK1Freq>
 80012f6:	6378      	str	r0, [r7, #52]	; 0x34
 80012f8:	e004      	b.n	8001304 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80012fa:	f001 fd2f 	bl	8002d5c <HAL_RCC_GetPCLK1Freq>
 80012fe:	4603      	mov	r3, r0
 8001300:	005b      	lsls	r3, r3, #1
 8001302:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001304:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001306:	4a23      	ldr	r2, [pc, #140]	; (8001394 <HAL_InitTick+0xe8>)
 8001308:	fba2 2303 	umull	r2, r3, r2, r3
 800130c:	0c9b      	lsrs	r3, r3, #18
 800130e:	3b01      	subs	r3, #1
 8001310:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8001312:	4b21      	ldr	r3, [pc, #132]	; (8001398 <HAL_InitTick+0xec>)
 8001314:	4a21      	ldr	r2, [pc, #132]	; (800139c <HAL_InitTick+0xf0>)
 8001316:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8001318:	4b1f      	ldr	r3, [pc, #124]	; (8001398 <HAL_InitTick+0xec>)
 800131a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800131e:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8001320:	4a1d      	ldr	r2, [pc, #116]	; (8001398 <HAL_InitTick+0xec>)
 8001322:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001324:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8001326:	4b1c      	ldr	r3, [pc, #112]	; (8001398 <HAL_InitTick+0xec>)
 8001328:	2200      	movs	r2, #0
 800132a:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800132c:	4b1a      	ldr	r3, [pc, #104]	; (8001398 <HAL_InitTick+0xec>)
 800132e:	2200      	movs	r2, #0
 8001330:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001332:	4b19      	ldr	r3, [pc, #100]	; (8001398 <HAL_InitTick+0xec>)
 8001334:	2200      	movs	r2, #0
 8001336:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8001338:	4817      	ldr	r0, [pc, #92]	; (8001398 <HAL_InitTick+0xec>)
 800133a:	f001 fd69 	bl	8002e10 <HAL_TIM_Base_Init>
 800133e:	4603      	mov	r3, r0
 8001340:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001344:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001348:	2b00      	cmp	r3, #0
 800134a:	d11b      	bne.n	8001384 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 800134c:	4812      	ldr	r0, [pc, #72]	; (8001398 <HAL_InitTick+0xec>)
 800134e:	f001 fdb9 	bl	8002ec4 <HAL_TIM_Base_Start_IT>
 8001352:	4603      	mov	r3, r0
 8001354:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001358:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800135c:	2b00      	cmp	r3, #0
 800135e:	d111      	bne.n	8001384 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001360:	2037      	movs	r0, #55	; 0x37
 8001362:	f000 fa59 	bl	8001818 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2b0f      	cmp	r3, #15
 800136a:	d808      	bhi.n	800137e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 800136c:	2200      	movs	r2, #0
 800136e:	6879      	ldr	r1, [r7, #4]
 8001370:	2037      	movs	r0, #55	; 0x37
 8001372:	f000 fa35 	bl	80017e0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001376:	4a0a      	ldr	r2, [pc, #40]	; (80013a0 <HAL_InitTick+0xf4>)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	6013      	str	r3, [r2, #0]
 800137c:	e002      	b.n	8001384 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800137e:	2301      	movs	r3, #1
 8001380:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001384:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001388:	4618      	mov	r0, r3
 800138a:	3738      	adds	r7, #56	; 0x38
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	40023800 	.word	0x40023800
 8001394:	431bde83 	.word	0x431bde83
 8001398:	200008a0 	.word	0x200008a0
 800139c:	40001400 	.word	0x40001400
 80013a0:	20000064 	.word	0x20000064

080013a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013a8:	e7fe      	b.n	80013a8 <NMI_Handler+0x4>

080013aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013aa:	b480      	push	{r7}
 80013ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013ae:	e7fe      	b.n	80013ae <HardFault_Handler+0x4>

080013b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013b4:	e7fe      	b.n	80013b4 <MemManage_Handler+0x4>

080013b6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013b6:	b480      	push	{r7}
 80013b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013ba:	e7fe      	b.n	80013ba <BusFault_Handler+0x4>

080013bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013c0:	e7fe      	b.n	80013c0 <UsageFault_Handler+0x4>

080013c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013c2:	b480      	push	{r7}
 80013c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013c6:	bf00      	nop
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr

080013d0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80013d4:	4802      	ldr	r0, [pc, #8]	; (80013e0 <TIM7_IRQHandler+0x10>)
 80013d6:	f001 fde5 	bl	8002fa4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80013da:	bf00      	nop
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	200008a0 	.word	0x200008a0

080013e4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b086      	sub	sp, #24
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	60f8      	str	r0, [r7, #12]
 80013ec:	60b9      	str	r1, [r7, #8]
 80013ee:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013f0:	2300      	movs	r3, #0
 80013f2:	617b      	str	r3, [r7, #20]
 80013f4:	e00a      	b.n	800140c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80013f6:	f3af 8000 	nop.w
 80013fa:	4601      	mov	r1, r0
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	1c5a      	adds	r2, r3, #1
 8001400:	60ba      	str	r2, [r7, #8]
 8001402:	b2ca      	uxtb	r2, r1
 8001404:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	3301      	adds	r3, #1
 800140a:	617b      	str	r3, [r7, #20]
 800140c:	697a      	ldr	r2, [r7, #20]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	429a      	cmp	r2, r3
 8001412:	dbf0      	blt.n	80013f6 <_read+0x12>
	}

return len;
 8001414:	687b      	ldr	r3, [r7, #4]
}
 8001416:	4618      	mov	r0, r3
 8001418:	3718      	adds	r7, #24
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}

0800141e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800141e:	b580      	push	{r7, lr}
 8001420:	b086      	sub	sp, #24
 8001422:	af00      	add	r7, sp, #0
 8001424:	60f8      	str	r0, [r7, #12]
 8001426:	60b9      	str	r1, [r7, #8]
 8001428:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800142a:	2300      	movs	r3, #0
 800142c:	617b      	str	r3, [r7, #20]
 800142e:	e009      	b.n	8001444 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001430:	68bb      	ldr	r3, [r7, #8]
 8001432:	1c5a      	adds	r2, r3, #1
 8001434:	60ba      	str	r2, [r7, #8]
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	4618      	mov	r0, r3
 800143a:	f005 f9a7 	bl	800678c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800143e:	697b      	ldr	r3, [r7, #20]
 8001440:	3301      	adds	r3, #1
 8001442:	617b      	str	r3, [r7, #20]
 8001444:	697a      	ldr	r2, [r7, #20]
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	429a      	cmp	r2, r3
 800144a:	dbf1      	blt.n	8001430 <_write+0x12>
	}
	return len;
 800144c:	687b      	ldr	r3, [r7, #4]
}
 800144e:	4618      	mov	r0, r3
 8001450:	3718      	adds	r7, #24
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}

08001456 <_close>:

int _close(int file)
{
 8001456:	b480      	push	{r7}
 8001458:	b083      	sub	sp, #12
 800145a:	af00      	add	r7, sp, #0
 800145c:	6078      	str	r0, [r7, #4]
	return -1;
 800145e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001462:	4618      	mov	r0, r3
 8001464:	370c      	adds	r7, #12
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr

0800146e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800146e:	b480      	push	{r7}
 8001470:	b083      	sub	sp, #12
 8001472:	af00      	add	r7, sp, #0
 8001474:	6078      	str	r0, [r7, #4]
 8001476:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800147e:	605a      	str	r2, [r3, #4]
	return 0;
 8001480:	2300      	movs	r3, #0
}
 8001482:	4618      	mov	r0, r3
 8001484:	370c      	adds	r7, #12
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr

0800148e <_isatty>:

int _isatty(int file)
{
 800148e:	b480      	push	{r7}
 8001490:	b083      	sub	sp, #12
 8001492:	af00      	add	r7, sp, #0
 8001494:	6078      	str	r0, [r7, #4]
	return 1;
 8001496:	2301      	movs	r3, #1
}
 8001498:	4618      	mov	r0, r3
 800149a:	370c      	adds	r7, #12
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr

080014a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b085      	sub	sp, #20
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	60f8      	str	r0, [r7, #12]
 80014ac:	60b9      	str	r1, [r7, #8]
 80014ae:	607a      	str	r2, [r7, #4]
	return 0;
 80014b0:	2300      	movs	r3, #0
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3714      	adds	r7, #20
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr
	...

080014c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b086      	sub	sp, #24
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014c8:	4a14      	ldr	r2, [pc, #80]	; (800151c <_sbrk+0x5c>)
 80014ca:	4b15      	ldr	r3, [pc, #84]	; (8001520 <_sbrk+0x60>)
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014d4:	4b13      	ldr	r3, [pc, #76]	; (8001524 <_sbrk+0x64>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d102      	bne.n	80014e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014dc:	4b11      	ldr	r3, [pc, #68]	; (8001524 <_sbrk+0x64>)
 80014de:	4a12      	ldr	r2, [pc, #72]	; (8001528 <_sbrk+0x68>)
 80014e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014e2:	4b10      	ldr	r3, [pc, #64]	; (8001524 <_sbrk+0x64>)
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	4413      	add	r3, r2
 80014ea:	693a      	ldr	r2, [r7, #16]
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d207      	bcs.n	8001500 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014f0:	f005 f9ac 	bl	800684c <__errno>
 80014f4:	4603      	mov	r3, r0
 80014f6:	220c      	movs	r2, #12
 80014f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014fa:	f04f 33ff 	mov.w	r3, #4294967295
 80014fe:	e009      	b.n	8001514 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001500:	4b08      	ldr	r3, [pc, #32]	; (8001524 <_sbrk+0x64>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001506:	4b07      	ldr	r3, [pc, #28]	; (8001524 <_sbrk+0x64>)
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	4413      	add	r3, r2
 800150e:	4a05      	ldr	r2, [pc, #20]	; (8001524 <_sbrk+0x64>)
 8001510:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001512:	68fb      	ldr	r3, [r7, #12]
}
 8001514:	4618      	mov	r0, r3
 8001516:	3718      	adds	r7, #24
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	20030000 	.word	0x20030000
 8001520:	00000400 	.word	0x00000400
 8001524:	200008e8 	.word	0x200008e8
 8001528:	20004658 	.word	0x20004658

0800152c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001530:	4b06      	ldr	r3, [pc, #24]	; (800154c <SystemInit+0x20>)
 8001532:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001536:	4a05      	ldr	r2, [pc, #20]	; (800154c <SystemInit+0x20>)
 8001538:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800153c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001540:	bf00      	nop
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	e000ed00 	.word	0xe000ed00

08001550 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001550:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001588 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001554:	480d      	ldr	r0, [pc, #52]	; (800158c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001556:	490e      	ldr	r1, [pc, #56]	; (8001590 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001558:	4a0e      	ldr	r2, [pc, #56]	; (8001594 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800155a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800155c:	e002      	b.n	8001564 <LoopCopyDataInit>

0800155e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800155e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001560:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001562:	3304      	adds	r3, #4

08001564 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001564:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001566:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001568:	d3f9      	bcc.n	800155e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800156a:	4a0b      	ldr	r2, [pc, #44]	; (8001598 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800156c:	4c0b      	ldr	r4, [pc, #44]	; (800159c <LoopFillZerobss+0x26>)
  movs r3, #0
 800156e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001570:	e001      	b.n	8001576 <LoopFillZerobss>

08001572 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001572:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001574:	3204      	adds	r2, #4

08001576 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001576:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001578:	d3fb      	bcc.n	8001572 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800157a:	f7ff ffd7 	bl	800152c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800157e:	f005 fb35 	bl	8006bec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001582:	f7ff faf7 	bl	8000b74 <main>
  bx  lr    
 8001586:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001588:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800158c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001590:	200000d4 	.word	0x200000d4
  ldr r2, =_sidata
 8001594:	08007dac 	.word	0x08007dac
  ldr r2, =_sbss
 8001598:	200000d4 	.word	0x200000d4
  ldr r4, =_ebss
 800159c:	20004654 	.word	0x20004654

080015a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015a0:	e7fe      	b.n	80015a0 <ADC_IRQHandler>
	...

080015a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015a8:	4b0e      	ldr	r3, [pc, #56]	; (80015e4 <HAL_Init+0x40>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a0d      	ldr	r2, [pc, #52]	; (80015e4 <HAL_Init+0x40>)
 80015ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80015b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80015b4:	4b0b      	ldr	r3, [pc, #44]	; (80015e4 <HAL_Init+0x40>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a0a      	ldr	r2, [pc, #40]	; (80015e4 <HAL_Init+0x40>)
 80015ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80015be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015c0:	4b08      	ldr	r3, [pc, #32]	; (80015e4 <HAL_Init+0x40>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a07      	ldr	r2, [pc, #28]	; (80015e4 <HAL_Init+0x40>)
 80015c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015cc:	2003      	movs	r0, #3
 80015ce:	f000 f8fc 	bl	80017ca <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015d2:	200f      	movs	r0, #15
 80015d4:	f7ff fe6a 	bl	80012ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015d8:	f7ff fcd4 	bl	8000f84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015dc:	2300      	movs	r3, #0
}
 80015de:	4618      	mov	r0, r3
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	40023c00 	.word	0x40023c00

080015e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015ec:	4b06      	ldr	r3, [pc, #24]	; (8001608 <HAL_IncTick+0x20>)
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	461a      	mov	r2, r3
 80015f2:	4b06      	ldr	r3, [pc, #24]	; (800160c <HAL_IncTick+0x24>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4413      	add	r3, r2
 80015f8:	4a04      	ldr	r2, [pc, #16]	; (800160c <HAL_IncTick+0x24>)
 80015fa:	6013      	str	r3, [r2, #0]
}
 80015fc:	bf00      	nop
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	20000068 	.word	0x20000068
 800160c:	200008ec 	.word	0x200008ec

08001610 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
  return uwTick;
 8001614:	4b03      	ldr	r3, [pc, #12]	; (8001624 <HAL_GetTick+0x14>)
 8001616:	681b      	ldr	r3, [r3, #0]
}
 8001618:	4618      	mov	r0, r3
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	200008ec 	.word	0x200008ec

08001628 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b084      	sub	sp, #16
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001630:	f7ff ffee 	bl	8001610 <HAL_GetTick>
 8001634:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001640:	d005      	beq.n	800164e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001642:	4b0a      	ldr	r3, [pc, #40]	; (800166c <HAL_Delay+0x44>)
 8001644:	781b      	ldrb	r3, [r3, #0]
 8001646:	461a      	mov	r2, r3
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	4413      	add	r3, r2
 800164c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800164e:	bf00      	nop
 8001650:	f7ff ffde 	bl	8001610 <HAL_GetTick>
 8001654:	4602      	mov	r2, r0
 8001656:	68bb      	ldr	r3, [r7, #8]
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	68fa      	ldr	r2, [r7, #12]
 800165c:	429a      	cmp	r2, r3
 800165e:	d8f7      	bhi.n	8001650 <HAL_Delay+0x28>
  {
  }
}
 8001660:	bf00      	nop
 8001662:	bf00      	nop
 8001664:	3710      	adds	r7, #16
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	20000068 	.word	0x20000068

08001670 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001670:	b480      	push	{r7}
 8001672:	b085      	sub	sp, #20
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	f003 0307 	and.w	r3, r3, #7
 800167e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001680:	4b0c      	ldr	r3, [pc, #48]	; (80016b4 <__NVIC_SetPriorityGrouping+0x44>)
 8001682:	68db      	ldr	r3, [r3, #12]
 8001684:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001686:	68ba      	ldr	r2, [r7, #8]
 8001688:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800168c:	4013      	ands	r3, r2
 800168e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001694:	68bb      	ldr	r3, [r7, #8]
 8001696:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001698:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800169c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016a2:	4a04      	ldr	r2, [pc, #16]	; (80016b4 <__NVIC_SetPriorityGrouping+0x44>)
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	60d3      	str	r3, [r2, #12]
}
 80016a8:	bf00      	nop
 80016aa:	3714      	adds	r7, #20
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr
 80016b4:	e000ed00 	.word	0xe000ed00

080016b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016bc:	4b04      	ldr	r3, [pc, #16]	; (80016d0 <__NVIC_GetPriorityGrouping+0x18>)
 80016be:	68db      	ldr	r3, [r3, #12]
 80016c0:	0a1b      	lsrs	r3, r3, #8
 80016c2:	f003 0307 	and.w	r3, r3, #7
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr
 80016d0:	e000ed00 	.word	0xe000ed00

080016d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b083      	sub	sp, #12
 80016d8:	af00      	add	r7, sp, #0
 80016da:	4603      	mov	r3, r0
 80016dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	db0b      	blt.n	80016fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016e6:	79fb      	ldrb	r3, [r7, #7]
 80016e8:	f003 021f 	and.w	r2, r3, #31
 80016ec:	4907      	ldr	r1, [pc, #28]	; (800170c <__NVIC_EnableIRQ+0x38>)
 80016ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016f2:	095b      	lsrs	r3, r3, #5
 80016f4:	2001      	movs	r0, #1
 80016f6:	fa00 f202 	lsl.w	r2, r0, r2
 80016fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80016fe:	bf00      	nop
 8001700:	370c      	adds	r7, #12
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop
 800170c:	e000e100 	.word	0xe000e100

08001710 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	4603      	mov	r3, r0
 8001718:	6039      	str	r1, [r7, #0]
 800171a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800171c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001720:	2b00      	cmp	r3, #0
 8001722:	db0a      	blt.n	800173a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	b2da      	uxtb	r2, r3
 8001728:	490c      	ldr	r1, [pc, #48]	; (800175c <__NVIC_SetPriority+0x4c>)
 800172a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800172e:	0112      	lsls	r2, r2, #4
 8001730:	b2d2      	uxtb	r2, r2
 8001732:	440b      	add	r3, r1
 8001734:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001738:	e00a      	b.n	8001750 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	b2da      	uxtb	r2, r3
 800173e:	4908      	ldr	r1, [pc, #32]	; (8001760 <__NVIC_SetPriority+0x50>)
 8001740:	79fb      	ldrb	r3, [r7, #7]
 8001742:	f003 030f 	and.w	r3, r3, #15
 8001746:	3b04      	subs	r3, #4
 8001748:	0112      	lsls	r2, r2, #4
 800174a:	b2d2      	uxtb	r2, r2
 800174c:	440b      	add	r3, r1
 800174e:	761a      	strb	r2, [r3, #24]
}
 8001750:	bf00      	nop
 8001752:	370c      	adds	r7, #12
 8001754:	46bd      	mov	sp, r7
 8001756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175a:	4770      	bx	lr
 800175c:	e000e100 	.word	0xe000e100
 8001760:	e000ed00 	.word	0xe000ed00

08001764 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001764:	b480      	push	{r7}
 8001766:	b089      	sub	sp, #36	; 0x24
 8001768:	af00      	add	r7, sp, #0
 800176a:	60f8      	str	r0, [r7, #12]
 800176c:	60b9      	str	r1, [r7, #8]
 800176e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	f003 0307 	and.w	r3, r3, #7
 8001776:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001778:	69fb      	ldr	r3, [r7, #28]
 800177a:	f1c3 0307 	rsb	r3, r3, #7
 800177e:	2b04      	cmp	r3, #4
 8001780:	bf28      	it	cs
 8001782:	2304      	movcs	r3, #4
 8001784:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001786:	69fb      	ldr	r3, [r7, #28]
 8001788:	3304      	adds	r3, #4
 800178a:	2b06      	cmp	r3, #6
 800178c:	d902      	bls.n	8001794 <NVIC_EncodePriority+0x30>
 800178e:	69fb      	ldr	r3, [r7, #28]
 8001790:	3b03      	subs	r3, #3
 8001792:	e000      	b.n	8001796 <NVIC_EncodePriority+0x32>
 8001794:	2300      	movs	r3, #0
 8001796:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001798:	f04f 32ff 	mov.w	r2, #4294967295
 800179c:	69bb      	ldr	r3, [r7, #24]
 800179e:	fa02 f303 	lsl.w	r3, r2, r3
 80017a2:	43da      	mvns	r2, r3
 80017a4:	68bb      	ldr	r3, [r7, #8]
 80017a6:	401a      	ands	r2, r3
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017ac:	f04f 31ff 	mov.w	r1, #4294967295
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	fa01 f303 	lsl.w	r3, r1, r3
 80017b6:	43d9      	mvns	r1, r3
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017bc:	4313      	orrs	r3, r2
         );
}
 80017be:	4618      	mov	r0, r3
 80017c0:	3724      	adds	r7, #36	; 0x24
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr

080017ca <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017ca:	b580      	push	{r7, lr}
 80017cc:	b082      	sub	sp, #8
 80017ce:	af00      	add	r7, sp, #0
 80017d0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017d2:	6878      	ldr	r0, [r7, #4]
 80017d4:	f7ff ff4c 	bl	8001670 <__NVIC_SetPriorityGrouping>
}
 80017d8:	bf00      	nop
 80017da:	3708      	adds	r7, #8
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}

080017e0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b086      	sub	sp, #24
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	4603      	mov	r3, r0
 80017e8:	60b9      	str	r1, [r7, #8]
 80017ea:	607a      	str	r2, [r7, #4]
 80017ec:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017ee:	2300      	movs	r3, #0
 80017f0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017f2:	f7ff ff61 	bl	80016b8 <__NVIC_GetPriorityGrouping>
 80017f6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017f8:	687a      	ldr	r2, [r7, #4]
 80017fa:	68b9      	ldr	r1, [r7, #8]
 80017fc:	6978      	ldr	r0, [r7, #20]
 80017fe:	f7ff ffb1 	bl	8001764 <NVIC_EncodePriority>
 8001802:	4602      	mov	r2, r0
 8001804:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001808:	4611      	mov	r1, r2
 800180a:	4618      	mov	r0, r3
 800180c:	f7ff ff80 	bl	8001710 <__NVIC_SetPriority>
}
 8001810:	bf00      	nop
 8001812:	3718      	adds	r7, #24
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}

08001818 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
 800181e:	4603      	mov	r3, r0
 8001820:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001826:	4618      	mov	r0, r3
 8001828:	f7ff ff54 	bl	80016d4 <__NVIC_EnableIRQ>
}
 800182c:	bf00      	nop
 800182e:	3708      	adds	r7, #8
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}

08001834 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b084      	sub	sp, #16
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d101      	bne.n	8001846 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	e06c      	b.n	8001920 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800184c:	2b00      	cmp	r3, #0
 800184e:	d106      	bne.n	800185e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2223      	movs	r2, #35	; 0x23
 8001854:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001858:	6878      	ldr	r0, [r7, #4]
 800185a:	f7ff fbbf 	bl	8000fdc <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800185e:	2300      	movs	r3, #0
 8001860:	60bb      	str	r3, [r7, #8]
 8001862:	4b31      	ldr	r3, [pc, #196]	; (8001928 <HAL_ETH_Init+0xf4>)
 8001864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001866:	4a30      	ldr	r2, [pc, #192]	; (8001928 <HAL_ETH_Init+0xf4>)
 8001868:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800186c:	6453      	str	r3, [r2, #68]	; 0x44
 800186e:	4b2e      	ldr	r3, [pc, #184]	; (8001928 <HAL_ETH_Init+0xf4>)
 8001870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001872:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001876:	60bb      	str	r3, [r7, #8]
 8001878:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800187a:	4b2c      	ldr	r3, [pc, #176]	; (800192c <HAL_ETH_Init+0xf8>)
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	4a2b      	ldr	r2, [pc, #172]	; (800192c <HAL_ETH_Init+0xf8>)
 8001880:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001884:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001886:	4b29      	ldr	r3, [pc, #164]	; (800192c <HAL_ETH_Init+0xf8>)
 8001888:	685a      	ldr	r2, [r3, #4]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	689b      	ldr	r3, [r3, #8]
 800188e:	4927      	ldr	r1, [pc, #156]	; (800192c <HAL_ETH_Init+0xf8>)
 8001890:	4313      	orrs	r3, r2
 8001892:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001894:	4b25      	ldr	r3, [pc, #148]	; (800192c <HAL_ETH_Init+0xf8>)
 8001896:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	687a      	ldr	r2, [r7, #4]
 80018a4:	6812      	ldr	r2, [r2, #0]
 80018a6:	f043 0301 	orr.w	r3, r3, #1
 80018aa:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80018ae:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80018b0:	f7ff feae 	bl	8001610 <HAL_GetTick>
 80018b4:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80018b6:	e011      	b.n	80018dc <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80018b8:	f7ff feaa 	bl	8001610 <HAL_GetTick>
 80018bc:	4602      	mov	r2, r0
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	1ad3      	subs	r3, r2, r3
 80018c2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80018c6:	d909      	bls.n	80018dc <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2204      	movs	r2, #4
 80018cc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	22e0      	movs	r2, #224	; 0xe0
 80018d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 80018d8:	2301      	movs	r3, #1
 80018da:	e021      	b.n	8001920 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f003 0301 	and.w	r3, r3, #1
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d1e4      	bne.n	80018b8 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80018ee:	6878      	ldr	r0, [r7, #4]
 80018f0:	f000 f958 	bl	8001ba4 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80018f4:	6878      	ldr	r0, [r7, #4]
 80018f6:	f000 f9ff 	bl	8001cf8 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80018fa:	6878      	ldr	r0, [r7, #4]
 80018fc:	f000 fa55 	bl	8001daa <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	461a      	mov	r2, r3
 8001906:	2100      	movs	r1, #0
 8001908:	6878      	ldr	r0, [r7, #4]
 800190a:	f000 f9bd 	bl	8001c88 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2200      	movs	r2, #0
 8001912:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2210      	movs	r2, #16
 800191a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800191e:	2300      	movs	r3, #0
}
 8001920:	4618      	mov	r0, r3
 8001922:	3710      	adds	r7, #16
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}
 8001928:	40023800 	.word	0x40023800
 800192c:	40013800 	.word	0x40013800

08001930 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b084      	sub	sp, #16
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
 8001938:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001942:	68fa      	ldr	r2, [r7, #12]
 8001944:	4b51      	ldr	r3, [pc, #324]	; (8001a8c <ETH_SetMACConfig+0x15c>)
 8001946:	4013      	ands	r3, r2
 8001948:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	7c1b      	ldrb	r3, [r3, #16]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d102      	bne.n	8001958 <ETH_SetMACConfig+0x28>
 8001952:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001956:	e000      	b.n	800195a <ETH_SetMACConfig+0x2a>
 8001958:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	7c5b      	ldrb	r3, [r3, #17]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d102      	bne.n	8001968 <ETH_SetMACConfig+0x38>
 8001962:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001966:	e000      	b.n	800196a <ETH_SetMACConfig+0x3a>
 8001968:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800196a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001970:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	7fdb      	ldrb	r3, [r3, #31]
 8001976:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001978:	431a      	orrs	r2, r3
                        macconf->Speed |
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800197e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001980:	683a      	ldr	r2, [r7, #0]
 8001982:	7f92      	ldrb	r2, [r2, #30]
 8001984:	2a00      	cmp	r2, #0
 8001986:	d102      	bne.n	800198e <ETH_SetMACConfig+0x5e>
 8001988:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800198c:	e000      	b.n	8001990 <ETH_SetMACConfig+0x60>
 800198e:	2200      	movs	r2, #0
                        macconf->Speed |
 8001990:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	7f1b      	ldrb	r3, [r3, #28]
 8001996:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001998:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800199e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	791b      	ldrb	r3, [r3, #4]
 80019a4:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80019a6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80019a8:	683a      	ldr	r2, [r7, #0]
 80019aa:	f892 2020 	ldrb.w	r2, [r2, #32]
 80019ae:	2a00      	cmp	r2, #0
 80019b0:	d102      	bne.n	80019b8 <ETH_SetMACConfig+0x88>
 80019b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019b6:	e000      	b.n	80019ba <ETH_SetMACConfig+0x8a>
 80019b8:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80019ba:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	7bdb      	ldrb	r3, [r3, #15]
 80019c0:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80019c2:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80019c8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80019d0:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80019d2:	4313      	orrs	r3, r2
 80019d4:	68fa      	ldr	r2, [r7, #12]
 80019d6:	4313      	orrs	r3, r2
 80019d8:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	68fa      	ldr	r2, [r7, #12]
 80019e0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80019ea:	2001      	movs	r0, #1
 80019ec:	f7ff fe1c 	bl	8001628 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	68fa      	ldr	r2, [r7, #12]
 80019f6:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	699b      	ldr	r3, [r3, #24]
 80019fe:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001a00:	68fa      	ldr	r2, [r7, #12]
 8001a02:	f64f 7341 	movw	r3, #65345	; 0xff41
 8001a06:	4013      	ands	r3, r2
 8001a08:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a0e:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001a10:	683a      	ldr	r2, [r7, #0]
 8001a12:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8001a16:	2a00      	cmp	r2, #0
 8001a18:	d101      	bne.n	8001a1e <ETH_SetMACConfig+0xee>
 8001a1a:	2280      	movs	r2, #128	; 0x80
 8001a1c:	e000      	b.n	8001a20 <ETH_SetMACConfig+0xf0>
 8001a1e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001a20:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001a26:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001a28:	683a      	ldr	r2, [r7, #0]
 8001a2a:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8001a2e:	2a01      	cmp	r2, #1
 8001a30:	d101      	bne.n	8001a36 <ETH_SetMACConfig+0x106>
 8001a32:	2208      	movs	r2, #8
 8001a34:	e000      	b.n	8001a38 <ETH_SetMACConfig+0x108>
 8001a36:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8001a38:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8001a3a:	683a      	ldr	r2, [r7, #0]
 8001a3c:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8001a40:	2a01      	cmp	r2, #1
 8001a42:	d101      	bne.n	8001a48 <ETH_SetMACConfig+0x118>
 8001a44:	2204      	movs	r2, #4
 8001a46:	e000      	b.n	8001a4a <ETH_SetMACConfig+0x11a>
 8001a48:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001a4a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8001a4c:	683a      	ldr	r2, [r7, #0]
 8001a4e:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8001a52:	2a01      	cmp	r2, #1
 8001a54:	d101      	bne.n	8001a5a <ETH_SetMACConfig+0x12a>
 8001a56:	2202      	movs	r2, #2
 8001a58:	e000      	b.n	8001a5c <ETH_SetMACConfig+0x12c>
 8001a5a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001a5c:	4313      	orrs	r3, r2
 8001a5e:	68fa      	ldr	r2, [r7, #12]
 8001a60:	4313      	orrs	r3, r2
 8001a62:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	68fa      	ldr	r2, [r7, #12]
 8001a6a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	699b      	ldr	r3, [r3, #24]
 8001a72:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001a74:	2001      	movs	r0, #1
 8001a76:	f7ff fdd7 	bl	8001628 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	68fa      	ldr	r2, [r7, #12]
 8001a80:	619a      	str	r2, [r3, #24]
}
 8001a82:	bf00      	nop
 8001a84:	3710      	adds	r7, #16
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	ff20810f 	.word	0xff20810f

08001a90 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
 8001a98:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001aa2:	699b      	ldr	r3, [r3, #24]
 8001aa4:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8001aa6:	68fa      	ldr	r2, [r7, #12]
 8001aa8:	4b3d      	ldr	r3, [pc, #244]	; (8001ba0 <ETH_SetDMAConfig+0x110>)
 8001aaa:	4013      	ands	r3, r2
 8001aac:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	7b1b      	ldrb	r3, [r3, #12]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d102      	bne.n	8001abc <ETH_SetDMAConfig+0x2c>
 8001ab6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001aba:	e000      	b.n	8001abe <ETH_SetDMAConfig+0x2e>
 8001abc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	7b5b      	ldrb	r3, [r3, #13]
 8001ac2:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001ac4:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001ac6:	683a      	ldr	r2, [r7, #0]
 8001ac8:	7f52      	ldrb	r2, [r2, #29]
 8001aca:	2a00      	cmp	r2, #0
 8001acc:	d102      	bne.n	8001ad4 <ETH_SetDMAConfig+0x44>
 8001ace:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001ad2:	e000      	b.n	8001ad6 <ETH_SetDMAConfig+0x46>
 8001ad4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001ad6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	7b9b      	ldrb	r3, [r3, #14]
 8001adc:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001ade:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001ae4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	7f1b      	ldrb	r3, [r3, #28]
 8001aea:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8001aec:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	7f9b      	ldrb	r3, [r3, #30]
 8001af2:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001af4:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001afa:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001b02:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001b04:	4313      	orrs	r3, r2
 8001b06:	68fa      	ldr	r2, [r7, #12]
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001b14:	461a      	mov	r2, r3
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001b22:	699b      	ldr	r3, [r3, #24]
 8001b24:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001b26:	2001      	movs	r0, #1
 8001b28:	f7ff fd7e 	bl	8001628 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001b34:	461a      	mov	r2, r3
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	791b      	ldrb	r3, [r3, #4]
 8001b3e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001b44:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8001b4a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001b50:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001b58:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8001b5a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b60:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001b62:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001b68:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001b6a:	687a      	ldr	r2, [r7, #4]
 8001b6c:	6812      	ldr	r2, [r2, #0]
 8001b6e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001b72:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001b76:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001b84:	2001      	movs	r0, #1
 8001b86:	f7ff fd4f 	bl	8001628 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001b92:	461a      	mov	r2, r3
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	6013      	str	r3, [r2, #0]
}
 8001b98:	bf00      	nop
 8001b9a:	3710      	adds	r7, #16
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	f8de3f23 	.word	0xf8de3f23

08001ba4 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b0a6      	sub	sp, #152	; 0x98
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8001bac:	2301      	movs	r3, #1
 8001bae:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001be0:	2300      	movs	r3, #0
 8001be2:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8001be4:	2300      	movs	r3, #0
 8001be6:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8001bea:	2300      	movs	r3, #0
 8001bec:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001c00:	2300      	movs	r3, #0
 8001c02:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001c06:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001c0a:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001c0c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001c10:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001c12:	2300      	movs	r3, #0
 8001c14:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001c18:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	6878      	ldr	r0, [r7, #4]
 8001c20:	f7ff fe86 	bl	8001930 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8001c24:	2301      	movs	r3, #1
 8001c26:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8001c32:	2301      	movs	r3, #1
 8001c34:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8001c36:	2300      	movs	r3, #0
 8001c38:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8001c40:	2300      	movs	r3, #0
 8001c42:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8001c46:	2300      	movs	r3, #0
 8001c48:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001c50:	2301      	movs	r3, #1
 8001c52:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001c54:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c58:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001c5a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001c5e:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001c60:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c64:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8001c66:	2301      	movs	r3, #1
 8001c68:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8001c70:	2300      	movs	r3, #0
 8001c72:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001c74:	f107 0308 	add.w	r3, r7, #8
 8001c78:	4619      	mov	r1, r3
 8001c7a:	6878      	ldr	r0, [r7, #4]
 8001c7c:	f7ff ff08 	bl	8001a90 <ETH_SetDMAConfig>
}
 8001c80:	bf00      	nop
 8001c82:	3798      	adds	r7, #152	; 0x98
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}

08001c88 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b087      	sub	sp, #28
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	60f8      	str	r0, [r7, #12]
 8001c90:	60b9      	str	r1, [r7, #8]
 8001c92:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	3305      	adds	r3, #5
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	021b      	lsls	r3, r3, #8
 8001c9c:	687a      	ldr	r2, [r7, #4]
 8001c9e:	3204      	adds	r2, #4
 8001ca0:	7812      	ldrb	r2, [r2, #0]
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8001ca6:	68ba      	ldr	r2, [r7, #8]
 8001ca8:	4b11      	ldr	r3, [pc, #68]	; (8001cf0 <ETH_MACAddressConfig+0x68>)
 8001caa:	4413      	add	r3, r2
 8001cac:	461a      	mov	r2, r3
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	3303      	adds	r3, #3
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	061a      	lsls	r2, r3, #24
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	3302      	adds	r3, #2
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	041b      	lsls	r3, r3, #16
 8001cc2:	431a      	orrs	r2, r3
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	3301      	adds	r3, #1
 8001cc8:	781b      	ldrb	r3, [r3, #0]
 8001cca:	021b      	lsls	r3, r3, #8
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	687a      	ldr	r2, [r7, #4]
 8001cd0:	7812      	ldrb	r2, [r2, #0]
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8001cd6:	68ba      	ldr	r2, [r7, #8]
 8001cd8:	4b06      	ldr	r3, [pc, #24]	; (8001cf4 <ETH_MACAddressConfig+0x6c>)
 8001cda:	4413      	add	r3, r2
 8001cdc:	461a      	mov	r2, r3
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	6013      	str	r3, [r2, #0]
}
 8001ce2:	bf00      	nop
 8001ce4:	371c      	adds	r7, #28
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	40028040 	.word	0x40028040
 8001cf4:	40028044 	.word	0x40028044

08001cf8 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b085      	sub	sp, #20
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001d00:	2300      	movs	r3, #0
 8001d02:	60fb      	str	r3, [r7, #12]
 8001d04:	e03e      	b.n	8001d84 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	68d9      	ldr	r1, [r3, #12]
 8001d0a:	68fa      	ldr	r2, [r7, #12]
 8001d0c:	4613      	mov	r3, r2
 8001d0e:	009b      	lsls	r3, r3, #2
 8001d10:	4413      	add	r3, r2
 8001d12:	00db      	lsls	r3, r3, #3
 8001d14:	440b      	add	r3, r1
 8001d16:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8001d18:	68bb      	ldr	r3, [r7, #8]
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8001d1e:	68bb      	ldr	r3, [r7, #8]
 8001d20:	2200      	movs	r2, #0
 8001d22:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8001d24:	68bb      	ldr	r3, [r7, #8]
 8001d26:	2200      	movs	r2, #0
 8001d28:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8001d2a:	68bb      	ldr	r3, [r7, #8]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001d30:	68b9      	ldr	r1, [r7, #8]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	68fa      	ldr	r2, [r7, #12]
 8001d36:	3206      	adds	r2, #6
 8001d38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8001d3c:	68bb      	ldr	r3, [r7, #8]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001d44:	68bb      	ldr	r3, [r7, #8]
 8001d46:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	2b02      	cmp	r3, #2
 8001d4c:	d80c      	bhi.n	8001d68 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	68d9      	ldr	r1, [r3, #12]
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	1c5a      	adds	r2, r3, #1
 8001d56:	4613      	mov	r3, r2
 8001d58:	009b      	lsls	r3, r3, #2
 8001d5a:	4413      	add	r3, r2
 8001d5c:	00db      	lsls	r3, r3, #3
 8001d5e:	440b      	add	r3, r1
 8001d60:	461a      	mov	r2, r3
 8001d62:	68bb      	ldr	r3, [r7, #8]
 8001d64:	60da      	str	r2, [r3, #12]
 8001d66:	e004      	b.n	8001d72 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	68db      	ldr	r3, [r3, #12]
 8001d6c:	461a      	mov	r2, r3
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8001d72:	68bb      	ldr	r3, [r7, #8]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8001d7a:	68bb      	ldr	r3, [r7, #8]
 8001d7c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	3301      	adds	r3, #1
 8001d82:	60fb      	str	r3, [r7, #12]
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	2b03      	cmp	r3, #3
 8001d88:	d9bd      	bls.n	8001d06 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	68da      	ldr	r2, [r3, #12]
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001d9c:	611a      	str	r2, [r3, #16]
}
 8001d9e:	bf00      	nop
 8001da0:	3714      	adds	r7, #20
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr

08001daa <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8001daa:	b480      	push	{r7}
 8001dac:	b085      	sub	sp, #20
 8001dae:	af00      	add	r7, sp, #0
 8001db0:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001db2:	2300      	movs	r3, #0
 8001db4:	60fb      	str	r3, [r7, #12]
 8001db6:	e046      	b.n	8001e46 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6919      	ldr	r1, [r3, #16]
 8001dbc:	68fa      	ldr	r2, [r7, #12]
 8001dbe:	4613      	mov	r3, r2
 8001dc0:	009b      	lsls	r3, r3, #2
 8001dc2:	4413      	add	r3, r2
 8001dc4:	00db      	lsls	r3, r3, #3
 8001dc6:	440b      	add	r3, r1
 8001dc8:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8001dca:	68bb      	ldr	r3, [r7, #8]
 8001dcc:	2200      	movs	r2, #0
 8001dce:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8001dd0:	68bb      	ldr	r3, [r7, #8]
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8001dd6:	68bb      	ldr	r3, [r7, #8]
 8001dd8:	2200      	movs	r2, #0
 8001dda:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	2200      	movs	r2, #0
 8001de0:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8001de2:	68bb      	ldr	r3, [r7, #8]
 8001de4:	2200      	movs	r2, #0
 8001de6:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	2200      	movs	r2, #0
 8001dec:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8001dee:	68bb      	ldr	r3, [r7, #8]
 8001df0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001df4:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	f244 52f8 	movw	r2, #17912	; 0x45f8
 8001dfc:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001e06:	68bb      	ldr	r3, [r7, #8]
 8001e08:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8001e0a:	68b9      	ldr	r1, [r7, #8]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	68fa      	ldr	r2, [r7, #12]
 8001e10:	3212      	adds	r2, #18
 8001e12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	2b02      	cmp	r3, #2
 8001e1a:	d80c      	bhi.n	8001e36 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6919      	ldr	r1, [r3, #16]
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	1c5a      	adds	r2, r3, #1
 8001e24:	4613      	mov	r3, r2
 8001e26:	009b      	lsls	r3, r3, #2
 8001e28:	4413      	add	r3, r2
 8001e2a:	00db      	lsls	r3, r3, #3
 8001e2c:	440b      	add	r3, r1
 8001e2e:	461a      	mov	r2, r3
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	60da      	str	r2, [r3, #12]
 8001e34:	e004      	b.n	8001e40 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	691b      	ldr	r3, [r3, #16]
 8001e3a:	461a      	mov	r2, r3
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	3301      	adds	r3, #1
 8001e44:	60fb      	str	r3, [r7, #12]
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	2b03      	cmp	r3, #3
 8001e4a:	d9b5      	bls.n	8001db8 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2200      	movs	r2, #0
 8001e50:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2200      	movs	r2, #0
 8001e56:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2200      	movs	r2, #0
 8001e62:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2200      	movs	r2, #0
 8001e68:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	691a      	ldr	r2, [r3, #16]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001e76:	60da      	str	r2, [r3, #12]
}
 8001e78:	bf00      	nop
 8001e7a:	3714      	adds	r7, #20
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr

08001e84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b089      	sub	sp, #36	; 0x24
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
 8001e8c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e92:	2300      	movs	r3, #0
 8001e94:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e96:	2300      	movs	r3, #0
 8001e98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	61fb      	str	r3, [r7, #28]
 8001e9e:	e177      	b.n	8002190 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	69fb      	ldr	r3, [r7, #28]
 8001ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	697a      	ldr	r2, [r7, #20]
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001eb4:	693a      	ldr	r2, [r7, #16]
 8001eb6:	697b      	ldr	r3, [r7, #20]
 8001eb8:	429a      	cmp	r2, r3
 8001eba:	f040 8166 	bne.w	800218a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	f003 0303 	and.w	r3, r3, #3
 8001ec6:	2b01      	cmp	r3, #1
 8001ec8:	d005      	beq.n	8001ed6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ed2:	2b02      	cmp	r3, #2
 8001ed4:	d130      	bne.n	8001f38 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	689b      	ldr	r3, [r3, #8]
 8001eda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001edc:	69fb      	ldr	r3, [r7, #28]
 8001ede:	005b      	lsls	r3, r3, #1
 8001ee0:	2203      	movs	r2, #3
 8001ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee6:	43db      	mvns	r3, r3
 8001ee8:	69ba      	ldr	r2, [r7, #24]
 8001eea:	4013      	ands	r3, r2
 8001eec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	68da      	ldr	r2, [r3, #12]
 8001ef2:	69fb      	ldr	r3, [r7, #28]
 8001ef4:	005b      	lsls	r3, r3, #1
 8001ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8001efa:	69ba      	ldr	r2, [r7, #24]
 8001efc:	4313      	orrs	r3, r2
 8001efe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	69ba      	ldr	r2, [r7, #24]
 8001f04:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	69fb      	ldr	r3, [r7, #28]
 8001f10:	fa02 f303 	lsl.w	r3, r2, r3
 8001f14:	43db      	mvns	r3, r3
 8001f16:	69ba      	ldr	r2, [r7, #24]
 8001f18:	4013      	ands	r3, r2
 8001f1a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	091b      	lsrs	r3, r3, #4
 8001f22:	f003 0201 	and.w	r2, r3, #1
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2c:	69ba      	ldr	r2, [r7, #24]
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	69ba      	ldr	r2, [r7, #24]
 8001f36:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f003 0303 	and.w	r3, r3, #3
 8001f40:	2b03      	cmp	r3, #3
 8001f42:	d017      	beq.n	8001f74 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f4a:	69fb      	ldr	r3, [r7, #28]
 8001f4c:	005b      	lsls	r3, r3, #1
 8001f4e:	2203      	movs	r2, #3
 8001f50:	fa02 f303 	lsl.w	r3, r2, r3
 8001f54:	43db      	mvns	r3, r3
 8001f56:	69ba      	ldr	r2, [r7, #24]
 8001f58:	4013      	ands	r3, r2
 8001f5a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	689a      	ldr	r2, [r3, #8]
 8001f60:	69fb      	ldr	r3, [r7, #28]
 8001f62:	005b      	lsls	r3, r3, #1
 8001f64:	fa02 f303 	lsl.w	r3, r2, r3
 8001f68:	69ba      	ldr	r2, [r7, #24]
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	69ba      	ldr	r2, [r7, #24]
 8001f72:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f003 0303 	and.w	r3, r3, #3
 8001f7c:	2b02      	cmp	r3, #2
 8001f7e:	d123      	bne.n	8001fc8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f80:	69fb      	ldr	r3, [r7, #28]
 8001f82:	08da      	lsrs	r2, r3, #3
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	3208      	adds	r2, #8
 8001f88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f8e:	69fb      	ldr	r3, [r7, #28]
 8001f90:	f003 0307 	and.w	r3, r3, #7
 8001f94:	009b      	lsls	r3, r3, #2
 8001f96:	220f      	movs	r2, #15
 8001f98:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9c:	43db      	mvns	r3, r3
 8001f9e:	69ba      	ldr	r2, [r7, #24]
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	691a      	ldr	r2, [r3, #16]
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	f003 0307 	and.w	r3, r3, #7
 8001fae:	009b      	lsls	r3, r3, #2
 8001fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb4:	69ba      	ldr	r2, [r7, #24]
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001fba:	69fb      	ldr	r3, [r7, #28]
 8001fbc:	08da      	lsrs	r2, r3, #3
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	3208      	adds	r2, #8
 8001fc2:	69b9      	ldr	r1, [r7, #24]
 8001fc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001fce:	69fb      	ldr	r3, [r7, #28]
 8001fd0:	005b      	lsls	r3, r3, #1
 8001fd2:	2203      	movs	r2, #3
 8001fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd8:	43db      	mvns	r3, r3
 8001fda:	69ba      	ldr	r2, [r7, #24]
 8001fdc:	4013      	ands	r3, r2
 8001fde:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	f003 0203 	and.w	r2, r3, #3
 8001fe8:	69fb      	ldr	r3, [r7, #28]
 8001fea:	005b      	lsls	r3, r3, #1
 8001fec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff0:	69ba      	ldr	r2, [r7, #24]
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	69ba      	ldr	r2, [r7, #24]
 8001ffa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002004:	2b00      	cmp	r3, #0
 8002006:	f000 80c0 	beq.w	800218a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800200a:	2300      	movs	r3, #0
 800200c:	60fb      	str	r3, [r7, #12]
 800200e:	4b66      	ldr	r3, [pc, #408]	; (80021a8 <HAL_GPIO_Init+0x324>)
 8002010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002012:	4a65      	ldr	r2, [pc, #404]	; (80021a8 <HAL_GPIO_Init+0x324>)
 8002014:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002018:	6453      	str	r3, [r2, #68]	; 0x44
 800201a:	4b63      	ldr	r3, [pc, #396]	; (80021a8 <HAL_GPIO_Init+0x324>)
 800201c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800201e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002022:	60fb      	str	r3, [r7, #12]
 8002024:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002026:	4a61      	ldr	r2, [pc, #388]	; (80021ac <HAL_GPIO_Init+0x328>)
 8002028:	69fb      	ldr	r3, [r7, #28]
 800202a:	089b      	lsrs	r3, r3, #2
 800202c:	3302      	adds	r3, #2
 800202e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002032:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002034:	69fb      	ldr	r3, [r7, #28]
 8002036:	f003 0303 	and.w	r3, r3, #3
 800203a:	009b      	lsls	r3, r3, #2
 800203c:	220f      	movs	r2, #15
 800203e:	fa02 f303 	lsl.w	r3, r2, r3
 8002042:	43db      	mvns	r3, r3
 8002044:	69ba      	ldr	r2, [r7, #24]
 8002046:	4013      	ands	r3, r2
 8002048:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	4a58      	ldr	r2, [pc, #352]	; (80021b0 <HAL_GPIO_Init+0x32c>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d037      	beq.n	80020c2 <HAL_GPIO_Init+0x23e>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4a57      	ldr	r2, [pc, #348]	; (80021b4 <HAL_GPIO_Init+0x330>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d031      	beq.n	80020be <HAL_GPIO_Init+0x23a>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	4a56      	ldr	r2, [pc, #344]	; (80021b8 <HAL_GPIO_Init+0x334>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d02b      	beq.n	80020ba <HAL_GPIO_Init+0x236>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	4a55      	ldr	r2, [pc, #340]	; (80021bc <HAL_GPIO_Init+0x338>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d025      	beq.n	80020b6 <HAL_GPIO_Init+0x232>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	4a54      	ldr	r2, [pc, #336]	; (80021c0 <HAL_GPIO_Init+0x33c>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d01f      	beq.n	80020b2 <HAL_GPIO_Init+0x22e>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	4a53      	ldr	r2, [pc, #332]	; (80021c4 <HAL_GPIO_Init+0x340>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d019      	beq.n	80020ae <HAL_GPIO_Init+0x22a>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	4a52      	ldr	r2, [pc, #328]	; (80021c8 <HAL_GPIO_Init+0x344>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d013      	beq.n	80020aa <HAL_GPIO_Init+0x226>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	4a51      	ldr	r2, [pc, #324]	; (80021cc <HAL_GPIO_Init+0x348>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d00d      	beq.n	80020a6 <HAL_GPIO_Init+0x222>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	4a50      	ldr	r2, [pc, #320]	; (80021d0 <HAL_GPIO_Init+0x34c>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d007      	beq.n	80020a2 <HAL_GPIO_Init+0x21e>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	4a4f      	ldr	r2, [pc, #316]	; (80021d4 <HAL_GPIO_Init+0x350>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d101      	bne.n	800209e <HAL_GPIO_Init+0x21a>
 800209a:	2309      	movs	r3, #9
 800209c:	e012      	b.n	80020c4 <HAL_GPIO_Init+0x240>
 800209e:	230a      	movs	r3, #10
 80020a0:	e010      	b.n	80020c4 <HAL_GPIO_Init+0x240>
 80020a2:	2308      	movs	r3, #8
 80020a4:	e00e      	b.n	80020c4 <HAL_GPIO_Init+0x240>
 80020a6:	2307      	movs	r3, #7
 80020a8:	e00c      	b.n	80020c4 <HAL_GPIO_Init+0x240>
 80020aa:	2306      	movs	r3, #6
 80020ac:	e00a      	b.n	80020c4 <HAL_GPIO_Init+0x240>
 80020ae:	2305      	movs	r3, #5
 80020b0:	e008      	b.n	80020c4 <HAL_GPIO_Init+0x240>
 80020b2:	2304      	movs	r3, #4
 80020b4:	e006      	b.n	80020c4 <HAL_GPIO_Init+0x240>
 80020b6:	2303      	movs	r3, #3
 80020b8:	e004      	b.n	80020c4 <HAL_GPIO_Init+0x240>
 80020ba:	2302      	movs	r3, #2
 80020bc:	e002      	b.n	80020c4 <HAL_GPIO_Init+0x240>
 80020be:	2301      	movs	r3, #1
 80020c0:	e000      	b.n	80020c4 <HAL_GPIO_Init+0x240>
 80020c2:	2300      	movs	r3, #0
 80020c4:	69fa      	ldr	r2, [r7, #28]
 80020c6:	f002 0203 	and.w	r2, r2, #3
 80020ca:	0092      	lsls	r2, r2, #2
 80020cc:	4093      	lsls	r3, r2
 80020ce:	69ba      	ldr	r2, [r7, #24]
 80020d0:	4313      	orrs	r3, r2
 80020d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020d4:	4935      	ldr	r1, [pc, #212]	; (80021ac <HAL_GPIO_Init+0x328>)
 80020d6:	69fb      	ldr	r3, [r7, #28]
 80020d8:	089b      	lsrs	r3, r3, #2
 80020da:	3302      	adds	r3, #2
 80020dc:	69ba      	ldr	r2, [r7, #24]
 80020de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80020e2:	4b3d      	ldr	r3, [pc, #244]	; (80021d8 <HAL_GPIO_Init+0x354>)
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	43db      	mvns	r3, r3
 80020ec:	69ba      	ldr	r2, [r7, #24]
 80020ee:	4013      	ands	r3, r2
 80020f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d003      	beq.n	8002106 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80020fe:	69ba      	ldr	r2, [r7, #24]
 8002100:	693b      	ldr	r3, [r7, #16]
 8002102:	4313      	orrs	r3, r2
 8002104:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002106:	4a34      	ldr	r2, [pc, #208]	; (80021d8 <HAL_GPIO_Init+0x354>)
 8002108:	69bb      	ldr	r3, [r7, #24]
 800210a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800210c:	4b32      	ldr	r3, [pc, #200]	; (80021d8 <HAL_GPIO_Init+0x354>)
 800210e:	68db      	ldr	r3, [r3, #12]
 8002110:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002112:	693b      	ldr	r3, [r7, #16]
 8002114:	43db      	mvns	r3, r3
 8002116:	69ba      	ldr	r2, [r7, #24]
 8002118:	4013      	ands	r3, r2
 800211a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002124:	2b00      	cmp	r3, #0
 8002126:	d003      	beq.n	8002130 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002128:	69ba      	ldr	r2, [r7, #24]
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	4313      	orrs	r3, r2
 800212e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002130:	4a29      	ldr	r2, [pc, #164]	; (80021d8 <HAL_GPIO_Init+0x354>)
 8002132:	69bb      	ldr	r3, [r7, #24]
 8002134:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002136:	4b28      	ldr	r3, [pc, #160]	; (80021d8 <HAL_GPIO_Init+0x354>)
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	43db      	mvns	r3, r3
 8002140:	69ba      	ldr	r2, [r7, #24]
 8002142:	4013      	ands	r3, r2
 8002144:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800214e:	2b00      	cmp	r3, #0
 8002150:	d003      	beq.n	800215a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002152:	69ba      	ldr	r2, [r7, #24]
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	4313      	orrs	r3, r2
 8002158:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800215a:	4a1f      	ldr	r2, [pc, #124]	; (80021d8 <HAL_GPIO_Init+0x354>)
 800215c:	69bb      	ldr	r3, [r7, #24]
 800215e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002160:	4b1d      	ldr	r3, [pc, #116]	; (80021d8 <HAL_GPIO_Init+0x354>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	43db      	mvns	r3, r3
 800216a:	69ba      	ldr	r2, [r7, #24]
 800216c:	4013      	ands	r3, r2
 800216e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002178:	2b00      	cmp	r3, #0
 800217a:	d003      	beq.n	8002184 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800217c:	69ba      	ldr	r2, [r7, #24]
 800217e:	693b      	ldr	r3, [r7, #16]
 8002180:	4313      	orrs	r3, r2
 8002182:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002184:	4a14      	ldr	r2, [pc, #80]	; (80021d8 <HAL_GPIO_Init+0x354>)
 8002186:	69bb      	ldr	r3, [r7, #24]
 8002188:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	3301      	adds	r3, #1
 800218e:	61fb      	str	r3, [r7, #28]
 8002190:	69fb      	ldr	r3, [r7, #28]
 8002192:	2b0f      	cmp	r3, #15
 8002194:	f67f ae84 	bls.w	8001ea0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002198:	bf00      	nop
 800219a:	bf00      	nop
 800219c:	3724      	adds	r7, #36	; 0x24
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr
 80021a6:	bf00      	nop
 80021a8:	40023800 	.word	0x40023800
 80021ac:	40013800 	.word	0x40013800
 80021b0:	40020000 	.word	0x40020000
 80021b4:	40020400 	.word	0x40020400
 80021b8:	40020800 	.word	0x40020800
 80021bc:	40020c00 	.word	0x40020c00
 80021c0:	40021000 	.word	0x40021000
 80021c4:	40021400 	.word	0x40021400
 80021c8:	40021800 	.word	0x40021800
 80021cc:	40021c00 	.word	0x40021c00
 80021d0:	40022000 	.word	0x40022000
 80021d4:	40022400 	.word	0x40022400
 80021d8:	40013c00 	.word	0x40013c00

080021dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
 80021e4:	460b      	mov	r3, r1
 80021e6:	807b      	strh	r3, [r7, #2]
 80021e8:	4613      	mov	r3, r2
 80021ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80021ec:	787b      	ldrb	r3, [r7, #1]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d003      	beq.n	80021fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021f2:	887a      	ldrh	r2, [r7, #2]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80021f8:	e003      	b.n	8002202 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80021fa:	887b      	ldrh	r3, [r7, #2]
 80021fc:	041a      	lsls	r2, r3, #16
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	619a      	str	r2, [r3, #24]
}
 8002202:	bf00      	nop
 8002204:	370c      	adds	r7, #12
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr

0800220e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800220e:	b480      	push	{r7}
 8002210:	b085      	sub	sp, #20
 8002212:	af00      	add	r7, sp, #0
 8002214:	6078      	str	r0, [r7, #4]
 8002216:	460b      	mov	r3, r1
 8002218:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	695b      	ldr	r3, [r3, #20]
 800221e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002220:	887a      	ldrh	r2, [r7, #2]
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	4013      	ands	r3, r2
 8002226:	041a      	lsls	r2, r3, #16
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	43d9      	mvns	r1, r3
 800222c:	887b      	ldrh	r3, [r7, #2]
 800222e:	400b      	ands	r3, r1
 8002230:	431a      	orrs	r2, r3
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	619a      	str	r2, [r3, #24]
}
 8002236:	bf00      	nop
 8002238:	3714      	adds	r7, #20
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr

08002242 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002242:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002244:	b08f      	sub	sp, #60	; 0x3c
 8002246:	af0a      	add	r7, sp, #40	; 0x28
 8002248:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d101      	bne.n	8002254 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002250:	2301      	movs	r3, #1
 8002252:	e10f      	b.n	8002474 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002260:	b2db      	uxtb	r3, r3
 8002262:	2b00      	cmp	r3, #0
 8002264:	d106      	bne.n	8002274 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2200      	movs	r2, #0
 800226a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f7fe ffc2 	bl	80011f8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2203      	movs	r2, #3
 8002278:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002280:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002284:	2b00      	cmp	r3, #0
 8002286:	d102      	bne.n	800228e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2200      	movs	r2, #0
 800228c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4618      	mov	r0, r3
 8002294:	f001 fc8d 	bl	8003bb2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	603b      	str	r3, [r7, #0]
 800229e:	687e      	ldr	r6, [r7, #4]
 80022a0:	466d      	mov	r5, sp
 80022a2:	f106 0410 	add.w	r4, r6, #16
 80022a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022aa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022ac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022ae:	e894 0003 	ldmia.w	r4, {r0, r1}
 80022b2:	e885 0003 	stmia.w	r5, {r0, r1}
 80022b6:	1d33      	adds	r3, r6, #4
 80022b8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022ba:	6838      	ldr	r0, [r7, #0]
 80022bc:	f001 fc18 	bl	8003af0 <USB_CoreInit>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d005      	beq.n	80022d2 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2202      	movs	r2, #2
 80022ca:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	e0d0      	b.n	8002474 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	2100      	movs	r1, #0
 80022d8:	4618      	mov	r0, r3
 80022da:	f001 fc7b 	bl	8003bd4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022de:	2300      	movs	r3, #0
 80022e0:	73fb      	strb	r3, [r7, #15]
 80022e2:	e04a      	b.n	800237a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80022e4:	7bfa      	ldrb	r2, [r7, #15]
 80022e6:	6879      	ldr	r1, [r7, #4]
 80022e8:	4613      	mov	r3, r2
 80022ea:	00db      	lsls	r3, r3, #3
 80022ec:	4413      	add	r3, r2
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	440b      	add	r3, r1
 80022f2:	333d      	adds	r3, #61	; 0x3d
 80022f4:	2201      	movs	r2, #1
 80022f6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80022f8:	7bfa      	ldrb	r2, [r7, #15]
 80022fa:	6879      	ldr	r1, [r7, #4]
 80022fc:	4613      	mov	r3, r2
 80022fe:	00db      	lsls	r3, r3, #3
 8002300:	4413      	add	r3, r2
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	440b      	add	r3, r1
 8002306:	333c      	adds	r3, #60	; 0x3c
 8002308:	7bfa      	ldrb	r2, [r7, #15]
 800230a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800230c:	7bfa      	ldrb	r2, [r7, #15]
 800230e:	7bfb      	ldrb	r3, [r7, #15]
 8002310:	b298      	uxth	r0, r3
 8002312:	6879      	ldr	r1, [r7, #4]
 8002314:	4613      	mov	r3, r2
 8002316:	00db      	lsls	r3, r3, #3
 8002318:	4413      	add	r3, r2
 800231a:	009b      	lsls	r3, r3, #2
 800231c:	440b      	add	r3, r1
 800231e:	3344      	adds	r3, #68	; 0x44
 8002320:	4602      	mov	r2, r0
 8002322:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002324:	7bfa      	ldrb	r2, [r7, #15]
 8002326:	6879      	ldr	r1, [r7, #4]
 8002328:	4613      	mov	r3, r2
 800232a:	00db      	lsls	r3, r3, #3
 800232c:	4413      	add	r3, r2
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	440b      	add	r3, r1
 8002332:	3340      	adds	r3, #64	; 0x40
 8002334:	2200      	movs	r2, #0
 8002336:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002338:	7bfa      	ldrb	r2, [r7, #15]
 800233a:	6879      	ldr	r1, [r7, #4]
 800233c:	4613      	mov	r3, r2
 800233e:	00db      	lsls	r3, r3, #3
 8002340:	4413      	add	r3, r2
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	440b      	add	r3, r1
 8002346:	3348      	adds	r3, #72	; 0x48
 8002348:	2200      	movs	r2, #0
 800234a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800234c:	7bfa      	ldrb	r2, [r7, #15]
 800234e:	6879      	ldr	r1, [r7, #4]
 8002350:	4613      	mov	r3, r2
 8002352:	00db      	lsls	r3, r3, #3
 8002354:	4413      	add	r3, r2
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	440b      	add	r3, r1
 800235a:	334c      	adds	r3, #76	; 0x4c
 800235c:	2200      	movs	r2, #0
 800235e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002360:	7bfa      	ldrb	r2, [r7, #15]
 8002362:	6879      	ldr	r1, [r7, #4]
 8002364:	4613      	mov	r3, r2
 8002366:	00db      	lsls	r3, r3, #3
 8002368:	4413      	add	r3, r2
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	440b      	add	r3, r1
 800236e:	3354      	adds	r3, #84	; 0x54
 8002370:	2200      	movs	r2, #0
 8002372:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002374:	7bfb      	ldrb	r3, [r7, #15]
 8002376:	3301      	adds	r3, #1
 8002378:	73fb      	strb	r3, [r7, #15]
 800237a:	7bfa      	ldrb	r2, [r7, #15]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	429a      	cmp	r2, r3
 8002382:	d3af      	bcc.n	80022e4 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002384:	2300      	movs	r3, #0
 8002386:	73fb      	strb	r3, [r7, #15]
 8002388:	e044      	b.n	8002414 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800238a:	7bfa      	ldrb	r2, [r7, #15]
 800238c:	6879      	ldr	r1, [r7, #4]
 800238e:	4613      	mov	r3, r2
 8002390:	00db      	lsls	r3, r3, #3
 8002392:	4413      	add	r3, r2
 8002394:	009b      	lsls	r3, r3, #2
 8002396:	440b      	add	r3, r1
 8002398:	f203 237d 	addw	r3, r3, #637	; 0x27d
 800239c:	2200      	movs	r2, #0
 800239e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80023a0:	7bfa      	ldrb	r2, [r7, #15]
 80023a2:	6879      	ldr	r1, [r7, #4]
 80023a4:	4613      	mov	r3, r2
 80023a6:	00db      	lsls	r3, r3, #3
 80023a8:	4413      	add	r3, r2
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	440b      	add	r3, r1
 80023ae:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80023b2:	7bfa      	ldrb	r2, [r7, #15]
 80023b4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80023b6:	7bfa      	ldrb	r2, [r7, #15]
 80023b8:	6879      	ldr	r1, [r7, #4]
 80023ba:	4613      	mov	r3, r2
 80023bc:	00db      	lsls	r3, r3, #3
 80023be:	4413      	add	r3, r2
 80023c0:	009b      	lsls	r3, r3, #2
 80023c2:	440b      	add	r3, r1
 80023c4:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80023c8:	2200      	movs	r2, #0
 80023ca:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80023cc:	7bfa      	ldrb	r2, [r7, #15]
 80023ce:	6879      	ldr	r1, [r7, #4]
 80023d0:	4613      	mov	r3, r2
 80023d2:	00db      	lsls	r3, r3, #3
 80023d4:	4413      	add	r3, r2
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	440b      	add	r3, r1
 80023da:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80023de:	2200      	movs	r2, #0
 80023e0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80023e2:	7bfa      	ldrb	r2, [r7, #15]
 80023e4:	6879      	ldr	r1, [r7, #4]
 80023e6:	4613      	mov	r3, r2
 80023e8:	00db      	lsls	r3, r3, #3
 80023ea:	4413      	add	r3, r2
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	440b      	add	r3, r1
 80023f0:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80023f4:	2200      	movs	r2, #0
 80023f6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80023f8:	7bfa      	ldrb	r2, [r7, #15]
 80023fa:	6879      	ldr	r1, [r7, #4]
 80023fc:	4613      	mov	r3, r2
 80023fe:	00db      	lsls	r3, r3, #3
 8002400:	4413      	add	r3, r2
 8002402:	009b      	lsls	r3, r3, #2
 8002404:	440b      	add	r3, r1
 8002406:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800240a:	2200      	movs	r2, #0
 800240c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800240e:	7bfb      	ldrb	r3, [r7, #15]
 8002410:	3301      	adds	r3, #1
 8002412:	73fb      	strb	r3, [r7, #15]
 8002414:	7bfa      	ldrb	r2, [r7, #15]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	429a      	cmp	r2, r3
 800241c:	d3b5      	bcc.n	800238a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	603b      	str	r3, [r7, #0]
 8002424:	687e      	ldr	r6, [r7, #4]
 8002426:	466d      	mov	r5, sp
 8002428:	f106 0410 	add.w	r4, r6, #16
 800242c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800242e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002430:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002432:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002434:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002438:	e885 0003 	stmia.w	r5, {r0, r1}
 800243c:	1d33      	adds	r3, r6, #4
 800243e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002440:	6838      	ldr	r0, [r7, #0]
 8002442:	f001 fc13 	bl	8003c6c <USB_DevInit>
 8002446:	4603      	mov	r3, r0
 8002448:	2b00      	cmp	r3, #0
 800244a:	d005      	beq.n	8002458 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2202      	movs	r2, #2
 8002450:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002454:	2301      	movs	r3, #1
 8002456:	e00d      	b.n	8002474 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2200      	movs	r2, #0
 800245c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2201      	movs	r2, #1
 8002464:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4618      	mov	r0, r3
 800246e:	f001 fdde 	bl	800402e <USB_DevDisconnect>

  return HAL_OK;
 8002472:	2300      	movs	r3, #0
}
 8002474:	4618      	mov	r0, r3
 8002476:	3714      	adds	r7, #20
 8002478:	46bd      	mov	sp, r7
 800247a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800247c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b086      	sub	sp, #24
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d101      	bne.n	800248e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e267      	b.n	800295e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 0301 	and.w	r3, r3, #1
 8002496:	2b00      	cmp	r3, #0
 8002498:	d075      	beq.n	8002586 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800249a:	4b88      	ldr	r3, [pc, #544]	; (80026bc <HAL_RCC_OscConfig+0x240>)
 800249c:	689b      	ldr	r3, [r3, #8]
 800249e:	f003 030c 	and.w	r3, r3, #12
 80024a2:	2b04      	cmp	r3, #4
 80024a4:	d00c      	beq.n	80024c0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024a6:	4b85      	ldr	r3, [pc, #532]	; (80026bc <HAL_RCC_OscConfig+0x240>)
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80024ae:	2b08      	cmp	r3, #8
 80024b0:	d112      	bne.n	80024d8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024b2:	4b82      	ldr	r3, [pc, #520]	; (80026bc <HAL_RCC_OscConfig+0x240>)
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80024be:	d10b      	bne.n	80024d8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024c0:	4b7e      	ldr	r3, [pc, #504]	; (80026bc <HAL_RCC_OscConfig+0x240>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d05b      	beq.n	8002584 <HAL_RCC_OscConfig+0x108>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d157      	bne.n	8002584 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80024d4:	2301      	movs	r3, #1
 80024d6:	e242      	b.n	800295e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024e0:	d106      	bne.n	80024f0 <HAL_RCC_OscConfig+0x74>
 80024e2:	4b76      	ldr	r3, [pc, #472]	; (80026bc <HAL_RCC_OscConfig+0x240>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a75      	ldr	r2, [pc, #468]	; (80026bc <HAL_RCC_OscConfig+0x240>)
 80024e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024ec:	6013      	str	r3, [r2, #0]
 80024ee:	e01d      	b.n	800252c <HAL_RCC_OscConfig+0xb0>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80024f8:	d10c      	bne.n	8002514 <HAL_RCC_OscConfig+0x98>
 80024fa:	4b70      	ldr	r3, [pc, #448]	; (80026bc <HAL_RCC_OscConfig+0x240>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a6f      	ldr	r2, [pc, #444]	; (80026bc <HAL_RCC_OscConfig+0x240>)
 8002500:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002504:	6013      	str	r3, [r2, #0]
 8002506:	4b6d      	ldr	r3, [pc, #436]	; (80026bc <HAL_RCC_OscConfig+0x240>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a6c      	ldr	r2, [pc, #432]	; (80026bc <HAL_RCC_OscConfig+0x240>)
 800250c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002510:	6013      	str	r3, [r2, #0]
 8002512:	e00b      	b.n	800252c <HAL_RCC_OscConfig+0xb0>
 8002514:	4b69      	ldr	r3, [pc, #420]	; (80026bc <HAL_RCC_OscConfig+0x240>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a68      	ldr	r2, [pc, #416]	; (80026bc <HAL_RCC_OscConfig+0x240>)
 800251a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800251e:	6013      	str	r3, [r2, #0]
 8002520:	4b66      	ldr	r3, [pc, #408]	; (80026bc <HAL_RCC_OscConfig+0x240>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a65      	ldr	r2, [pc, #404]	; (80026bc <HAL_RCC_OscConfig+0x240>)
 8002526:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800252a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d013      	beq.n	800255c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002534:	f7ff f86c 	bl	8001610 <HAL_GetTick>
 8002538:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800253a:	e008      	b.n	800254e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800253c:	f7ff f868 	bl	8001610 <HAL_GetTick>
 8002540:	4602      	mov	r2, r0
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	1ad3      	subs	r3, r2, r3
 8002546:	2b64      	cmp	r3, #100	; 0x64
 8002548:	d901      	bls.n	800254e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800254a:	2303      	movs	r3, #3
 800254c:	e207      	b.n	800295e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800254e:	4b5b      	ldr	r3, [pc, #364]	; (80026bc <HAL_RCC_OscConfig+0x240>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d0f0      	beq.n	800253c <HAL_RCC_OscConfig+0xc0>
 800255a:	e014      	b.n	8002586 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800255c:	f7ff f858 	bl	8001610 <HAL_GetTick>
 8002560:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002562:	e008      	b.n	8002576 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002564:	f7ff f854 	bl	8001610 <HAL_GetTick>
 8002568:	4602      	mov	r2, r0
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	1ad3      	subs	r3, r2, r3
 800256e:	2b64      	cmp	r3, #100	; 0x64
 8002570:	d901      	bls.n	8002576 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002572:	2303      	movs	r3, #3
 8002574:	e1f3      	b.n	800295e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002576:	4b51      	ldr	r3, [pc, #324]	; (80026bc <HAL_RCC_OscConfig+0x240>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800257e:	2b00      	cmp	r3, #0
 8002580:	d1f0      	bne.n	8002564 <HAL_RCC_OscConfig+0xe8>
 8002582:	e000      	b.n	8002586 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002584:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f003 0302 	and.w	r3, r3, #2
 800258e:	2b00      	cmp	r3, #0
 8002590:	d063      	beq.n	800265a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002592:	4b4a      	ldr	r3, [pc, #296]	; (80026bc <HAL_RCC_OscConfig+0x240>)
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	f003 030c 	and.w	r3, r3, #12
 800259a:	2b00      	cmp	r3, #0
 800259c:	d00b      	beq.n	80025b6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800259e:	4b47      	ldr	r3, [pc, #284]	; (80026bc <HAL_RCC_OscConfig+0x240>)
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80025a6:	2b08      	cmp	r3, #8
 80025a8:	d11c      	bne.n	80025e4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025aa:	4b44      	ldr	r3, [pc, #272]	; (80026bc <HAL_RCC_OscConfig+0x240>)
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d116      	bne.n	80025e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025b6:	4b41      	ldr	r3, [pc, #260]	; (80026bc <HAL_RCC_OscConfig+0x240>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f003 0302 	and.w	r3, r3, #2
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d005      	beq.n	80025ce <HAL_RCC_OscConfig+0x152>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	68db      	ldr	r3, [r3, #12]
 80025c6:	2b01      	cmp	r3, #1
 80025c8:	d001      	beq.n	80025ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e1c7      	b.n	800295e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025ce:	4b3b      	ldr	r3, [pc, #236]	; (80026bc <HAL_RCC_OscConfig+0x240>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	691b      	ldr	r3, [r3, #16]
 80025da:	00db      	lsls	r3, r3, #3
 80025dc:	4937      	ldr	r1, [pc, #220]	; (80026bc <HAL_RCC_OscConfig+0x240>)
 80025de:	4313      	orrs	r3, r2
 80025e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025e2:	e03a      	b.n	800265a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	68db      	ldr	r3, [r3, #12]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d020      	beq.n	800262e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025ec:	4b34      	ldr	r3, [pc, #208]	; (80026c0 <HAL_RCC_OscConfig+0x244>)
 80025ee:	2201      	movs	r2, #1
 80025f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025f2:	f7ff f80d 	bl	8001610 <HAL_GetTick>
 80025f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025f8:	e008      	b.n	800260c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025fa:	f7ff f809 	bl	8001610 <HAL_GetTick>
 80025fe:	4602      	mov	r2, r0
 8002600:	693b      	ldr	r3, [r7, #16]
 8002602:	1ad3      	subs	r3, r2, r3
 8002604:	2b02      	cmp	r3, #2
 8002606:	d901      	bls.n	800260c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002608:	2303      	movs	r3, #3
 800260a:	e1a8      	b.n	800295e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800260c:	4b2b      	ldr	r3, [pc, #172]	; (80026bc <HAL_RCC_OscConfig+0x240>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f003 0302 	and.w	r3, r3, #2
 8002614:	2b00      	cmp	r3, #0
 8002616:	d0f0      	beq.n	80025fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002618:	4b28      	ldr	r3, [pc, #160]	; (80026bc <HAL_RCC_OscConfig+0x240>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	691b      	ldr	r3, [r3, #16]
 8002624:	00db      	lsls	r3, r3, #3
 8002626:	4925      	ldr	r1, [pc, #148]	; (80026bc <HAL_RCC_OscConfig+0x240>)
 8002628:	4313      	orrs	r3, r2
 800262a:	600b      	str	r3, [r1, #0]
 800262c:	e015      	b.n	800265a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800262e:	4b24      	ldr	r3, [pc, #144]	; (80026c0 <HAL_RCC_OscConfig+0x244>)
 8002630:	2200      	movs	r2, #0
 8002632:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002634:	f7fe ffec 	bl	8001610 <HAL_GetTick>
 8002638:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800263a:	e008      	b.n	800264e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800263c:	f7fe ffe8 	bl	8001610 <HAL_GetTick>
 8002640:	4602      	mov	r2, r0
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	1ad3      	subs	r3, r2, r3
 8002646:	2b02      	cmp	r3, #2
 8002648:	d901      	bls.n	800264e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800264a:	2303      	movs	r3, #3
 800264c:	e187      	b.n	800295e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800264e:	4b1b      	ldr	r3, [pc, #108]	; (80026bc <HAL_RCC_OscConfig+0x240>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f003 0302 	and.w	r3, r3, #2
 8002656:	2b00      	cmp	r3, #0
 8002658:	d1f0      	bne.n	800263c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f003 0308 	and.w	r3, r3, #8
 8002662:	2b00      	cmp	r3, #0
 8002664:	d036      	beq.n	80026d4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	695b      	ldr	r3, [r3, #20]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d016      	beq.n	800269c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800266e:	4b15      	ldr	r3, [pc, #84]	; (80026c4 <HAL_RCC_OscConfig+0x248>)
 8002670:	2201      	movs	r2, #1
 8002672:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002674:	f7fe ffcc 	bl	8001610 <HAL_GetTick>
 8002678:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800267a:	e008      	b.n	800268e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800267c:	f7fe ffc8 	bl	8001610 <HAL_GetTick>
 8002680:	4602      	mov	r2, r0
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	1ad3      	subs	r3, r2, r3
 8002686:	2b02      	cmp	r3, #2
 8002688:	d901      	bls.n	800268e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800268a:	2303      	movs	r3, #3
 800268c:	e167      	b.n	800295e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800268e:	4b0b      	ldr	r3, [pc, #44]	; (80026bc <HAL_RCC_OscConfig+0x240>)
 8002690:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002692:	f003 0302 	and.w	r3, r3, #2
 8002696:	2b00      	cmp	r3, #0
 8002698:	d0f0      	beq.n	800267c <HAL_RCC_OscConfig+0x200>
 800269a:	e01b      	b.n	80026d4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800269c:	4b09      	ldr	r3, [pc, #36]	; (80026c4 <HAL_RCC_OscConfig+0x248>)
 800269e:	2200      	movs	r2, #0
 80026a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026a2:	f7fe ffb5 	bl	8001610 <HAL_GetTick>
 80026a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026a8:	e00e      	b.n	80026c8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026aa:	f7fe ffb1 	bl	8001610 <HAL_GetTick>
 80026ae:	4602      	mov	r2, r0
 80026b0:	693b      	ldr	r3, [r7, #16]
 80026b2:	1ad3      	subs	r3, r2, r3
 80026b4:	2b02      	cmp	r3, #2
 80026b6:	d907      	bls.n	80026c8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80026b8:	2303      	movs	r3, #3
 80026ba:	e150      	b.n	800295e <HAL_RCC_OscConfig+0x4e2>
 80026bc:	40023800 	.word	0x40023800
 80026c0:	42470000 	.word	0x42470000
 80026c4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026c8:	4b88      	ldr	r3, [pc, #544]	; (80028ec <HAL_RCC_OscConfig+0x470>)
 80026ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026cc:	f003 0302 	and.w	r3, r3, #2
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d1ea      	bne.n	80026aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f003 0304 	and.w	r3, r3, #4
 80026dc:	2b00      	cmp	r3, #0
 80026de:	f000 8097 	beq.w	8002810 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026e2:	2300      	movs	r3, #0
 80026e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026e6:	4b81      	ldr	r3, [pc, #516]	; (80028ec <HAL_RCC_OscConfig+0x470>)
 80026e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d10f      	bne.n	8002712 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026f2:	2300      	movs	r3, #0
 80026f4:	60bb      	str	r3, [r7, #8]
 80026f6:	4b7d      	ldr	r3, [pc, #500]	; (80028ec <HAL_RCC_OscConfig+0x470>)
 80026f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026fa:	4a7c      	ldr	r2, [pc, #496]	; (80028ec <HAL_RCC_OscConfig+0x470>)
 80026fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002700:	6413      	str	r3, [r2, #64]	; 0x40
 8002702:	4b7a      	ldr	r3, [pc, #488]	; (80028ec <HAL_RCC_OscConfig+0x470>)
 8002704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002706:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800270a:	60bb      	str	r3, [r7, #8]
 800270c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800270e:	2301      	movs	r3, #1
 8002710:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002712:	4b77      	ldr	r3, [pc, #476]	; (80028f0 <HAL_RCC_OscConfig+0x474>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800271a:	2b00      	cmp	r3, #0
 800271c:	d118      	bne.n	8002750 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800271e:	4b74      	ldr	r3, [pc, #464]	; (80028f0 <HAL_RCC_OscConfig+0x474>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a73      	ldr	r2, [pc, #460]	; (80028f0 <HAL_RCC_OscConfig+0x474>)
 8002724:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002728:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800272a:	f7fe ff71 	bl	8001610 <HAL_GetTick>
 800272e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002730:	e008      	b.n	8002744 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002732:	f7fe ff6d 	bl	8001610 <HAL_GetTick>
 8002736:	4602      	mov	r2, r0
 8002738:	693b      	ldr	r3, [r7, #16]
 800273a:	1ad3      	subs	r3, r2, r3
 800273c:	2b02      	cmp	r3, #2
 800273e:	d901      	bls.n	8002744 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002740:	2303      	movs	r3, #3
 8002742:	e10c      	b.n	800295e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002744:	4b6a      	ldr	r3, [pc, #424]	; (80028f0 <HAL_RCC_OscConfig+0x474>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800274c:	2b00      	cmp	r3, #0
 800274e:	d0f0      	beq.n	8002732 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	2b01      	cmp	r3, #1
 8002756:	d106      	bne.n	8002766 <HAL_RCC_OscConfig+0x2ea>
 8002758:	4b64      	ldr	r3, [pc, #400]	; (80028ec <HAL_RCC_OscConfig+0x470>)
 800275a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800275c:	4a63      	ldr	r2, [pc, #396]	; (80028ec <HAL_RCC_OscConfig+0x470>)
 800275e:	f043 0301 	orr.w	r3, r3, #1
 8002762:	6713      	str	r3, [r2, #112]	; 0x70
 8002764:	e01c      	b.n	80027a0 <HAL_RCC_OscConfig+0x324>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	2b05      	cmp	r3, #5
 800276c:	d10c      	bne.n	8002788 <HAL_RCC_OscConfig+0x30c>
 800276e:	4b5f      	ldr	r3, [pc, #380]	; (80028ec <HAL_RCC_OscConfig+0x470>)
 8002770:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002772:	4a5e      	ldr	r2, [pc, #376]	; (80028ec <HAL_RCC_OscConfig+0x470>)
 8002774:	f043 0304 	orr.w	r3, r3, #4
 8002778:	6713      	str	r3, [r2, #112]	; 0x70
 800277a:	4b5c      	ldr	r3, [pc, #368]	; (80028ec <HAL_RCC_OscConfig+0x470>)
 800277c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800277e:	4a5b      	ldr	r2, [pc, #364]	; (80028ec <HAL_RCC_OscConfig+0x470>)
 8002780:	f043 0301 	orr.w	r3, r3, #1
 8002784:	6713      	str	r3, [r2, #112]	; 0x70
 8002786:	e00b      	b.n	80027a0 <HAL_RCC_OscConfig+0x324>
 8002788:	4b58      	ldr	r3, [pc, #352]	; (80028ec <HAL_RCC_OscConfig+0x470>)
 800278a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800278c:	4a57      	ldr	r2, [pc, #348]	; (80028ec <HAL_RCC_OscConfig+0x470>)
 800278e:	f023 0301 	bic.w	r3, r3, #1
 8002792:	6713      	str	r3, [r2, #112]	; 0x70
 8002794:	4b55      	ldr	r3, [pc, #340]	; (80028ec <HAL_RCC_OscConfig+0x470>)
 8002796:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002798:	4a54      	ldr	r2, [pc, #336]	; (80028ec <HAL_RCC_OscConfig+0x470>)
 800279a:	f023 0304 	bic.w	r3, r3, #4
 800279e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	689b      	ldr	r3, [r3, #8]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d015      	beq.n	80027d4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027a8:	f7fe ff32 	bl	8001610 <HAL_GetTick>
 80027ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027ae:	e00a      	b.n	80027c6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027b0:	f7fe ff2e 	bl	8001610 <HAL_GetTick>
 80027b4:	4602      	mov	r2, r0
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80027be:	4293      	cmp	r3, r2
 80027c0:	d901      	bls.n	80027c6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80027c2:	2303      	movs	r3, #3
 80027c4:	e0cb      	b.n	800295e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027c6:	4b49      	ldr	r3, [pc, #292]	; (80028ec <HAL_RCC_OscConfig+0x470>)
 80027c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027ca:	f003 0302 	and.w	r3, r3, #2
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d0ee      	beq.n	80027b0 <HAL_RCC_OscConfig+0x334>
 80027d2:	e014      	b.n	80027fe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027d4:	f7fe ff1c 	bl	8001610 <HAL_GetTick>
 80027d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027da:	e00a      	b.n	80027f2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027dc:	f7fe ff18 	bl	8001610 <HAL_GetTick>
 80027e0:	4602      	mov	r2, r0
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	1ad3      	subs	r3, r2, r3
 80027e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d901      	bls.n	80027f2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	e0b5      	b.n	800295e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027f2:	4b3e      	ldr	r3, [pc, #248]	; (80028ec <HAL_RCC_OscConfig+0x470>)
 80027f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027f6:	f003 0302 	and.w	r3, r3, #2
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d1ee      	bne.n	80027dc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80027fe:	7dfb      	ldrb	r3, [r7, #23]
 8002800:	2b01      	cmp	r3, #1
 8002802:	d105      	bne.n	8002810 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002804:	4b39      	ldr	r3, [pc, #228]	; (80028ec <HAL_RCC_OscConfig+0x470>)
 8002806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002808:	4a38      	ldr	r2, [pc, #224]	; (80028ec <HAL_RCC_OscConfig+0x470>)
 800280a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800280e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	699b      	ldr	r3, [r3, #24]
 8002814:	2b00      	cmp	r3, #0
 8002816:	f000 80a1 	beq.w	800295c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800281a:	4b34      	ldr	r3, [pc, #208]	; (80028ec <HAL_RCC_OscConfig+0x470>)
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	f003 030c 	and.w	r3, r3, #12
 8002822:	2b08      	cmp	r3, #8
 8002824:	d05c      	beq.n	80028e0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	699b      	ldr	r3, [r3, #24]
 800282a:	2b02      	cmp	r3, #2
 800282c:	d141      	bne.n	80028b2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800282e:	4b31      	ldr	r3, [pc, #196]	; (80028f4 <HAL_RCC_OscConfig+0x478>)
 8002830:	2200      	movs	r2, #0
 8002832:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002834:	f7fe feec 	bl	8001610 <HAL_GetTick>
 8002838:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800283a:	e008      	b.n	800284e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800283c:	f7fe fee8 	bl	8001610 <HAL_GetTick>
 8002840:	4602      	mov	r2, r0
 8002842:	693b      	ldr	r3, [r7, #16]
 8002844:	1ad3      	subs	r3, r2, r3
 8002846:	2b02      	cmp	r3, #2
 8002848:	d901      	bls.n	800284e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800284a:	2303      	movs	r3, #3
 800284c:	e087      	b.n	800295e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800284e:	4b27      	ldr	r3, [pc, #156]	; (80028ec <HAL_RCC_OscConfig+0x470>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002856:	2b00      	cmp	r3, #0
 8002858:	d1f0      	bne.n	800283c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	69da      	ldr	r2, [r3, #28]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6a1b      	ldr	r3, [r3, #32]
 8002862:	431a      	orrs	r2, r3
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002868:	019b      	lsls	r3, r3, #6
 800286a:	431a      	orrs	r2, r3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002870:	085b      	lsrs	r3, r3, #1
 8002872:	3b01      	subs	r3, #1
 8002874:	041b      	lsls	r3, r3, #16
 8002876:	431a      	orrs	r2, r3
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800287c:	061b      	lsls	r3, r3, #24
 800287e:	491b      	ldr	r1, [pc, #108]	; (80028ec <HAL_RCC_OscConfig+0x470>)
 8002880:	4313      	orrs	r3, r2
 8002882:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002884:	4b1b      	ldr	r3, [pc, #108]	; (80028f4 <HAL_RCC_OscConfig+0x478>)
 8002886:	2201      	movs	r2, #1
 8002888:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800288a:	f7fe fec1 	bl	8001610 <HAL_GetTick>
 800288e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002890:	e008      	b.n	80028a4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002892:	f7fe febd 	bl	8001610 <HAL_GetTick>
 8002896:	4602      	mov	r2, r0
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	1ad3      	subs	r3, r2, r3
 800289c:	2b02      	cmp	r3, #2
 800289e:	d901      	bls.n	80028a4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80028a0:	2303      	movs	r3, #3
 80028a2:	e05c      	b.n	800295e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028a4:	4b11      	ldr	r3, [pc, #68]	; (80028ec <HAL_RCC_OscConfig+0x470>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d0f0      	beq.n	8002892 <HAL_RCC_OscConfig+0x416>
 80028b0:	e054      	b.n	800295c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028b2:	4b10      	ldr	r3, [pc, #64]	; (80028f4 <HAL_RCC_OscConfig+0x478>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028b8:	f7fe feaa 	bl	8001610 <HAL_GetTick>
 80028bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028be:	e008      	b.n	80028d2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028c0:	f7fe fea6 	bl	8001610 <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	d901      	bls.n	80028d2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e045      	b.n	800295e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028d2:	4b06      	ldr	r3, [pc, #24]	; (80028ec <HAL_RCC_OscConfig+0x470>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d1f0      	bne.n	80028c0 <HAL_RCC_OscConfig+0x444>
 80028de:	e03d      	b.n	800295c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	699b      	ldr	r3, [r3, #24]
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d107      	bne.n	80028f8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80028e8:	2301      	movs	r3, #1
 80028ea:	e038      	b.n	800295e <HAL_RCC_OscConfig+0x4e2>
 80028ec:	40023800 	.word	0x40023800
 80028f0:	40007000 	.word	0x40007000
 80028f4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80028f8:	4b1b      	ldr	r3, [pc, #108]	; (8002968 <HAL_RCC_OscConfig+0x4ec>)
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	699b      	ldr	r3, [r3, #24]
 8002902:	2b01      	cmp	r3, #1
 8002904:	d028      	beq.n	8002958 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002910:	429a      	cmp	r2, r3
 8002912:	d121      	bne.n	8002958 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800291e:	429a      	cmp	r2, r3
 8002920:	d11a      	bne.n	8002958 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002922:	68fa      	ldr	r2, [r7, #12]
 8002924:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002928:	4013      	ands	r3, r2
 800292a:	687a      	ldr	r2, [r7, #4]
 800292c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800292e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002930:	4293      	cmp	r3, r2
 8002932:	d111      	bne.n	8002958 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800293e:	085b      	lsrs	r3, r3, #1
 8002940:	3b01      	subs	r3, #1
 8002942:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002944:	429a      	cmp	r2, r3
 8002946:	d107      	bne.n	8002958 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002952:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002954:	429a      	cmp	r2, r3
 8002956:	d001      	beq.n	800295c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	e000      	b.n	800295e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800295c:	2300      	movs	r3, #0
}
 800295e:	4618      	mov	r0, r3
 8002960:	3718      	adds	r7, #24
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	40023800 	.word	0x40023800

0800296c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b084      	sub	sp, #16
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
 8002974:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d101      	bne.n	8002980 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	e0cc      	b.n	8002b1a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002980:	4b68      	ldr	r3, [pc, #416]	; (8002b24 <HAL_RCC_ClockConfig+0x1b8>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 030f 	and.w	r3, r3, #15
 8002988:	683a      	ldr	r2, [r7, #0]
 800298a:	429a      	cmp	r2, r3
 800298c:	d90c      	bls.n	80029a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800298e:	4b65      	ldr	r3, [pc, #404]	; (8002b24 <HAL_RCC_ClockConfig+0x1b8>)
 8002990:	683a      	ldr	r2, [r7, #0]
 8002992:	b2d2      	uxtb	r2, r2
 8002994:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002996:	4b63      	ldr	r3, [pc, #396]	; (8002b24 <HAL_RCC_ClockConfig+0x1b8>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f003 030f 	and.w	r3, r3, #15
 800299e:	683a      	ldr	r2, [r7, #0]
 80029a0:	429a      	cmp	r2, r3
 80029a2:	d001      	beq.n	80029a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80029a4:	2301      	movs	r3, #1
 80029a6:	e0b8      	b.n	8002b1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f003 0302 	and.w	r3, r3, #2
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d020      	beq.n	80029f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f003 0304 	and.w	r3, r3, #4
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d005      	beq.n	80029cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029c0:	4b59      	ldr	r3, [pc, #356]	; (8002b28 <HAL_RCC_ClockConfig+0x1bc>)
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	4a58      	ldr	r2, [pc, #352]	; (8002b28 <HAL_RCC_ClockConfig+0x1bc>)
 80029c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80029ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f003 0308 	and.w	r3, r3, #8
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d005      	beq.n	80029e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029d8:	4b53      	ldr	r3, [pc, #332]	; (8002b28 <HAL_RCC_ClockConfig+0x1bc>)
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	4a52      	ldr	r2, [pc, #328]	; (8002b28 <HAL_RCC_ClockConfig+0x1bc>)
 80029de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80029e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029e4:	4b50      	ldr	r3, [pc, #320]	; (8002b28 <HAL_RCC_ClockConfig+0x1bc>)
 80029e6:	689b      	ldr	r3, [r3, #8]
 80029e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	494d      	ldr	r1, [pc, #308]	; (8002b28 <HAL_RCC_ClockConfig+0x1bc>)
 80029f2:	4313      	orrs	r3, r2
 80029f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 0301 	and.w	r3, r3, #1
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d044      	beq.n	8002a8c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d107      	bne.n	8002a1a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a0a:	4b47      	ldr	r3, [pc, #284]	; (8002b28 <HAL_RCC_ClockConfig+0x1bc>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d119      	bne.n	8002a4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	e07f      	b.n	8002b1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	2b02      	cmp	r3, #2
 8002a20:	d003      	beq.n	8002a2a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a26:	2b03      	cmp	r3, #3
 8002a28:	d107      	bne.n	8002a3a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a2a:	4b3f      	ldr	r3, [pc, #252]	; (8002b28 <HAL_RCC_ClockConfig+0x1bc>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d109      	bne.n	8002a4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e06f      	b.n	8002b1a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a3a:	4b3b      	ldr	r3, [pc, #236]	; (8002b28 <HAL_RCC_ClockConfig+0x1bc>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f003 0302 	and.w	r3, r3, #2
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d101      	bne.n	8002a4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	e067      	b.n	8002b1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a4a:	4b37      	ldr	r3, [pc, #220]	; (8002b28 <HAL_RCC_ClockConfig+0x1bc>)
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	f023 0203 	bic.w	r2, r3, #3
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	4934      	ldr	r1, [pc, #208]	; (8002b28 <HAL_RCC_ClockConfig+0x1bc>)
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a5c:	f7fe fdd8 	bl	8001610 <HAL_GetTick>
 8002a60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a62:	e00a      	b.n	8002a7a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a64:	f7fe fdd4 	bl	8001610 <HAL_GetTick>
 8002a68:	4602      	mov	r2, r0
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	1ad3      	subs	r3, r2, r3
 8002a6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d901      	bls.n	8002a7a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a76:	2303      	movs	r3, #3
 8002a78:	e04f      	b.n	8002b1a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a7a:	4b2b      	ldr	r3, [pc, #172]	; (8002b28 <HAL_RCC_ClockConfig+0x1bc>)
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	f003 020c 	and.w	r2, r3, #12
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	009b      	lsls	r3, r3, #2
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d1eb      	bne.n	8002a64 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a8c:	4b25      	ldr	r3, [pc, #148]	; (8002b24 <HAL_RCC_ClockConfig+0x1b8>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 030f 	and.w	r3, r3, #15
 8002a94:	683a      	ldr	r2, [r7, #0]
 8002a96:	429a      	cmp	r2, r3
 8002a98:	d20c      	bcs.n	8002ab4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a9a:	4b22      	ldr	r3, [pc, #136]	; (8002b24 <HAL_RCC_ClockConfig+0x1b8>)
 8002a9c:	683a      	ldr	r2, [r7, #0]
 8002a9e:	b2d2      	uxtb	r2, r2
 8002aa0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aa2:	4b20      	ldr	r3, [pc, #128]	; (8002b24 <HAL_RCC_ClockConfig+0x1b8>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f003 030f 	and.w	r3, r3, #15
 8002aaa:	683a      	ldr	r2, [r7, #0]
 8002aac:	429a      	cmp	r2, r3
 8002aae:	d001      	beq.n	8002ab4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	e032      	b.n	8002b1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f003 0304 	and.w	r3, r3, #4
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d008      	beq.n	8002ad2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ac0:	4b19      	ldr	r3, [pc, #100]	; (8002b28 <HAL_RCC_ClockConfig+0x1bc>)
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	68db      	ldr	r3, [r3, #12]
 8002acc:	4916      	ldr	r1, [pc, #88]	; (8002b28 <HAL_RCC_ClockConfig+0x1bc>)
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 0308 	and.w	r3, r3, #8
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d009      	beq.n	8002af2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ade:	4b12      	ldr	r3, [pc, #72]	; (8002b28 <HAL_RCC_ClockConfig+0x1bc>)
 8002ae0:	689b      	ldr	r3, [r3, #8]
 8002ae2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	691b      	ldr	r3, [r3, #16]
 8002aea:	00db      	lsls	r3, r3, #3
 8002aec:	490e      	ldr	r1, [pc, #56]	; (8002b28 <HAL_RCC_ClockConfig+0x1bc>)
 8002aee:	4313      	orrs	r3, r2
 8002af0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002af2:	f000 f821 	bl	8002b38 <HAL_RCC_GetSysClockFreq>
 8002af6:	4602      	mov	r2, r0
 8002af8:	4b0b      	ldr	r3, [pc, #44]	; (8002b28 <HAL_RCC_ClockConfig+0x1bc>)
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	091b      	lsrs	r3, r3, #4
 8002afe:	f003 030f 	and.w	r3, r3, #15
 8002b02:	490a      	ldr	r1, [pc, #40]	; (8002b2c <HAL_RCC_ClockConfig+0x1c0>)
 8002b04:	5ccb      	ldrb	r3, [r1, r3]
 8002b06:	fa22 f303 	lsr.w	r3, r2, r3
 8002b0a:	4a09      	ldr	r2, [pc, #36]	; (8002b30 <HAL_RCC_ClockConfig+0x1c4>)
 8002b0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002b0e:	4b09      	ldr	r3, [pc, #36]	; (8002b34 <HAL_RCC_ClockConfig+0x1c8>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4618      	mov	r0, r3
 8002b14:	f7fe fbca 	bl	80012ac <HAL_InitTick>

  return HAL_OK;
 8002b18:	2300      	movs	r3, #0
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3710      	adds	r7, #16
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	40023c00 	.word	0x40023c00
 8002b28:	40023800 	.word	0x40023800
 8002b2c:	08007cec 	.word	0x08007cec
 8002b30:	20000060 	.word	0x20000060
 8002b34:	20000064 	.word	0x20000064

08002b38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b3c:	b094      	sub	sp, #80	; 0x50
 8002b3e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002b40:	2300      	movs	r3, #0
 8002b42:	647b      	str	r3, [r7, #68]	; 0x44
 8002b44:	2300      	movs	r3, #0
 8002b46:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002b48:	2300      	movs	r3, #0
 8002b4a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b50:	4b79      	ldr	r3, [pc, #484]	; (8002d38 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	f003 030c 	and.w	r3, r3, #12
 8002b58:	2b08      	cmp	r3, #8
 8002b5a:	d00d      	beq.n	8002b78 <HAL_RCC_GetSysClockFreq+0x40>
 8002b5c:	2b08      	cmp	r3, #8
 8002b5e:	f200 80e1 	bhi.w	8002d24 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d002      	beq.n	8002b6c <HAL_RCC_GetSysClockFreq+0x34>
 8002b66:	2b04      	cmp	r3, #4
 8002b68:	d003      	beq.n	8002b72 <HAL_RCC_GetSysClockFreq+0x3a>
 8002b6a:	e0db      	b.n	8002d24 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b6c:	4b73      	ldr	r3, [pc, #460]	; (8002d3c <HAL_RCC_GetSysClockFreq+0x204>)
 8002b6e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002b70:	e0db      	b.n	8002d2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002b72:	4b73      	ldr	r3, [pc, #460]	; (8002d40 <HAL_RCC_GetSysClockFreq+0x208>)
 8002b74:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002b76:	e0d8      	b.n	8002d2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b78:	4b6f      	ldr	r3, [pc, #444]	; (8002d38 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002b80:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b82:	4b6d      	ldr	r3, [pc, #436]	; (8002d38 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d063      	beq.n	8002c56 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b8e:	4b6a      	ldr	r3, [pc, #424]	; (8002d38 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	099b      	lsrs	r3, r3, #6
 8002b94:	2200      	movs	r2, #0
 8002b96:	63bb      	str	r3, [r7, #56]	; 0x38
 8002b98:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002b9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ba0:	633b      	str	r3, [r7, #48]	; 0x30
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	637b      	str	r3, [r7, #52]	; 0x34
 8002ba6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002baa:	4622      	mov	r2, r4
 8002bac:	462b      	mov	r3, r5
 8002bae:	f04f 0000 	mov.w	r0, #0
 8002bb2:	f04f 0100 	mov.w	r1, #0
 8002bb6:	0159      	lsls	r1, r3, #5
 8002bb8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002bbc:	0150      	lsls	r0, r2, #5
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	460b      	mov	r3, r1
 8002bc2:	4621      	mov	r1, r4
 8002bc4:	1a51      	subs	r1, r2, r1
 8002bc6:	6139      	str	r1, [r7, #16]
 8002bc8:	4629      	mov	r1, r5
 8002bca:	eb63 0301 	sbc.w	r3, r3, r1
 8002bce:	617b      	str	r3, [r7, #20]
 8002bd0:	f04f 0200 	mov.w	r2, #0
 8002bd4:	f04f 0300 	mov.w	r3, #0
 8002bd8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002bdc:	4659      	mov	r1, fp
 8002bde:	018b      	lsls	r3, r1, #6
 8002be0:	4651      	mov	r1, sl
 8002be2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002be6:	4651      	mov	r1, sl
 8002be8:	018a      	lsls	r2, r1, #6
 8002bea:	4651      	mov	r1, sl
 8002bec:	ebb2 0801 	subs.w	r8, r2, r1
 8002bf0:	4659      	mov	r1, fp
 8002bf2:	eb63 0901 	sbc.w	r9, r3, r1
 8002bf6:	f04f 0200 	mov.w	r2, #0
 8002bfa:	f04f 0300 	mov.w	r3, #0
 8002bfe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002c02:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002c06:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002c0a:	4690      	mov	r8, r2
 8002c0c:	4699      	mov	r9, r3
 8002c0e:	4623      	mov	r3, r4
 8002c10:	eb18 0303 	adds.w	r3, r8, r3
 8002c14:	60bb      	str	r3, [r7, #8]
 8002c16:	462b      	mov	r3, r5
 8002c18:	eb49 0303 	adc.w	r3, r9, r3
 8002c1c:	60fb      	str	r3, [r7, #12]
 8002c1e:	f04f 0200 	mov.w	r2, #0
 8002c22:	f04f 0300 	mov.w	r3, #0
 8002c26:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002c2a:	4629      	mov	r1, r5
 8002c2c:	024b      	lsls	r3, r1, #9
 8002c2e:	4621      	mov	r1, r4
 8002c30:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002c34:	4621      	mov	r1, r4
 8002c36:	024a      	lsls	r2, r1, #9
 8002c38:	4610      	mov	r0, r2
 8002c3a:	4619      	mov	r1, r3
 8002c3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c3e:	2200      	movs	r2, #0
 8002c40:	62bb      	str	r3, [r7, #40]	; 0x28
 8002c42:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002c44:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002c48:	f7fd fb22 	bl	8000290 <__aeabi_uldivmod>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	460b      	mov	r3, r1
 8002c50:	4613      	mov	r3, r2
 8002c52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002c54:	e058      	b.n	8002d08 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c56:	4b38      	ldr	r3, [pc, #224]	; (8002d38 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	099b      	lsrs	r3, r3, #6
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	4618      	mov	r0, r3
 8002c60:	4611      	mov	r1, r2
 8002c62:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002c66:	623b      	str	r3, [r7, #32]
 8002c68:	2300      	movs	r3, #0
 8002c6a:	627b      	str	r3, [r7, #36]	; 0x24
 8002c6c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002c70:	4642      	mov	r2, r8
 8002c72:	464b      	mov	r3, r9
 8002c74:	f04f 0000 	mov.w	r0, #0
 8002c78:	f04f 0100 	mov.w	r1, #0
 8002c7c:	0159      	lsls	r1, r3, #5
 8002c7e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c82:	0150      	lsls	r0, r2, #5
 8002c84:	4602      	mov	r2, r0
 8002c86:	460b      	mov	r3, r1
 8002c88:	4641      	mov	r1, r8
 8002c8a:	ebb2 0a01 	subs.w	sl, r2, r1
 8002c8e:	4649      	mov	r1, r9
 8002c90:	eb63 0b01 	sbc.w	fp, r3, r1
 8002c94:	f04f 0200 	mov.w	r2, #0
 8002c98:	f04f 0300 	mov.w	r3, #0
 8002c9c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002ca0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002ca4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002ca8:	ebb2 040a 	subs.w	r4, r2, sl
 8002cac:	eb63 050b 	sbc.w	r5, r3, fp
 8002cb0:	f04f 0200 	mov.w	r2, #0
 8002cb4:	f04f 0300 	mov.w	r3, #0
 8002cb8:	00eb      	lsls	r3, r5, #3
 8002cba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002cbe:	00e2      	lsls	r2, r4, #3
 8002cc0:	4614      	mov	r4, r2
 8002cc2:	461d      	mov	r5, r3
 8002cc4:	4643      	mov	r3, r8
 8002cc6:	18e3      	adds	r3, r4, r3
 8002cc8:	603b      	str	r3, [r7, #0]
 8002cca:	464b      	mov	r3, r9
 8002ccc:	eb45 0303 	adc.w	r3, r5, r3
 8002cd0:	607b      	str	r3, [r7, #4]
 8002cd2:	f04f 0200 	mov.w	r2, #0
 8002cd6:	f04f 0300 	mov.w	r3, #0
 8002cda:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002cde:	4629      	mov	r1, r5
 8002ce0:	028b      	lsls	r3, r1, #10
 8002ce2:	4621      	mov	r1, r4
 8002ce4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002ce8:	4621      	mov	r1, r4
 8002cea:	028a      	lsls	r2, r1, #10
 8002cec:	4610      	mov	r0, r2
 8002cee:	4619      	mov	r1, r3
 8002cf0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	61bb      	str	r3, [r7, #24]
 8002cf6:	61fa      	str	r2, [r7, #28]
 8002cf8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002cfc:	f7fd fac8 	bl	8000290 <__aeabi_uldivmod>
 8002d00:	4602      	mov	r2, r0
 8002d02:	460b      	mov	r3, r1
 8002d04:	4613      	mov	r3, r2
 8002d06:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002d08:	4b0b      	ldr	r3, [pc, #44]	; (8002d38 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	0c1b      	lsrs	r3, r3, #16
 8002d0e:	f003 0303 	and.w	r3, r3, #3
 8002d12:	3301      	adds	r3, #1
 8002d14:	005b      	lsls	r3, r3, #1
 8002d16:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002d18:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002d1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d20:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002d22:	e002      	b.n	8002d2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002d24:	4b05      	ldr	r3, [pc, #20]	; (8002d3c <HAL_RCC_GetSysClockFreq+0x204>)
 8002d26:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002d28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3750      	adds	r7, #80	; 0x50
 8002d30:	46bd      	mov	sp, r7
 8002d32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d36:	bf00      	nop
 8002d38:	40023800 	.word	0x40023800
 8002d3c:	00f42400 	.word	0x00f42400
 8002d40:	007a1200 	.word	0x007a1200

08002d44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d44:	b480      	push	{r7}
 8002d46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d48:	4b03      	ldr	r3, [pc, #12]	; (8002d58 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr
 8002d56:	bf00      	nop
 8002d58:	20000060 	.word	0x20000060

08002d5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002d60:	f7ff fff0 	bl	8002d44 <HAL_RCC_GetHCLKFreq>
 8002d64:	4602      	mov	r2, r0
 8002d66:	4b05      	ldr	r3, [pc, #20]	; (8002d7c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	0a9b      	lsrs	r3, r3, #10
 8002d6c:	f003 0307 	and.w	r3, r3, #7
 8002d70:	4903      	ldr	r1, [pc, #12]	; (8002d80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d72:	5ccb      	ldrb	r3, [r1, r3]
 8002d74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	40023800 	.word	0x40023800
 8002d80:	08007cfc 	.word	0x08007cfc

08002d84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002d88:	f7ff ffdc 	bl	8002d44 <HAL_RCC_GetHCLKFreq>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	4b05      	ldr	r3, [pc, #20]	; (8002da4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d90:	689b      	ldr	r3, [r3, #8]
 8002d92:	0b5b      	lsrs	r3, r3, #13
 8002d94:	f003 0307 	and.w	r3, r3, #7
 8002d98:	4903      	ldr	r1, [pc, #12]	; (8002da8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d9a:	5ccb      	ldrb	r3, [r1, r3]
 8002d9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	bd80      	pop	{r7, pc}
 8002da4:	40023800 	.word	0x40023800
 8002da8:	08007cfc 	.word	0x08007cfc

08002dac <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	220f      	movs	r2, #15
 8002dba:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002dbc:	4b12      	ldr	r3, [pc, #72]	; (8002e08 <HAL_RCC_GetClockConfig+0x5c>)
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	f003 0203 	and.w	r2, r3, #3
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002dc8:	4b0f      	ldr	r3, [pc, #60]	; (8002e08 <HAL_RCC_GetClockConfig+0x5c>)
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002dd4:	4b0c      	ldr	r3, [pc, #48]	; (8002e08 <HAL_RCC_GetClockConfig+0x5c>)
 8002dd6:	689b      	ldr	r3, [r3, #8]
 8002dd8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002de0:	4b09      	ldr	r3, [pc, #36]	; (8002e08 <HAL_RCC_GetClockConfig+0x5c>)
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	08db      	lsrs	r3, r3, #3
 8002de6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002dee:	4b07      	ldr	r3, [pc, #28]	; (8002e0c <HAL_RCC_GetClockConfig+0x60>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 020f 	and.w	r2, r3, #15
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	601a      	str	r2, [r3, #0]
}
 8002dfa:	bf00      	nop
 8002dfc:	370c      	adds	r7, #12
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop
 8002e08:	40023800 	.word	0x40023800
 8002e0c:	40023c00 	.word	0x40023c00

08002e10 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b082      	sub	sp, #8
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d101      	bne.n	8002e22 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e041      	b.n	8002ea6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e28:	b2db      	uxtb	r3, r3
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d106      	bne.n	8002e3c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2200      	movs	r2, #0
 8002e32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f000 f839 	bl	8002eae <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2202      	movs	r2, #2
 8002e40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	3304      	adds	r3, #4
 8002e4c:	4619      	mov	r1, r3
 8002e4e:	4610      	mov	r0, r2
 8002e50:	f000 f9d8 	bl	8003204 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2201      	movs	r2, #1
 8002e58:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2201      	movs	r2, #1
 8002e60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2201      	movs	r2, #1
 8002e68:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2201      	movs	r2, #1
 8002e70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2201      	movs	r2, #1
 8002e78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2201      	movs	r2, #1
 8002e80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2201      	movs	r2, #1
 8002e88:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2201      	movs	r2, #1
 8002e90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2201      	movs	r2, #1
 8002e98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2201      	movs	r2, #1
 8002ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002ea4:	2300      	movs	r3, #0
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	3708      	adds	r7, #8
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}

08002eae <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002eae:	b480      	push	{r7}
 8002eb0:	b083      	sub	sp, #12
 8002eb2:	af00      	add	r7, sp, #0
 8002eb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002eb6:	bf00      	nop
 8002eb8:	370c      	adds	r7, #12
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr
	...

08002ec4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b085      	sub	sp, #20
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	2b01      	cmp	r3, #1
 8002ed6:	d001      	beq.n	8002edc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e04e      	b.n	8002f7a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2202      	movs	r2, #2
 8002ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	68da      	ldr	r2, [r3, #12]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f042 0201 	orr.w	r2, r2, #1
 8002ef2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a23      	ldr	r2, [pc, #140]	; (8002f88 <HAL_TIM_Base_Start_IT+0xc4>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d022      	beq.n	8002f44 <HAL_TIM_Base_Start_IT+0x80>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f06:	d01d      	beq.n	8002f44 <HAL_TIM_Base_Start_IT+0x80>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a1f      	ldr	r2, [pc, #124]	; (8002f8c <HAL_TIM_Base_Start_IT+0xc8>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d018      	beq.n	8002f44 <HAL_TIM_Base_Start_IT+0x80>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4a1e      	ldr	r2, [pc, #120]	; (8002f90 <HAL_TIM_Base_Start_IT+0xcc>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d013      	beq.n	8002f44 <HAL_TIM_Base_Start_IT+0x80>
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a1c      	ldr	r2, [pc, #112]	; (8002f94 <HAL_TIM_Base_Start_IT+0xd0>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d00e      	beq.n	8002f44 <HAL_TIM_Base_Start_IT+0x80>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4a1b      	ldr	r2, [pc, #108]	; (8002f98 <HAL_TIM_Base_Start_IT+0xd4>)
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d009      	beq.n	8002f44 <HAL_TIM_Base_Start_IT+0x80>
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a19      	ldr	r2, [pc, #100]	; (8002f9c <HAL_TIM_Base_Start_IT+0xd8>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d004      	beq.n	8002f44 <HAL_TIM_Base_Start_IT+0x80>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a18      	ldr	r2, [pc, #96]	; (8002fa0 <HAL_TIM_Base_Start_IT+0xdc>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d111      	bne.n	8002f68 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	f003 0307 	and.w	r3, r3, #7
 8002f4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	2b06      	cmp	r3, #6
 8002f54:	d010      	beq.n	8002f78 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f042 0201 	orr.w	r2, r2, #1
 8002f64:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f66:	e007      	b.n	8002f78 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f042 0201 	orr.w	r2, r2, #1
 8002f76:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f78:	2300      	movs	r3, #0
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3714      	adds	r7, #20
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr
 8002f86:	bf00      	nop
 8002f88:	40010000 	.word	0x40010000
 8002f8c:	40000400 	.word	0x40000400
 8002f90:	40000800 	.word	0x40000800
 8002f94:	40000c00 	.word	0x40000c00
 8002f98:	40010400 	.word	0x40010400
 8002f9c:	40014000 	.word	0x40014000
 8002fa0:	40001800 	.word	0x40001800

08002fa4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b082      	sub	sp, #8
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	691b      	ldr	r3, [r3, #16]
 8002fb2:	f003 0302 	and.w	r3, r3, #2
 8002fb6:	2b02      	cmp	r3, #2
 8002fb8:	d122      	bne.n	8003000 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	f003 0302 	and.w	r3, r3, #2
 8002fc4:	2b02      	cmp	r3, #2
 8002fc6:	d11b      	bne.n	8003000 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f06f 0202 	mvn.w	r2, #2
 8002fd0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	699b      	ldr	r3, [r3, #24]
 8002fde:	f003 0303 	and.w	r3, r3, #3
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d003      	beq.n	8002fee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	f000 f8ee 	bl	80031c8 <HAL_TIM_IC_CaptureCallback>
 8002fec:	e005      	b.n	8002ffa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f000 f8e0 	bl	80031b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ff4:	6878      	ldr	r0, [r7, #4]
 8002ff6:	f000 f8f1 	bl	80031dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	691b      	ldr	r3, [r3, #16]
 8003006:	f003 0304 	and.w	r3, r3, #4
 800300a:	2b04      	cmp	r3, #4
 800300c:	d122      	bne.n	8003054 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	68db      	ldr	r3, [r3, #12]
 8003014:	f003 0304 	and.w	r3, r3, #4
 8003018:	2b04      	cmp	r3, #4
 800301a:	d11b      	bne.n	8003054 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f06f 0204 	mvn.w	r2, #4
 8003024:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2202      	movs	r2, #2
 800302a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	699b      	ldr	r3, [r3, #24]
 8003032:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003036:	2b00      	cmp	r3, #0
 8003038:	d003      	beq.n	8003042 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	f000 f8c4 	bl	80031c8 <HAL_TIM_IC_CaptureCallback>
 8003040:	e005      	b.n	800304e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003042:	6878      	ldr	r0, [r7, #4]
 8003044:	f000 f8b6 	bl	80031b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003048:	6878      	ldr	r0, [r7, #4]
 800304a:	f000 f8c7 	bl	80031dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2200      	movs	r2, #0
 8003052:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	691b      	ldr	r3, [r3, #16]
 800305a:	f003 0308 	and.w	r3, r3, #8
 800305e:	2b08      	cmp	r3, #8
 8003060:	d122      	bne.n	80030a8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	68db      	ldr	r3, [r3, #12]
 8003068:	f003 0308 	and.w	r3, r3, #8
 800306c:	2b08      	cmp	r3, #8
 800306e:	d11b      	bne.n	80030a8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f06f 0208 	mvn.w	r2, #8
 8003078:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2204      	movs	r2, #4
 800307e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	69db      	ldr	r3, [r3, #28]
 8003086:	f003 0303 	and.w	r3, r3, #3
 800308a:	2b00      	cmp	r3, #0
 800308c:	d003      	beq.n	8003096 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800308e:	6878      	ldr	r0, [r7, #4]
 8003090:	f000 f89a 	bl	80031c8 <HAL_TIM_IC_CaptureCallback>
 8003094:	e005      	b.n	80030a2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003096:	6878      	ldr	r0, [r7, #4]
 8003098:	f000 f88c 	bl	80031b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800309c:	6878      	ldr	r0, [r7, #4]
 800309e:	f000 f89d 	bl	80031dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2200      	movs	r2, #0
 80030a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	691b      	ldr	r3, [r3, #16]
 80030ae:	f003 0310 	and.w	r3, r3, #16
 80030b2:	2b10      	cmp	r3, #16
 80030b4:	d122      	bne.n	80030fc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	68db      	ldr	r3, [r3, #12]
 80030bc:	f003 0310 	and.w	r3, r3, #16
 80030c0:	2b10      	cmp	r3, #16
 80030c2:	d11b      	bne.n	80030fc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f06f 0210 	mvn.w	r2, #16
 80030cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2208      	movs	r2, #8
 80030d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	69db      	ldr	r3, [r3, #28]
 80030da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d003      	beq.n	80030ea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	f000 f870 	bl	80031c8 <HAL_TIM_IC_CaptureCallback>
 80030e8:	e005      	b.n	80030f6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	f000 f862 	bl	80031b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030f0:	6878      	ldr	r0, [r7, #4]
 80030f2:	f000 f873 	bl	80031dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2200      	movs	r2, #0
 80030fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	691b      	ldr	r3, [r3, #16]
 8003102:	f003 0301 	and.w	r3, r3, #1
 8003106:	2b01      	cmp	r3, #1
 8003108:	d10e      	bne.n	8003128 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	f003 0301 	and.w	r3, r3, #1
 8003114:	2b01      	cmp	r3, #1
 8003116:	d107      	bne.n	8003128 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f06f 0201 	mvn.w	r2, #1
 8003120:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003122:	6878      	ldr	r0, [r7, #4]
 8003124:	f7fd ff16 	bl	8000f54 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	691b      	ldr	r3, [r3, #16]
 800312e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003132:	2b80      	cmp	r3, #128	; 0x80
 8003134:	d10e      	bne.n	8003154 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003140:	2b80      	cmp	r3, #128	; 0x80
 8003142:	d107      	bne.n	8003154 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800314c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f000 f902 	bl	8003358 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	691b      	ldr	r3, [r3, #16]
 800315a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800315e:	2b40      	cmp	r3, #64	; 0x40
 8003160:	d10e      	bne.n	8003180 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	68db      	ldr	r3, [r3, #12]
 8003168:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800316c:	2b40      	cmp	r3, #64	; 0x40
 800316e:	d107      	bne.n	8003180 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003178:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	f000 f838 	bl	80031f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	691b      	ldr	r3, [r3, #16]
 8003186:	f003 0320 	and.w	r3, r3, #32
 800318a:	2b20      	cmp	r3, #32
 800318c:	d10e      	bne.n	80031ac <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	f003 0320 	and.w	r3, r3, #32
 8003198:	2b20      	cmp	r3, #32
 800319a:	d107      	bne.n	80031ac <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f06f 0220 	mvn.w	r2, #32
 80031a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80031a6:	6878      	ldr	r0, [r7, #4]
 80031a8:	f000 f8cc 	bl	8003344 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80031ac:	bf00      	nop
 80031ae:	3708      	adds	r7, #8
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}

080031b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80031bc:	bf00      	nop
 80031be:	370c      	adds	r7, #12
 80031c0:	46bd      	mov	sp, r7
 80031c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c6:	4770      	bx	lr

080031c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b083      	sub	sp, #12
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80031d0:	bf00      	nop
 80031d2:	370c      	adds	r7, #12
 80031d4:	46bd      	mov	sp, r7
 80031d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031da:	4770      	bx	lr

080031dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80031dc:	b480      	push	{r7}
 80031de:	b083      	sub	sp, #12
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80031e4:	bf00      	nop
 80031e6:	370c      	adds	r7, #12
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr

080031f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b083      	sub	sp, #12
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80031f8:	bf00      	nop
 80031fa:	370c      	adds	r7, #12
 80031fc:	46bd      	mov	sp, r7
 80031fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003202:	4770      	bx	lr

08003204 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003204:	b480      	push	{r7}
 8003206:	b085      	sub	sp, #20
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
 800320c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	4a40      	ldr	r2, [pc, #256]	; (8003318 <TIM_Base_SetConfig+0x114>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d013      	beq.n	8003244 <TIM_Base_SetConfig+0x40>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003222:	d00f      	beq.n	8003244 <TIM_Base_SetConfig+0x40>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	4a3d      	ldr	r2, [pc, #244]	; (800331c <TIM_Base_SetConfig+0x118>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d00b      	beq.n	8003244 <TIM_Base_SetConfig+0x40>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	4a3c      	ldr	r2, [pc, #240]	; (8003320 <TIM_Base_SetConfig+0x11c>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d007      	beq.n	8003244 <TIM_Base_SetConfig+0x40>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	4a3b      	ldr	r2, [pc, #236]	; (8003324 <TIM_Base_SetConfig+0x120>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d003      	beq.n	8003244 <TIM_Base_SetConfig+0x40>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	4a3a      	ldr	r2, [pc, #232]	; (8003328 <TIM_Base_SetConfig+0x124>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d108      	bne.n	8003256 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800324a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	68fa      	ldr	r2, [r7, #12]
 8003252:	4313      	orrs	r3, r2
 8003254:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	4a2f      	ldr	r2, [pc, #188]	; (8003318 <TIM_Base_SetConfig+0x114>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d02b      	beq.n	80032b6 <TIM_Base_SetConfig+0xb2>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003264:	d027      	beq.n	80032b6 <TIM_Base_SetConfig+0xb2>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	4a2c      	ldr	r2, [pc, #176]	; (800331c <TIM_Base_SetConfig+0x118>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d023      	beq.n	80032b6 <TIM_Base_SetConfig+0xb2>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	4a2b      	ldr	r2, [pc, #172]	; (8003320 <TIM_Base_SetConfig+0x11c>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d01f      	beq.n	80032b6 <TIM_Base_SetConfig+0xb2>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	4a2a      	ldr	r2, [pc, #168]	; (8003324 <TIM_Base_SetConfig+0x120>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d01b      	beq.n	80032b6 <TIM_Base_SetConfig+0xb2>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	4a29      	ldr	r2, [pc, #164]	; (8003328 <TIM_Base_SetConfig+0x124>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d017      	beq.n	80032b6 <TIM_Base_SetConfig+0xb2>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	4a28      	ldr	r2, [pc, #160]	; (800332c <TIM_Base_SetConfig+0x128>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d013      	beq.n	80032b6 <TIM_Base_SetConfig+0xb2>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	4a27      	ldr	r2, [pc, #156]	; (8003330 <TIM_Base_SetConfig+0x12c>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d00f      	beq.n	80032b6 <TIM_Base_SetConfig+0xb2>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	4a26      	ldr	r2, [pc, #152]	; (8003334 <TIM_Base_SetConfig+0x130>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d00b      	beq.n	80032b6 <TIM_Base_SetConfig+0xb2>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	4a25      	ldr	r2, [pc, #148]	; (8003338 <TIM_Base_SetConfig+0x134>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d007      	beq.n	80032b6 <TIM_Base_SetConfig+0xb2>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	4a24      	ldr	r2, [pc, #144]	; (800333c <TIM_Base_SetConfig+0x138>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d003      	beq.n	80032b6 <TIM_Base_SetConfig+0xb2>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	4a23      	ldr	r2, [pc, #140]	; (8003340 <TIM_Base_SetConfig+0x13c>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d108      	bne.n	80032c8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	68db      	ldr	r3, [r3, #12]
 80032c2:	68fa      	ldr	r2, [r7, #12]
 80032c4:	4313      	orrs	r3, r2
 80032c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	695b      	ldr	r3, [r3, #20]
 80032d2:	4313      	orrs	r3, r2
 80032d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	68fa      	ldr	r2, [r7, #12]
 80032da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	689a      	ldr	r2, [r3, #8]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	4a0a      	ldr	r2, [pc, #40]	; (8003318 <TIM_Base_SetConfig+0x114>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d003      	beq.n	80032fc <TIM_Base_SetConfig+0xf8>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	4a0c      	ldr	r2, [pc, #48]	; (8003328 <TIM_Base_SetConfig+0x124>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d103      	bne.n	8003304 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	691a      	ldr	r2, [r3, #16]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2201      	movs	r2, #1
 8003308:	615a      	str	r2, [r3, #20]
}
 800330a:	bf00      	nop
 800330c:	3714      	adds	r7, #20
 800330e:	46bd      	mov	sp, r7
 8003310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003314:	4770      	bx	lr
 8003316:	bf00      	nop
 8003318:	40010000 	.word	0x40010000
 800331c:	40000400 	.word	0x40000400
 8003320:	40000800 	.word	0x40000800
 8003324:	40000c00 	.word	0x40000c00
 8003328:	40010400 	.word	0x40010400
 800332c:	40014000 	.word	0x40014000
 8003330:	40014400 	.word	0x40014400
 8003334:	40014800 	.word	0x40014800
 8003338:	40001800 	.word	0x40001800
 800333c:	40001c00 	.word	0x40001c00
 8003340:	40002000 	.word	0x40002000

08003344 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003344:	b480      	push	{r7}
 8003346:	b083      	sub	sp, #12
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800334c:	bf00      	nop
 800334e:	370c      	adds	r7, #12
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr

08003358 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003358:	b480      	push	{r7}
 800335a:	b083      	sub	sp, #12
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003360:	bf00      	nop
 8003362:	370c      	adds	r7, #12
 8003364:	46bd      	mov	sp, r7
 8003366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336a:	4770      	bx	lr

0800336c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b082      	sub	sp, #8
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d101      	bne.n	800337e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	e03f      	b.n	80033fe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003384:	b2db      	uxtb	r3, r3
 8003386:	2b00      	cmp	r3, #0
 8003388:	d106      	bne.n	8003398 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2200      	movs	r2, #0
 800338e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003392:	6878      	ldr	r0, [r7, #4]
 8003394:	f7fd fee8 	bl	8001168 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2224      	movs	r2, #36	; 0x24
 800339c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	68da      	ldr	r2, [r3, #12]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80033ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80033b0:	6878      	ldr	r0, [r7, #4]
 80033b2:	f000 f929 	bl	8003608 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	691a      	ldr	r2, [r3, #16]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80033c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	695a      	ldr	r2, [r3, #20]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80033d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	68da      	ldr	r2, [r3, #12]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80033e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2200      	movs	r2, #0
 80033ea:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2220      	movs	r2, #32
 80033f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2220      	movs	r2, #32
 80033f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80033fc:	2300      	movs	r3, #0
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3708      	adds	r7, #8
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}

08003406 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003406:	b580      	push	{r7, lr}
 8003408:	b08a      	sub	sp, #40	; 0x28
 800340a:	af02      	add	r7, sp, #8
 800340c:	60f8      	str	r0, [r7, #12]
 800340e:	60b9      	str	r1, [r7, #8]
 8003410:	603b      	str	r3, [r7, #0]
 8003412:	4613      	mov	r3, r2
 8003414:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003416:	2300      	movs	r3, #0
 8003418:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003420:	b2db      	uxtb	r3, r3
 8003422:	2b20      	cmp	r3, #32
 8003424:	d17c      	bne.n	8003520 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003426:	68bb      	ldr	r3, [r7, #8]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d002      	beq.n	8003432 <HAL_UART_Transmit+0x2c>
 800342c:	88fb      	ldrh	r3, [r7, #6]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d101      	bne.n	8003436 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e075      	b.n	8003522 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800343c:	2b01      	cmp	r3, #1
 800343e:	d101      	bne.n	8003444 <HAL_UART_Transmit+0x3e>
 8003440:	2302      	movs	r3, #2
 8003442:	e06e      	b.n	8003522 <HAL_UART_Transmit+0x11c>
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2201      	movs	r2, #1
 8003448:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2200      	movs	r2, #0
 8003450:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	2221      	movs	r2, #33	; 0x21
 8003456:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800345a:	f7fe f8d9 	bl	8001610 <HAL_GetTick>
 800345e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	88fa      	ldrh	r2, [r7, #6]
 8003464:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	88fa      	ldrh	r2, [r7, #6]
 800346a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003474:	d108      	bne.n	8003488 <HAL_UART_Transmit+0x82>
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	691b      	ldr	r3, [r3, #16]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d104      	bne.n	8003488 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800347e:	2300      	movs	r3, #0
 8003480:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	61bb      	str	r3, [r7, #24]
 8003486:	e003      	b.n	8003490 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800348c:	2300      	movs	r3, #0
 800348e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2200      	movs	r2, #0
 8003494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003498:	e02a      	b.n	80034f0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	9300      	str	r3, [sp, #0]
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	2200      	movs	r2, #0
 80034a2:	2180      	movs	r1, #128	; 0x80
 80034a4:	68f8      	ldr	r0, [r7, #12]
 80034a6:	f000 f840 	bl	800352a <UART_WaitOnFlagUntilTimeout>
 80034aa:	4603      	mov	r3, r0
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d001      	beq.n	80034b4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80034b0:	2303      	movs	r3, #3
 80034b2:	e036      	b.n	8003522 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80034b4:	69fb      	ldr	r3, [r7, #28]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d10b      	bne.n	80034d2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80034ba:	69bb      	ldr	r3, [r7, #24]
 80034bc:	881b      	ldrh	r3, [r3, #0]
 80034be:	461a      	mov	r2, r3
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80034c8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80034ca:	69bb      	ldr	r3, [r7, #24]
 80034cc:	3302      	adds	r3, #2
 80034ce:	61bb      	str	r3, [r7, #24]
 80034d0:	e007      	b.n	80034e2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80034d2:	69fb      	ldr	r3, [r7, #28]
 80034d4:	781a      	ldrb	r2, [r3, #0]
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80034dc:	69fb      	ldr	r3, [r7, #28]
 80034de:	3301      	adds	r3, #1
 80034e0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80034e6:	b29b      	uxth	r3, r3
 80034e8:	3b01      	subs	r3, #1
 80034ea:	b29a      	uxth	r2, r3
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80034f4:	b29b      	uxth	r3, r3
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d1cf      	bne.n	800349a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	9300      	str	r3, [sp, #0]
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	2200      	movs	r2, #0
 8003502:	2140      	movs	r1, #64	; 0x40
 8003504:	68f8      	ldr	r0, [r7, #12]
 8003506:	f000 f810 	bl	800352a <UART_WaitOnFlagUntilTimeout>
 800350a:	4603      	mov	r3, r0
 800350c:	2b00      	cmp	r3, #0
 800350e:	d001      	beq.n	8003514 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003510:	2303      	movs	r3, #3
 8003512:	e006      	b.n	8003522 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2220      	movs	r2, #32
 8003518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800351c:	2300      	movs	r3, #0
 800351e:	e000      	b.n	8003522 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003520:	2302      	movs	r3, #2
  }
}
 8003522:	4618      	mov	r0, r3
 8003524:	3720      	adds	r7, #32
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}

0800352a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800352a:	b580      	push	{r7, lr}
 800352c:	b090      	sub	sp, #64	; 0x40
 800352e:	af00      	add	r7, sp, #0
 8003530:	60f8      	str	r0, [r7, #12]
 8003532:	60b9      	str	r1, [r7, #8]
 8003534:	603b      	str	r3, [r7, #0]
 8003536:	4613      	mov	r3, r2
 8003538:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800353a:	e050      	b.n	80035de <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800353c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800353e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003542:	d04c      	beq.n	80035de <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003544:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003546:	2b00      	cmp	r3, #0
 8003548:	d007      	beq.n	800355a <UART_WaitOnFlagUntilTimeout+0x30>
 800354a:	f7fe f861 	bl	8001610 <HAL_GetTick>
 800354e:	4602      	mov	r2, r0
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	1ad3      	subs	r3, r2, r3
 8003554:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003556:	429a      	cmp	r2, r3
 8003558:	d241      	bcs.n	80035de <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	330c      	adds	r3, #12
 8003560:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003562:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003564:	e853 3f00 	ldrex	r3, [r3]
 8003568:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800356a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800356c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003570:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	330c      	adds	r3, #12
 8003578:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800357a:	637a      	str	r2, [r7, #52]	; 0x34
 800357c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800357e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003580:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003582:	e841 2300 	strex	r3, r2, [r1]
 8003586:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800358a:	2b00      	cmp	r3, #0
 800358c:	d1e5      	bne.n	800355a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	3314      	adds	r3, #20
 8003594:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	e853 3f00 	ldrex	r3, [r3]
 800359c:	613b      	str	r3, [r7, #16]
   return(result);
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	f023 0301 	bic.w	r3, r3, #1
 80035a4:	63bb      	str	r3, [r7, #56]	; 0x38
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	3314      	adds	r3, #20
 80035ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80035ae:	623a      	str	r2, [r7, #32]
 80035b0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035b2:	69f9      	ldr	r1, [r7, #28]
 80035b4:	6a3a      	ldr	r2, [r7, #32]
 80035b6:	e841 2300 	strex	r3, r2, [r1]
 80035ba:	61bb      	str	r3, [r7, #24]
   return(result);
 80035bc:	69bb      	ldr	r3, [r7, #24]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d1e5      	bne.n	800358e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2220      	movs	r2, #32
 80035c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2220      	movs	r2, #32
 80035ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2200      	movs	r2, #0
 80035d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80035da:	2303      	movs	r3, #3
 80035dc:	e00f      	b.n	80035fe <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	681a      	ldr	r2, [r3, #0]
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	4013      	ands	r3, r2
 80035e8:	68ba      	ldr	r2, [r7, #8]
 80035ea:	429a      	cmp	r2, r3
 80035ec:	bf0c      	ite	eq
 80035ee:	2301      	moveq	r3, #1
 80035f0:	2300      	movne	r3, #0
 80035f2:	b2db      	uxtb	r3, r3
 80035f4:	461a      	mov	r2, r3
 80035f6:	79fb      	ldrb	r3, [r7, #7]
 80035f8:	429a      	cmp	r2, r3
 80035fa:	d09f      	beq.n	800353c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80035fc:	2300      	movs	r3, #0
}
 80035fe:	4618      	mov	r0, r3
 8003600:	3740      	adds	r7, #64	; 0x40
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}
	...

08003608 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003608:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800360c:	b0c0      	sub	sp, #256	; 0x100
 800360e:	af00      	add	r7, sp, #0
 8003610:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	691b      	ldr	r3, [r3, #16]
 800361c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003624:	68d9      	ldr	r1, [r3, #12]
 8003626:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	ea40 0301 	orr.w	r3, r0, r1
 8003630:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003632:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003636:	689a      	ldr	r2, [r3, #8]
 8003638:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800363c:	691b      	ldr	r3, [r3, #16]
 800363e:	431a      	orrs	r2, r3
 8003640:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003644:	695b      	ldr	r3, [r3, #20]
 8003646:	431a      	orrs	r2, r3
 8003648:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800364c:	69db      	ldr	r3, [r3, #28]
 800364e:	4313      	orrs	r3, r2
 8003650:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003654:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003660:	f021 010c 	bic.w	r1, r1, #12
 8003664:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800366e:	430b      	orrs	r3, r1
 8003670:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003672:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	695b      	ldr	r3, [r3, #20]
 800367a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800367e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003682:	6999      	ldr	r1, [r3, #24]
 8003684:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	ea40 0301 	orr.w	r3, r0, r1
 800368e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003690:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	4b8f      	ldr	r3, [pc, #572]	; (80038d4 <UART_SetConfig+0x2cc>)
 8003698:	429a      	cmp	r2, r3
 800369a:	d005      	beq.n	80036a8 <UART_SetConfig+0xa0>
 800369c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	4b8d      	ldr	r3, [pc, #564]	; (80038d8 <UART_SetConfig+0x2d0>)
 80036a4:	429a      	cmp	r2, r3
 80036a6:	d104      	bne.n	80036b2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80036a8:	f7ff fb6c 	bl	8002d84 <HAL_RCC_GetPCLK2Freq>
 80036ac:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80036b0:	e003      	b.n	80036ba <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80036b2:	f7ff fb53 	bl	8002d5c <HAL_RCC_GetPCLK1Freq>
 80036b6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80036ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036be:	69db      	ldr	r3, [r3, #28]
 80036c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80036c4:	f040 810c 	bne.w	80038e0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80036c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80036cc:	2200      	movs	r2, #0
 80036ce:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80036d2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80036d6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80036da:	4622      	mov	r2, r4
 80036dc:	462b      	mov	r3, r5
 80036de:	1891      	adds	r1, r2, r2
 80036e0:	65b9      	str	r1, [r7, #88]	; 0x58
 80036e2:	415b      	adcs	r3, r3
 80036e4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80036e6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80036ea:	4621      	mov	r1, r4
 80036ec:	eb12 0801 	adds.w	r8, r2, r1
 80036f0:	4629      	mov	r1, r5
 80036f2:	eb43 0901 	adc.w	r9, r3, r1
 80036f6:	f04f 0200 	mov.w	r2, #0
 80036fa:	f04f 0300 	mov.w	r3, #0
 80036fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003702:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003706:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800370a:	4690      	mov	r8, r2
 800370c:	4699      	mov	r9, r3
 800370e:	4623      	mov	r3, r4
 8003710:	eb18 0303 	adds.w	r3, r8, r3
 8003714:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003718:	462b      	mov	r3, r5
 800371a:	eb49 0303 	adc.w	r3, r9, r3
 800371e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003722:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	2200      	movs	r2, #0
 800372a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800372e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003732:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003736:	460b      	mov	r3, r1
 8003738:	18db      	adds	r3, r3, r3
 800373a:	653b      	str	r3, [r7, #80]	; 0x50
 800373c:	4613      	mov	r3, r2
 800373e:	eb42 0303 	adc.w	r3, r2, r3
 8003742:	657b      	str	r3, [r7, #84]	; 0x54
 8003744:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003748:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800374c:	f7fc fda0 	bl	8000290 <__aeabi_uldivmod>
 8003750:	4602      	mov	r2, r0
 8003752:	460b      	mov	r3, r1
 8003754:	4b61      	ldr	r3, [pc, #388]	; (80038dc <UART_SetConfig+0x2d4>)
 8003756:	fba3 2302 	umull	r2, r3, r3, r2
 800375a:	095b      	lsrs	r3, r3, #5
 800375c:	011c      	lsls	r4, r3, #4
 800375e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003762:	2200      	movs	r2, #0
 8003764:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003768:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800376c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003770:	4642      	mov	r2, r8
 8003772:	464b      	mov	r3, r9
 8003774:	1891      	adds	r1, r2, r2
 8003776:	64b9      	str	r1, [r7, #72]	; 0x48
 8003778:	415b      	adcs	r3, r3
 800377a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800377c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003780:	4641      	mov	r1, r8
 8003782:	eb12 0a01 	adds.w	sl, r2, r1
 8003786:	4649      	mov	r1, r9
 8003788:	eb43 0b01 	adc.w	fp, r3, r1
 800378c:	f04f 0200 	mov.w	r2, #0
 8003790:	f04f 0300 	mov.w	r3, #0
 8003794:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003798:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800379c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80037a0:	4692      	mov	sl, r2
 80037a2:	469b      	mov	fp, r3
 80037a4:	4643      	mov	r3, r8
 80037a6:	eb1a 0303 	adds.w	r3, sl, r3
 80037aa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80037ae:	464b      	mov	r3, r9
 80037b0:	eb4b 0303 	adc.w	r3, fp, r3
 80037b4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80037b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	2200      	movs	r2, #0
 80037c0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80037c4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80037c8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80037cc:	460b      	mov	r3, r1
 80037ce:	18db      	adds	r3, r3, r3
 80037d0:	643b      	str	r3, [r7, #64]	; 0x40
 80037d2:	4613      	mov	r3, r2
 80037d4:	eb42 0303 	adc.w	r3, r2, r3
 80037d8:	647b      	str	r3, [r7, #68]	; 0x44
 80037da:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80037de:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80037e2:	f7fc fd55 	bl	8000290 <__aeabi_uldivmod>
 80037e6:	4602      	mov	r2, r0
 80037e8:	460b      	mov	r3, r1
 80037ea:	4611      	mov	r1, r2
 80037ec:	4b3b      	ldr	r3, [pc, #236]	; (80038dc <UART_SetConfig+0x2d4>)
 80037ee:	fba3 2301 	umull	r2, r3, r3, r1
 80037f2:	095b      	lsrs	r3, r3, #5
 80037f4:	2264      	movs	r2, #100	; 0x64
 80037f6:	fb02 f303 	mul.w	r3, r2, r3
 80037fa:	1acb      	subs	r3, r1, r3
 80037fc:	00db      	lsls	r3, r3, #3
 80037fe:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003802:	4b36      	ldr	r3, [pc, #216]	; (80038dc <UART_SetConfig+0x2d4>)
 8003804:	fba3 2302 	umull	r2, r3, r3, r2
 8003808:	095b      	lsrs	r3, r3, #5
 800380a:	005b      	lsls	r3, r3, #1
 800380c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003810:	441c      	add	r4, r3
 8003812:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003816:	2200      	movs	r2, #0
 8003818:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800381c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003820:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003824:	4642      	mov	r2, r8
 8003826:	464b      	mov	r3, r9
 8003828:	1891      	adds	r1, r2, r2
 800382a:	63b9      	str	r1, [r7, #56]	; 0x38
 800382c:	415b      	adcs	r3, r3
 800382e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003830:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003834:	4641      	mov	r1, r8
 8003836:	1851      	adds	r1, r2, r1
 8003838:	6339      	str	r1, [r7, #48]	; 0x30
 800383a:	4649      	mov	r1, r9
 800383c:	414b      	adcs	r3, r1
 800383e:	637b      	str	r3, [r7, #52]	; 0x34
 8003840:	f04f 0200 	mov.w	r2, #0
 8003844:	f04f 0300 	mov.w	r3, #0
 8003848:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800384c:	4659      	mov	r1, fp
 800384e:	00cb      	lsls	r3, r1, #3
 8003850:	4651      	mov	r1, sl
 8003852:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003856:	4651      	mov	r1, sl
 8003858:	00ca      	lsls	r2, r1, #3
 800385a:	4610      	mov	r0, r2
 800385c:	4619      	mov	r1, r3
 800385e:	4603      	mov	r3, r0
 8003860:	4642      	mov	r2, r8
 8003862:	189b      	adds	r3, r3, r2
 8003864:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003868:	464b      	mov	r3, r9
 800386a:	460a      	mov	r2, r1
 800386c:	eb42 0303 	adc.w	r3, r2, r3
 8003870:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003874:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	2200      	movs	r2, #0
 800387c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003880:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003884:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003888:	460b      	mov	r3, r1
 800388a:	18db      	adds	r3, r3, r3
 800388c:	62bb      	str	r3, [r7, #40]	; 0x28
 800388e:	4613      	mov	r3, r2
 8003890:	eb42 0303 	adc.w	r3, r2, r3
 8003894:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003896:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800389a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800389e:	f7fc fcf7 	bl	8000290 <__aeabi_uldivmod>
 80038a2:	4602      	mov	r2, r0
 80038a4:	460b      	mov	r3, r1
 80038a6:	4b0d      	ldr	r3, [pc, #52]	; (80038dc <UART_SetConfig+0x2d4>)
 80038a8:	fba3 1302 	umull	r1, r3, r3, r2
 80038ac:	095b      	lsrs	r3, r3, #5
 80038ae:	2164      	movs	r1, #100	; 0x64
 80038b0:	fb01 f303 	mul.w	r3, r1, r3
 80038b4:	1ad3      	subs	r3, r2, r3
 80038b6:	00db      	lsls	r3, r3, #3
 80038b8:	3332      	adds	r3, #50	; 0x32
 80038ba:	4a08      	ldr	r2, [pc, #32]	; (80038dc <UART_SetConfig+0x2d4>)
 80038bc:	fba2 2303 	umull	r2, r3, r2, r3
 80038c0:	095b      	lsrs	r3, r3, #5
 80038c2:	f003 0207 	and.w	r2, r3, #7
 80038c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4422      	add	r2, r4
 80038ce:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80038d0:	e105      	b.n	8003ade <UART_SetConfig+0x4d6>
 80038d2:	bf00      	nop
 80038d4:	40011000 	.word	0x40011000
 80038d8:	40011400 	.word	0x40011400
 80038dc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80038e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80038e4:	2200      	movs	r2, #0
 80038e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80038ea:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80038ee:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80038f2:	4642      	mov	r2, r8
 80038f4:	464b      	mov	r3, r9
 80038f6:	1891      	adds	r1, r2, r2
 80038f8:	6239      	str	r1, [r7, #32]
 80038fa:	415b      	adcs	r3, r3
 80038fc:	627b      	str	r3, [r7, #36]	; 0x24
 80038fe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003902:	4641      	mov	r1, r8
 8003904:	1854      	adds	r4, r2, r1
 8003906:	4649      	mov	r1, r9
 8003908:	eb43 0501 	adc.w	r5, r3, r1
 800390c:	f04f 0200 	mov.w	r2, #0
 8003910:	f04f 0300 	mov.w	r3, #0
 8003914:	00eb      	lsls	r3, r5, #3
 8003916:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800391a:	00e2      	lsls	r2, r4, #3
 800391c:	4614      	mov	r4, r2
 800391e:	461d      	mov	r5, r3
 8003920:	4643      	mov	r3, r8
 8003922:	18e3      	adds	r3, r4, r3
 8003924:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003928:	464b      	mov	r3, r9
 800392a:	eb45 0303 	adc.w	r3, r5, r3
 800392e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003932:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	2200      	movs	r2, #0
 800393a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800393e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003942:	f04f 0200 	mov.w	r2, #0
 8003946:	f04f 0300 	mov.w	r3, #0
 800394a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800394e:	4629      	mov	r1, r5
 8003950:	008b      	lsls	r3, r1, #2
 8003952:	4621      	mov	r1, r4
 8003954:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003958:	4621      	mov	r1, r4
 800395a:	008a      	lsls	r2, r1, #2
 800395c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003960:	f7fc fc96 	bl	8000290 <__aeabi_uldivmod>
 8003964:	4602      	mov	r2, r0
 8003966:	460b      	mov	r3, r1
 8003968:	4b60      	ldr	r3, [pc, #384]	; (8003aec <UART_SetConfig+0x4e4>)
 800396a:	fba3 2302 	umull	r2, r3, r3, r2
 800396e:	095b      	lsrs	r3, r3, #5
 8003970:	011c      	lsls	r4, r3, #4
 8003972:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003976:	2200      	movs	r2, #0
 8003978:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800397c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003980:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003984:	4642      	mov	r2, r8
 8003986:	464b      	mov	r3, r9
 8003988:	1891      	adds	r1, r2, r2
 800398a:	61b9      	str	r1, [r7, #24]
 800398c:	415b      	adcs	r3, r3
 800398e:	61fb      	str	r3, [r7, #28]
 8003990:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003994:	4641      	mov	r1, r8
 8003996:	1851      	adds	r1, r2, r1
 8003998:	6139      	str	r1, [r7, #16]
 800399a:	4649      	mov	r1, r9
 800399c:	414b      	adcs	r3, r1
 800399e:	617b      	str	r3, [r7, #20]
 80039a0:	f04f 0200 	mov.w	r2, #0
 80039a4:	f04f 0300 	mov.w	r3, #0
 80039a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80039ac:	4659      	mov	r1, fp
 80039ae:	00cb      	lsls	r3, r1, #3
 80039b0:	4651      	mov	r1, sl
 80039b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80039b6:	4651      	mov	r1, sl
 80039b8:	00ca      	lsls	r2, r1, #3
 80039ba:	4610      	mov	r0, r2
 80039bc:	4619      	mov	r1, r3
 80039be:	4603      	mov	r3, r0
 80039c0:	4642      	mov	r2, r8
 80039c2:	189b      	adds	r3, r3, r2
 80039c4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80039c8:	464b      	mov	r3, r9
 80039ca:	460a      	mov	r2, r1
 80039cc:	eb42 0303 	adc.w	r3, r2, r3
 80039d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80039d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	2200      	movs	r2, #0
 80039dc:	67bb      	str	r3, [r7, #120]	; 0x78
 80039de:	67fa      	str	r2, [r7, #124]	; 0x7c
 80039e0:	f04f 0200 	mov.w	r2, #0
 80039e4:	f04f 0300 	mov.w	r3, #0
 80039e8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80039ec:	4649      	mov	r1, r9
 80039ee:	008b      	lsls	r3, r1, #2
 80039f0:	4641      	mov	r1, r8
 80039f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80039f6:	4641      	mov	r1, r8
 80039f8:	008a      	lsls	r2, r1, #2
 80039fa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80039fe:	f7fc fc47 	bl	8000290 <__aeabi_uldivmod>
 8003a02:	4602      	mov	r2, r0
 8003a04:	460b      	mov	r3, r1
 8003a06:	4b39      	ldr	r3, [pc, #228]	; (8003aec <UART_SetConfig+0x4e4>)
 8003a08:	fba3 1302 	umull	r1, r3, r3, r2
 8003a0c:	095b      	lsrs	r3, r3, #5
 8003a0e:	2164      	movs	r1, #100	; 0x64
 8003a10:	fb01 f303 	mul.w	r3, r1, r3
 8003a14:	1ad3      	subs	r3, r2, r3
 8003a16:	011b      	lsls	r3, r3, #4
 8003a18:	3332      	adds	r3, #50	; 0x32
 8003a1a:	4a34      	ldr	r2, [pc, #208]	; (8003aec <UART_SetConfig+0x4e4>)
 8003a1c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a20:	095b      	lsrs	r3, r3, #5
 8003a22:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a26:	441c      	add	r4, r3
 8003a28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	673b      	str	r3, [r7, #112]	; 0x70
 8003a30:	677a      	str	r2, [r7, #116]	; 0x74
 8003a32:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003a36:	4642      	mov	r2, r8
 8003a38:	464b      	mov	r3, r9
 8003a3a:	1891      	adds	r1, r2, r2
 8003a3c:	60b9      	str	r1, [r7, #8]
 8003a3e:	415b      	adcs	r3, r3
 8003a40:	60fb      	str	r3, [r7, #12]
 8003a42:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003a46:	4641      	mov	r1, r8
 8003a48:	1851      	adds	r1, r2, r1
 8003a4a:	6039      	str	r1, [r7, #0]
 8003a4c:	4649      	mov	r1, r9
 8003a4e:	414b      	adcs	r3, r1
 8003a50:	607b      	str	r3, [r7, #4]
 8003a52:	f04f 0200 	mov.w	r2, #0
 8003a56:	f04f 0300 	mov.w	r3, #0
 8003a5a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003a5e:	4659      	mov	r1, fp
 8003a60:	00cb      	lsls	r3, r1, #3
 8003a62:	4651      	mov	r1, sl
 8003a64:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a68:	4651      	mov	r1, sl
 8003a6a:	00ca      	lsls	r2, r1, #3
 8003a6c:	4610      	mov	r0, r2
 8003a6e:	4619      	mov	r1, r3
 8003a70:	4603      	mov	r3, r0
 8003a72:	4642      	mov	r2, r8
 8003a74:	189b      	adds	r3, r3, r2
 8003a76:	66bb      	str	r3, [r7, #104]	; 0x68
 8003a78:	464b      	mov	r3, r9
 8003a7a:	460a      	mov	r2, r1
 8003a7c:	eb42 0303 	adc.w	r3, r2, r3
 8003a80:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003a82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	663b      	str	r3, [r7, #96]	; 0x60
 8003a8c:	667a      	str	r2, [r7, #100]	; 0x64
 8003a8e:	f04f 0200 	mov.w	r2, #0
 8003a92:	f04f 0300 	mov.w	r3, #0
 8003a96:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003a9a:	4649      	mov	r1, r9
 8003a9c:	008b      	lsls	r3, r1, #2
 8003a9e:	4641      	mov	r1, r8
 8003aa0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003aa4:	4641      	mov	r1, r8
 8003aa6:	008a      	lsls	r2, r1, #2
 8003aa8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003aac:	f7fc fbf0 	bl	8000290 <__aeabi_uldivmod>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	460b      	mov	r3, r1
 8003ab4:	4b0d      	ldr	r3, [pc, #52]	; (8003aec <UART_SetConfig+0x4e4>)
 8003ab6:	fba3 1302 	umull	r1, r3, r3, r2
 8003aba:	095b      	lsrs	r3, r3, #5
 8003abc:	2164      	movs	r1, #100	; 0x64
 8003abe:	fb01 f303 	mul.w	r3, r1, r3
 8003ac2:	1ad3      	subs	r3, r2, r3
 8003ac4:	011b      	lsls	r3, r3, #4
 8003ac6:	3332      	adds	r3, #50	; 0x32
 8003ac8:	4a08      	ldr	r2, [pc, #32]	; (8003aec <UART_SetConfig+0x4e4>)
 8003aca:	fba2 2303 	umull	r2, r3, r2, r3
 8003ace:	095b      	lsrs	r3, r3, #5
 8003ad0:	f003 020f 	and.w	r2, r3, #15
 8003ad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4422      	add	r2, r4
 8003adc:	609a      	str	r2, [r3, #8]
}
 8003ade:	bf00      	nop
 8003ae0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003aea:	bf00      	nop
 8003aec:	51eb851f 	.word	0x51eb851f

08003af0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003af0:	b084      	sub	sp, #16
 8003af2:	b580      	push	{r7, lr}
 8003af4:	b084      	sub	sp, #16
 8003af6:	af00      	add	r7, sp, #0
 8003af8:	6078      	str	r0, [r7, #4]
 8003afa:	f107 001c 	add.w	r0, r7, #28
 8003afe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003b02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d122      	bne.n	8003b4e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b0c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	68db      	ldr	r3, [r3, #12]
 8003b18:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8003b1c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003b20:	687a      	ldr	r2, [r7, #4]
 8003b22:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	68db      	ldr	r3, [r3, #12]
 8003b28:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003b30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b32:	2b01      	cmp	r3, #1
 8003b34:	d105      	bne.n	8003b42 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	68db      	ldr	r3, [r3, #12]
 8003b3a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f000 faa2 	bl	800408c <USB_CoreReset>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	73fb      	strb	r3, [r7, #15]
 8003b4c:	e01a      	b.n	8003b84 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	68db      	ldr	r3, [r3, #12]
 8003b52:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f000 fa96 	bl	800408c <USB_CoreReset>
 8003b60:	4603      	mov	r3, r0
 8003b62:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003b64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d106      	bne.n	8003b78 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b6e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	639a      	str	r2, [r3, #56]	; 0x38
 8003b76:	e005      	b.n	8003b84 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b7c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003b84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b86:	2b01      	cmp	r3, #1
 8003b88:	d10b      	bne.n	8003ba2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	f043 0206 	orr.w	r2, r3, #6
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	f043 0220 	orr.w	r2, r3, #32
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003ba2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3710      	adds	r7, #16
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003bae:	b004      	add	sp, #16
 8003bb0:	4770      	bx	lr

08003bb2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003bb2:	b480      	push	{r7}
 8003bb4:	b083      	sub	sp, #12
 8003bb6:	af00      	add	r7, sp, #0
 8003bb8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	f023 0201 	bic.w	r2, r3, #1
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003bc6:	2300      	movs	r3, #0
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	370c      	adds	r7, #12
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd2:	4770      	bx	lr

08003bd4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b084      	sub	sp, #16
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
 8003bdc:	460b      	mov	r3, r1
 8003bde:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003be0:	2300      	movs	r3, #0
 8003be2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	68db      	ldr	r3, [r3, #12]
 8003be8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003bf0:	78fb      	ldrb	r3, [r7, #3]
 8003bf2:	2b01      	cmp	r3, #1
 8003bf4:	d115      	bne.n	8003c22 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	68db      	ldr	r3, [r3, #12]
 8003bfa:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8003c02:	2001      	movs	r0, #1
 8003c04:	f7fd fd10 	bl	8001628 <HAL_Delay>
      ms++;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	3301      	adds	r3, #1
 8003c0c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f000 fa2e 	bl	8004070 <USB_GetMode>
 8003c14:	4603      	mov	r3, r0
 8003c16:	2b01      	cmp	r3, #1
 8003c18:	d01e      	beq.n	8003c58 <USB_SetCurrentMode+0x84>
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2b31      	cmp	r3, #49	; 0x31
 8003c1e:	d9f0      	bls.n	8003c02 <USB_SetCurrentMode+0x2e>
 8003c20:	e01a      	b.n	8003c58 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003c22:	78fb      	ldrb	r3, [r7, #3]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d115      	bne.n	8003c54 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8003c34:	2001      	movs	r0, #1
 8003c36:	f7fd fcf7 	bl	8001628 <HAL_Delay>
      ms++;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	3301      	adds	r3, #1
 8003c3e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8003c40:	6878      	ldr	r0, [r7, #4]
 8003c42:	f000 fa15 	bl	8004070 <USB_GetMode>
 8003c46:	4603      	mov	r3, r0
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d005      	beq.n	8003c58 <USB_SetCurrentMode+0x84>
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2b31      	cmp	r3, #49	; 0x31
 8003c50:	d9f0      	bls.n	8003c34 <USB_SetCurrentMode+0x60>
 8003c52:	e001      	b.n	8003c58 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	e005      	b.n	8003c64 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2b32      	cmp	r3, #50	; 0x32
 8003c5c:	d101      	bne.n	8003c62 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e000      	b.n	8003c64 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003c62:	2300      	movs	r3, #0
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	3710      	adds	r7, #16
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}

08003c6c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003c6c:	b084      	sub	sp, #16
 8003c6e:	b580      	push	{r7, lr}
 8003c70:	b086      	sub	sp, #24
 8003c72:	af00      	add	r7, sp, #0
 8003c74:	6078      	str	r0, [r7, #4]
 8003c76:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003c7a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003c86:	2300      	movs	r3, #0
 8003c88:	613b      	str	r3, [r7, #16]
 8003c8a:	e009      	b.n	8003ca0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003c8c:	687a      	ldr	r2, [r7, #4]
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	3340      	adds	r3, #64	; 0x40
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	4413      	add	r3, r2
 8003c96:	2200      	movs	r2, #0
 8003c98:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003c9a:	693b      	ldr	r3, [r7, #16]
 8003c9c:	3301      	adds	r3, #1
 8003c9e:	613b      	str	r3, [r7, #16]
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	2b0e      	cmp	r3, #14
 8003ca4:	d9f2      	bls.n	8003c8c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003ca6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d11c      	bne.n	8003ce6 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	68fa      	ldr	r2, [r7, #12]
 8003cb6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003cba:	f043 0302 	orr.w	r3, r3, #2
 8003cbe:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cc4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cd0:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cdc:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	639a      	str	r2, [r3, #56]	; 0x38
 8003ce4:	e00b      	b.n	8003cfe <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cea:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cf6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8003d04:	461a      	mov	r2, r3
 8003d06:	2300      	movs	r3, #0
 8003d08:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d10:	4619      	mov	r1, r3
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d18:	461a      	mov	r2, r3
 8003d1a:	680b      	ldr	r3, [r1, #0]
 8003d1c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003d1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d20:	2b01      	cmp	r3, #1
 8003d22:	d10c      	bne.n	8003d3e <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8003d24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d104      	bne.n	8003d34 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8003d2a:	2100      	movs	r1, #0
 8003d2c:	6878      	ldr	r0, [r7, #4]
 8003d2e:	f000 f965 	bl	8003ffc <USB_SetDevSpeed>
 8003d32:	e008      	b.n	8003d46 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8003d34:	2101      	movs	r1, #1
 8003d36:	6878      	ldr	r0, [r7, #4]
 8003d38:	f000 f960 	bl	8003ffc <USB_SetDevSpeed>
 8003d3c:	e003      	b.n	8003d46 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003d3e:	2103      	movs	r1, #3
 8003d40:	6878      	ldr	r0, [r7, #4]
 8003d42:	f000 f95b 	bl	8003ffc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003d46:	2110      	movs	r1, #16
 8003d48:	6878      	ldr	r0, [r7, #4]
 8003d4a:	f000 f8f3 	bl	8003f34 <USB_FlushTxFifo>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d001      	beq.n	8003d58 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003d58:	6878      	ldr	r0, [r7, #4]
 8003d5a:	f000 f91f 	bl	8003f9c <USB_FlushRxFifo>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d001      	beq.n	8003d68 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d6e:	461a      	mov	r2, r3
 8003d70:	2300      	movs	r3, #0
 8003d72:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d7a:	461a      	mov	r2, r3
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d86:	461a      	mov	r2, r3
 8003d88:	2300      	movs	r3, #0
 8003d8a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	613b      	str	r3, [r7, #16]
 8003d90:	e043      	b.n	8003e1a <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	015a      	lsls	r2, r3, #5
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	4413      	add	r3, r2
 8003d9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003da4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003da8:	d118      	bne.n	8003ddc <USB_DevInit+0x170>
    {
      if (i == 0U)
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d10a      	bne.n	8003dc6 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	015a      	lsls	r2, r3, #5
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	4413      	add	r3, r2
 8003db8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003dbc:	461a      	mov	r2, r3
 8003dbe:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003dc2:	6013      	str	r3, [r2, #0]
 8003dc4:	e013      	b.n	8003dee <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	015a      	lsls	r2, r3, #5
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	4413      	add	r3, r2
 8003dce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003dd2:	461a      	mov	r2, r3
 8003dd4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003dd8:	6013      	str	r3, [r2, #0]
 8003dda:	e008      	b.n	8003dee <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	015a      	lsls	r2, r3, #5
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	4413      	add	r3, r2
 8003de4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003de8:	461a      	mov	r2, r3
 8003dea:	2300      	movs	r3, #0
 8003dec:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	015a      	lsls	r2, r3, #5
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	4413      	add	r3, r2
 8003df6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003dfa:	461a      	mov	r2, r3
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	015a      	lsls	r2, r3, #5
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	4413      	add	r3, r2
 8003e08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e0c:	461a      	mov	r2, r3
 8003e0e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003e12:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	3301      	adds	r3, #1
 8003e18:	613b      	str	r3, [r7, #16]
 8003e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e1c:	693a      	ldr	r2, [r7, #16]
 8003e1e:	429a      	cmp	r2, r3
 8003e20:	d3b7      	bcc.n	8003d92 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003e22:	2300      	movs	r3, #0
 8003e24:	613b      	str	r3, [r7, #16]
 8003e26:	e043      	b.n	8003eb0 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	015a      	lsls	r2, r3, #5
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	4413      	add	r3, r2
 8003e30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003e3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003e3e:	d118      	bne.n	8003e72 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8003e40:	693b      	ldr	r3, [r7, #16]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d10a      	bne.n	8003e5c <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	015a      	lsls	r2, r3, #5
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	4413      	add	r3, r2
 8003e4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e52:	461a      	mov	r2, r3
 8003e54:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003e58:	6013      	str	r3, [r2, #0]
 8003e5a:	e013      	b.n	8003e84 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	015a      	lsls	r2, r3, #5
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	4413      	add	r3, r2
 8003e64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e68:	461a      	mov	r2, r3
 8003e6a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003e6e:	6013      	str	r3, [r2, #0]
 8003e70:	e008      	b.n	8003e84 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	015a      	lsls	r2, r3, #5
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	4413      	add	r3, r2
 8003e7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e7e:	461a      	mov	r2, r3
 8003e80:	2300      	movs	r3, #0
 8003e82:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	015a      	lsls	r2, r3, #5
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	4413      	add	r3, r2
 8003e8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e90:	461a      	mov	r2, r3
 8003e92:	2300      	movs	r3, #0
 8003e94:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	015a      	lsls	r2, r3, #5
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	4413      	add	r3, r2
 8003e9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ea2:	461a      	mov	r2, r3
 8003ea4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003ea8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	3301      	adds	r3, #1
 8003eae:	613b      	str	r3, [r7, #16]
 8003eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eb2:	693a      	ldr	r2, [r7, #16]
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d3b7      	bcc.n	8003e28 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ebe:	691b      	ldr	r3, [r3, #16]
 8003ec0:	68fa      	ldr	r2, [r7, #12]
 8003ec2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ec6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003eca:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8003ed8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8003eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d105      	bne.n	8003eec <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	699b      	ldr	r3, [r3, #24]
 8003ee4:	f043 0210 	orr.w	r2, r3, #16
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	699a      	ldr	r2, [r3, #24]
 8003ef0:	4b0f      	ldr	r3, [pc, #60]	; (8003f30 <USB_DevInit+0x2c4>)
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	687a      	ldr	r2, [r7, #4]
 8003ef6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8003ef8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d005      	beq.n	8003f0a <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	699b      	ldr	r3, [r3, #24]
 8003f02:	f043 0208 	orr.w	r2, r3, #8
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8003f0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f0c:	2b01      	cmp	r3, #1
 8003f0e:	d107      	bne.n	8003f20 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	699b      	ldr	r3, [r3, #24]
 8003f14:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003f18:	f043 0304 	orr.w	r3, r3, #4
 8003f1c:	687a      	ldr	r2, [r7, #4]
 8003f1e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8003f20:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f22:	4618      	mov	r0, r3
 8003f24:	3718      	adds	r7, #24
 8003f26:	46bd      	mov	sp, r7
 8003f28:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003f2c:	b004      	add	sp, #16
 8003f2e:	4770      	bx	lr
 8003f30:	803c3800 	.word	0x803c3800

08003f34 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003f34:	b480      	push	{r7}
 8003f36:	b085      	sub	sp, #20
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
 8003f3c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	3301      	adds	r3, #1
 8003f46:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	4a13      	ldr	r2, [pc, #76]	; (8003f98 <USB_FlushTxFifo+0x64>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d901      	bls.n	8003f54 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8003f50:	2303      	movs	r3, #3
 8003f52:	e01b      	b.n	8003f8c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	691b      	ldr	r3, [r3, #16]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	daf2      	bge.n	8003f42 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	019b      	lsls	r3, r3, #6
 8003f64:	f043 0220 	orr.w	r2, r3, #32
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	3301      	adds	r3, #1
 8003f70:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	4a08      	ldr	r2, [pc, #32]	; (8003f98 <USB_FlushTxFifo+0x64>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d901      	bls.n	8003f7e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8003f7a:	2303      	movs	r3, #3
 8003f7c:	e006      	b.n	8003f8c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	691b      	ldr	r3, [r3, #16]
 8003f82:	f003 0320 	and.w	r3, r3, #32
 8003f86:	2b20      	cmp	r3, #32
 8003f88:	d0f0      	beq.n	8003f6c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8003f8a:	2300      	movs	r3, #0
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	3714      	adds	r7, #20
 8003f90:	46bd      	mov	sp, r7
 8003f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f96:	4770      	bx	lr
 8003f98:	00030d40 	.word	0x00030d40

08003f9c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b085      	sub	sp, #20
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	3301      	adds	r3, #1
 8003fac:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	4a11      	ldr	r2, [pc, #68]	; (8003ff8 <USB_FlushRxFifo+0x5c>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d901      	bls.n	8003fba <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	e018      	b.n	8003fec <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	691b      	ldr	r3, [r3, #16]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	daf2      	bge.n	8003fa8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2210      	movs	r2, #16
 8003fca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	3301      	adds	r3, #1
 8003fd0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	4a08      	ldr	r2, [pc, #32]	; (8003ff8 <USB_FlushRxFifo+0x5c>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d901      	bls.n	8003fde <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8003fda:	2303      	movs	r3, #3
 8003fdc:	e006      	b.n	8003fec <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	691b      	ldr	r3, [r3, #16]
 8003fe2:	f003 0310 	and.w	r3, r3, #16
 8003fe6:	2b10      	cmp	r3, #16
 8003fe8:	d0f0      	beq.n	8003fcc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8003fea:	2300      	movs	r3, #0
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	3714      	adds	r7, #20
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff6:	4770      	bx	lr
 8003ff8:	00030d40 	.word	0x00030d40

08003ffc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b085      	sub	sp, #20
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
 8004004:	460b      	mov	r3, r1
 8004006:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	78fb      	ldrb	r3, [r7, #3]
 8004016:	68f9      	ldr	r1, [r7, #12]
 8004018:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800401c:	4313      	orrs	r3, r2
 800401e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004020:	2300      	movs	r3, #0
}
 8004022:	4618      	mov	r0, r3
 8004024:	3714      	adds	r7, #20
 8004026:	46bd      	mov	sp, r7
 8004028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402c:	4770      	bx	lr

0800402e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800402e:	b480      	push	{r7}
 8004030:	b085      	sub	sp, #20
 8004032:	af00      	add	r7, sp, #0
 8004034:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	68fa      	ldr	r2, [r7, #12]
 8004044:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8004048:	f023 0303 	bic.w	r3, r3, #3
 800404c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	68fa      	ldr	r2, [r7, #12]
 8004058:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800405c:	f043 0302 	orr.w	r3, r3, #2
 8004060:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004062:	2300      	movs	r3, #0
}
 8004064:	4618      	mov	r0, r3
 8004066:	3714      	adds	r7, #20
 8004068:	46bd      	mov	sp, r7
 800406a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406e:	4770      	bx	lr

08004070 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004070:	b480      	push	{r7}
 8004072:	b083      	sub	sp, #12
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	695b      	ldr	r3, [r3, #20]
 800407c:	f003 0301 	and.w	r3, r3, #1
}
 8004080:	4618      	mov	r0, r3
 8004082:	370c      	adds	r7, #12
 8004084:	46bd      	mov	sp, r7
 8004086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408a:	4770      	bx	lr

0800408c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800408c:	b480      	push	{r7}
 800408e:	b085      	sub	sp, #20
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004094:	2300      	movs	r3, #0
 8004096:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	3301      	adds	r3, #1
 800409c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	4a13      	ldr	r2, [pc, #76]	; (80040f0 <USB_CoreReset+0x64>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d901      	bls.n	80040aa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80040a6:	2303      	movs	r3, #3
 80040a8:	e01b      	b.n	80040e2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	691b      	ldr	r3, [r3, #16]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	daf2      	bge.n	8004098 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80040b2:	2300      	movs	r3, #0
 80040b4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	691b      	ldr	r3, [r3, #16]
 80040ba:	f043 0201 	orr.w	r2, r3, #1
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	3301      	adds	r3, #1
 80040c6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	4a09      	ldr	r2, [pc, #36]	; (80040f0 <USB_CoreReset+0x64>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d901      	bls.n	80040d4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80040d0:	2303      	movs	r3, #3
 80040d2:	e006      	b.n	80040e2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	691b      	ldr	r3, [r3, #16]
 80040d8:	f003 0301 	and.w	r3, r3, #1
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d0f0      	beq.n	80040c2 <USB_CoreReset+0x36>

  return HAL_OK;
 80040e0:	2300      	movs	r3, #0
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	3714      	adds	r7, #20
 80040e6:	46bd      	mov	sp, r7
 80040e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ec:	4770      	bx	lr
 80040ee:	bf00      	nop
 80040f0:	00030d40 	.word	0x00030d40

080040f4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b085      	sub	sp, #20
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	4603      	mov	r3, r0
 80040fc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80040fe:	2300      	movs	r3, #0
 8004100:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004102:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004106:	2b84      	cmp	r3, #132	; 0x84
 8004108:	d005      	beq.n	8004116 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800410a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	4413      	add	r3, r2
 8004112:	3303      	adds	r3, #3
 8004114:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004116:	68fb      	ldr	r3, [r7, #12]
}
 8004118:	4618      	mov	r0, r3
 800411a:	3714      	adds	r7, #20
 800411c:	46bd      	mov	sp, r7
 800411e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004122:	4770      	bx	lr

08004124 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004128:	f001 f904 	bl	8005334 <vTaskStartScheduler>
  
  return osOK;
 800412c:	2300      	movs	r3, #0
}
 800412e:	4618      	mov	r0, r3
 8004130:	bd80      	pop	{r7, pc}

08004132 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004132:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004134:	b087      	sub	sp, #28
 8004136:	af02      	add	r7, sp, #8
 8004138:	6078      	str	r0, [r7, #4]
 800413a:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	685c      	ldr	r4, [r3, #4]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004148:	b29e      	uxth	r6, r3
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004150:	4618      	mov	r0, r3
 8004152:	f7ff ffcf 	bl	80040f4 <makeFreeRtosPriority>
 8004156:	4602      	mov	r2, r0
 8004158:	f107 030c 	add.w	r3, r7, #12
 800415c:	9301      	str	r3, [sp, #4]
 800415e:	9200      	str	r2, [sp, #0]
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	4632      	mov	r2, r6
 8004164:	4629      	mov	r1, r5
 8004166:	4620      	mov	r0, r4
 8004168:	f000 fe24 	bl	8004db4 <xTaskCreate>
 800416c:	4603      	mov	r3, r0
 800416e:	2b01      	cmp	r3, #1
 8004170:	d001      	beq.n	8004176 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8004172:	2300      	movs	r3, #0
 8004174:	e000      	b.n	8004178 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8004176:	68fb      	ldr	r3, [r7, #12]
}
 8004178:	4618      	mov	r0, r3
 800417a:	3714      	adds	r7, #20
 800417c:	46bd      	mov	sp, r7
 800417e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004180 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b084      	sub	sp, #16
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d001      	beq.n	8004196 <osDelay+0x16>
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	e000      	b.n	8004198 <osDelay+0x18>
 8004196:	2301      	movs	r3, #1
 8004198:	4618      	mov	r0, r3
 800419a:	f000 ffd3 	bl	8005144 <vTaskDelay>
  
  return osOK;
 800419e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80041a0:	4618      	mov	r0, r3
 80041a2:	3710      	adds	r7, #16
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}

080041a8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80041a8:	b480      	push	{r7}
 80041aa:	b083      	sub	sp, #12
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	f103 0208 	add.w	r2, r3, #8
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	f04f 32ff 	mov.w	r2, #4294967295
 80041c0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	f103 0208 	add.w	r2, r3, #8
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	f103 0208 	add.w	r2, r3, #8
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2200      	movs	r2, #0
 80041da:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80041dc:	bf00      	nop
 80041de:	370c      	adds	r7, #12
 80041e0:	46bd      	mov	sp, r7
 80041e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e6:	4770      	bx	lr

080041e8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80041e8:	b480      	push	{r7}
 80041ea:	b083      	sub	sp, #12
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2200      	movs	r2, #0
 80041f4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80041f6:	bf00      	nop
 80041f8:	370c      	adds	r7, #12
 80041fa:	46bd      	mov	sp, r7
 80041fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004200:	4770      	bx	lr

08004202 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004202:	b480      	push	{r7}
 8004204:	b085      	sub	sp, #20
 8004206:	af00      	add	r7, sp, #0
 8004208:	6078      	str	r0, [r7, #4]
 800420a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	68fa      	ldr	r2, [r7, #12]
 8004216:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	689a      	ldr	r2, [r3, #8]
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	683a      	ldr	r2, [r7, #0]
 8004226:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	683a      	ldr	r2, [r7, #0]
 800422c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	687a      	ldr	r2, [r7, #4]
 8004232:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	1c5a      	adds	r2, r3, #1
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	601a      	str	r2, [r3, #0]
}
 800423e:	bf00      	nop
 8004240:	3714      	adds	r7, #20
 8004242:	46bd      	mov	sp, r7
 8004244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004248:	4770      	bx	lr

0800424a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800424a:	b480      	push	{r7}
 800424c:	b085      	sub	sp, #20
 800424e:	af00      	add	r7, sp, #0
 8004250:	6078      	str	r0, [r7, #4]
 8004252:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004260:	d103      	bne.n	800426a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	691b      	ldr	r3, [r3, #16]
 8004266:	60fb      	str	r3, [r7, #12]
 8004268:	e00c      	b.n	8004284 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	3308      	adds	r3, #8
 800426e:	60fb      	str	r3, [r7, #12]
 8004270:	e002      	b.n	8004278 <vListInsert+0x2e>
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	60fb      	str	r3, [r7, #12]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	68ba      	ldr	r2, [r7, #8]
 8004280:	429a      	cmp	r2, r3
 8004282:	d2f6      	bcs.n	8004272 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	685a      	ldr	r2, [r3, #4]
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	683a      	ldr	r2, [r7, #0]
 8004292:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	68fa      	ldr	r2, [r7, #12]
 8004298:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	683a      	ldr	r2, [r7, #0]
 800429e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	687a      	ldr	r2, [r7, #4]
 80042a4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	1c5a      	adds	r2, r3, #1
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	601a      	str	r2, [r3, #0]
}
 80042b0:	bf00      	nop
 80042b2:	3714      	adds	r7, #20
 80042b4:	46bd      	mov	sp, r7
 80042b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ba:	4770      	bx	lr

080042bc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80042bc:	b480      	push	{r7}
 80042be:	b085      	sub	sp, #20
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	691b      	ldr	r3, [r3, #16]
 80042c8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	687a      	ldr	r2, [r7, #4]
 80042d0:	6892      	ldr	r2, [r2, #8]
 80042d2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	687a      	ldr	r2, [r7, #4]
 80042da:	6852      	ldr	r2, [r2, #4]
 80042dc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	687a      	ldr	r2, [r7, #4]
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d103      	bne.n	80042f0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	689a      	ldr	r2, [r3, #8]
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2200      	movs	r2, #0
 80042f4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	1e5a      	subs	r2, r3, #1
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
}
 8004304:	4618      	mov	r0, r3
 8004306:	3714      	adds	r7, #20
 8004308:	46bd      	mov	sp, r7
 800430a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430e:	4770      	bx	lr

08004310 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b084      	sub	sp, #16
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d10a      	bne.n	800433a <xQueueGenericReset+0x2a>
	__asm volatile
 8004324:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004328:	f383 8811 	msr	BASEPRI, r3
 800432c:	f3bf 8f6f 	isb	sy
 8004330:	f3bf 8f4f 	dsb	sy
 8004334:	60bb      	str	r3, [r7, #8]
}
 8004336:	bf00      	nop
 8004338:	e7fe      	b.n	8004338 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800433a:	f001 ff5b 	bl	80061f4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681a      	ldr	r2, [r3, #0]
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004346:	68f9      	ldr	r1, [r7, #12]
 8004348:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800434a:	fb01 f303 	mul.w	r3, r1, r3
 800434e:	441a      	add	r2, r3
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2200      	movs	r2, #0
 8004358:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800436a:	3b01      	subs	r3, #1
 800436c:	68f9      	ldr	r1, [r7, #12]
 800436e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004370:	fb01 f303 	mul.w	r3, r1, r3
 8004374:	441a      	add	r2, r3
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	22ff      	movs	r2, #255	; 0xff
 800437e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	22ff      	movs	r2, #255	; 0xff
 8004386:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d114      	bne.n	80043ba <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	691b      	ldr	r3, [r3, #16]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d01a      	beq.n	80043ce <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	3310      	adds	r3, #16
 800439c:	4618      	mov	r0, r3
 800439e:	f001 fa35 	bl	800580c <xTaskRemoveFromEventList>
 80043a2:	4603      	mov	r3, r0
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d012      	beq.n	80043ce <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80043a8:	4b0c      	ldr	r3, [pc, #48]	; (80043dc <xQueueGenericReset+0xcc>)
 80043aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80043ae:	601a      	str	r2, [r3, #0]
 80043b0:	f3bf 8f4f 	dsb	sy
 80043b4:	f3bf 8f6f 	isb	sy
 80043b8:	e009      	b.n	80043ce <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	3310      	adds	r3, #16
 80043be:	4618      	mov	r0, r3
 80043c0:	f7ff fef2 	bl	80041a8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	3324      	adds	r3, #36	; 0x24
 80043c8:	4618      	mov	r0, r3
 80043ca:	f7ff feed 	bl	80041a8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80043ce:	f001 ff41 	bl	8006254 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80043d2:	2301      	movs	r3, #1
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	3710      	adds	r7, #16
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}
 80043dc:	e000ed04 	.word	0xe000ed04

080043e0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b08a      	sub	sp, #40	; 0x28
 80043e4:	af02      	add	r7, sp, #8
 80043e6:	60f8      	str	r0, [r7, #12]
 80043e8:	60b9      	str	r1, [r7, #8]
 80043ea:	4613      	mov	r3, r2
 80043ec:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d10a      	bne.n	800440a <xQueueGenericCreate+0x2a>
	__asm volatile
 80043f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043f8:	f383 8811 	msr	BASEPRI, r3
 80043fc:	f3bf 8f6f 	isb	sy
 8004400:	f3bf 8f4f 	dsb	sy
 8004404:	613b      	str	r3, [r7, #16]
}
 8004406:	bf00      	nop
 8004408:	e7fe      	b.n	8004408 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	68ba      	ldr	r2, [r7, #8]
 800440e:	fb02 f303 	mul.w	r3, r2, r3
 8004412:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004414:	69fb      	ldr	r3, [r7, #28]
 8004416:	3348      	adds	r3, #72	; 0x48
 8004418:	4618      	mov	r0, r3
 800441a:	f001 ffcd 	bl	80063b8 <pvPortMalloc>
 800441e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004420:	69bb      	ldr	r3, [r7, #24]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d00d      	beq.n	8004442 <xQueueGenericCreate+0x62>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004426:	69bb      	ldr	r3, [r7, #24]
 8004428:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	3348      	adds	r3, #72	; 0x48
 800442e:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004430:	79fa      	ldrb	r2, [r7, #7]
 8004432:	69bb      	ldr	r3, [r7, #24]
 8004434:	9300      	str	r3, [sp, #0]
 8004436:	4613      	mov	r3, r2
 8004438:	697a      	ldr	r2, [r7, #20]
 800443a:	68b9      	ldr	r1, [r7, #8]
 800443c:	68f8      	ldr	r0, [r7, #12]
 800443e:	f000 f805 	bl	800444c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004442:	69bb      	ldr	r3, [r7, #24]
	}
 8004444:	4618      	mov	r0, r3
 8004446:	3720      	adds	r7, #32
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}

0800444c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b084      	sub	sp, #16
 8004450:	af00      	add	r7, sp, #0
 8004452:	60f8      	str	r0, [r7, #12]
 8004454:	60b9      	str	r1, [r7, #8]
 8004456:	607a      	str	r2, [r7, #4]
 8004458:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d103      	bne.n	8004468 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004460:	69bb      	ldr	r3, [r7, #24]
 8004462:	69ba      	ldr	r2, [r7, #24]
 8004464:	601a      	str	r2, [r3, #0]
 8004466:	e002      	b.n	800446e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004468:	69bb      	ldr	r3, [r7, #24]
 800446a:	687a      	ldr	r2, [r7, #4]
 800446c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800446e:	69bb      	ldr	r3, [r7, #24]
 8004470:	68fa      	ldr	r2, [r7, #12]
 8004472:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004474:	69bb      	ldr	r3, [r7, #24]
 8004476:	68ba      	ldr	r2, [r7, #8]
 8004478:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800447a:	2101      	movs	r1, #1
 800447c:	69b8      	ldr	r0, [r7, #24]
 800447e:	f7ff ff47 	bl	8004310 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004482:	bf00      	nop
 8004484:	3710      	adds	r7, #16
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}

0800448a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800448a:	b580      	push	{r7, lr}
 800448c:	b082      	sub	sp, #8
 800448e:	af00      	add	r7, sp, #0
 8004490:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d00e      	beq.n	80044b6 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2200      	movs	r2, #0
 800449c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2200      	movs	r2, #0
 80044a2:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2200      	movs	r2, #0
 80044a8:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80044aa:	2300      	movs	r3, #0
 80044ac:	2200      	movs	r2, #0
 80044ae:	2100      	movs	r1, #0
 80044b0:	6878      	ldr	r0, [r7, #4]
 80044b2:	f000 f84f 	bl	8004554 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80044b6:	bf00      	nop
 80044b8:	3708      	adds	r7, #8
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}

080044be <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80044be:	b580      	push	{r7, lr}
 80044c0:	b086      	sub	sp, #24
 80044c2:	af00      	add	r7, sp, #0
 80044c4:	4603      	mov	r3, r0
 80044c6:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80044c8:	2301      	movs	r3, #1
 80044ca:	617b      	str	r3, [r7, #20]
 80044cc:	2300      	movs	r3, #0
 80044ce:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80044d0:	79fb      	ldrb	r3, [r7, #7]
 80044d2:	461a      	mov	r2, r3
 80044d4:	6939      	ldr	r1, [r7, #16]
 80044d6:	6978      	ldr	r0, [r7, #20]
 80044d8:	f7ff ff82 	bl	80043e0 <xQueueGenericCreate>
 80044dc:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80044de:	68f8      	ldr	r0, [r7, #12]
 80044e0:	f7ff ffd3 	bl	800448a <prvInitialiseMutex>

		return xNewQueue;
 80044e4:	68fb      	ldr	r3, [r7, #12]
	}
 80044e6:	4618      	mov	r0, r3
 80044e8:	3718      	adds	r7, #24
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}

080044ee <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80044ee:	b580      	push	{r7, lr}
 80044f0:	b086      	sub	sp, #24
 80044f2:	af00      	add	r7, sp, #0
 80044f4:	6078      	str	r0, [r7, #4]
 80044f6:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d10a      	bne.n	8004514 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 80044fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004502:	f383 8811 	msr	BASEPRI, r3
 8004506:	f3bf 8f6f 	isb	sy
 800450a:	f3bf 8f4f 	dsb	sy
 800450e:	613b      	str	r3, [r7, #16]
}
 8004510:	bf00      	nop
 8004512:	e7fe      	b.n	8004512 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8004514:	683a      	ldr	r2, [r7, #0]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	429a      	cmp	r2, r3
 800451a:	d90a      	bls.n	8004532 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800451c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004520:	f383 8811 	msr	BASEPRI, r3
 8004524:	f3bf 8f6f 	isb	sy
 8004528:	f3bf 8f4f 	dsb	sy
 800452c:	60fb      	str	r3, [r7, #12]
}
 800452e:	bf00      	nop
 8004530:	e7fe      	b.n	8004530 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8004532:	2202      	movs	r2, #2
 8004534:	2100      	movs	r1, #0
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f7ff ff52 	bl	80043e0 <xQueueGenericCreate>
 800453c:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d002      	beq.n	800454a <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	683a      	ldr	r2, [r7, #0]
 8004548:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800454a:	697b      	ldr	r3, [r7, #20]
	}
 800454c:	4618      	mov	r0, r3
 800454e:	3718      	adds	r7, #24
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}

08004554 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b08e      	sub	sp, #56	; 0x38
 8004558:	af00      	add	r7, sp, #0
 800455a:	60f8      	str	r0, [r7, #12]
 800455c:	60b9      	str	r1, [r7, #8]
 800455e:	607a      	str	r2, [r7, #4]
 8004560:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004562:	2300      	movs	r3, #0
 8004564:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800456a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800456c:	2b00      	cmp	r3, #0
 800456e:	d10a      	bne.n	8004586 <xQueueGenericSend+0x32>
	__asm volatile
 8004570:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004574:	f383 8811 	msr	BASEPRI, r3
 8004578:	f3bf 8f6f 	isb	sy
 800457c:	f3bf 8f4f 	dsb	sy
 8004580:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004582:	bf00      	nop
 8004584:	e7fe      	b.n	8004584 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d103      	bne.n	8004594 <xQueueGenericSend+0x40>
 800458c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800458e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004590:	2b00      	cmp	r3, #0
 8004592:	d101      	bne.n	8004598 <xQueueGenericSend+0x44>
 8004594:	2301      	movs	r3, #1
 8004596:	e000      	b.n	800459a <xQueueGenericSend+0x46>
 8004598:	2300      	movs	r3, #0
 800459a:	2b00      	cmp	r3, #0
 800459c:	d10a      	bne.n	80045b4 <xQueueGenericSend+0x60>
	__asm volatile
 800459e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045a2:	f383 8811 	msr	BASEPRI, r3
 80045a6:	f3bf 8f6f 	isb	sy
 80045aa:	f3bf 8f4f 	dsb	sy
 80045ae:	627b      	str	r3, [r7, #36]	; 0x24
}
 80045b0:	bf00      	nop
 80045b2:	e7fe      	b.n	80045b2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	d103      	bne.n	80045c2 <xQueueGenericSend+0x6e>
 80045ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045be:	2b01      	cmp	r3, #1
 80045c0:	d101      	bne.n	80045c6 <xQueueGenericSend+0x72>
 80045c2:	2301      	movs	r3, #1
 80045c4:	e000      	b.n	80045c8 <xQueueGenericSend+0x74>
 80045c6:	2300      	movs	r3, #0
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d10a      	bne.n	80045e2 <xQueueGenericSend+0x8e>
	__asm volatile
 80045cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045d0:	f383 8811 	msr	BASEPRI, r3
 80045d4:	f3bf 8f6f 	isb	sy
 80045d8:	f3bf 8f4f 	dsb	sy
 80045dc:	623b      	str	r3, [r7, #32]
}
 80045de:	bf00      	nop
 80045e0:	e7fe      	b.n	80045e0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80045e2:	f001 fab5 	bl	8005b50 <xTaskGetSchedulerState>
 80045e6:	4603      	mov	r3, r0
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d102      	bne.n	80045f2 <xQueueGenericSend+0x9e>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d101      	bne.n	80045f6 <xQueueGenericSend+0xa2>
 80045f2:	2301      	movs	r3, #1
 80045f4:	e000      	b.n	80045f8 <xQueueGenericSend+0xa4>
 80045f6:	2300      	movs	r3, #0
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d10a      	bne.n	8004612 <xQueueGenericSend+0xbe>
	__asm volatile
 80045fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004600:	f383 8811 	msr	BASEPRI, r3
 8004604:	f3bf 8f6f 	isb	sy
 8004608:	f3bf 8f4f 	dsb	sy
 800460c:	61fb      	str	r3, [r7, #28]
}
 800460e:	bf00      	nop
 8004610:	e7fe      	b.n	8004610 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004612:	f001 fdef 	bl	80061f4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004618:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800461a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800461c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800461e:	429a      	cmp	r2, r3
 8004620:	d302      	bcc.n	8004628 <xQueueGenericSend+0xd4>
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	2b02      	cmp	r3, #2
 8004626:	d129      	bne.n	800467c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004628:	683a      	ldr	r2, [r7, #0]
 800462a:	68b9      	ldr	r1, [r7, #8]
 800462c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800462e:	f000 fab1 	bl	8004b94 <prvCopyDataToQueue>
 8004632:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004638:	2b00      	cmp	r3, #0
 800463a:	d010      	beq.n	800465e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800463c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800463e:	3324      	adds	r3, #36	; 0x24
 8004640:	4618      	mov	r0, r3
 8004642:	f001 f8e3 	bl	800580c <xTaskRemoveFromEventList>
 8004646:	4603      	mov	r3, r0
 8004648:	2b00      	cmp	r3, #0
 800464a:	d013      	beq.n	8004674 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800464c:	4b3f      	ldr	r3, [pc, #252]	; (800474c <xQueueGenericSend+0x1f8>)
 800464e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004652:	601a      	str	r2, [r3, #0]
 8004654:	f3bf 8f4f 	dsb	sy
 8004658:	f3bf 8f6f 	isb	sy
 800465c:	e00a      	b.n	8004674 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800465e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004660:	2b00      	cmp	r3, #0
 8004662:	d007      	beq.n	8004674 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004664:	4b39      	ldr	r3, [pc, #228]	; (800474c <xQueueGenericSend+0x1f8>)
 8004666:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800466a:	601a      	str	r2, [r3, #0]
 800466c:	f3bf 8f4f 	dsb	sy
 8004670:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004674:	f001 fdee 	bl	8006254 <vPortExitCritical>
				return pdPASS;
 8004678:	2301      	movs	r3, #1
 800467a:	e063      	b.n	8004744 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d103      	bne.n	800468a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004682:	f001 fde7 	bl	8006254 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004686:	2300      	movs	r3, #0
 8004688:	e05c      	b.n	8004744 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800468a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800468c:	2b00      	cmp	r3, #0
 800468e:	d106      	bne.n	800469e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004690:	f107 0314 	add.w	r3, r7, #20
 8004694:	4618      	mov	r0, r3
 8004696:	f001 f91b 	bl	80058d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800469a:	2301      	movs	r3, #1
 800469c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800469e:	f001 fdd9 	bl	8006254 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80046a2:	f000 fe97 	bl	80053d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80046a6:	f001 fda5 	bl	80061f4 <vPortEnterCritical>
 80046aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046ac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80046b0:	b25b      	sxtb	r3, r3
 80046b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046b6:	d103      	bne.n	80046c0 <xQueueGenericSend+0x16c>
 80046b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046ba:	2200      	movs	r2, #0
 80046bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046c2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80046c6:	b25b      	sxtb	r3, r3
 80046c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046cc:	d103      	bne.n	80046d6 <xQueueGenericSend+0x182>
 80046ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046d0:	2200      	movs	r2, #0
 80046d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80046d6:	f001 fdbd 	bl	8006254 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80046da:	1d3a      	adds	r2, r7, #4
 80046dc:	f107 0314 	add.w	r3, r7, #20
 80046e0:	4611      	mov	r1, r2
 80046e2:	4618      	mov	r0, r3
 80046e4:	f001 f90a 	bl	80058fc <xTaskCheckForTimeOut>
 80046e8:	4603      	mov	r3, r0
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d124      	bne.n	8004738 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80046ee:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80046f0:	f000 fb48 	bl	8004d84 <prvIsQueueFull>
 80046f4:	4603      	mov	r3, r0
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d018      	beq.n	800472c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80046fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046fc:	3310      	adds	r3, #16
 80046fe:	687a      	ldr	r2, [r7, #4]
 8004700:	4611      	mov	r1, r2
 8004702:	4618      	mov	r0, r3
 8004704:	f001 f85e 	bl	80057c4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004708:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800470a:	f000 fad3 	bl	8004cb4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800470e:	f000 fe6f 	bl	80053f0 <xTaskResumeAll>
 8004712:	4603      	mov	r3, r0
 8004714:	2b00      	cmp	r3, #0
 8004716:	f47f af7c 	bne.w	8004612 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800471a:	4b0c      	ldr	r3, [pc, #48]	; (800474c <xQueueGenericSend+0x1f8>)
 800471c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004720:	601a      	str	r2, [r3, #0]
 8004722:	f3bf 8f4f 	dsb	sy
 8004726:	f3bf 8f6f 	isb	sy
 800472a:	e772      	b.n	8004612 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800472c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800472e:	f000 fac1 	bl	8004cb4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004732:	f000 fe5d 	bl	80053f0 <xTaskResumeAll>
 8004736:	e76c      	b.n	8004612 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004738:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800473a:	f000 fabb 	bl	8004cb4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800473e:	f000 fe57 	bl	80053f0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004742:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004744:	4618      	mov	r0, r3
 8004746:	3738      	adds	r7, #56	; 0x38
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}
 800474c:	e000ed04 	.word	0xe000ed04

08004750 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b08c      	sub	sp, #48	; 0x30
 8004754:	af00      	add	r7, sp, #0
 8004756:	60f8      	str	r0, [r7, #12]
 8004758:	60b9      	str	r1, [r7, #8]
 800475a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800475c:	2300      	movs	r3, #0
 800475e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004766:	2b00      	cmp	r3, #0
 8004768:	d10a      	bne.n	8004780 <xQueueReceive+0x30>
	__asm volatile
 800476a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800476e:	f383 8811 	msr	BASEPRI, r3
 8004772:	f3bf 8f6f 	isb	sy
 8004776:	f3bf 8f4f 	dsb	sy
 800477a:	623b      	str	r3, [r7, #32]
}
 800477c:	bf00      	nop
 800477e:	e7fe      	b.n	800477e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d103      	bne.n	800478e <xQueueReceive+0x3e>
 8004786:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800478a:	2b00      	cmp	r3, #0
 800478c:	d101      	bne.n	8004792 <xQueueReceive+0x42>
 800478e:	2301      	movs	r3, #1
 8004790:	e000      	b.n	8004794 <xQueueReceive+0x44>
 8004792:	2300      	movs	r3, #0
 8004794:	2b00      	cmp	r3, #0
 8004796:	d10a      	bne.n	80047ae <xQueueReceive+0x5e>
	__asm volatile
 8004798:	f04f 0350 	mov.w	r3, #80	; 0x50
 800479c:	f383 8811 	msr	BASEPRI, r3
 80047a0:	f3bf 8f6f 	isb	sy
 80047a4:	f3bf 8f4f 	dsb	sy
 80047a8:	61fb      	str	r3, [r7, #28]
}
 80047aa:	bf00      	nop
 80047ac:	e7fe      	b.n	80047ac <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80047ae:	f001 f9cf 	bl	8005b50 <xTaskGetSchedulerState>
 80047b2:	4603      	mov	r3, r0
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d102      	bne.n	80047be <xQueueReceive+0x6e>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d101      	bne.n	80047c2 <xQueueReceive+0x72>
 80047be:	2301      	movs	r3, #1
 80047c0:	e000      	b.n	80047c4 <xQueueReceive+0x74>
 80047c2:	2300      	movs	r3, #0
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d10a      	bne.n	80047de <xQueueReceive+0x8e>
	__asm volatile
 80047c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047cc:	f383 8811 	msr	BASEPRI, r3
 80047d0:	f3bf 8f6f 	isb	sy
 80047d4:	f3bf 8f4f 	dsb	sy
 80047d8:	61bb      	str	r3, [r7, #24]
}
 80047da:	bf00      	nop
 80047dc:	e7fe      	b.n	80047dc <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80047de:	f001 fd09 	bl	80061f4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80047e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047e6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80047e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d01f      	beq.n	800482e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80047ee:	68b9      	ldr	r1, [r7, #8]
 80047f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80047f2:	f000 fa39 	bl	8004c68 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80047f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f8:	1e5a      	subs	r2, r3, #1
 80047fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047fc:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80047fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004800:	691b      	ldr	r3, [r3, #16]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d00f      	beq.n	8004826 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004808:	3310      	adds	r3, #16
 800480a:	4618      	mov	r0, r3
 800480c:	f000 fffe 	bl	800580c <xTaskRemoveFromEventList>
 8004810:	4603      	mov	r3, r0
 8004812:	2b00      	cmp	r3, #0
 8004814:	d007      	beq.n	8004826 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004816:	4b3d      	ldr	r3, [pc, #244]	; (800490c <xQueueReceive+0x1bc>)
 8004818:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800481c:	601a      	str	r2, [r3, #0]
 800481e:	f3bf 8f4f 	dsb	sy
 8004822:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004826:	f001 fd15 	bl	8006254 <vPortExitCritical>
				return pdPASS;
 800482a:	2301      	movs	r3, #1
 800482c:	e069      	b.n	8004902 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d103      	bne.n	800483c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004834:	f001 fd0e 	bl	8006254 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004838:	2300      	movs	r3, #0
 800483a:	e062      	b.n	8004902 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800483c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800483e:	2b00      	cmp	r3, #0
 8004840:	d106      	bne.n	8004850 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004842:	f107 0310 	add.w	r3, r7, #16
 8004846:	4618      	mov	r0, r3
 8004848:	f001 f842 	bl	80058d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800484c:	2301      	movs	r3, #1
 800484e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004850:	f001 fd00 	bl	8006254 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004854:	f000 fdbe 	bl	80053d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004858:	f001 fccc 	bl	80061f4 <vPortEnterCritical>
 800485c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800485e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004862:	b25b      	sxtb	r3, r3
 8004864:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004868:	d103      	bne.n	8004872 <xQueueReceive+0x122>
 800486a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800486c:	2200      	movs	r2, #0
 800486e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004872:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004874:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004878:	b25b      	sxtb	r3, r3
 800487a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800487e:	d103      	bne.n	8004888 <xQueueReceive+0x138>
 8004880:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004882:	2200      	movs	r2, #0
 8004884:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004888:	f001 fce4 	bl	8006254 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800488c:	1d3a      	adds	r2, r7, #4
 800488e:	f107 0310 	add.w	r3, r7, #16
 8004892:	4611      	mov	r1, r2
 8004894:	4618      	mov	r0, r3
 8004896:	f001 f831 	bl	80058fc <xTaskCheckForTimeOut>
 800489a:	4603      	mov	r3, r0
 800489c:	2b00      	cmp	r3, #0
 800489e:	d123      	bne.n	80048e8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80048a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048a2:	f000 fa59 	bl	8004d58 <prvIsQueueEmpty>
 80048a6:	4603      	mov	r3, r0
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d017      	beq.n	80048dc <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80048ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048ae:	3324      	adds	r3, #36	; 0x24
 80048b0:	687a      	ldr	r2, [r7, #4]
 80048b2:	4611      	mov	r1, r2
 80048b4:	4618      	mov	r0, r3
 80048b6:	f000 ff85 	bl	80057c4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80048ba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048bc:	f000 f9fa 	bl	8004cb4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80048c0:	f000 fd96 	bl	80053f0 <xTaskResumeAll>
 80048c4:	4603      	mov	r3, r0
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d189      	bne.n	80047de <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80048ca:	4b10      	ldr	r3, [pc, #64]	; (800490c <xQueueReceive+0x1bc>)
 80048cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80048d0:	601a      	str	r2, [r3, #0]
 80048d2:	f3bf 8f4f 	dsb	sy
 80048d6:	f3bf 8f6f 	isb	sy
 80048da:	e780      	b.n	80047de <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80048dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048de:	f000 f9e9 	bl	8004cb4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80048e2:	f000 fd85 	bl	80053f0 <xTaskResumeAll>
 80048e6:	e77a      	b.n	80047de <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80048e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048ea:	f000 f9e3 	bl	8004cb4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80048ee:	f000 fd7f 	bl	80053f0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80048f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048f4:	f000 fa30 	bl	8004d58 <prvIsQueueEmpty>
 80048f8:	4603      	mov	r3, r0
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	f43f af6f 	beq.w	80047de <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004900:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004902:	4618      	mov	r0, r3
 8004904:	3730      	adds	r7, #48	; 0x30
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}
 800490a:	bf00      	nop
 800490c:	e000ed04 	.word	0xe000ed04

08004910 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b08e      	sub	sp, #56	; 0x38
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
 8004918:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800491a:	2300      	movs	r3, #0
 800491c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8004922:	2300      	movs	r3, #0
 8004924:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004928:	2b00      	cmp	r3, #0
 800492a:	d10a      	bne.n	8004942 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800492c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004930:	f383 8811 	msr	BASEPRI, r3
 8004934:	f3bf 8f6f 	isb	sy
 8004938:	f3bf 8f4f 	dsb	sy
 800493c:	623b      	str	r3, [r7, #32]
}
 800493e:	bf00      	nop
 8004940:	e7fe      	b.n	8004940 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004942:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004946:	2b00      	cmp	r3, #0
 8004948:	d00a      	beq.n	8004960 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800494a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800494e:	f383 8811 	msr	BASEPRI, r3
 8004952:	f3bf 8f6f 	isb	sy
 8004956:	f3bf 8f4f 	dsb	sy
 800495a:	61fb      	str	r3, [r7, #28]
}
 800495c:	bf00      	nop
 800495e:	e7fe      	b.n	800495e <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004960:	f001 f8f6 	bl	8005b50 <xTaskGetSchedulerState>
 8004964:	4603      	mov	r3, r0
 8004966:	2b00      	cmp	r3, #0
 8004968:	d102      	bne.n	8004970 <xQueueSemaphoreTake+0x60>
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d101      	bne.n	8004974 <xQueueSemaphoreTake+0x64>
 8004970:	2301      	movs	r3, #1
 8004972:	e000      	b.n	8004976 <xQueueSemaphoreTake+0x66>
 8004974:	2300      	movs	r3, #0
 8004976:	2b00      	cmp	r3, #0
 8004978:	d10a      	bne.n	8004990 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800497a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800497e:	f383 8811 	msr	BASEPRI, r3
 8004982:	f3bf 8f6f 	isb	sy
 8004986:	f3bf 8f4f 	dsb	sy
 800498a:	61bb      	str	r3, [r7, #24]
}
 800498c:	bf00      	nop
 800498e:	e7fe      	b.n	800498e <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004990:	f001 fc30 	bl	80061f4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004994:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004996:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004998:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800499a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800499c:	2b00      	cmp	r3, #0
 800499e:	d024      	beq.n	80049ea <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80049a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049a2:	1e5a      	subs	r2, r3, #1
 80049a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049a6:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80049a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d104      	bne.n	80049ba <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80049b0:	f001 fa76 	bl	8005ea0 <pvTaskIncrementMutexHeldCount>
 80049b4:	4602      	mov	r2, r0
 80049b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049b8:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80049ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049bc:	691b      	ldr	r3, [r3, #16]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d00f      	beq.n	80049e2 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80049c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049c4:	3310      	adds	r3, #16
 80049c6:	4618      	mov	r0, r3
 80049c8:	f000 ff20 	bl	800580c <xTaskRemoveFromEventList>
 80049cc:	4603      	mov	r3, r0
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d007      	beq.n	80049e2 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80049d2:	4b54      	ldr	r3, [pc, #336]	; (8004b24 <xQueueSemaphoreTake+0x214>)
 80049d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049d8:	601a      	str	r2, [r3, #0]
 80049da:	f3bf 8f4f 	dsb	sy
 80049de:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80049e2:	f001 fc37 	bl	8006254 <vPortExitCritical>
				return pdPASS;
 80049e6:	2301      	movs	r3, #1
 80049e8:	e097      	b.n	8004b1a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d111      	bne.n	8004a14 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80049f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d00a      	beq.n	8004a0c <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80049f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049fa:	f383 8811 	msr	BASEPRI, r3
 80049fe:	f3bf 8f6f 	isb	sy
 8004a02:	f3bf 8f4f 	dsb	sy
 8004a06:	617b      	str	r3, [r7, #20]
}
 8004a08:	bf00      	nop
 8004a0a:	e7fe      	b.n	8004a0a <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004a0c:	f001 fc22 	bl	8006254 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004a10:	2300      	movs	r3, #0
 8004a12:	e082      	b.n	8004b1a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004a14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d106      	bne.n	8004a28 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004a1a:	f107 030c 	add.w	r3, r7, #12
 8004a1e:	4618      	mov	r0, r3
 8004a20:	f000 ff56 	bl	80058d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004a24:	2301      	movs	r3, #1
 8004a26:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004a28:	f001 fc14 	bl	8006254 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004a2c:	f000 fcd2 	bl	80053d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004a30:	f001 fbe0 	bl	80061f4 <vPortEnterCritical>
 8004a34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a36:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004a3a:	b25b      	sxtb	r3, r3
 8004a3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a40:	d103      	bne.n	8004a4a <xQueueSemaphoreTake+0x13a>
 8004a42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a44:	2200      	movs	r2, #0
 8004a46:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a4c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004a50:	b25b      	sxtb	r3, r3
 8004a52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a56:	d103      	bne.n	8004a60 <xQueueSemaphoreTake+0x150>
 8004a58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004a60:	f001 fbf8 	bl	8006254 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004a64:	463a      	mov	r2, r7
 8004a66:	f107 030c 	add.w	r3, r7, #12
 8004a6a:	4611      	mov	r1, r2
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	f000 ff45 	bl	80058fc <xTaskCheckForTimeOut>
 8004a72:	4603      	mov	r3, r0
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d132      	bne.n	8004ade <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004a78:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004a7a:	f000 f96d 	bl	8004d58 <prvIsQueueEmpty>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d026      	beq.n	8004ad2 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004a84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d109      	bne.n	8004aa0 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8004a8c:	f001 fbb2 	bl	80061f4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a92:	689b      	ldr	r3, [r3, #8]
 8004a94:	4618      	mov	r0, r3
 8004a96:	f001 f879 	bl	8005b8c <xTaskPriorityInherit>
 8004a9a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8004a9c:	f001 fbda 	bl	8006254 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004aa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004aa2:	3324      	adds	r3, #36	; 0x24
 8004aa4:	683a      	ldr	r2, [r7, #0]
 8004aa6:	4611      	mov	r1, r2
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	f000 fe8b 	bl	80057c4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004aae:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004ab0:	f000 f900 	bl	8004cb4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004ab4:	f000 fc9c 	bl	80053f0 <xTaskResumeAll>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	f47f af68 	bne.w	8004990 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8004ac0:	4b18      	ldr	r3, [pc, #96]	; (8004b24 <xQueueSemaphoreTake+0x214>)
 8004ac2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ac6:	601a      	str	r2, [r3, #0]
 8004ac8:	f3bf 8f4f 	dsb	sy
 8004acc:	f3bf 8f6f 	isb	sy
 8004ad0:	e75e      	b.n	8004990 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004ad2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004ad4:	f000 f8ee 	bl	8004cb4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004ad8:	f000 fc8a 	bl	80053f0 <xTaskResumeAll>
 8004adc:	e758      	b.n	8004990 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004ade:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004ae0:	f000 f8e8 	bl	8004cb4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004ae4:	f000 fc84 	bl	80053f0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004ae8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004aea:	f000 f935 	bl	8004d58 <prvIsQueueEmpty>
 8004aee:	4603      	mov	r3, r0
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	f43f af4d 	beq.w	8004990 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004af6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d00d      	beq.n	8004b18 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8004afc:	f001 fb7a 	bl	80061f4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004b00:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004b02:	f000 f82f 	bl	8004b64 <prvGetDisinheritPriorityAfterTimeout>
 8004b06:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004b08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f001 f938 	bl	8005d84 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004b14:	f001 fb9e 	bl	8006254 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004b18:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	3738      	adds	r7, #56	; 0x38
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	bf00      	nop
 8004b24:	e000ed04 	.word	0xe000ed04

08004b28 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b084      	sub	sp, #16
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d10a      	bne.n	8004b4c <uxQueueMessagesWaiting+0x24>
	__asm volatile
 8004b36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b3a:	f383 8811 	msr	BASEPRI, r3
 8004b3e:	f3bf 8f6f 	isb	sy
 8004b42:	f3bf 8f4f 	dsb	sy
 8004b46:	60bb      	str	r3, [r7, #8]
}
 8004b48:	bf00      	nop
 8004b4a:	e7fe      	b.n	8004b4a <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 8004b4c:	f001 fb52 	bl	80061f4 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b54:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8004b56:	f001 fb7d 	bl	8006254 <vPortExitCritical>

	return uxReturn;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	3710      	adds	r7, #16
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}

08004b64 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8004b64:	b480      	push	{r7}
 8004b66:	b085      	sub	sp, #20
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d006      	beq.n	8004b82 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f1c3 0307 	rsb	r3, r3, #7
 8004b7e:	60fb      	str	r3, [r7, #12]
 8004b80:	e001      	b.n	8004b86 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004b82:	2300      	movs	r3, #0
 8004b84:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8004b86:	68fb      	ldr	r3, [r7, #12]
	}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3714      	adds	r7, #20
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b92:	4770      	bx	lr

08004b94 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b086      	sub	sp, #24
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	60f8      	str	r0, [r7, #12]
 8004b9c:	60b9      	str	r1, [r7, #8]
 8004b9e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ba8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d10d      	bne.n	8004bce <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d14d      	bne.n	8004c56 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f001 f85a 	bl	8005c78 <xTaskPriorityDisinherit>
 8004bc4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	609a      	str	r2, [r3, #8]
 8004bcc:	e043      	b.n	8004c56 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d119      	bne.n	8004c08 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	6858      	ldr	r0, [r3, #4]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bdc:	461a      	mov	r2, r3
 8004bde:	68b9      	ldr	r1, [r7, #8]
 8004be0:	f002 f82b 	bl	8006c3a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	685a      	ldr	r2, [r3, #4]
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bec:	441a      	add	r2, r3
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	685a      	ldr	r2, [r3, #4]
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	429a      	cmp	r2, r3
 8004bfc:	d32b      	bcc.n	8004c56 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681a      	ldr	r2, [r3, #0]
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	605a      	str	r2, [r3, #4]
 8004c06:	e026      	b.n	8004c56 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	68d8      	ldr	r0, [r3, #12]
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c10:	461a      	mov	r2, r3
 8004c12:	68b9      	ldr	r1, [r7, #8]
 8004c14:	f002 f811 	bl	8006c3a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	68da      	ldr	r2, [r3, #12]
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c20:	425b      	negs	r3, r3
 8004c22:	441a      	add	r2, r3
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	68da      	ldr	r2, [r3, #12]
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	429a      	cmp	r2, r3
 8004c32:	d207      	bcs.n	8004c44 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	689a      	ldr	r2, [r3, #8]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c3c:	425b      	negs	r3, r3
 8004c3e:	441a      	add	r2, r3
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2b02      	cmp	r3, #2
 8004c48:	d105      	bne.n	8004c56 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004c4a:	693b      	ldr	r3, [r7, #16]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d002      	beq.n	8004c56 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	3b01      	subs	r3, #1
 8004c54:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004c56:	693b      	ldr	r3, [r7, #16]
 8004c58:	1c5a      	adds	r2, r3, #1
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004c5e:	697b      	ldr	r3, [r7, #20]
}
 8004c60:	4618      	mov	r0, r3
 8004c62:	3718      	adds	r7, #24
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bd80      	pop	{r7, pc}

08004c68 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b082      	sub	sp, #8
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
 8004c70:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d018      	beq.n	8004cac <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	68da      	ldr	r2, [r3, #12]
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c82:	441a      	add	r2, r3
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	68da      	ldr	r2, [r3, #12]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	429a      	cmp	r2, r3
 8004c92:	d303      	bcc.n	8004c9c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	68d9      	ldr	r1, [r3, #12]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ca4:	461a      	mov	r2, r3
 8004ca6:	6838      	ldr	r0, [r7, #0]
 8004ca8:	f001 ffc7 	bl	8006c3a <memcpy>
	}
}
 8004cac:	bf00      	nop
 8004cae:	3708      	adds	r7, #8
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd80      	pop	{r7, pc}

08004cb4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b084      	sub	sp, #16
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004cbc:	f001 fa9a 	bl	80061f4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004cc6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004cc8:	e011      	b.n	8004cee <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d012      	beq.n	8004cf8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	3324      	adds	r3, #36	; 0x24
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	f000 fd98 	bl	800580c <xTaskRemoveFromEventList>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d001      	beq.n	8004ce6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004ce2:	f000 fe6d 	bl	80059c0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004ce6:	7bfb      	ldrb	r3, [r7, #15]
 8004ce8:	3b01      	subs	r3, #1
 8004cea:	b2db      	uxtb	r3, r3
 8004cec:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004cee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	dce9      	bgt.n	8004cca <prvUnlockQueue+0x16>
 8004cf6:	e000      	b.n	8004cfa <prvUnlockQueue+0x46>
					break;
 8004cf8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	22ff      	movs	r2, #255	; 0xff
 8004cfe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004d02:	f001 faa7 	bl	8006254 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004d06:	f001 fa75 	bl	80061f4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004d10:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004d12:	e011      	b.n	8004d38 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	691b      	ldr	r3, [r3, #16]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d012      	beq.n	8004d42 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	3310      	adds	r3, #16
 8004d20:	4618      	mov	r0, r3
 8004d22:	f000 fd73 	bl	800580c <xTaskRemoveFromEventList>
 8004d26:	4603      	mov	r3, r0
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d001      	beq.n	8004d30 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004d2c:	f000 fe48 	bl	80059c0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004d30:	7bbb      	ldrb	r3, [r7, #14]
 8004d32:	3b01      	subs	r3, #1
 8004d34:	b2db      	uxtb	r3, r3
 8004d36:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004d38:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	dce9      	bgt.n	8004d14 <prvUnlockQueue+0x60>
 8004d40:	e000      	b.n	8004d44 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004d42:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	22ff      	movs	r2, #255	; 0xff
 8004d48:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004d4c:	f001 fa82 	bl	8006254 <vPortExitCritical>
}
 8004d50:	bf00      	nop
 8004d52:	3710      	adds	r7, #16
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bd80      	pop	{r7, pc}

08004d58 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b084      	sub	sp, #16
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004d60:	f001 fa48 	bl	80061f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d102      	bne.n	8004d72 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	60fb      	str	r3, [r7, #12]
 8004d70:	e001      	b.n	8004d76 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004d72:	2300      	movs	r3, #0
 8004d74:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004d76:	f001 fa6d 	bl	8006254 <vPortExitCritical>

	return xReturn;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
}
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	3710      	adds	r7, #16
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bd80      	pop	{r7, pc}

08004d84 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b084      	sub	sp, #16
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004d8c:	f001 fa32 	bl	80061f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d98:	429a      	cmp	r2, r3
 8004d9a:	d102      	bne.n	8004da2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	60fb      	str	r3, [r7, #12]
 8004da0:	e001      	b.n	8004da6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004da2:	2300      	movs	r3, #0
 8004da4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004da6:	f001 fa55 	bl	8006254 <vPortExitCritical>

	return xReturn;
 8004daa:	68fb      	ldr	r3, [r7, #12]
}
 8004dac:	4618      	mov	r0, r3
 8004dae:	3710      	adds	r7, #16
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bd80      	pop	{r7, pc}

08004db4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b08c      	sub	sp, #48	; 0x30
 8004db8:	af04      	add	r7, sp, #16
 8004dba:	60f8      	str	r0, [r7, #12]
 8004dbc:	60b9      	str	r1, [r7, #8]
 8004dbe:	603b      	str	r3, [r7, #0]
 8004dc0:	4613      	mov	r3, r2
 8004dc2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004dc4:	88fb      	ldrh	r3, [r7, #6]
 8004dc6:	009b      	lsls	r3, r3, #2
 8004dc8:	4618      	mov	r0, r3
 8004dca:	f001 faf5 	bl	80063b8 <pvPortMalloc>
 8004dce:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d00e      	beq.n	8004df4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004dd6:	20b4      	movs	r0, #180	; 0xb4
 8004dd8:	f001 faee 	bl	80063b8 <pvPortMalloc>
 8004ddc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004dde:	69fb      	ldr	r3, [r7, #28]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d003      	beq.n	8004dec <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004de4:	69fb      	ldr	r3, [r7, #28]
 8004de6:	697a      	ldr	r2, [r7, #20]
 8004de8:	631a      	str	r2, [r3, #48]	; 0x30
 8004dea:	e005      	b.n	8004df8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004dec:	6978      	ldr	r0, [r7, #20]
 8004dee:	f001 fbaf 	bl	8006550 <vPortFree>
 8004df2:	e001      	b.n	8004df8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004df4:	2300      	movs	r3, #0
 8004df6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004df8:	69fb      	ldr	r3, [r7, #28]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d013      	beq.n	8004e26 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004dfe:	88fa      	ldrh	r2, [r7, #6]
 8004e00:	2300      	movs	r3, #0
 8004e02:	9303      	str	r3, [sp, #12]
 8004e04:	69fb      	ldr	r3, [r7, #28]
 8004e06:	9302      	str	r3, [sp, #8]
 8004e08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e0a:	9301      	str	r3, [sp, #4]
 8004e0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e0e:	9300      	str	r3, [sp, #0]
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	68b9      	ldr	r1, [r7, #8]
 8004e14:	68f8      	ldr	r0, [r7, #12]
 8004e16:	f000 f80f 	bl	8004e38 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004e1a:	69f8      	ldr	r0, [r7, #28]
 8004e1c:	f000 f8aa 	bl	8004f74 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004e20:	2301      	movs	r3, #1
 8004e22:	61bb      	str	r3, [r7, #24]
 8004e24:	e002      	b.n	8004e2c <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004e26:	f04f 33ff 	mov.w	r3, #4294967295
 8004e2a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004e2c:	69bb      	ldr	r3, [r7, #24]
	}
 8004e2e:	4618      	mov	r0, r3
 8004e30:	3720      	adds	r7, #32
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}
	...

08004e38 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b088      	sub	sp, #32
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	60f8      	str	r0, [r7, #12]
 8004e40:	60b9      	str	r1, [r7, #8]
 8004e42:	607a      	str	r2, [r7, #4]
 8004e44:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004e46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004e50:	3b01      	subs	r3, #1
 8004e52:	009b      	lsls	r3, r3, #2
 8004e54:	4413      	add	r3, r2
 8004e56:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004e58:	69bb      	ldr	r3, [r7, #24]
 8004e5a:	f023 0307 	bic.w	r3, r3, #7
 8004e5e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004e60:	69bb      	ldr	r3, [r7, #24]
 8004e62:	f003 0307 	and.w	r3, r3, #7
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d00a      	beq.n	8004e80 <prvInitialiseNewTask+0x48>
	__asm volatile
 8004e6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e6e:	f383 8811 	msr	BASEPRI, r3
 8004e72:	f3bf 8f6f 	isb	sy
 8004e76:	f3bf 8f4f 	dsb	sy
 8004e7a:	617b      	str	r3, [r7, #20]
}
 8004e7c:	bf00      	nop
 8004e7e:	e7fe      	b.n	8004e7e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d01f      	beq.n	8004ec6 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004e86:	2300      	movs	r3, #0
 8004e88:	61fb      	str	r3, [r7, #28]
 8004e8a:	e012      	b.n	8004eb2 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004e8c:	68ba      	ldr	r2, [r7, #8]
 8004e8e:	69fb      	ldr	r3, [r7, #28]
 8004e90:	4413      	add	r3, r2
 8004e92:	7819      	ldrb	r1, [r3, #0]
 8004e94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e96:	69fb      	ldr	r3, [r7, #28]
 8004e98:	4413      	add	r3, r2
 8004e9a:	3334      	adds	r3, #52	; 0x34
 8004e9c:	460a      	mov	r2, r1
 8004e9e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004ea0:	68ba      	ldr	r2, [r7, #8]
 8004ea2:	69fb      	ldr	r3, [r7, #28]
 8004ea4:	4413      	add	r3, r2
 8004ea6:	781b      	ldrb	r3, [r3, #0]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d006      	beq.n	8004eba <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004eac:	69fb      	ldr	r3, [r7, #28]
 8004eae:	3301      	adds	r3, #1
 8004eb0:	61fb      	str	r3, [r7, #28]
 8004eb2:	69fb      	ldr	r3, [r7, #28]
 8004eb4:	2b0f      	cmp	r3, #15
 8004eb6:	d9e9      	bls.n	8004e8c <prvInitialiseNewTask+0x54>
 8004eb8:	e000      	b.n	8004ebc <prvInitialiseNewTask+0x84>
			{
				break;
 8004eba:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ec4:	e003      	b.n	8004ece <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004ec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ec8:	2200      	movs	r2, #0
 8004eca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004ece:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ed0:	2b06      	cmp	r3, #6
 8004ed2:	d901      	bls.n	8004ed8 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004ed4:	2306      	movs	r3, #6
 8004ed6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eda:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004edc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004ede:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ee0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ee2:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004ee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eec:	3304      	adds	r3, #4
 8004eee:	4618      	mov	r0, r3
 8004ef0:	f7ff f97a 	bl	80041e8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004ef4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ef6:	3318      	adds	r3, #24
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f7ff f975 	bl	80041e8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004efe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f02:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f06:	f1c3 0207 	rsb	r2, r3, #7
 8004f0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f0c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f12:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004f14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f16:	2200      	movs	r2, #0
 8004f18:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004f1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f1e:	2200      	movs	r2, #0
 8004f20:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004f24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f26:	334c      	adds	r3, #76	; 0x4c
 8004f28:	2260      	movs	r2, #96	; 0x60
 8004f2a:	2100      	movs	r1, #0
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	f001 fe92 	bl	8006c56 <memset>
 8004f32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f34:	4a0c      	ldr	r2, [pc, #48]	; (8004f68 <prvInitialiseNewTask+0x130>)
 8004f36:	651a      	str	r2, [r3, #80]	; 0x50
 8004f38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f3a:	4a0c      	ldr	r2, [pc, #48]	; (8004f6c <prvInitialiseNewTask+0x134>)
 8004f3c:	655a      	str	r2, [r3, #84]	; 0x54
 8004f3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f40:	4a0b      	ldr	r2, [pc, #44]	; (8004f70 <prvInitialiseNewTask+0x138>)
 8004f42:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004f44:	683a      	ldr	r2, [r7, #0]
 8004f46:	68f9      	ldr	r1, [r7, #12]
 8004f48:	69b8      	ldr	r0, [r7, #24]
 8004f4a:	f001 f823 	bl	8005f94 <pxPortInitialiseStack>
 8004f4e:	4602      	mov	r2, r0
 8004f50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f52:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004f54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d002      	beq.n	8004f60 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004f5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f5e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004f60:	bf00      	nop
 8004f62:	3720      	adds	r7, #32
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd80      	pop	{r7, pc}
 8004f68:	08007d24 	.word	0x08007d24
 8004f6c:	08007d44 	.word	0x08007d44
 8004f70:	08007d04 	.word	0x08007d04

08004f74 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b082      	sub	sp, #8
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004f7c:	f001 f93a 	bl	80061f4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004f80:	4b2a      	ldr	r3, [pc, #168]	; (800502c <prvAddNewTaskToReadyList+0xb8>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	3301      	adds	r3, #1
 8004f86:	4a29      	ldr	r2, [pc, #164]	; (800502c <prvAddNewTaskToReadyList+0xb8>)
 8004f88:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004f8a:	4b29      	ldr	r3, [pc, #164]	; (8005030 <prvAddNewTaskToReadyList+0xbc>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d109      	bne.n	8004fa6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004f92:	4a27      	ldr	r2, [pc, #156]	; (8005030 <prvAddNewTaskToReadyList+0xbc>)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004f98:	4b24      	ldr	r3, [pc, #144]	; (800502c <prvAddNewTaskToReadyList+0xb8>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	2b01      	cmp	r3, #1
 8004f9e:	d110      	bne.n	8004fc2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004fa0:	f000 fd32 	bl	8005a08 <prvInitialiseTaskLists>
 8004fa4:	e00d      	b.n	8004fc2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004fa6:	4b23      	ldr	r3, [pc, #140]	; (8005034 <prvAddNewTaskToReadyList+0xc0>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d109      	bne.n	8004fc2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004fae:	4b20      	ldr	r3, [pc, #128]	; (8005030 <prvAddNewTaskToReadyList+0xbc>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	d802      	bhi.n	8004fc2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004fbc:	4a1c      	ldr	r2, [pc, #112]	; (8005030 <prvAddNewTaskToReadyList+0xbc>)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004fc2:	4b1d      	ldr	r3, [pc, #116]	; (8005038 <prvAddNewTaskToReadyList+0xc4>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	3301      	adds	r3, #1
 8004fc8:	4a1b      	ldr	r2, [pc, #108]	; (8005038 <prvAddNewTaskToReadyList+0xc4>)
 8004fca:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fd0:	2201      	movs	r2, #1
 8004fd2:	409a      	lsls	r2, r3
 8004fd4:	4b19      	ldr	r3, [pc, #100]	; (800503c <prvAddNewTaskToReadyList+0xc8>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	4a18      	ldr	r2, [pc, #96]	; (800503c <prvAddNewTaskToReadyList+0xc8>)
 8004fdc:	6013      	str	r3, [r2, #0]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fe2:	4613      	mov	r3, r2
 8004fe4:	009b      	lsls	r3, r3, #2
 8004fe6:	4413      	add	r3, r2
 8004fe8:	009b      	lsls	r3, r3, #2
 8004fea:	4a15      	ldr	r2, [pc, #84]	; (8005040 <prvAddNewTaskToReadyList+0xcc>)
 8004fec:	441a      	add	r2, r3
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	3304      	adds	r3, #4
 8004ff2:	4619      	mov	r1, r3
 8004ff4:	4610      	mov	r0, r2
 8004ff6:	f7ff f904 	bl	8004202 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004ffa:	f001 f92b 	bl	8006254 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004ffe:	4b0d      	ldr	r3, [pc, #52]	; (8005034 <prvAddNewTaskToReadyList+0xc0>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d00e      	beq.n	8005024 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005006:	4b0a      	ldr	r3, [pc, #40]	; (8005030 <prvAddNewTaskToReadyList+0xbc>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005010:	429a      	cmp	r2, r3
 8005012:	d207      	bcs.n	8005024 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005014:	4b0b      	ldr	r3, [pc, #44]	; (8005044 <prvAddNewTaskToReadyList+0xd0>)
 8005016:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800501a:	601a      	str	r2, [r3, #0]
 800501c:	f3bf 8f4f 	dsb	sy
 8005020:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005024:	bf00      	nop
 8005026:	3708      	adds	r7, #8
 8005028:	46bd      	mov	sp, r7
 800502a:	bd80      	pop	{r7, pc}
 800502c:	200009f0 	.word	0x200009f0
 8005030:	200008f0 	.word	0x200008f0
 8005034:	200009fc 	.word	0x200009fc
 8005038:	20000a0c 	.word	0x20000a0c
 800503c:	200009f8 	.word	0x200009f8
 8005040:	200008f4 	.word	0x200008f4
 8005044:	e000ed04 	.word	0xe000ed04

08005048 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8005048:	b580      	push	{r7, lr}
 800504a:	b08a      	sub	sp, #40	; 0x28
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
 8005050:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8005052:	2300      	movs	r3, #0
 8005054:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d10a      	bne.n	8005072 <vTaskDelayUntil+0x2a>
	__asm volatile
 800505c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005060:	f383 8811 	msr	BASEPRI, r3
 8005064:	f3bf 8f6f 	isb	sy
 8005068:	f3bf 8f4f 	dsb	sy
 800506c:	617b      	str	r3, [r7, #20]
}
 800506e:	bf00      	nop
 8005070:	e7fe      	b.n	8005070 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d10a      	bne.n	800508e <vTaskDelayUntil+0x46>
	__asm volatile
 8005078:	f04f 0350 	mov.w	r3, #80	; 0x50
 800507c:	f383 8811 	msr	BASEPRI, r3
 8005080:	f3bf 8f6f 	isb	sy
 8005084:	f3bf 8f4f 	dsb	sy
 8005088:	613b      	str	r3, [r7, #16]
}
 800508a:	bf00      	nop
 800508c:	e7fe      	b.n	800508c <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800508e:	4b2a      	ldr	r3, [pc, #168]	; (8005138 <vTaskDelayUntil+0xf0>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d00a      	beq.n	80050ac <vTaskDelayUntil+0x64>
	__asm volatile
 8005096:	f04f 0350 	mov.w	r3, #80	; 0x50
 800509a:	f383 8811 	msr	BASEPRI, r3
 800509e:	f3bf 8f6f 	isb	sy
 80050a2:	f3bf 8f4f 	dsb	sy
 80050a6:	60fb      	str	r3, [r7, #12]
}
 80050a8:	bf00      	nop
 80050aa:	e7fe      	b.n	80050aa <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 80050ac:	f000 f992 	bl	80053d4 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80050b0:	4b22      	ldr	r3, [pc, #136]	; (800513c <vTaskDelayUntil+0xf4>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	683a      	ldr	r2, [r7, #0]
 80050bc:	4413      	add	r3, r2
 80050be:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	6a3a      	ldr	r2, [r7, #32]
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d20b      	bcs.n	80050e2 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	69fa      	ldr	r2, [r7, #28]
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d211      	bcs.n	80050f8 <vTaskDelayUntil+0xb0>
 80050d4:	69fa      	ldr	r2, [r7, #28]
 80050d6:	6a3b      	ldr	r3, [r7, #32]
 80050d8:	429a      	cmp	r2, r3
 80050da:	d90d      	bls.n	80050f8 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 80050dc:	2301      	movs	r3, #1
 80050de:	627b      	str	r3, [r7, #36]	; 0x24
 80050e0:	e00a      	b.n	80050f8 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	69fa      	ldr	r2, [r7, #28]
 80050e8:	429a      	cmp	r2, r3
 80050ea:	d303      	bcc.n	80050f4 <vTaskDelayUntil+0xac>
 80050ec:	69fa      	ldr	r2, [r7, #28]
 80050ee:	6a3b      	ldr	r3, [r7, #32]
 80050f0:	429a      	cmp	r2, r3
 80050f2:	d901      	bls.n	80050f8 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 80050f4:	2301      	movs	r3, #1
 80050f6:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	69fa      	ldr	r2, [r7, #28]
 80050fc:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80050fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005100:	2b00      	cmp	r3, #0
 8005102:	d006      	beq.n	8005112 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8005104:	69fa      	ldr	r2, [r7, #28]
 8005106:	6a3b      	ldr	r3, [r7, #32]
 8005108:	1ad3      	subs	r3, r2, r3
 800510a:	2100      	movs	r1, #0
 800510c:	4618      	mov	r0, r3
 800510e:	f000 fedb 	bl	8005ec8 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8005112:	f000 f96d 	bl	80053f0 <xTaskResumeAll>
 8005116:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005118:	69bb      	ldr	r3, [r7, #24]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d107      	bne.n	800512e <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800511e:	4b08      	ldr	r3, [pc, #32]	; (8005140 <vTaskDelayUntil+0xf8>)
 8005120:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005124:	601a      	str	r2, [r3, #0]
 8005126:	f3bf 8f4f 	dsb	sy
 800512a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800512e:	bf00      	nop
 8005130:	3728      	adds	r7, #40	; 0x28
 8005132:	46bd      	mov	sp, r7
 8005134:	bd80      	pop	{r7, pc}
 8005136:	bf00      	nop
 8005138:	20000a18 	.word	0x20000a18
 800513c:	200009f4 	.word	0x200009f4
 8005140:	e000ed04 	.word	0xe000ed04

08005144 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005144:	b580      	push	{r7, lr}
 8005146:	b084      	sub	sp, #16
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800514c:	2300      	movs	r3, #0
 800514e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d017      	beq.n	8005186 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005156:	4b13      	ldr	r3, [pc, #76]	; (80051a4 <vTaskDelay+0x60>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d00a      	beq.n	8005174 <vTaskDelay+0x30>
	__asm volatile
 800515e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005162:	f383 8811 	msr	BASEPRI, r3
 8005166:	f3bf 8f6f 	isb	sy
 800516a:	f3bf 8f4f 	dsb	sy
 800516e:	60bb      	str	r3, [r7, #8]
}
 8005170:	bf00      	nop
 8005172:	e7fe      	b.n	8005172 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005174:	f000 f92e 	bl	80053d4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005178:	2100      	movs	r1, #0
 800517a:	6878      	ldr	r0, [r7, #4]
 800517c:	f000 fea4 	bl	8005ec8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005180:	f000 f936 	bl	80053f0 <xTaskResumeAll>
 8005184:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d107      	bne.n	800519c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800518c:	4b06      	ldr	r3, [pc, #24]	; (80051a8 <vTaskDelay+0x64>)
 800518e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005192:	601a      	str	r2, [r3, #0]
 8005194:	f3bf 8f4f 	dsb	sy
 8005198:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800519c:	bf00      	nop
 800519e:	3710      	adds	r7, #16
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}
 80051a4:	20000a18 	.word	0x20000a18
 80051a8:	e000ed04 	.word	0xe000ed04

080051ac <uxTaskPriorityGet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGet( const TaskHandle_t xTask )
	{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b084      	sub	sp, #16
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
	TCB_t const *pxTCB;
	UBaseType_t uxReturn;

		taskENTER_CRITICAL();
 80051b4:	f001 f81e 	bl	80061f4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the task
			that called uxTaskPriorityGet() that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d102      	bne.n	80051c4 <uxTaskPriorityGet+0x18>
 80051be:	4b07      	ldr	r3, [pc, #28]	; (80051dc <uxTaskPriorityGet+0x30>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	e000      	b.n	80051c6 <uxTaskPriorityGet+0x1a>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	60fb      	str	r3, [r7, #12]
			uxReturn = pxTCB->uxPriority;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051cc:	60bb      	str	r3, [r7, #8]
		}
		taskEXIT_CRITICAL();
 80051ce:	f001 f841 	bl	8006254 <vPortExitCritical>

		return uxReturn;
 80051d2:	68bb      	ldr	r3, [r7, #8]
	}
 80051d4:	4618      	mov	r0, r3
 80051d6:	3710      	adds	r7, #16
 80051d8:	46bd      	mov	sp, r7
 80051da:	bd80      	pop	{r7, pc}
 80051dc:	200008f0 	.word	0x200008f0

080051e0 <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b088      	sub	sp, #32
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
 80051e8:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
 80051ea:	2300      	movs	r3, #0
 80051ec:	61fb      	str	r3, [r7, #28]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	2b06      	cmp	r3, #6
 80051f2:	d90a      	bls.n	800520a <vTaskPrioritySet+0x2a>
	__asm volatile
 80051f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051f8:	f383 8811 	msr	BASEPRI, r3
 80051fc:	f3bf 8f6f 	isb	sy
 8005200:	f3bf 8f4f 	dsb	sy
 8005204:	60fb      	str	r3, [r7, #12]
}
 8005206:	bf00      	nop
 8005208:	e7fe      	b.n	8005208 <vTaskPrioritySet+0x28>

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	2b06      	cmp	r3, #6
 800520e:	d901      	bls.n	8005214 <vTaskPrioritySet+0x34>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005210:	2306      	movs	r3, #6
 8005212:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
 8005214:	f000 ffee 	bl	80061f4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d102      	bne.n	8005224 <vTaskPrioritySet+0x44>
 800521e:	4b41      	ldr	r3, [pc, #260]	; (8005324 <vTaskPrioritySet+0x144>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	e000      	b.n	8005226 <vTaskPrioritySet+0x46>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	61bb      	str	r3, [r7, #24]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
 8005228:	69bb      	ldr	r3, [r7, #24]
 800522a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800522c:	617b      	str	r3, [r7, #20]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
 800522e:	697a      	ldr	r2, [r7, #20]
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	429a      	cmp	r2, r3
 8005234:	d06f      	beq.n	8005316 <vTaskPrioritySet+0x136>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
 8005236:	683a      	ldr	r2, [r7, #0]
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	429a      	cmp	r2, r3
 800523c:	d90d      	bls.n	800525a <vTaskPrioritySet+0x7a>
				{
					if( pxTCB != pxCurrentTCB )
 800523e:	4b39      	ldr	r3, [pc, #228]	; (8005324 <vTaskPrioritySet+0x144>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	69ba      	ldr	r2, [r7, #24]
 8005244:	429a      	cmp	r2, r3
 8005246:	d00f      	beq.n	8005268 <vTaskPrioritySet+0x88>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
 8005248:	4b36      	ldr	r3, [pc, #216]	; (8005324 <vTaskPrioritySet+0x144>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800524e:	683a      	ldr	r2, [r7, #0]
 8005250:	429a      	cmp	r2, r3
 8005252:	d309      	bcc.n	8005268 <vTaskPrioritySet+0x88>
						{
							xYieldRequired = pdTRUE;
 8005254:	2301      	movs	r3, #1
 8005256:	61fb      	str	r3, [r7, #28]
 8005258:	e006      	b.n	8005268 <vTaskPrioritySet+0x88>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
 800525a:	4b32      	ldr	r3, [pc, #200]	; (8005324 <vTaskPrioritySet+0x144>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	69ba      	ldr	r2, [r7, #24]
 8005260:	429a      	cmp	r2, r3
 8005262:	d101      	bne.n	8005268 <vTaskPrioritySet+0x88>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
 8005264:	2301      	movs	r3, #1
 8005266:	61fb      	str	r3, [r7, #28]
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005268:	69bb      	ldr	r3, [r7, #24]
 800526a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800526c:	613b      	str	r3, [r7, #16]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
 800526e:	69bb      	ldr	r3, [r7, #24]
 8005270:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005272:	69bb      	ldr	r3, [r7, #24]
 8005274:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005276:	429a      	cmp	r2, r3
 8005278:	d102      	bne.n	8005280 <vTaskPrioritySet+0xa0>
					{
						pxTCB->uxPriority = uxNewPriority;
 800527a:	69bb      	ldr	r3, [r7, #24]
 800527c:	683a      	ldr	r2, [r7, #0]
 800527e:	62da      	str	r2, [r3, #44]	; 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
 8005280:	69bb      	ldr	r3, [r7, #24]
 8005282:	683a      	ldr	r2, [r7, #0]
 8005284:	645a      	str	r2, [r3, #68]	; 0x44
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005286:	69bb      	ldr	r3, [r7, #24]
 8005288:	699b      	ldr	r3, [r3, #24]
 800528a:	2b00      	cmp	r3, #0
 800528c:	db04      	blt.n	8005298 <vTaskPrioritySet+0xb8>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	f1c3 0207 	rsb	r2, r3, #7
 8005294:	69bb      	ldr	r3, [r7, #24]
 8005296:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change its priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005298:	69bb      	ldr	r3, [r7, #24]
 800529a:	6959      	ldr	r1, [r3, #20]
 800529c:	693a      	ldr	r2, [r7, #16]
 800529e:	4613      	mov	r3, r2
 80052a0:	009b      	lsls	r3, r3, #2
 80052a2:	4413      	add	r3, r2
 80052a4:	009b      	lsls	r3, r3, #2
 80052a6:	4a20      	ldr	r2, [pc, #128]	; (8005328 <vTaskPrioritySet+0x148>)
 80052a8:	4413      	add	r3, r2
 80052aa:	4299      	cmp	r1, r3
 80052ac:	d128      	bne.n	8005300 <vTaskPrioritySet+0x120>
				{
					/* The task is currently in its ready list - remove before
					adding it to it's new ready list.  As we are in a critical
					section we can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80052ae:	69bb      	ldr	r3, [r7, #24]
 80052b0:	3304      	adds	r3, #4
 80052b2:	4618      	mov	r0, r3
 80052b4:	f7ff f802 	bl	80042bc <uxListRemove>
 80052b8:	4603      	mov	r3, r0
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d109      	bne.n	80052d2 <vTaskPrioritySet+0xf2>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( uxPriorityUsedOnEntry, uxTopReadyPriority );
 80052be:	2201      	movs	r2, #1
 80052c0:	693b      	ldr	r3, [r7, #16]
 80052c2:	fa02 f303 	lsl.w	r3, r2, r3
 80052c6:	43da      	mvns	r2, r3
 80052c8:	4b18      	ldr	r3, [pc, #96]	; (800532c <vTaskPrioritySet+0x14c>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4013      	ands	r3, r2
 80052ce:	4a17      	ldr	r2, [pc, #92]	; (800532c <vTaskPrioritySet+0x14c>)
 80052d0:	6013      	str	r3, [r2, #0]
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
 80052d2:	69bb      	ldr	r3, [r7, #24]
 80052d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052d6:	2201      	movs	r2, #1
 80052d8:	409a      	lsls	r2, r3
 80052da:	4b14      	ldr	r3, [pc, #80]	; (800532c <vTaskPrioritySet+0x14c>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4313      	orrs	r3, r2
 80052e0:	4a12      	ldr	r2, [pc, #72]	; (800532c <vTaskPrioritySet+0x14c>)
 80052e2:	6013      	str	r3, [r2, #0]
 80052e4:	69bb      	ldr	r3, [r7, #24]
 80052e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052e8:	4613      	mov	r3, r2
 80052ea:	009b      	lsls	r3, r3, #2
 80052ec:	4413      	add	r3, r2
 80052ee:	009b      	lsls	r3, r3, #2
 80052f0:	4a0d      	ldr	r2, [pc, #52]	; (8005328 <vTaskPrioritySet+0x148>)
 80052f2:	441a      	add	r2, r3
 80052f4:	69bb      	ldr	r3, [r7, #24]
 80052f6:	3304      	adds	r3, #4
 80052f8:	4619      	mov	r1, r3
 80052fa:	4610      	mov	r0, r2
 80052fc:	f7fe ff81 	bl	8004202 <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired != pdFALSE )
 8005300:	69fb      	ldr	r3, [r7, #28]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d007      	beq.n	8005316 <vTaskPrioritySet+0x136>
				{
					taskYIELD_IF_USING_PREEMPTION();
 8005306:	4b0a      	ldr	r3, [pc, #40]	; (8005330 <vTaskPrioritySet+0x150>)
 8005308:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800530c:	601a      	str	r2, [r3, #0]
 800530e:	f3bf 8f4f 	dsb	sy
 8005312:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
 8005316:	f000 ff9d 	bl	8006254 <vPortExitCritical>
	}
 800531a:	bf00      	nop
 800531c:	3720      	adds	r7, #32
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}
 8005322:	bf00      	nop
 8005324:	200008f0 	.word	0x200008f0
 8005328:	200008f4 	.word	0x200008f4
 800532c:	200009f8 	.word	0x200009f8
 8005330:	e000ed04 	.word	0xe000ed04

08005334 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b086      	sub	sp, #24
 8005338:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800533a:	4b1e      	ldr	r3, [pc, #120]	; (80053b4 <vTaskStartScheduler+0x80>)
 800533c:	9301      	str	r3, [sp, #4]
 800533e:	2300      	movs	r3, #0
 8005340:	9300      	str	r3, [sp, #0]
 8005342:	2300      	movs	r3, #0
 8005344:	2280      	movs	r2, #128	; 0x80
 8005346:	491c      	ldr	r1, [pc, #112]	; (80053b8 <vTaskStartScheduler+0x84>)
 8005348:	481c      	ldr	r0, [pc, #112]	; (80053bc <vTaskStartScheduler+0x88>)
 800534a:	f7ff fd33 	bl	8004db4 <xTaskCreate>
 800534e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	2b01      	cmp	r3, #1
 8005354:	d11b      	bne.n	800538e <vTaskStartScheduler+0x5a>
	__asm volatile
 8005356:	f04f 0350 	mov.w	r3, #80	; 0x50
 800535a:	f383 8811 	msr	BASEPRI, r3
 800535e:	f3bf 8f6f 	isb	sy
 8005362:	f3bf 8f4f 	dsb	sy
 8005366:	60bb      	str	r3, [r7, #8]
}
 8005368:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800536a:	4b15      	ldr	r3, [pc, #84]	; (80053c0 <vTaskStartScheduler+0x8c>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	334c      	adds	r3, #76	; 0x4c
 8005370:	4a14      	ldr	r2, [pc, #80]	; (80053c4 <vTaskStartScheduler+0x90>)
 8005372:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005374:	4b14      	ldr	r3, [pc, #80]	; (80053c8 <vTaskStartScheduler+0x94>)
 8005376:	f04f 32ff 	mov.w	r2, #4294967295
 800537a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800537c:	4b13      	ldr	r3, [pc, #76]	; (80053cc <vTaskStartScheduler+0x98>)
 800537e:	2201      	movs	r2, #1
 8005380:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005382:	4b13      	ldr	r3, [pc, #76]	; (80053d0 <vTaskStartScheduler+0x9c>)
 8005384:	2200      	movs	r2, #0
 8005386:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005388:	f000 fe92 	bl	80060b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800538c:	e00e      	b.n	80053ac <vTaskStartScheduler+0x78>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005394:	d10a      	bne.n	80053ac <vTaskStartScheduler+0x78>
	__asm volatile
 8005396:	f04f 0350 	mov.w	r3, #80	; 0x50
 800539a:	f383 8811 	msr	BASEPRI, r3
 800539e:	f3bf 8f6f 	isb	sy
 80053a2:	f3bf 8f4f 	dsb	sy
 80053a6:	607b      	str	r3, [r7, #4]
}
 80053a8:	bf00      	nop
 80053aa:	e7fe      	b.n	80053aa <vTaskStartScheduler+0x76>
}
 80053ac:	bf00      	nop
 80053ae:	3710      	adds	r7, #16
 80053b0:	46bd      	mov	sp, r7
 80053b2:	bd80      	pop	{r7, pc}
 80053b4:	20000a14 	.word	0x20000a14
 80053b8:	08007cb4 	.word	0x08007cb4
 80053bc:	080059d9 	.word	0x080059d9
 80053c0:	200008f0 	.word	0x200008f0
 80053c4:	20000070 	.word	0x20000070
 80053c8:	20000a10 	.word	0x20000a10
 80053cc:	200009fc 	.word	0x200009fc
 80053d0:	200009f4 	.word	0x200009f4

080053d4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80053d4:	b480      	push	{r7}
 80053d6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80053d8:	4b04      	ldr	r3, [pc, #16]	; (80053ec <vTaskSuspendAll+0x18>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	3301      	adds	r3, #1
 80053de:	4a03      	ldr	r2, [pc, #12]	; (80053ec <vTaskSuspendAll+0x18>)
 80053e0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80053e2:	bf00      	nop
 80053e4:	46bd      	mov	sp, r7
 80053e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ea:	4770      	bx	lr
 80053ec:	20000a18 	.word	0x20000a18

080053f0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b084      	sub	sp, #16
 80053f4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80053f6:	2300      	movs	r3, #0
 80053f8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80053fa:	2300      	movs	r3, #0
 80053fc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80053fe:	4b41      	ldr	r3, [pc, #260]	; (8005504 <xTaskResumeAll+0x114>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	2b00      	cmp	r3, #0
 8005404:	d10a      	bne.n	800541c <xTaskResumeAll+0x2c>
	__asm volatile
 8005406:	f04f 0350 	mov.w	r3, #80	; 0x50
 800540a:	f383 8811 	msr	BASEPRI, r3
 800540e:	f3bf 8f6f 	isb	sy
 8005412:	f3bf 8f4f 	dsb	sy
 8005416:	603b      	str	r3, [r7, #0]
}
 8005418:	bf00      	nop
 800541a:	e7fe      	b.n	800541a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800541c:	f000 feea 	bl	80061f4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005420:	4b38      	ldr	r3, [pc, #224]	; (8005504 <xTaskResumeAll+0x114>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	3b01      	subs	r3, #1
 8005426:	4a37      	ldr	r2, [pc, #220]	; (8005504 <xTaskResumeAll+0x114>)
 8005428:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800542a:	4b36      	ldr	r3, [pc, #216]	; (8005504 <xTaskResumeAll+0x114>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d161      	bne.n	80054f6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005432:	4b35      	ldr	r3, [pc, #212]	; (8005508 <xTaskResumeAll+0x118>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d05d      	beq.n	80054f6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800543a:	e02e      	b.n	800549a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800543c:	4b33      	ldr	r3, [pc, #204]	; (800550c <xTaskResumeAll+0x11c>)
 800543e:	68db      	ldr	r3, [r3, #12]
 8005440:	68db      	ldr	r3, [r3, #12]
 8005442:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	3318      	adds	r3, #24
 8005448:	4618      	mov	r0, r3
 800544a:	f7fe ff37 	bl	80042bc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	3304      	adds	r3, #4
 8005452:	4618      	mov	r0, r3
 8005454:	f7fe ff32 	bl	80042bc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800545c:	2201      	movs	r2, #1
 800545e:	409a      	lsls	r2, r3
 8005460:	4b2b      	ldr	r3, [pc, #172]	; (8005510 <xTaskResumeAll+0x120>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4313      	orrs	r3, r2
 8005466:	4a2a      	ldr	r2, [pc, #168]	; (8005510 <xTaskResumeAll+0x120>)
 8005468:	6013      	str	r3, [r2, #0]
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800546e:	4613      	mov	r3, r2
 8005470:	009b      	lsls	r3, r3, #2
 8005472:	4413      	add	r3, r2
 8005474:	009b      	lsls	r3, r3, #2
 8005476:	4a27      	ldr	r2, [pc, #156]	; (8005514 <xTaskResumeAll+0x124>)
 8005478:	441a      	add	r2, r3
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	3304      	adds	r3, #4
 800547e:	4619      	mov	r1, r3
 8005480:	4610      	mov	r0, r2
 8005482:	f7fe febe 	bl	8004202 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800548a:	4b23      	ldr	r3, [pc, #140]	; (8005518 <xTaskResumeAll+0x128>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005490:	429a      	cmp	r2, r3
 8005492:	d302      	bcc.n	800549a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005494:	4b21      	ldr	r3, [pc, #132]	; (800551c <xTaskResumeAll+0x12c>)
 8005496:	2201      	movs	r2, #1
 8005498:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800549a:	4b1c      	ldr	r3, [pc, #112]	; (800550c <xTaskResumeAll+0x11c>)
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d1cc      	bne.n	800543c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d001      	beq.n	80054ac <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80054a8:	f000 fb32 	bl	8005b10 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80054ac:	4b1c      	ldr	r3, [pc, #112]	; (8005520 <xTaskResumeAll+0x130>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d010      	beq.n	80054da <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80054b8:	f000 f86a 	bl	8005590 <xTaskIncrementTick>
 80054bc:	4603      	mov	r3, r0
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d002      	beq.n	80054c8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80054c2:	4b16      	ldr	r3, [pc, #88]	; (800551c <xTaskResumeAll+0x12c>)
 80054c4:	2201      	movs	r2, #1
 80054c6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	3b01      	subs	r3, #1
 80054cc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d1f1      	bne.n	80054b8 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 80054d4:	4b12      	ldr	r3, [pc, #72]	; (8005520 <xTaskResumeAll+0x130>)
 80054d6:	2200      	movs	r2, #0
 80054d8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80054da:	4b10      	ldr	r3, [pc, #64]	; (800551c <xTaskResumeAll+0x12c>)
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d009      	beq.n	80054f6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80054e2:	2301      	movs	r3, #1
 80054e4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80054e6:	4b0f      	ldr	r3, [pc, #60]	; (8005524 <xTaskResumeAll+0x134>)
 80054e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80054ec:	601a      	str	r2, [r3, #0]
 80054ee:	f3bf 8f4f 	dsb	sy
 80054f2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80054f6:	f000 fead 	bl	8006254 <vPortExitCritical>

	return xAlreadyYielded;
 80054fa:	68bb      	ldr	r3, [r7, #8]
}
 80054fc:	4618      	mov	r0, r3
 80054fe:	3710      	adds	r7, #16
 8005500:	46bd      	mov	sp, r7
 8005502:	bd80      	pop	{r7, pc}
 8005504:	20000a18 	.word	0x20000a18
 8005508:	200009f0 	.word	0x200009f0
 800550c:	200009b0 	.word	0x200009b0
 8005510:	200009f8 	.word	0x200009f8
 8005514:	200008f4 	.word	0x200008f4
 8005518:	200008f0 	.word	0x200008f0
 800551c:	20000a04 	.word	0x20000a04
 8005520:	20000a00 	.word	0x20000a00
 8005524:	e000ed04 	.word	0xe000ed04

08005528 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005528:	b480      	push	{r7}
 800552a:	b083      	sub	sp, #12
 800552c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800552e:	4b05      	ldr	r3, [pc, #20]	; (8005544 <xTaskGetTickCount+0x1c>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005534:	687b      	ldr	r3, [r7, #4]
}
 8005536:	4618      	mov	r0, r3
 8005538:	370c      	adds	r7, #12
 800553a:	46bd      	mov	sp, r7
 800553c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005540:	4770      	bx	lr
 8005542:	bf00      	nop
 8005544:	200009f4 	.word	0x200009f4

08005548 <pcTaskGetName>:
	return uxCurrentNumberOfTasks;
}
/*-----------------------------------------------------------*/

char *pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8005548:	b480      	push	{r7}
 800554a:	b085      	sub	sp, #20
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
TCB_t *pxTCB;

	/* If null is passed in here then the name of the calling task is being
	queried. */
	pxTCB = prvGetTCBFromHandle( xTaskToQuery );
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d102      	bne.n	800555c <pcTaskGetName+0x14>
 8005556:	4b0d      	ldr	r3, [pc, #52]	; (800558c <pcTaskGetName+0x44>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	e000      	b.n	800555e <pcTaskGetName+0x16>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	60fb      	str	r3, [r7, #12]
	configASSERT( pxTCB );
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d10a      	bne.n	800557c <pcTaskGetName+0x34>
	__asm volatile
 8005566:	f04f 0350 	mov.w	r3, #80	; 0x50
 800556a:	f383 8811 	msr	BASEPRI, r3
 800556e:	f3bf 8f6f 	isb	sy
 8005572:	f3bf 8f4f 	dsb	sy
 8005576:	60bb      	str	r3, [r7, #8]
}
 8005578:	bf00      	nop
 800557a:	e7fe      	b.n	800557a <pcTaskGetName+0x32>
	return &( pxTCB->pcTaskName[ 0 ] );
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	3334      	adds	r3, #52	; 0x34
}
 8005580:	4618      	mov	r0, r3
 8005582:	3714      	adds	r7, #20
 8005584:	46bd      	mov	sp, r7
 8005586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558a:	4770      	bx	lr
 800558c:	200008f0 	.word	0x200008f0

08005590 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b086      	sub	sp, #24
 8005594:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005596:	2300      	movs	r3, #0
 8005598:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800559a:	4b4e      	ldr	r3, [pc, #312]	; (80056d4 <xTaskIncrementTick+0x144>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	f040 808e 	bne.w	80056c0 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80055a4:	4b4c      	ldr	r3, [pc, #304]	; (80056d8 <xTaskIncrementTick+0x148>)
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	3301      	adds	r3, #1
 80055aa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80055ac:	4a4a      	ldr	r2, [pc, #296]	; (80056d8 <xTaskIncrementTick+0x148>)
 80055ae:	693b      	ldr	r3, [r7, #16]
 80055b0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80055b2:	693b      	ldr	r3, [r7, #16]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d120      	bne.n	80055fa <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80055b8:	4b48      	ldr	r3, [pc, #288]	; (80056dc <xTaskIncrementTick+0x14c>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d00a      	beq.n	80055d8 <xTaskIncrementTick+0x48>
	__asm volatile
 80055c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055c6:	f383 8811 	msr	BASEPRI, r3
 80055ca:	f3bf 8f6f 	isb	sy
 80055ce:	f3bf 8f4f 	dsb	sy
 80055d2:	603b      	str	r3, [r7, #0]
}
 80055d4:	bf00      	nop
 80055d6:	e7fe      	b.n	80055d6 <xTaskIncrementTick+0x46>
 80055d8:	4b40      	ldr	r3, [pc, #256]	; (80056dc <xTaskIncrementTick+0x14c>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	60fb      	str	r3, [r7, #12]
 80055de:	4b40      	ldr	r3, [pc, #256]	; (80056e0 <xTaskIncrementTick+0x150>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a3e      	ldr	r2, [pc, #248]	; (80056dc <xTaskIncrementTick+0x14c>)
 80055e4:	6013      	str	r3, [r2, #0]
 80055e6:	4a3e      	ldr	r2, [pc, #248]	; (80056e0 <xTaskIncrementTick+0x150>)
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	6013      	str	r3, [r2, #0]
 80055ec:	4b3d      	ldr	r3, [pc, #244]	; (80056e4 <xTaskIncrementTick+0x154>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	3301      	adds	r3, #1
 80055f2:	4a3c      	ldr	r2, [pc, #240]	; (80056e4 <xTaskIncrementTick+0x154>)
 80055f4:	6013      	str	r3, [r2, #0]
 80055f6:	f000 fa8b 	bl	8005b10 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80055fa:	4b3b      	ldr	r3, [pc, #236]	; (80056e8 <xTaskIncrementTick+0x158>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	693a      	ldr	r2, [r7, #16]
 8005600:	429a      	cmp	r2, r3
 8005602:	d348      	bcc.n	8005696 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005604:	4b35      	ldr	r3, [pc, #212]	; (80056dc <xTaskIncrementTick+0x14c>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d104      	bne.n	8005618 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800560e:	4b36      	ldr	r3, [pc, #216]	; (80056e8 <xTaskIncrementTick+0x158>)
 8005610:	f04f 32ff 	mov.w	r2, #4294967295
 8005614:	601a      	str	r2, [r3, #0]
					break;
 8005616:	e03e      	b.n	8005696 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005618:	4b30      	ldr	r3, [pc, #192]	; (80056dc <xTaskIncrementTick+0x14c>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	68db      	ldr	r3, [r3, #12]
 800561e:	68db      	ldr	r3, [r3, #12]
 8005620:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005622:	68bb      	ldr	r3, [r7, #8]
 8005624:	685b      	ldr	r3, [r3, #4]
 8005626:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005628:	693a      	ldr	r2, [r7, #16]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	429a      	cmp	r2, r3
 800562e:	d203      	bcs.n	8005638 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005630:	4a2d      	ldr	r2, [pc, #180]	; (80056e8 <xTaskIncrementTick+0x158>)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005636:	e02e      	b.n	8005696 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005638:	68bb      	ldr	r3, [r7, #8]
 800563a:	3304      	adds	r3, #4
 800563c:	4618      	mov	r0, r3
 800563e:	f7fe fe3d 	bl	80042bc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005646:	2b00      	cmp	r3, #0
 8005648:	d004      	beq.n	8005654 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	3318      	adds	r3, #24
 800564e:	4618      	mov	r0, r3
 8005650:	f7fe fe34 	bl	80042bc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005658:	2201      	movs	r2, #1
 800565a:	409a      	lsls	r2, r3
 800565c:	4b23      	ldr	r3, [pc, #140]	; (80056ec <xTaskIncrementTick+0x15c>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4313      	orrs	r3, r2
 8005662:	4a22      	ldr	r2, [pc, #136]	; (80056ec <xTaskIncrementTick+0x15c>)
 8005664:	6013      	str	r3, [r2, #0]
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800566a:	4613      	mov	r3, r2
 800566c:	009b      	lsls	r3, r3, #2
 800566e:	4413      	add	r3, r2
 8005670:	009b      	lsls	r3, r3, #2
 8005672:	4a1f      	ldr	r2, [pc, #124]	; (80056f0 <xTaskIncrementTick+0x160>)
 8005674:	441a      	add	r2, r3
 8005676:	68bb      	ldr	r3, [r7, #8]
 8005678:	3304      	adds	r3, #4
 800567a:	4619      	mov	r1, r3
 800567c:	4610      	mov	r0, r2
 800567e:	f7fe fdc0 	bl	8004202 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005682:	68bb      	ldr	r3, [r7, #8]
 8005684:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005686:	4b1b      	ldr	r3, [pc, #108]	; (80056f4 <xTaskIncrementTick+0x164>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800568c:	429a      	cmp	r2, r3
 800568e:	d3b9      	bcc.n	8005604 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005690:	2301      	movs	r3, #1
 8005692:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005694:	e7b6      	b.n	8005604 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005696:	4b17      	ldr	r3, [pc, #92]	; (80056f4 <xTaskIncrementTick+0x164>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800569c:	4914      	ldr	r1, [pc, #80]	; (80056f0 <xTaskIncrementTick+0x160>)
 800569e:	4613      	mov	r3, r2
 80056a0:	009b      	lsls	r3, r3, #2
 80056a2:	4413      	add	r3, r2
 80056a4:	009b      	lsls	r3, r3, #2
 80056a6:	440b      	add	r3, r1
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	2b01      	cmp	r3, #1
 80056ac:	d901      	bls.n	80056b2 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80056ae:	2301      	movs	r3, #1
 80056b0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80056b2:	4b11      	ldr	r3, [pc, #68]	; (80056f8 <xTaskIncrementTick+0x168>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d007      	beq.n	80056ca <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80056ba:	2301      	movs	r3, #1
 80056bc:	617b      	str	r3, [r7, #20]
 80056be:	e004      	b.n	80056ca <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80056c0:	4b0e      	ldr	r3, [pc, #56]	; (80056fc <xTaskIncrementTick+0x16c>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	3301      	adds	r3, #1
 80056c6:	4a0d      	ldr	r2, [pc, #52]	; (80056fc <xTaskIncrementTick+0x16c>)
 80056c8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80056ca:	697b      	ldr	r3, [r7, #20]
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	3718      	adds	r7, #24
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}
 80056d4:	20000a18 	.word	0x20000a18
 80056d8:	200009f4 	.word	0x200009f4
 80056dc:	200009a8 	.word	0x200009a8
 80056e0:	200009ac 	.word	0x200009ac
 80056e4:	20000a08 	.word	0x20000a08
 80056e8:	20000a10 	.word	0x20000a10
 80056ec:	200009f8 	.word	0x200009f8
 80056f0:	200008f4 	.word	0x200008f4
 80056f4:	200008f0 	.word	0x200008f0
 80056f8:	20000a04 	.word	0x20000a04
 80056fc:	20000a00 	.word	0x20000a00

08005700 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005700:	b480      	push	{r7}
 8005702:	b087      	sub	sp, #28
 8005704:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005706:	4b29      	ldr	r3, [pc, #164]	; (80057ac <vTaskSwitchContext+0xac>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d003      	beq.n	8005716 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800570e:	4b28      	ldr	r3, [pc, #160]	; (80057b0 <vTaskSwitchContext+0xb0>)
 8005710:	2201      	movs	r2, #1
 8005712:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005714:	e044      	b.n	80057a0 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8005716:	4b26      	ldr	r3, [pc, #152]	; (80057b0 <vTaskSwitchContext+0xb0>)
 8005718:	2200      	movs	r2, #0
 800571a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800571c:	4b25      	ldr	r3, [pc, #148]	; (80057b4 <vTaskSwitchContext+0xb4>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	fab3 f383 	clz	r3, r3
 8005728:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800572a:	7afb      	ldrb	r3, [r7, #11]
 800572c:	f1c3 031f 	rsb	r3, r3, #31
 8005730:	617b      	str	r3, [r7, #20]
 8005732:	4921      	ldr	r1, [pc, #132]	; (80057b8 <vTaskSwitchContext+0xb8>)
 8005734:	697a      	ldr	r2, [r7, #20]
 8005736:	4613      	mov	r3, r2
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	4413      	add	r3, r2
 800573c:	009b      	lsls	r3, r3, #2
 800573e:	440b      	add	r3, r1
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d10a      	bne.n	800575c <vTaskSwitchContext+0x5c>
	__asm volatile
 8005746:	f04f 0350 	mov.w	r3, #80	; 0x50
 800574a:	f383 8811 	msr	BASEPRI, r3
 800574e:	f3bf 8f6f 	isb	sy
 8005752:	f3bf 8f4f 	dsb	sy
 8005756:	607b      	str	r3, [r7, #4]
}
 8005758:	bf00      	nop
 800575a:	e7fe      	b.n	800575a <vTaskSwitchContext+0x5a>
 800575c:	697a      	ldr	r2, [r7, #20]
 800575e:	4613      	mov	r3, r2
 8005760:	009b      	lsls	r3, r3, #2
 8005762:	4413      	add	r3, r2
 8005764:	009b      	lsls	r3, r3, #2
 8005766:	4a14      	ldr	r2, [pc, #80]	; (80057b8 <vTaskSwitchContext+0xb8>)
 8005768:	4413      	add	r3, r2
 800576a:	613b      	str	r3, [r7, #16]
 800576c:	693b      	ldr	r3, [r7, #16]
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	685a      	ldr	r2, [r3, #4]
 8005772:	693b      	ldr	r3, [r7, #16]
 8005774:	605a      	str	r2, [r3, #4]
 8005776:	693b      	ldr	r3, [r7, #16]
 8005778:	685a      	ldr	r2, [r3, #4]
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	3308      	adds	r3, #8
 800577e:	429a      	cmp	r2, r3
 8005780:	d104      	bne.n	800578c <vTaskSwitchContext+0x8c>
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	685a      	ldr	r2, [r3, #4]
 8005788:	693b      	ldr	r3, [r7, #16]
 800578a:	605a      	str	r2, [r3, #4]
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	68db      	ldr	r3, [r3, #12]
 8005792:	4a0a      	ldr	r2, [pc, #40]	; (80057bc <vTaskSwitchContext+0xbc>)
 8005794:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005796:	4b09      	ldr	r3, [pc, #36]	; (80057bc <vTaskSwitchContext+0xbc>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	334c      	adds	r3, #76	; 0x4c
 800579c:	4a08      	ldr	r2, [pc, #32]	; (80057c0 <vTaskSwitchContext+0xc0>)
 800579e:	6013      	str	r3, [r2, #0]
}
 80057a0:	bf00      	nop
 80057a2:	371c      	adds	r7, #28
 80057a4:	46bd      	mov	sp, r7
 80057a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057aa:	4770      	bx	lr
 80057ac:	20000a18 	.word	0x20000a18
 80057b0:	20000a04 	.word	0x20000a04
 80057b4:	200009f8 	.word	0x200009f8
 80057b8:	200008f4 	.word	0x200008f4
 80057bc:	200008f0 	.word	0x200008f0
 80057c0:	20000070 	.word	0x20000070

080057c4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b084      	sub	sp, #16
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
 80057cc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d10a      	bne.n	80057ea <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80057d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057d8:	f383 8811 	msr	BASEPRI, r3
 80057dc:	f3bf 8f6f 	isb	sy
 80057e0:	f3bf 8f4f 	dsb	sy
 80057e4:	60fb      	str	r3, [r7, #12]
}
 80057e6:	bf00      	nop
 80057e8:	e7fe      	b.n	80057e8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80057ea:	4b07      	ldr	r3, [pc, #28]	; (8005808 <vTaskPlaceOnEventList+0x44>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	3318      	adds	r3, #24
 80057f0:	4619      	mov	r1, r3
 80057f2:	6878      	ldr	r0, [r7, #4]
 80057f4:	f7fe fd29 	bl	800424a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80057f8:	2101      	movs	r1, #1
 80057fa:	6838      	ldr	r0, [r7, #0]
 80057fc:	f000 fb64 	bl	8005ec8 <prvAddCurrentTaskToDelayedList>
}
 8005800:	bf00      	nop
 8005802:	3710      	adds	r7, #16
 8005804:	46bd      	mov	sp, r7
 8005806:	bd80      	pop	{r7, pc}
 8005808:	200008f0 	.word	0x200008f0

0800580c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b086      	sub	sp, #24
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	68db      	ldr	r3, [r3, #12]
 800581a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800581c:	693b      	ldr	r3, [r7, #16]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d10a      	bne.n	8005838 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8005822:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005826:	f383 8811 	msr	BASEPRI, r3
 800582a:	f3bf 8f6f 	isb	sy
 800582e:	f3bf 8f4f 	dsb	sy
 8005832:	60fb      	str	r3, [r7, #12]
}
 8005834:	bf00      	nop
 8005836:	e7fe      	b.n	8005836 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	3318      	adds	r3, #24
 800583c:	4618      	mov	r0, r3
 800583e:	f7fe fd3d 	bl	80042bc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005842:	4b1d      	ldr	r3, [pc, #116]	; (80058b8 <xTaskRemoveFromEventList+0xac>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d11c      	bne.n	8005884 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800584a:	693b      	ldr	r3, [r7, #16]
 800584c:	3304      	adds	r3, #4
 800584e:	4618      	mov	r0, r3
 8005850:	f7fe fd34 	bl	80042bc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005854:	693b      	ldr	r3, [r7, #16]
 8005856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005858:	2201      	movs	r2, #1
 800585a:	409a      	lsls	r2, r3
 800585c:	4b17      	ldr	r3, [pc, #92]	; (80058bc <xTaskRemoveFromEventList+0xb0>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4313      	orrs	r3, r2
 8005862:	4a16      	ldr	r2, [pc, #88]	; (80058bc <xTaskRemoveFromEventList+0xb0>)
 8005864:	6013      	str	r3, [r2, #0]
 8005866:	693b      	ldr	r3, [r7, #16]
 8005868:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800586a:	4613      	mov	r3, r2
 800586c:	009b      	lsls	r3, r3, #2
 800586e:	4413      	add	r3, r2
 8005870:	009b      	lsls	r3, r3, #2
 8005872:	4a13      	ldr	r2, [pc, #76]	; (80058c0 <xTaskRemoveFromEventList+0xb4>)
 8005874:	441a      	add	r2, r3
 8005876:	693b      	ldr	r3, [r7, #16]
 8005878:	3304      	adds	r3, #4
 800587a:	4619      	mov	r1, r3
 800587c:	4610      	mov	r0, r2
 800587e:	f7fe fcc0 	bl	8004202 <vListInsertEnd>
 8005882:	e005      	b.n	8005890 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	3318      	adds	r3, #24
 8005888:	4619      	mov	r1, r3
 800588a:	480e      	ldr	r0, [pc, #56]	; (80058c4 <xTaskRemoveFromEventList+0xb8>)
 800588c:	f7fe fcb9 	bl	8004202 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005890:	693b      	ldr	r3, [r7, #16]
 8005892:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005894:	4b0c      	ldr	r3, [pc, #48]	; (80058c8 <xTaskRemoveFromEventList+0xbc>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800589a:	429a      	cmp	r2, r3
 800589c:	d905      	bls.n	80058aa <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800589e:	2301      	movs	r3, #1
 80058a0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80058a2:	4b0a      	ldr	r3, [pc, #40]	; (80058cc <xTaskRemoveFromEventList+0xc0>)
 80058a4:	2201      	movs	r2, #1
 80058a6:	601a      	str	r2, [r3, #0]
 80058a8:	e001      	b.n	80058ae <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80058aa:	2300      	movs	r3, #0
 80058ac:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80058ae:	697b      	ldr	r3, [r7, #20]
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3718      	adds	r7, #24
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}
 80058b8:	20000a18 	.word	0x20000a18
 80058bc:	200009f8 	.word	0x200009f8
 80058c0:	200008f4 	.word	0x200008f4
 80058c4:	200009b0 	.word	0x200009b0
 80058c8:	200008f0 	.word	0x200008f0
 80058cc:	20000a04 	.word	0x20000a04

080058d0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80058d0:	b480      	push	{r7}
 80058d2:	b083      	sub	sp, #12
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80058d8:	4b06      	ldr	r3, [pc, #24]	; (80058f4 <vTaskInternalSetTimeOutState+0x24>)
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80058e0:	4b05      	ldr	r3, [pc, #20]	; (80058f8 <vTaskInternalSetTimeOutState+0x28>)
 80058e2:	681a      	ldr	r2, [r3, #0]
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	605a      	str	r2, [r3, #4]
}
 80058e8:	bf00      	nop
 80058ea:	370c      	adds	r7, #12
 80058ec:	46bd      	mov	sp, r7
 80058ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f2:	4770      	bx	lr
 80058f4:	20000a08 	.word	0x20000a08
 80058f8:	200009f4 	.word	0x200009f4

080058fc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b088      	sub	sp, #32
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
 8005904:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d10a      	bne.n	8005922 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800590c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005910:	f383 8811 	msr	BASEPRI, r3
 8005914:	f3bf 8f6f 	isb	sy
 8005918:	f3bf 8f4f 	dsb	sy
 800591c:	613b      	str	r3, [r7, #16]
}
 800591e:	bf00      	nop
 8005920:	e7fe      	b.n	8005920 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d10a      	bne.n	800593e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800592c:	f383 8811 	msr	BASEPRI, r3
 8005930:	f3bf 8f6f 	isb	sy
 8005934:	f3bf 8f4f 	dsb	sy
 8005938:	60fb      	str	r3, [r7, #12]
}
 800593a:	bf00      	nop
 800593c:	e7fe      	b.n	800593c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800593e:	f000 fc59 	bl	80061f4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005942:	4b1d      	ldr	r3, [pc, #116]	; (80059b8 <xTaskCheckForTimeOut+0xbc>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	69ba      	ldr	r2, [r7, #24]
 800594e:	1ad3      	subs	r3, r2, r3
 8005950:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f1b3 3fff 	cmp.w	r3, #4294967295
 800595a:	d102      	bne.n	8005962 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800595c:	2300      	movs	r3, #0
 800595e:	61fb      	str	r3, [r7, #28]
 8005960:	e023      	b.n	80059aa <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681a      	ldr	r2, [r3, #0]
 8005966:	4b15      	ldr	r3, [pc, #84]	; (80059bc <xTaskCheckForTimeOut+0xc0>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	429a      	cmp	r2, r3
 800596c:	d007      	beq.n	800597e <xTaskCheckForTimeOut+0x82>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	69ba      	ldr	r2, [r7, #24]
 8005974:	429a      	cmp	r2, r3
 8005976:	d302      	bcc.n	800597e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005978:	2301      	movs	r3, #1
 800597a:	61fb      	str	r3, [r7, #28]
 800597c:	e015      	b.n	80059aa <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	697a      	ldr	r2, [r7, #20]
 8005984:	429a      	cmp	r2, r3
 8005986:	d20b      	bcs.n	80059a0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	681a      	ldr	r2, [r3, #0]
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	1ad2      	subs	r2, r2, r3
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005994:	6878      	ldr	r0, [r7, #4]
 8005996:	f7ff ff9b 	bl	80058d0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800599a:	2300      	movs	r3, #0
 800599c:	61fb      	str	r3, [r7, #28]
 800599e:	e004      	b.n	80059aa <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	2200      	movs	r2, #0
 80059a4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80059a6:	2301      	movs	r3, #1
 80059a8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80059aa:	f000 fc53 	bl	8006254 <vPortExitCritical>

	return xReturn;
 80059ae:	69fb      	ldr	r3, [r7, #28]
}
 80059b0:	4618      	mov	r0, r3
 80059b2:	3720      	adds	r7, #32
 80059b4:	46bd      	mov	sp, r7
 80059b6:	bd80      	pop	{r7, pc}
 80059b8:	200009f4 	.word	0x200009f4
 80059bc:	20000a08 	.word	0x20000a08

080059c0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80059c0:	b480      	push	{r7}
 80059c2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80059c4:	4b03      	ldr	r3, [pc, #12]	; (80059d4 <vTaskMissedYield+0x14>)
 80059c6:	2201      	movs	r2, #1
 80059c8:	601a      	str	r2, [r3, #0]
}
 80059ca:	bf00      	nop
 80059cc:	46bd      	mov	sp, r7
 80059ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d2:	4770      	bx	lr
 80059d4:	20000a04 	.word	0x20000a04

080059d8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b082      	sub	sp, #8
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80059e0:	f000 f852 	bl	8005a88 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80059e4:	4b06      	ldr	r3, [pc, #24]	; (8005a00 <prvIdleTask+0x28>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	d9f9      	bls.n	80059e0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80059ec:	4b05      	ldr	r3, [pc, #20]	; (8005a04 <prvIdleTask+0x2c>)
 80059ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80059f2:	601a      	str	r2, [r3, #0]
 80059f4:	f3bf 8f4f 	dsb	sy
 80059f8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80059fc:	e7f0      	b.n	80059e0 <prvIdleTask+0x8>
 80059fe:	bf00      	nop
 8005a00:	200008f4 	.word	0x200008f4
 8005a04:	e000ed04 	.word	0xe000ed04

08005a08 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b082      	sub	sp, #8
 8005a0c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005a0e:	2300      	movs	r3, #0
 8005a10:	607b      	str	r3, [r7, #4]
 8005a12:	e00c      	b.n	8005a2e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005a14:	687a      	ldr	r2, [r7, #4]
 8005a16:	4613      	mov	r3, r2
 8005a18:	009b      	lsls	r3, r3, #2
 8005a1a:	4413      	add	r3, r2
 8005a1c:	009b      	lsls	r3, r3, #2
 8005a1e:	4a12      	ldr	r2, [pc, #72]	; (8005a68 <prvInitialiseTaskLists+0x60>)
 8005a20:	4413      	add	r3, r2
 8005a22:	4618      	mov	r0, r3
 8005a24:	f7fe fbc0 	bl	80041a8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	3301      	adds	r3, #1
 8005a2c:	607b      	str	r3, [r7, #4]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2b06      	cmp	r3, #6
 8005a32:	d9ef      	bls.n	8005a14 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005a34:	480d      	ldr	r0, [pc, #52]	; (8005a6c <prvInitialiseTaskLists+0x64>)
 8005a36:	f7fe fbb7 	bl	80041a8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005a3a:	480d      	ldr	r0, [pc, #52]	; (8005a70 <prvInitialiseTaskLists+0x68>)
 8005a3c:	f7fe fbb4 	bl	80041a8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005a40:	480c      	ldr	r0, [pc, #48]	; (8005a74 <prvInitialiseTaskLists+0x6c>)
 8005a42:	f7fe fbb1 	bl	80041a8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005a46:	480c      	ldr	r0, [pc, #48]	; (8005a78 <prvInitialiseTaskLists+0x70>)
 8005a48:	f7fe fbae 	bl	80041a8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005a4c:	480b      	ldr	r0, [pc, #44]	; (8005a7c <prvInitialiseTaskLists+0x74>)
 8005a4e:	f7fe fbab 	bl	80041a8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005a52:	4b0b      	ldr	r3, [pc, #44]	; (8005a80 <prvInitialiseTaskLists+0x78>)
 8005a54:	4a05      	ldr	r2, [pc, #20]	; (8005a6c <prvInitialiseTaskLists+0x64>)
 8005a56:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005a58:	4b0a      	ldr	r3, [pc, #40]	; (8005a84 <prvInitialiseTaskLists+0x7c>)
 8005a5a:	4a05      	ldr	r2, [pc, #20]	; (8005a70 <prvInitialiseTaskLists+0x68>)
 8005a5c:	601a      	str	r2, [r3, #0]
}
 8005a5e:	bf00      	nop
 8005a60:	3708      	adds	r7, #8
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}
 8005a66:	bf00      	nop
 8005a68:	200008f4 	.word	0x200008f4
 8005a6c:	20000980 	.word	0x20000980
 8005a70:	20000994 	.word	0x20000994
 8005a74:	200009b0 	.word	0x200009b0
 8005a78:	200009c4 	.word	0x200009c4
 8005a7c:	200009dc 	.word	0x200009dc
 8005a80:	200009a8 	.word	0x200009a8
 8005a84:	200009ac 	.word	0x200009ac

08005a88 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b082      	sub	sp, #8
 8005a8c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005a8e:	e019      	b.n	8005ac4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005a90:	f000 fbb0 	bl	80061f4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a94:	4b10      	ldr	r3, [pc, #64]	; (8005ad8 <prvCheckTasksWaitingTermination+0x50>)
 8005a96:	68db      	ldr	r3, [r3, #12]
 8005a98:	68db      	ldr	r3, [r3, #12]
 8005a9a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	3304      	adds	r3, #4
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	f7fe fc0b 	bl	80042bc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005aa6:	4b0d      	ldr	r3, [pc, #52]	; (8005adc <prvCheckTasksWaitingTermination+0x54>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	3b01      	subs	r3, #1
 8005aac:	4a0b      	ldr	r2, [pc, #44]	; (8005adc <prvCheckTasksWaitingTermination+0x54>)
 8005aae:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005ab0:	4b0b      	ldr	r3, [pc, #44]	; (8005ae0 <prvCheckTasksWaitingTermination+0x58>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	3b01      	subs	r3, #1
 8005ab6:	4a0a      	ldr	r2, [pc, #40]	; (8005ae0 <prvCheckTasksWaitingTermination+0x58>)
 8005ab8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005aba:	f000 fbcb 	bl	8006254 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005abe:	6878      	ldr	r0, [r7, #4]
 8005ac0:	f000 f810 	bl	8005ae4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005ac4:	4b06      	ldr	r3, [pc, #24]	; (8005ae0 <prvCheckTasksWaitingTermination+0x58>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d1e1      	bne.n	8005a90 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005acc:	bf00      	nop
 8005ace:	bf00      	nop
 8005ad0:	3708      	adds	r7, #8
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}
 8005ad6:	bf00      	nop
 8005ad8:	200009c4 	.word	0x200009c4
 8005adc:	200009f0 	.word	0x200009f0
 8005ae0:	200009d8 	.word	0x200009d8

08005ae4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b082      	sub	sp, #8
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	334c      	adds	r3, #76	; 0x4c
 8005af0:	4618      	mov	r0, r3
 8005af2:	f001 f9bf 	bl	8006e74 <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005afa:	4618      	mov	r0, r3
 8005afc:	f000 fd28 	bl	8006550 <vPortFree>
			vPortFree( pxTCB );
 8005b00:	6878      	ldr	r0, [r7, #4]
 8005b02:	f000 fd25 	bl	8006550 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005b06:	bf00      	nop
 8005b08:	3708      	adds	r7, #8
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	bd80      	pop	{r7, pc}
	...

08005b10 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005b10:	b480      	push	{r7}
 8005b12:	b083      	sub	sp, #12
 8005b14:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005b16:	4b0c      	ldr	r3, [pc, #48]	; (8005b48 <prvResetNextTaskUnblockTime+0x38>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d104      	bne.n	8005b2a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005b20:	4b0a      	ldr	r3, [pc, #40]	; (8005b4c <prvResetNextTaskUnblockTime+0x3c>)
 8005b22:	f04f 32ff 	mov.w	r2, #4294967295
 8005b26:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005b28:	e008      	b.n	8005b3c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b2a:	4b07      	ldr	r3, [pc, #28]	; (8005b48 <prvResetNextTaskUnblockTime+0x38>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	68db      	ldr	r3, [r3, #12]
 8005b30:	68db      	ldr	r3, [r3, #12]
 8005b32:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	4a04      	ldr	r2, [pc, #16]	; (8005b4c <prvResetNextTaskUnblockTime+0x3c>)
 8005b3a:	6013      	str	r3, [r2, #0]
}
 8005b3c:	bf00      	nop
 8005b3e:	370c      	adds	r7, #12
 8005b40:	46bd      	mov	sp, r7
 8005b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b46:	4770      	bx	lr
 8005b48:	200009a8 	.word	0x200009a8
 8005b4c:	20000a10 	.word	0x20000a10

08005b50 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005b50:	b480      	push	{r7}
 8005b52:	b083      	sub	sp, #12
 8005b54:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005b56:	4b0b      	ldr	r3, [pc, #44]	; (8005b84 <xTaskGetSchedulerState+0x34>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d102      	bne.n	8005b64 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005b5e:	2301      	movs	r3, #1
 8005b60:	607b      	str	r3, [r7, #4]
 8005b62:	e008      	b.n	8005b76 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b64:	4b08      	ldr	r3, [pc, #32]	; (8005b88 <xTaskGetSchedulerState+0x38>)
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d102      	bne.n	8005b72 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005b6c:	2302      	movs	r3, #2
 8005b6e:	607b      	str	r3, [r7, #4]
 8005b70:	e001      	b.n	8005b76 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005b72:	2300      	movs	r3, #0
 8005b74:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005b76:	687b      	ldr	r3, [r7, #4]
	}
 8005b78:	4618      	mov	r0, r3
 8005b7a:	370c      	adds	r7, #12
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b82:	4770      	bx	lr
 8005b84:	200009fc 	.word	0x200009fc
 8005b88:	20000a18 	.word	0x20000a18

08005b8c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b084      	sub	sp, #16
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005b98:	2300      	movs	r3, #0
 8005b9a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d05e      	beq.n	8005c60 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ba6:	4b31      	ldr	r3, [pc, #196]	; (8005c6c <xTaskPriorityInherit+0xe0>)
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bac:	429a      	cmp	r2, r3
 8005bae:	d24e      	bcs.n	8005c4e <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	699b      	ldr	r3, [r3, #24]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	db06      	blt.n	8005bc6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005bb8:	4b2c      	ldr	r3, [pc, #176]	; (8005c6c <xTaskPriorityInherit+0xe0>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bbe:	f1c3 0207 	rsb	r2, r3, #7
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	6959      	ldr	r1, [r3, #20]
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bce:	4613      	mov	r3, r2
 8005bd0:	009b      	lsls	r3, r3, #2
 8005bd2:	4413      	add	r3, r2
 8005bd4:	009b      	lsls	r3, r3, #2
 8005bd6:	4a26      	ldr	r2, [pc, #152]	; (8005c70 <xTaskPriorityInherit+0xe4>)
 8005bd8:	4413      	add	r3, r2
 8005bda:	4299      	cmp	r1, r3
 8005bdc:	d12f      	bne.n	8005c3e <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	3304      	adds	r3, #4
 8005be2:	4618      	mov	r0, r3
 8005be4:	f7fe fb6a 	bl	80042bc <uxListRemove>
 8005be8:	4603      	mov	r3, r0
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d10a      	bne.n	8005c04 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8005bee:	68bb      	ldr	r3, [r7, #8]
 8005bf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8005bf8:	43da      	mvns	r2, r3
 8005bfa:	4b1e      	ldr	r3, [pc, #120]	; (8005c74 <xTaskPriorityInherit+0xe8>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4013      	ands	r3, r2
 8005c00:	4a1c      	ldr	r2, [pc, #112]	; (8005c74 <xTaskPriorityInherit+0xe8>)
 8005c02:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005c04:	4b19      	ldr	r3, [pc, #100]	; (8005c6c <xTaskPriorityInherit+0xe0>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c12:	2201      	movs	r2, #1
 8005c14:	409a      	lsls	r2, r3
 8005c16:	4b17      	ldr	r3, [pc, #92]	; (8005c74 <xTaskPriorityInherit+0xe8>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	4a15      	ldr	r2, [pc, #84]	; (8005c74 <xTaskPriorityInherit+0xe8>)
 8005c1e:	6013      	str	r3, [r2, #0]
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c24:	4613      	mov	r3, r2
 8005c26:	009b      	lsls	r3, r3, #2
 8005c28:	4413      	add	r3, r2
 8005c2a:	009b      	lsls	r3, r3, #2
 8005c2c:	4a10      	ldr	r2, [pc, #64]	; (8005c70 <xTaskPriorityInherit+0xe4>)
 8005c2e:	441a      	add	r2, r3
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	3304      	adds	r3, #4
 8005c34:	4619      	mov	r1, r3
 8005c36:	4610      	mov	r0, r2
 8005c38:	f7fe fae3 	bl	8004202 <vListInsertEnd>
 8005c3c:	e004      	b.n	8005c48 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005c3e:	4b0b      	ldr	r3, [pc, #44]	; (8005c6c <xTaskPriorityInherit+0xe0>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	60fb      	str	r3, [r7, #12]
 8005c4c:	e008      	b.n	8005c60 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005c52:	4b06      	ldr	r3, [pc, #24]	; (8005c6c <xTaskPriorityInherit+0xe0>)
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c58:	429a      	cmp	r2, r3
 8005c5a:	d201      	bcs.n	8005c60 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005c60:	68fb      	ldr	r3, [r7, #12]
	}
 8005c62:	4618      	mov	r0, r3
 8005c64:	3710      	adds	r7, #16
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bd80      	pop	{r7, pc}
 8005c6a:	bf00      	nop
 8005c6c:	200008f0 	.word	0x200008f0
 8005c70:	200008f4 	.word	0x200008f4
 8005c74:	200009f8 	.word	0x200009f8

08005c78 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b086      	sub	sp, #24
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005c84:	2300      	movs	r3, #0
 8005c86:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d06e      	beq.n	8005d6c <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005c8e:	4b3a      	ldr	r3, [pc, #232]	; (8005d78 <xTaskPriorityDisinherit+0x100>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	693a      	ldr	r2, [r7, #16]
 8005c94:	429a      	cmp	r2, r3
 8005c96:	d00a      	beq.n	8005cae <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005c98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c9c:	f383 8811 	msr	BASEPRI, r3
 8005ca0:	f3bf 8f6f 	isb	sy
 8005ca4:	f3bf 8f4f 	dsb	sy
 8005ca8:	60fb      	str	r3, [r7, #12]
}
 8005caa:	bf00      	nop
 8005cac:	e7fe      	b.n	8005cac <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005cae:	693b      	ldr	r3, [r7, #16]
 8005cb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d10a      	bne.n	8005ccc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005cb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cba:	f383 8811 	msr	BASEPRI, r3
 8005cbe:	f3bf 8f6f 	isb	sy
 8005cc2:	f3bf 8f4f 	dsb	sy
 8005cc6:	60bb      	str	r3, [r7, #8]
}
 8005cc8:	bf00      	nop
 8005cca:	e7fe      	b.n	8005cca <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005ccc:	693b      	ldr	r3, [r7, #16]
 8005cce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cd0:	1e5a      	subs	r2, r3, #1
 8005cd2:	693b      	ldr	r3, [r7, #16]
 8005cd4:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005cd6:	693b      	ldr	r3, [r7, #16]
 8005cd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cda:	693b      	ldr	r3, [r7, #16]
 8005cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d044      	beq.n	8005d6c <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005ce2:	693b      	ldr	r3, [r7, #16]
 8005ce4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d140      	bne.n	8005d6c <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	3304      	adds	r3, #4
 8005cee:	4618      	mov	r0, r3
 8005cf0:	f7fe fae4 	bl	80042bc <uxListRemove>
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d115      	bne.n	8005d26 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cfe:	491f      	ldr	r1, [pc, #124]	; (8005d7c <xTaskPriorityDisinherit+0x104>)
 8005d00:	4613      	mov	r3, r2
 8005d02:	009b      	lsls	r3, r3, #2
 8005d04:	4413      	add	r3, r2
 8005d06:	009b      	lsls	r3, r3, #2
 8005d08:	440b      	add	r3, r1
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d10a      	bne.n	8005d26 <xTaskPriorityDisinherit+0xae>
 8005d10:	693b      	ldr	r3, [r7, #16]
 8005d12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d14:	2201      	movs	r2, #1
 8005d16:	fa02 f303 	lsl.w	r3, r2, r3
 8005d1a:	43da      	mvns	r2, r3
 8005d1c:	4b18      	ldr	r3, [pc, #96]	; (8005d80 <xTaskPriorityDisinherit+0x108>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4013      	ands	r3, r2
 8005d22:	4a17      	ldr	r2, [pc, #92]	; (8005d80 <xTaskPriorityDisinherit+0x108>)
 8005d24:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005d26:	693b      	ldr	r3, [r7, #16]
 8005d28:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d2a:	693b      	ldr	r3, [r7, #16]
 8005d2c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d2e:	693b      	ldr	r3, [r7, #16]
 8005d30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d32:	f1c3 0207 	rsb	r2, r3, #7
 8005d36:	693b      	ldr	r3, [r7, #16]
 8005d38:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005d3a:	693b      	ldr	r3, [r7, #16]
 8005d3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d3e:	2201      	movs	r2, #1
 8005d40:	409a      	lsls	r2, r3
 8005d42:	4b0f      	ldr	r3, [pc, #60]	; (8005d80 <xTaskPriorityDisinherit+0x108>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4313      	orrs	r3, r2
 8005d48:	4a0d      	ldr	r2, [pc, #52]	; (8005d80 <xTaskPriorityDisinherit+0x108>)
 8005d4a:	6013      	str	r3, [r2, #0]
 8005d4c:	693b      	ldr	r3, [r7, #16]
 8005d4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d50:	4613      	mov	r3, r2
 8005d52:	009b      	lsls	r3, r3, #2
 8005d54:	4413      	add	r3, r2
 8005d56:	009b      	lsls	r3, r3, #2
 8005d58:	4a08      	ldr	r2, [pc, #32]	; (8005d7c <xTaskPriorityDisinherit+0x104>)
 8005d5a:	441a      	add	r2, r3
 8005d5c:	693b      	ldr	r3, [r7, #16]
 8005d5e:	3304      	adds	r3, #4
 8005d60:	4619      	mov	r1, r3
 8005d62:	4610      	mov	r0, r2
 8005d64:	f7fe fa4d 	bl	8004202 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005d6c:	697b      	ldr	r3, [r7, #20]
	}
 8005d6e:	4618      	mov	r0, r3
 8005d70:	3718      	adds	r7, #24
 8005d72:	46bd      	mov	sp, r7
 8005d74:	bd80      	pop	{r7, pc}
 8005d76:	bf00      	nop
 8005d78:	200008f0 	.word	0x200008f0
 8005d7c:	200008f4 	.word	0x200008f4
 8005d80:	200009f8 	.word	0x200009f8

08005d84 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b088      	sub	sp, #32
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
 8005d8c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005d92:	2301      	movs	r3, #1
 8005d94:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d077      	beq.n	8005e8c <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8005d9c:	69bb      	ldr	r3, [r7, #24]
 8005d9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d10a      	bne.n	8005dba <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8005da4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005da8:	f383 8811 	msr	BASEPRI, r3
 8005dac:	f3bf 8f6f 	isb	sy
 8005db0:	f3bf 8f4f 	dsb	sy
 8005db4:	60fb      	str	r3, [r7, #12]
}
 8005db6:	bf00      	nop
 8005db8:	e7fe      	b.n	8005db8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005dba:	69bb      	ldr	r3, [r7, #24]
 8005dbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dbe:	683a      	ldr	r2, [r7, #0]
 8005dc0:	429a      	cmp	r2, r3
 8005dc2:	d902      	bls.n	8005dca <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	61fb      	str	r3, [r7, #28]
 8005dc8:	e002      	b.n	8005dd0 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8005dca:	69bb      	ldr	r3, [r7, #24]
 8005dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dce:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005dd0:	69bb      	ldr	r3, [r7, #24]
 8005dd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dd4:	69fa      	ldr	r2, [r7, #28]
 8005dd6:	429a      	cmp	r2, r3
 8005dd8:	d058      	beq.n	8005e8c <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005dda:	69bb      	ldr	r3, [r7, #24]
 8005ddc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005dde:	697a      	ldr	r2, [r7, #20]
 8005de0:	429a      	cmp	r2, r3
 8005de2:	d153      	bne.n	8005e8c <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8005de4:	4b2b      	ldr	r3, [pc, #172]	; (8005e94 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	69ba      	ldr	r2, [r7, #24]
 8005dea:	429a      	cmp	r2, r3
 8005dec:	d10a      	bne.n	8005e04 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8005dee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005df2:	f383 8811 	msr	BASEPRI, r3
 8005df6:	f3bf 8f6f 	isb	sy
 8005dfa:	f3bf 8f4f 	dsb	sy
 8005dfe:	60bb      	str	r3, [r7, #8]
}
 8005e00:	bf00      	nop
 8005e02:	e7fe      	b.n	8005e02 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005e04:	69bb      	ldr	r3, [r7, #24]
 8005e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e08:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8005e0a:	69bb      	ldr	r3, [r7, #24]
 8005e0c:	69fa      	ldr	r2, [r7, #28]
 8005e0e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005e10:	69bb      	ldr	r3, [r7, #24]
 8005e12:	699b      	ldr	r3, [r3, #24]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	db04      	blt.n	8005e22 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e18:	69fb      	ldr	r3, [r7, #28]
 8005e1a:	f1c3 0207 	rsb	r2, r3, #7
 8005e1e:	69bb      	ldr	r3, [r7, #24]
 8005e20:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005e22:	69bb      	ldr	r3, [r7, #24]
 8005e24:	6959      	ldr	r1, [r3, #20]
 8005e26:	693a      	ldr	r2, [r7, #16]
 8005e28:	4613      	mov	r3, r2
 8005e2a:	009b      	lsls	r3, r3, #2
 8005e2c:	4413      	add	r3, r2
 8005e2e:	009b      	lsls	r3, r3, #2
 8005e30:	4a19      	ldr	r2, [pc, #100]	; (8005e98 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8005e32:	4413      	add	r3, r2
 8005e34:	4299      	cmp	r1, r3
 8005e36:	d129      	bne.n	8005e8c <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005e38:	69bb      	ldr	r3, [r7, #24]
 8005e3a:	3304      	adds	r3, #4
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	f7fe fa3d 	bl	80042bc <uxListRemove>
 8005e42:	4603      	mov	r3, r0
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d10a      	bne.n	8005e5e <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8005e48:	69bb      	ldr	r3, [r7, #24]
 8005e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e4c:	2201      	movs	r2, #1
 8005e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e52:	43da      	mvns	r2, r3
 8005e54:	4b11      	ldr	r3, [pc, #68]	; (8005e9c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4013      	ands	r3, r2
 8005e5a:	4a10      	ldr	r2, [pc, #64]	; (8005e9c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005e5c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8005e5e:	69bb      	ldr	r3, [r7, #24]
 8005e60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e62:	2201      	movs	r2, #1
 8005e64:	409a      	lsls	r2, r3
 8005e66:	4b0d      	ldr	r3, [pc, #52]	; (8005e9c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	4a0b      	ldr	r2, [pc, #44]	; (8005e9c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005e6e:	6013      	str	r3, [r2, #0]
 8005e70:	69bb      	ldr	r3, [r7, #24]
 8005e72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e74:	4613      	mov	r3, r2
 8005e76:	009b      	lsls	r3, r3, #2
 8005e78:	4413      	add	r3, r2
 8005e7a:	009b      	lsls	r3, r3, #2
 8005e7c:	4a06      	ldr	r2, [pc, #24]	; (8005e98 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8005e7e:	441a      	add	r2, r3
 8005e80:	69bb      	ldr	r3, [r7, #24]
 8005e82:	3304      	adds	r3, #4
 8005e84:	4619      	mov	r1, r3
 8005e86:	4610      	mov	r0, r2
 8005e88:	f7fe f9bb 	bl	8004202 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005e8c:	bf00      	nop
 8005e8e:	3720      	adds	r7, #32
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bd80      	pop	{r7, pc}
 8005e94:	200008f0 	.word	0x200008f0
 8005e98:	200008f4 	.word	0x200008f4
 8005e9c:	200009f8 	.word	0x200009f8

08005ea0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8005ea0:	b480      	push	{r7}
 8005ea2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005ea4:	4b07      	ldr	r3, [pc, #28]	; (8005ec4 <pvTaskIncrementMutexHeldCount+0x24>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d004      	beq.n	8005eb6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8005eac:	4b05      	ldr	r3, [pc, #20]	; (8005ec4 <pvTaskIncrementMutexHeldCount+0x24>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005eb2:	3201      	adds	r2, #1
 8005eb4:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8005eb6:	4b03      	ldr	r3, [pc, #12]	; (8005ec4 <pvTaskIncrementMutexHeldCount+0x24>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
	}
 8005eba:	4618      	mov	r0, r3
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec2:	4770      	bx	lr
 8005ec4:	200008f0 	.word	0x200008f0

08005ec8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b084      	sub	sp, #16
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
 8005ed0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005ed2:	4b29      	ldr	r3, [pc, #164]	; (8005f78 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005ed8:	4b28      	ldr	r3, [pc, #160]	; (8005f7c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	3304      	adds	r3, #4
 8005ede:	4618      	mov	r0, r3
 8005ee0:	f7fe f9ec 	bl	80042bc <uxListRemove>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d10b      	bne.n	8005f02 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005eea:	4b24      	ldr	r3, [pc, #144]	; (8005f7c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ef0:	2201      	movs	r2, #1
 8005ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ef6:	43da      	mvns	r2, r3
 8005ef8:	4b21      	ldr	r3, [pc, #132]	; (8005f80 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4013      	ands	r3, r2
 8005efe:	4a20      	ldr	r2, [pc, #128]	; (8005f80 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005f00:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f08:	d10a      	bne.n	8005f20 <prvAddCurrentTaskToDelayedList+0x58>
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d007      	beq.n	8005f20 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f10:	4b1a      	ldr	r3, [pc, #104]	; (8005f7c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	3304      	adds	r3, #4
 8005f16:	4619      	mov	r1, r3
 8005f18:	481a      	ldr	r0, [pc, #104]	; (8005f84 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005f1a:	f7fe f972 	bl	8004202 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005f1e:	e026      	b.n	8005f6e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005f20:	68fa      	ldr	r2, [r7, #12]
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	4413      	add	r3, r2
 8005f26:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005f28:	4b14      	ldr	r3, [pc, #80]	; (8005f7c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	68ba      	ldr	r2, [r7, #8]
 8005f2e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005f30:	68ba      	ldr	r2, [r7, #8]
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	429a      	cmp	r2, r3
 8005f36:	d209      	bcs.n	8005f4c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f38:	4b13      	ldr	r3, [pc, #76]	; (8005f88 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005f3a:	681a      	ldr	r2, [r3, #0]
 8005f3c:	4b0f      	ldr	r3, [pc, #60]	; (8005f7c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	3304      	adds	r3, #4
 8005f42:	4619      	mov	r1, r3
 8005f44:	4610      	mov	r0, r2
 8005f46:	f7fe f980 	bl	800424a <vListInsert>
}
 8005f4a:	e010      	b.n	8005f6e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f4c:	4b0f      	ldr	r3, [pc, #60]	; (8005f8c <prvAddCurrentTaskToDelayedList+0xc4>)
 8005f4e:	681a      	ldr	r2, [r3, #0]
 8005f50:	4b0a      	ldr	r3, [pc, #40]	; (8005f7c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	3304      	adds	r3, #4
 8005f56:	4619      	mov	r1, r3
 8005f58:	4610      	mov	r0, r2
 8005f5a:	f7fe f976 	bl	800424a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005f5e:	4b0c      	ldr	r3, [pc, #48]	; (8005f90 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	68ba      	ldr	r2, [r7, #8]
 8005f64:	429a      	cmp	r2, r3
 8005f66:	d202      	bcs.n	8005f6e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005f68:	4a09      	ldr	r2, [pc, #36]	; (8005f90 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005f6a:	68bb      	ldr	r3, [r7, #8]
 8005f6c:	6013      	str	r3, [r2, #0]
}
 8005f6e:	bf00      	nop
 8005f70:	3710      	adds	r7, #16
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bd80      	pop	{r7, pc}
 8005f76:	bf00      	nop
 8005f78:	200009f4 	.word	0x200009f4
 8005f7c:	200008f0 	.word	0x200008f0
 8005f80:	200009f8 	.word	0x200009f8
 8005f84:	200009dc 	.word	0x200009dc
 8005f88:	200009ac 	.word	0x200009ac
 8005f8c:	200009a8 	.word	0x200009a8
 8005f90:	20000a10 	.word	0x20000a10

08005f94 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005f94:	b480      	push	{r7}
 8005f96:	b085      	sub	sp, #20
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	60f8      	str	r0, [r7, #12]
 8005f9c:	60b9      	str	r1, [r7, #8]
 8005f9e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	3b04      	subs	r3, #4
 8005fa4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005fac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	3b04      	subs	r3, #4
 8005fb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	f023 0201 	bic.w	r2, r3, #1
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	3b04      	subs	r3, #4
 8005fc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005fc4:	4a0c      	ldr	r2, [pc, #48]	; (8005ff8 <pxPortInitialiseStack+0x64>)
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	3b14      	subs	r3, #20
 8005fce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005fd0:	687a      	ldr	r2, [r7, #4]
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	3b04      	subs	r3, #4
 8005fda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	f06f 0202 	mvn.w	r2, #2
 8005fe2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	3b20      	subs	r3, #32
 8005fe8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005fea:	68fb      	ldr	r3, [r7, #12]
}
 8005fec:	4618      	mov	r0, r3
 8005fee:	3714      	adds	r7, #20
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff6:	4770      	bx	lr
 8005ff8:	08005ffd 	.word	0x08005ffd

08005ffc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b085      	sub	sp, #20
 8006000:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006002:	2300      	movs	r3, #0
 8006004:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006006:	4b12      	ldr	r3, [pc, #72]	; (8006050 <prvTaskExitError+0x54>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800600e:	d00a      	beq.n	8006026 <prvTaskExitError+0x2a>
	__asm volatile
 8006010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006014:	f383 8811 	msr	BASEPRI, r3
 8006018:	f3bf 8f6f 	isb	sy
 800601c:	f3bf 8f4f 	dsb	sy
 8006020:	60fb      	str	r3, [r7, #12]
}
 8006022:	bf00      	nop
 8006024:	e7fe      	b.n	8006024 <prvTaskExitError+0x28>
	__asm volatile
 8006026:	f04f 0350 	mov.w	r3, #80	; 0x50
 800602a:	f383 8811 	msr	BASEPRI, r3
 800602e:	f3bf 8f6f 	isb	sy
 8006032:	f3bf 8f4f 	dsb	sy
 8006036:	60bb      	str	r3, [r7, #8]
}
 8006038:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800603a:	bf00      	nop
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d0fc      	beq.n	800603c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006042:	bf00      	nop
 8006044:	bf00      	nop
 8006046:	3714      	adds	r7, #20
 8006048:	46bd      	mov	sp, r7
 800604a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604e:	4770      	bx	lr
 8006050:	2000006c 	.word	0x2000006c
	...

08006060 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006060:	4b07      	ldr	r3, [pc, #28]	; (8006080 <pxCurrentTCBConst2>)
 8006062:	6819      	ldr	r1, [r3, #0]
 8006064:	6808      	ldr	r0, [r1, #0]
 8006066:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800606a:	f380 8809 	msr	PSP, r0
 800606e:	f3bf 8f6f 	isb	sy
 8006072:	f04f 0000 	mov.w	r0, #0
 8006076:	f380 8811 	msr	BASEPRI, r0
 800607a:	4770      	bx	lr
 800607c:	f3af 8000 	nop.w

08006080 <pxCurrentTCBConst2>:
 8006080:	200008f0 	.word	0x200008f0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006084:	bf00      	nop
 8006086:	bf00      	nop

08006088 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006088:	4808      	ldr	r0, [pc, #32]	; (80060ac <prvPortStartFirstTask+0x24>)
 800608a:	6800      	ldr	r0, [r0, #0]
 800608c:	6800      	ldr	r0, [r0, #0]
 800608e:	f380 8808 	msr	MSP, r0
 8006092:	f04f 0000 	mov.w	r0, #0
 8006096:	f380 8814 	msr	CONTROL, r0
 800609a:	b662      	cpsie	i
 800609c:	b661      	cpsie	f
 800609e:	f3bf 8f4f 	dsb	sy
 80060a2:	f3bf 8f6f 	isb	sy
 80060a6:	df00      	svc	0
 80060a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80060aa:	bf00      	nop
 80060ac:	e000ed08 	.word	0xe000ed08

080060b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b086      	sub	sp, #24
 80060b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80060b6:	4b46      	ldr	r3, [pc, #280]	; (80061d0 <xPortStartScheduler+0x120>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4a46      	ldr	r2, [pc, #280]	; (80061d4 <xPortStartScheduler+0x124>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d10a      	bne.n	80060d6 <xPortStartScheduler+0x26>
	__asm volatile
 80060c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060c4:	f383 8811 	msr	BASEPRI, r3
 80060c8:	f3bf 8f6f 	isb	sy
 80060cc:	f3bf 8f4f 	dsb	sy
 80060d0:	613b      	str	r3, [r7, #16]
}
 80060d2:	bf00      	nop
 80060d4:	e7fe      	b.n	80060d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80060d6:	4b3e      	ldr	r3, [pc, #248]	; (80061d0 <xPortStartScheduler+0x120>)
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	4a3f      	ldr	r2, [pc, #252]	; (80061d8 <xPortStartScheduler+0x128>)
 80060dc:	4293      	cmp	r3, r2
 80060de:	d10a      	bne.n	80060f6 <xPortStartScheduler+0x46>
	__asm volatile
 80060e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060e4:	f383 8811 	msr	BASEPRI, r3
 80060e8:	f3bf 8f6f 	isb	sy
 80060ec:	f3bf 8f4f 	dsb	sy
 80060f0:	60fb      	str	r3, [r7, #12]
}
 80060f2:	bf00      	nop
 80060f4:	e7fe      	b.n	80060f4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80060f6:	4b39      	ldr	r3, [pc, #228]	; (80061dc <xPortStartScheduler+0x12c>)
 80060f8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	781b      	ldrb	r3, [r3, #0]
 80060fe:	b2db      	uxtb	r3, r3
 8006100:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006102:	697b      	ldr	r3, [r7, #20]
 8006104:	22ff      	movs	r2, #255	; 0xff
 8006106:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	781b      	ldrb	r3, [r3, #0]
 800610c:	b2db      	uxtb	r3, r3
 800610e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006110:	78fb      	ldrb	r3, [r7, #3]
 8006112:	b2db      	uxtb	r3, r3
 8006114:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006118:	b2da      	uxtb	r2, r3
 800611a:	4b31      	ldr	r3, [pc, #196]	; (80061e0 <xPortStartScheduler+0x130>)
 800611c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800611e:	4b31      	ldr	r3, [pc, #196]	; (80061e4 <xPortStartScheduler+0x134>)
 8006120:	2207      	movs	r2, #7
 8006122:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006124:	e009      	b.n	800613a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006126:	4b2f      	ldr	r3, [pc, #188]	; (80061e4 <xPortStartScheduler+0x134>)
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	3b01      	subs	r3, #1
 800612c:	4a2d      	ldr	r2, [pc, #180]	; (80061e4 <xPortStartScheduler+0x134>)
 800612e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006130:	78fb      	ldrb	r3, [r7, #3]
 8006132:	b2db      	uxtb	r3, r3
 8006134:	005b      	lsls	r3, r3, #1
 8006136:	b2db      	uxtb	r3, r3
 8006138:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800613a:	78fb      	ldrb	r3, [r7, #3]
 800613c:	b2db      	uxtb	r3, r3
 800613e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006142:	2b80      	cmp	r3, #128	; 0x80
 8006144:	d0ef      	beq.n	8006126 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006146:	4b27      	ldr	r3, [pc, #156]	; (80061e4 <xPortStartScheduler+0x134>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f1c3 0307 	rsb	r3, r3, #7
 800614e:	2b04      	cmp	r3, #4
 8006150:	d00a      	beq.n	8006168 <xPortStartScheduler+0xb8>
	__asm volatile
 8006152:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006156:	f383 8811 	msr	BASEPRI, r3
 800615a:	f3bf 8f6f 	isb	sy
 800615e:	f3bf 8f4f 	dsb	sy
 8006162:	60bb      	str	r3, [r7, #8]
}
 8006164:	bf00      	nop
 8006166:	e7fe      	b.n	8006166 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006168:	4b1e      	ldr	r3, [pc, #120]	; (80061e4 <xPortStartScheduler+0x134>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	021b      	lsls	r3, r3, #8
 800616e:	4a1d      	ldr	r2, [pc, #116]	; (80061e4 <xPortStartScheduler+0x134>)
 8006170:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006172:	4b1c      	ldr	r3, [pc, #112]	; (80061e4 <xPortStartScheduler+0x134>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800617a:	4a1a      	ldr	r2, [pc, #104]	; (80061e4 <xPortStartScheduler+0x134>)
 800617c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	b2da      	uxtb	r2, r3
 8006182:	697b      	ldr	r3, [r7, #20]
 8006184:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006186:	4b18      	ldr	r3, [pc, #96]	; (80061e8 <xPortStartScheduler+0x138>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	4a17      	ldr	r2, [pc, #92]	; (80061e8 <xPortStartScheduler+0x138>)
 800618c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006190:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006192:	4b15      	ldr	r3, [pc, #84]	; (80061e8 <xPortStartScheduler+0x138>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4a14      	ldr	r2, [pc, #80]	; (80061e8 <xPortStartScheduler+0x138>)
 8006198:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800619c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800619e:	f000 f8dd 	bl	800635c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80061a2:	4b12      	ldr	r3, [pc, #72]	; (80061ec <xPortStartScheduler+0x13c>)
 80061a4:	2200      	movs	r2, #0
 80061a6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80061a8:	f000 f8fc 	bl	80063a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80061ac:	4b10      	ldr	r3, [pc, #64]	; (80061f0 <xPortStartScheduler+0x140>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4a0f      	ldr	r2, [pc, #60]	; (80061f0 <xPortStartScheduler+0x140>)
 80061b2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80061b6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80061b8:	f7ff ff66 	bl	8006088 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80061bc:	f7ff faa0 	bl	8005700 <vTaskSwitchContext>
	prvTaskExitError();
 80061c0:	f7ff ff1c 	bl	8005ffc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80061c4:	2300      	movs	r3, #0
}
 80061c6:	4618      	mov	r0, r3
 80061c8:	3718      	adds	r7, #24
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}
 80061ce:	bf00      	nop
 80061d0:	e000ed00 	.word	0xe000ed00
 80061d4:	410fc271 	.word	0x410fc271
 80061d8:	410fc270 	.word	0x410fc270
 80061dc:	e000e400 	.word	0xe000e400
 80061e0:	20000a1c 	.word	0x20000a1c
 80061e4:	20000a20 	.word	0x20000a20
 80061e8:	e000ed20 	.word	0xe000ed20
 80061ec:	2000006c 	.word	0x2000006c
 80061f0:	e000ef34 	.word	0xe000ef34

080061f4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80061f4:	b480      	push	{r7}
 80061f6:	b083      	sub	sp, #12
 80061f8:	af00      	add	r7, sp, #0
	__asm volatile
 80061fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061fe:	f383 8811 	msr	BASEPRI, r3
 8006202:	f3bf 8f6f 	isb	sy
 8006206:	f3bf 8f4f 	dsb	sy
 800620a:	607b      	str	r3, [r7, #4]
}
 800620c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800620e:	4b0f      	ldr	r3, [pc, #60]	; (800624c <vPortEnterCritical+0x58>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	3301      	adds	r3, #1
 8006214:	4a0d      	ldr	r2, [pc, #52]	; (800624c <vPortEnterCritical+0x58>)
 8006216:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006218:	4b0c      	ldr	r3, [pc, #48]	; (800624c <vPortEnterCritical+0x58>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	2b01      	cmp	r3, #1
 800621e:	d10f      	bne.n	8006240 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006220:	4b0b      	ldr	r3, [pc, #44]	; (8006250 <vPortEnterCritical+0x5c>)
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	b2db      	uxtb	r3, r3
 8006226:	2b00      	cmp	r3, #0
 8006228:	d00a      	beq.n	8006240 <vPortEnterCritical+0x4c>
	__asm volatile
 800622a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800622e:	f383 8811 	msr	BASEPRI, r3
 8006232:	f3bf 8f6f 	isb	sy
 8006236:	f3bf 8f4f 	dsb	sy
 800623a:	603b      	str	r3, [r7, #0]
}
 800623c:	bf00      	nop
 800623e:	e7fe      	b.n	800623e <vPortEnterCritical+0x4a>
	}
}
 8006240:	bf00      	nop
 8006242:	370c      	adds	r7, #12
 8006244:	46bd      	mov	sp, r7
 8006246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624a:	4770      	bx	lr
 800624c:	2000006c 	.word	0x2000006c
 8006250:	e000ed04 	.word	0xe000ed04

08006254 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006254:	b480      	push	{r7}
 8006256:	b083      	sub	sp, #12
 8006258:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800625a:	4b12      	ldr	r3, [pc, #72]	; (80062a4 <vPortExitCritical+0x50>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d10a      	bne.n	8006278 <vPortExitCritical+0x24>
	__asm volatile
 8006262:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006266:	f383 8811 	msr	BASEPRI, r3
 800626a:	f3bf 8f6f 	isb	sy
 800626e:	f3bf 8f4f 	dsb	sy
 8006272:	607b      	str	r3, [r7, #4]
}
 8006274:	bf00      	nop
 8006276:	e7fe      	b.n	8006276 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006278:	4b0a      	ldr	r3, [pc, #40]	; (80062a4 <vPortExitCritical+0x50>)
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	3b01      	subs	r3, #1
 800627e:	4a09      	ldr	r2, [pc, #36]	; (80062a4 <vPortExitCritical+0x50>)
 8006280:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006282:	4b08      	ldr	r3, [pc, #32]	; (80062a4 <vPortExitCritical+0x50>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d105      	bne.n	8006296 <vPortExitCritical+0x42>
 800628a:	2300      	movs	r3, #0
 800628c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006294:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006296:	bf00      	nop
 8006298:	370c      	adds	r7, #12
 800629a:	46bd      	mov	sp, r7
 800629c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a0:	4770      	bx	lr
 80062a2:	bf00      	nop
 80062a4:	2000006c 	.word	0x2000006c
	...

080062b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80062b0:	f3ef 8009 	mrs	r0, PSP
 80062b4:	f3bf 8f6f 	isb	sy
 80062b8:	4b15      	ldr	r3, [pc, #84]	; (8006310 <pxCurrentTCBConst>)
 80062ba:	681a      	ldr	r2, [r3, #0]
 80062bc:	f01e 0f10 	tst.w	lr, #16
 80062c0:	bf08      	it	eq
 80062c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80062c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062ca:	6010      	str	r0, [r2, #0]
 80062cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80062d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80062d4:	f380 8811 	msr	BASEPRI, r0
 80062d8:	f3bf 8f4f 	dsb	sy
 80062dc:	f3bf 8f6f 	isb	sy
 80062e0:	f7ff fa0e 	bl	8005700 <vTaskSwitchContext>
 80062e4:	f04f 0000 	mov.w	r0, #0
 80062e8:	f380 8811 	msr	BASEPRI, r0
 80062ec:	bc09      	pop	{r0, r3}
 80062ee:	6819      	ldr	r1, [r3, #0]
 80062f0:	6808      	ldr	r0, [r1, #0]
 80062f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062f6:	f01e 0f10 	tst.w	lr, #16
 80062fa:	bf08      	it	eq
 80062fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006300:	f380 8809 	msr	PSP, r0
 8006304:	f3bf 8f6f 	isb	sy
 8006308:	4770      	bx	lr
 800630a:	bf00      	nop
 800630c:	f3af 8000 	nop.w

08006310 <pxCurrentTCBConst>:
 8006310:	200008f0 	.word	0x200008f0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006314:	bf00      	nop
 8006316:	bf00      	nop

08006318 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b082      	sub	sp, #8
 800631c:	af00      	add	r7, sp, #0
	__asm volatile
 800631e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006322:	f383 8811 	msr	BASEPRI, r3
 8006326:	f3bf 8f6f 	isb	sy
 800632a:	f3bf 8f4f 	dsb	sy
 800632e:	607b      	str	r3, [r7, #4]
}
 8006330:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006332:	f7ff f92d 	bl	8005590 <xTaskIncrementTick>
 8006336:	4603      	mov	r3, r0
 8006338:	2b00      	cmp	r3, #0
 800633a:	d003      	beq.n	8006344 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800633c:	4b06      	ldr	r3, [pc, #24]	; (8006358 <SysTick_Handler+0x40>)
 800633e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006342:	601a      	str	r2, [r3, #0]
 8006344:	2300      	movs	r3, #0
 8006346:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	f383 8811 	msr	BASEPRI, r3
}
 800634e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006350:	bf00      	nop
 8006352:	3708      	adds	r7, #8
 8006354:	46bd      	mov	sp, r7
 8006356:	bd80      	pop	{r7, pc}
 8006358:	e000ed04 	.word	0xe000ed04

0800635c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800635c:	b480      	push	{r7}
 800635e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006360:	4b0b      	ldr	r3, [pc, #44]	; (8006390 <vPortSetupTimerInterrupt+0x34>)
 8006362:	2200      	movs	r2, #0
 8006364:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006366:	4b0b      	ldr	r3, [pc, #44]	; (8006394 <vPortSetupTimerInterrupt+0x38>)
 8006368:	2200      	movs	r2, #0
 800636a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800636c:	4b0a      	ldr	r3, [pc, #40]	; (8006398 <vPortSetupTimerInterrupt+0x3c>)
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	4a0a      	ldr	r2, [pc, #40]	; (800639c <vPortSetupTimerInterrupt+0x40>)
 8006372:	fba2 2303 	umull	r2, r3, r2, r3
 8006376:	099b      	lsrs	r3, r3, #6
 8006378:	4a09      	ldr	r2, [pc, #36]	; (80063a0 <vPortSetupTimerInterrupt+0x44>)
 800637a:	3b01      	subs	r3, #1
 800637c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800637e:	4b04      	ldr	r3, [pc, #16]	; (8006390 <vPortSetupTimerInterrupt+0x34>)
 8006380:	2207      	movs	r2, #7
 8006382:	601a      	str	r2, [r3, #0]
}
 8006384:	bf00      	nop
 8006386:	46bd      	mov	sp, r7
 8006388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638c:	4770      	bx	lr
 800638e:	bf00      	nop
 8006390:	e000e010 	.word	0xe000e010
 8006394:	e000e018 	.word	0xe000e018
 8006398:	20000060 	.word	0x20000060
 800639c:	10624dd3 	.word	0x10624dd3
 80063a0:	e000e014 	.word	0xe000e014

080063a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80063a4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80063b4 <vPortEnableVFP+0x10>
 80063a8:	6801      	ldr	r1, [r0, #0]
 80063aa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80063ae:	6001      	str	r1, [r0, #0]
 80063b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80063b2:	bf00      	nop
 80063b4:	e000ed88 	.word	0xe000ed88

080063b8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b08a      	sub	sp, #40	; 0x28
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80063c0:	2300      	movs	r3, #0
 80063c2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80063c4:	f7ff f806 	bl	80053d4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80063c8:	4b5b      	ldr	r3, [pc, #364]	; (8006538 <pvPortMalloc+0x180>)
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d101      	bne.n	80063d4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80063d0:	f000 f920 	bl	8006614 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80063d4:	4b59      	ldr	r3, [pc, #356]	; (800653c <pvPortMalloc+0x184>)
 80063d6:	681a      	ldr	r2, [r3, #0]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	4013      	ands	r3, r2
 80063dc:	2b00      	cmp	r3, #0
 80063de:	f040 8093 	bne.w	8006508 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d01d      	beq.n	8006424 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80063e8:	2208      	movs	r2, #8
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	4413      	add	r3, r2
 80063ee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	f003 0307 	and.w	r3, r3, #7
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d014      	beq.n	8006424 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	f023 0307 	bic.w	r3, r3, #7
 8006400:	3308      	adds	r3, #8
 8006402:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	f003 0307 	and.w	r3, r3, #7
 800640a:	2b00      	cmp	r3, #0
 800640c:	d00a      	beq.n	8006424 <pvPortMalloc+0x6c>
	__asm volatile
 800640e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006412:	f383 8811 	msr	BASEPRI, r3
 8006416:	f3bf 8f6f 	isb	sy
 800641a:	f3bf 8f4f 	dsb	sy
 800641e:	617b      	str	r3, [r7, #20]
}
 8006420:	bf00      	nop
 8006422:	e7fe      	b.n	8006422 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d06e      	beq.n	8006508 <pvPortMalloc+0x150>
 800642a:	4b45      	ldr	r3, [pc, #276]	; (8006540 <pvPortMalloc+0x188>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	687a      	ldr	r2, [r7, #4]
 8006430:	429a      	cmp	r2, r3
 8006432:	d869      	bhi.n	8006508 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006434:	4b43      	ldr	r3, [pc, #268]	; (8006544 <pvPortMalloc+0x18c>)
 8006436:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006438:	4b42      	ldr	r3, [pc, #264]	; (8006544 <pvPortMalloc+0x18c>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800643e:	e004      	b.n	800644a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006442:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800644a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800644c:	685b      	ldr	r3, [r3, #4]
 800644e:	687a      	ldr	r2, [r7, #4]
 8006450:	429a      	cmp	r2, r3
 8006452:	d903      	bls.n	800645c <pvPortMalloc+0xa4>
 8006454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d1f1      	bne.n	8006440 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800645c:	4b36      	ldr	r3, [pc, #216]	; (8006538 <pvPortMalloc+0x180>)
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006462:	429a      	cmp	r2, r3
 8006464:	d050      	beq.n	8006508 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006466:	6a3b      	ldr	r3, [r7, #32]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	2208      	movs	r2, #8
 800646c:	4413      	add	r3, r2
 800646e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006472:	681a      	ldr	r2, [r3, #0]
 8006474:	6a3b      	ldr	r3, [r7, #32]
 8006476:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800647a:	685a      	ldr	r2, [r3, #4]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	1ad2      	subs	r2, r2, r3
 8006480:	2308      	movs	r3, #8
 8006482:	005b      	lsls	r3, r3, #1
 8006484:	429a      	cmp	r2, r3
 8006486:	d91f      	bls.n	80064c8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006488:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	4413      	add	r3, r2
 800648e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006490:	69bb      	ldr	r3, [r7, #24]
 8006492:	f003 0307 	and.w	r3, r3, #7
 8006496:	2b00      	cmp	r3, #0
 8006498:	d00a      	beq.n	80064b0 <pvPortMalloc+0xf8>
	__asm volatile
 800649a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800649e:	f383 8811 	msr	BASEPRI, r3
 80064a2:	f3bf 8f6f 	isb	sy
 80064a6:	f3bf 8f4f 	dsb	sy
 80064aa:	613b      	str	r3, [r7, #16]
}
 80064ac:	bf00      	nop
 80064ae:	e7fe      	b.n	80064ae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80064b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064b2:	685a      	ldr	r2, [r3, #4]
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	1ad2      	subs	r2, r2, r3
 80064b8:	69bb      	ldr	r3, [r7, #24]
 80064ba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80064bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064be:	687a      	ldr	r2, [r7, #4]
 80064c0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80064c2:	69b8      	ldr	r0, [r7, #24]
 80064c4:	f000 f908 	bl	80066d8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80064c8:	4b1d      	ldr	r3, [pc, #116]	; (8006540 <pvPortMalloc+0x188>)
 80064ca:	681a      	ldr	r2, [r3, #0]
 80064cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ce:	685b      	ldr	r3, [r3, #4]
 80064d0:	1ad3      	subs	r3, r2, r3
 80064d2:	4a1b      	ldr	r2, [pc, #108]	; (8006540 <pvPortMalloc+0x188>)
 80064d4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80064d6:	4b1a      	ldr	r3, [pc, #104]	; (8006540 <pvPortMalloc+0x188>)
 80064d8:	681a      	ldr	r2, [r3, #0]
 80064da:	4b1b      	ldr	r3, [pc, #108]	; (8006548 <pvPortMalloc+0x190>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	429a      	cmp	r2, r3
 80064e0:	d203      	bcs.n	80064ea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80064e2:	4b17      	ldr	r3, [pc, #92]	; (8006540 <pvPortMalloc+0x188>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	4a18      	ldr	r2, [pc, #96]	; (8006548 <pvPortMalloc+0x190>)
 80064e8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80064ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ec:	685a      	ldr	r2, [r3, #4]
 80064ee:	4b13      	ldr	r3, [pc, #76]	; (800653c <pvPortMalloc+0x184>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	431a      	orrs	r2, r3
 80064f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064f6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80064f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064fa:	2200      	movs	r2, #0
 80064fc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80064fe:	4b13      	ldr	r3, [pc, #76]	; (800654c <pvPortMalloc+0x194>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	3301      	adds	r3, #1
 8006504:	4a11      	ldr	r2, [pc, #68]	; (800654c <pvPortMalloc+0x194>)
 8006506:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006508:	f7fe ff72 	bl	80053f0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800650c:	69fb      	ldr	r3, [r7, #28]
 800650e:	f003 0307 	and.w	r3, r3, #7
 8006512:	2b00      	cmp	r3, #0
 8006514:	d00a      	beq.n	800652c <pvPortMalloc+0x174>
	__asm volatile
 8006516:	f04f 0350 	mov.w	r3, #80	; 0x50
 800651a:	f383 8811 	msr	BASEPRI, r3
 800651e:	f3bf 8f6f 	isb	sy
 8006522:	f3bf 8f4f 	dsb	sy
 8006526:	60fb      	str	r3, [r7, #12]
}
 8006528:	bf00      	nop
 800652a:	e7fe      	b.n	800652a <pvPortMalloc+0x172>
	return pvReturn;
 800652c:	69fb      	ldr	r3, [r7, #28]
}
 800652e:	4618      	mov	r0, r3
 8006530:	3728      	adds	r7, #40	; 0x28
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}
 8006536:	bf00      	nop
 8006538:	2000462c 	.word	0x2000462c
 800653c:	20004640 	.word	0x20004640
 8006540:	20004630 	.word	0x20004630
 8006544:	20004624 	.word	0x20004624
 8006548:	20004634 	.word	0x20004634
 800654c:	20004638 	.word	0x20004638

08006550 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b086      	sub	sp, #24
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d04d      	beq.n	80065fe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006562:	2308      	movs	r3, #8
 8006564:	425b      	negs	r3, r3
 8006566:	697a      	ldr	r2, [r7, #20]
 8006568:	4413      	add	r3, r2
 800656a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800656c:	697b      	ldr	r3, [r7, #20]
 800656e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006570:	693b      	ldr	r3, [r7, #16]
 8006572:	685a      	ldr	r2, [r3, #4]
 8006574:	4b24      	ldr	r3, [pc, #144]	; (8006608 <vPortFree+0xb8>)
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	4013      	ands	r3, r2
 800657a:	2b00      	cmp	r3, #0
 800657c:	d10a      	bne.n	8006594 <vPortFree+0x44>
	__asm volatile
 800657e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006582:	f383 8811 	msr	BASEPRI, r3
 8006586:	f3bf 8f6f 	isb	sy
 800658a:	f3bf 8f4f 	dsb	sy
 800658e:	60fb      	str	r3, [r7, #12]
}
 8006590:	bf00      	nop
 8006592:	e7fe      	b.n	8006592 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006594:	693b      	ldr	r3, [r7, #16]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d00a      	beq.n	80065b2 <vPortFree+0x62>
	__asm volatile
 800659c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065a0:	f383 8811 	msr	BASEPRI, r3
 80065a4:	f3bf 8f6f 	isb	sy
 80065a8:	f3bf 8f4f 	dsb	sy
 80065ac:	60bb      	str	r3, [r7, #8]
}
 80065ae:	bf00      	nop
 80065b0:	e7fe      	b.n	80065b0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80065b2:	693b      	ldr	r3, [r7, #16]
 80065b4:	685a      	ldr	r2, [r3, #4]
 80065b6:	4b14      	ldr	r3, [pc, #80]	; (8006608 <vPortFree+0xb8>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	4013      	ands	r3, r2
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d01e      	beq.n	80065fe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d11a      	bne.n	80065fe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80065c8:	693b      	ldr	r3, [r7, #16]
 80065ca:	685a      	ldr	r2, [r3, #4]
 80065cc:	4b0e      	ldr	r3, [pc, #56]	; (8006608 <vPortFree+0xb8>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	43db      	mvns	r3, r3
 80065d2:	401a      	ands	r2, r3
 80065d4:	693b      	ldr	r3, [r7, #16]
 80065d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80065d8:	f7fe fefc 	bl	80053d4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80065dc:	693b      	ldr	r3, [r7, #16]
 80065de:	685a      	ldr	r2, [r3, #4]
 80065e0:	4b0a      	ldr	r3, [pc, #40]	; (800660c <vPortFree+0xbc>)
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	4413      	add	r3, r2
 80065e6:	4a09      	ldr	r2, [pc, #36]	; (800660c <vPortFree+0xbc>)
 80065e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80065ea:	6938      	ldr	r0, [r7, #16]
 80065ec:	f000 f874 	bl	80066d8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80065f0:	4b07      	ldr	r3, [pc, #28]	; (8006610 <vPortFree+0xc0>)
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	3301      	adds	r3, #1
 80065f6:	4a06      	ldr	r2, [pc, #24]	; (8006610 <vPortFree+0xc0>)
 80065f8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80065fa:	f7fe fef9 	bl	80053f0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80065fe:	bf00      	nop
 8006600:	3718      	adds	r7, #24
 8006602:	46bd      	mov	sp, r7
 8006604:	bd80      	pop	{r7, pc}
 8006606:	bf00      	nop
 8006608:	20004640 	.word	0x20004640
 800660c:	20004630 	.word	0x20004630
 8006610:	2000463c 	.word	0x2000463c

08006614 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006614:	b480      	push	{r7}
 8006616:	b085      	sub	sp, #20
 8006618:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800661a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800661e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006620:	4b27      	ldr	r3, [pc, #156]	; (80066c0 <prvHeapInit+0xac>)
 8006622:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	f003 0307 	and.w	r3, r3, #7
 800662a:	2b00      	cmp	r3, #0
 800662c:	d00c      	beq.n	8006648 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	3307      	adds	r3, #7
 8006632:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	f023 0307 	bic.w	r3, r3, #7
 800663a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800663c:	68ba      	ldr	r2, [r7, #8]
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	1ad3      	subs	r3, r2, r3
 8006642:	4a1f      	ldr	r2, [pc, #124]	; (80066c0 <prvHeapInit+0xac>)
 8006644:	4413      	add	r3, r2
 8006646:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800664c:	4a1d      	ldr	r2, [pc, #116]	; (80066c4 <prvHeapInit+0xb0>)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006652:	4b1c      	ldr	r3, [pc, #112]	; (80066c4 <prvHeapInit+0xb0>)
 8006654:	2200      	movs	r2, #0
 8006656:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	68ba      	ldr	r2, [r7, #8]
 800665c:	4413      	add	r3, r2
 800665e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006660:	2208      	movs	r2, #8
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	1a9b      	subs	r3, r3, r2
 8006666:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	f023 0307 	bic.w	r3, r3, #7
 800666e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	4a15      	ldr	r2, [pc, #84]	; (80066c8 <prvHeapInit+0xb4>)
 8006674:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006676:	4b14      	ldr	r3, [pc, #80]	; (80066c8 <prvHeapInit+0xb4>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	2200      	movs	r2, #0
 800667c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800667e:	4b12      	ldr	r3, [pc, #72]	; (80066c8 <prvHeapInit+0xb4>)
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	2200      	movs	r2, #0
 8006684:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	68fa      	ldr	r2, [r7, #12]
 800668e:	1ad2      	subs	r2, r2, r3
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006694:	4b0c      	ldr	r3, [pc, #48]	; (80066c8 <prvHeapInit+0xb4>)
 8006696:	681a      	ldr	r2, [r3, #0]
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	685b      	ldr	r3, [r3, #4]
 80066a0:	4a0a      	ldr	r2, [pc, #40]	; (80066cc <prvHeapInit+0xb8>)
 80066a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	685b      	ldr	r3, [r3, #4]
 80066a8:	4a09      	ldr	r2, [pc, #36]	; (80066d0 <prvHeapInit+0xbc>)
 80066aa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80066ac:	4b09      	ldr	r3, [pc, #36]	; (80066d4 <prvHeapInit+0xc0>)
 80066ae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80066b2:	601a      	str	r2, [r3, #0]
}
 80066b4:	bf00      	nop
 80066b6:	3714      	adds	r7, #20
 80066b8:	46bd      	mov	sp, r7
 80066ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066be:	4770      	bx	lr
 80066c0:	20000a24 	.word	0x20000a24
 80066c4:	20004624 	.word	0x20004624
 80066c8:	2000462c 	.word	0x2000462c
 80066cc:	20004634 	.word	0x20004634
 80066d0:	20004630 	.word	0x20004630
 80066d4:	20004640 	.word	0x20004640

080066d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80066d8:	b480      	push	{r7}
 80066da:	b085      	sub	sp, #20
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80066e0:	4b28      	ldr	r3, [pc, #160]	; (8006784 <prvInsertBlockIntoFreeList+0xac>)
 80066e2:	60fb      	str	r3, [r7, #12]
 80066e4:	e002      	b.n	80066ec <prvInsertBlockIntoFreeList+0x14>
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	60fb      	str	r3, [r7, #12]
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	687a      	ldr	r2, [r7, #4]
 80066f2:	429a      	cmp	r2, r3
 80066f4:	d8f7      	bhi.n	80066e6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	685b      	ldr	r3, [r3, #4]
 80066fe:	68ba      	ldr	r2, [r7, #8]
 8006700:	4413      	add	r3, r2
 8006702:	687a      	ldr	r2, [r7, #4]
 8006704:	429a      	cmp	r2, r3
 8006706:	d108      	bne.n	800671a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	685a      	ldr	r2, [r3, #4]
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	685b      	ldr	r3, [r3, #4]
 8006710:	441a      	add	r2, r3
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	685b      	ldr	r3, [r3, #4]
 8006722:	68ba      	ldr	r2, [r7, #8]
 8006724:	441a      	add	r2, r3
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	429a      	cmp	r2, r3
 800672c:	d118      	bne.n	8006760 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681a      	ldr	r2, [r3, #0]
 8006732:	4b15      	ldr	r3, [pc, #84]	; (8006788 <prvInsertBlockIntoFreeList+0xb0>)
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	429a      	cmp	r2, r3
 8006738:	d00d      	beq.n	8006756 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	685a      	ldr	r2, [r3, #4]
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	441a      	add	r2, r3
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	681a      	ldr	r2, [r3, #0]
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	601a      	str	r2, [r3, #0]
 8006754:	e008      	b.n	8006768 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006756:	4b0c      	ldr	r3, [pc, #48]	; (8006788 <prvInsertBlockIntoFreeList+0xb0>)
 8006758:	681a      	ldr	r2, [r3, #0]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	601a      	str	r2, [r3, #0]
 800675e:	e003      	b.n	8006768 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681a      	ldr	r2, [r3, #0]
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006768:	68fa      	ldr	r2, [r7, #12]
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	429a      	cmp	r2, r3
 800676e:	d002      	beq.n	8006776 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	687a      	ldr	r2, [r7, #4]
 8006774:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006776:	bf00      	nop
 8006778:	3714      	adds	r7, #20
 800677a:	46bd      	mov	sp, r7
 800677c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006780:	4770      	bx	lr
 8006782:	bf00      	nop
 8006784:	20004624 	.word	0x20004624
 8006788:	2000462c 	.word	0x2000462c

0800678c <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b082      	sub	sp, #8
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
    /* e.g. write a character to the USART3 and Loop until the end of transmission */
	HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8006794:	1d39      	adds	r1, r7, #4
 8006796:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800679a:	2201      	movs	r2, #1
 800679c:	4803      	ldr	r0, [pc, #12]	; (80067ac <__io_putchar+0x20>)
 800679e:	f7fc fe32 	bl	8003406 <HAL_UART_Transmit>

	return ch;
 80067a2:	687b      	ldr	r3, [r7, #4]
}
 80067a4:	4618      	mov	r0, r3
 80067a6:	3708      	adds	r7, #8
 80067a8:	46bd      	mov	sp, r7
 80067aa:	bd80      	pop	{r7, pc}
 80067ac:	20000344 	.word	0x20000344

080067b0 <vPrintString>:

/*-----------------------------------------------------------*/

void vPrintString( const char *pcString )
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b082      	sub	sp, #8
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
	/* Print the string, using a critical section as a crude method of mutual
	 * exclusion. */
	taskENTER_CRITICAL();
 80067b8:	f7ff fd1c 	bl	80061f4 <vPortEnterCritical>
	{
		printf( "%s", pcString );
 80067bc:	6879      	ldr	r1, [r7, #4]
 80067be:	4807      	ldr	r0, [pc, #28]	; (80067dc <vPrintString+0x2c>)
 80067c0:	f000 fb32 	bl	8006e28 <iprintf>
		fflush( stdout );
 80067c4:	4b06      	ldr	r3, [pc, #24]	; (80067e0 <vPrintString+0x30>)
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	689b      	ldr	r3, [r3, #8]
 80067ca:	4618      	mov	r0, r3
 80067cc:	f000 f906 	bl	80069dc <fflush>
	}
	taskEXIT_CRITICAL();
 80067d0:	f7ff fd40 	bl	8006254 <vPortExitCritical>
}
 80067d4:	bf00      	nop
 80067d6:	3708      	adds	r7, #8
 80067d8:	46bd      	mov	sp, r7
 80067da:	bd80      	pop	{r7, pc}
 80067dc:	08007cbc 	.word	0x08007cbc
 80067e0:	20000070 	.word	0x20000070

080067e4 <vPrintStringAndNumber>:
/*-----------------------------------------------------------*/

void vPrintStringAndNumber( const char *pcString, uint32_t ulValue )
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b082      	sub	sp, #8
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
 80067ec:	6039      	str	r1, [r7, #0]
	/* Print the string, using a critical section as a crude method of mutual
	 * exclusion. */
	taskENTER_CRITICAL();
 80067ee:	f7ff fd01 	bl	80061f4 <vPortEnterCritical>
	{
		printf( "%s %lu\r\n", pcString, ulValue );
 80067f2:	683a      	ldr	r2, [r7, #0]
 80067f4:	6879      	ldr	r1, [r7, #4]
 80067f6:	4807      	ldr	r0, [pc, #28]	; (8006814 <vPrintStringAndNumber+0x30>)
 80067f8:	f000 fb16 	bl	8006e28 <iprintf>
		fflush( stdout );
 80067fc:	4b06      	ldr	r3, [pc, #24]	; (8006818 <vPrintStringAndNumber+0x34>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	689b      	ldr	r3, [r3, #8]
 8006802:	4618      	mov	r0, r3
 8006804:	f000 f8ea 	bl	80069dc <fflush>
	}
	taskEXIT_CRITICAL();
 8006808:	f7ff fd24 	bl	8006254 <vPortExitCritical>
}
 800680c:	bf00      	nop
 800680e:	3708      	adds	r7, #8
 8006810:	46bd      	mov	sp, r7
 8006812:	bd80      	pop	{r7, pc}
 8006814:	08007cc0 	.word	0x08007cc0
 8006818:	20000070 	.word	0x20000070

0800681c <vPrintTwoStrings>:
/*-----------------------------------------------------------*/

void vPrintTwoStrings( const char *pcString1, const char *pcString2 )
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b082      	sub	sp, #8
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
 8006824:	6039      	str	r1, [r7, #0]
	/* Print the string, using a critical section as a crude method of mutual
	 * exclusion. */
	vTaskSuspendAll();
 8006826:	f7fe fdd5 	bl	80053d4 <vTaskSuspendAll>
	{
		printf( "At time %lu: %s %s\r\n", xTaskGetTickCount(), pcString1, pcString2 );
 800682a:	f7fe fe7d 	bl	8005528 <xTaskGetTickCount>
 800682e:	4601      	mov	r1, r0
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	687a      	ldr	r2, [r7, #4]
 8006834:	4804      	ldr	r0, [pc, #16]	; (8006848 <vPrintTwoStrings+0x2c>)
 8006836:	f000 faf7 	bl	8006e28 <iprintf>
	}
	xTaskResumeAll();
 800683a:	f7fe fdd9 	bl	80053f0 <xTaskResumeAll>
}
 800683e:	bf00      	nop
 8006840:	3708      	adds	r7, #8
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}
 8006846:	bf00      	nop
 8006848:	08007ccc 	.word	0x08007ccc

0800684c <__errno>:
 800684c:	4b01      	ldr	r3, [pc, #4]	; (8006854 <__errno+0x8>)
 800684e:	6818      	ldr	r0, [r3, #0]
 8006850:	4770      	bx	lr
 8006852:	bf00      	nop
 8006854:	20000070 	.word	0x20000070

08006858 <__sflush_r>:
 8006858:	898a      	ldrh	r2, [r1, #12]
 800685a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800685e:	4605      	mov	r5, r0
 8006860:	0710      	lsls	r0, r2, #28
 8006862:	460c      	mov	r4, r1
 8006864:	d458      	bmi.n	8006918 <__sflush_r+0xc0>
 8006866:	684b      	ldr	r3, [r1, #4]
 8006868:	2b00      	cmp	r3, #0
 800686a:	dc05      	bgt.n	8006878 <__sflush_r+0x20>
 800686c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800686e:	2b00      	cmp	r3, #0
 8006870:	dc02      	bgt.n	8006878 <__sflush_r+0x20>
 8006872:	2000      	movs	r0, #0
 8006874:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006878:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800687a:	2e00      	cmp	r6, #0
 800687c:	d0f9      	beq.n	8006872 <__sflush_r+0x1a>
 800687e:	2300      	movs	r3, #0
 8006880:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006884:	682f      	ldr	r7, [r5, #0]
 8006886:	602b      	str	r3, [r5, #0]
 8006888:	d032      	beq.n	80068f0 <__sflush_r+0x98>
 800688a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800688c:	89a3      	ldrh	r3, [r4, #12]
 800688e:	075a      	lsls	r2, r3, #29
 8006890:	d505      	bpl.n	800689e <__sflush_r+0x46>
 8006892:	6863      	ldr	r3, [r4, #4]
 8006894:	1ac0      	subs	r0, r0, r3
 8006896:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006898:	b10b      	cbz	r3, 800689e <__sflush_r+0x46>
 800689a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800689c:	1ac0      	subs	r0, r0, r3
 800689e:	2300      	movs	r3, #0
 80068a0:	4602      	mov	r2, r0
 80068a2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80068a4:	6a21      	ldr	r1, [r4, #32]
 80068a6:	4628      	mov	r0, r5
 80068a8:	47b0      	blx	r6
 80068aa:	1c43      	adds	r3, r0, #1
 80068ac:	89a3      	ldrh	r3, [r4, #12]
 80068ae:	d106      	bne.n	80068be <__sflush_r+0x66>
 80068b0:	6829      	ldr	r1, [r5, #0]
 80068b2:	291d      	cmp	r1, #29
 80068b4:	d82c      	bhi.n	8006910 <__sflush_r+0xb8>
 80068b6:	4a2a      	ldr	r2, [pc, #168]	; (8006960 <__sflush_r+0x108>)
 80068b8:	40ca      	lsrs	r2, r1
 80068ba:	07d6      	lsls	r6, r2, #31
 80068bc:	d528      	bpl.n	8006910 <__sflush_r+0xb8>
 80068be:	2200      	movs	r2, #0
 80068c0:	6062      	str	r2, [r4, #4]
 80068c2:	04d9      	lsls	r1, r3, #19
 80068c4:	6922      	ldr	r2, [r4, #16]
 80068c6:	6022      	str	r2, [r4, #0]
 80068c8:	d504      	bpl.n	80068d4 <__sflush_r+0x7c>
 80068ca:	1c42      	adds	r2, r0, #1
 80068cc:	d101      	bne.n	80068d2 <__sflush_r+0x7a>
 80068ce:	682b      	ldr	r3, [r5, #0]
 80068d0:	b903      	cbnz	r3, 80068d4 <__sflush_r+0x7c>
 80068d2:	6560      	str	r0, [r4, #84]	; 0x54
 80068d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80068d6:	602f      	str	r7, [r5, #0]
 80068d8:	2900      	cmp	r1, #0
 80068da:	d0ca      	beq.n	8006872 <__sflush_r+0x1a>
 80068dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80068e0:	4299      	cmp	r1, r3
 80068e2:	d002      	beq.n	80068ea <__sflush_r+0x92>
 80068e4:	4628      	mov	r0, r5
 80068e6:	f000 f9bf 	bl	8006c68 <_free_r>
 80068ea:	2000      	movs	r0, #0
 80068ec:	6360      	str	r0, [r4, #52]	; 0x34
 80068ee:	e7c1      	b.n	8006874 <__sflush_r+0x1c>
 80068f0:	6a21      	ldr	r1, [r4, #32]
 80068f2:	2301      	movs	r3, #1
 80068f4:	4628      	mov	r0, r5
 80068f6:	47b0      	blx	r6
 80068f8:	1c41      	adds	r1, r0, #1
 80068fa:	d1c7      	bne.n	800688c <__sflush_r+0x34>
 80068fc:	682b      	ldr	r3, [r5, #0]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d0c4      	beq.n	800688c <__sflush_r+0x34>
 8006902:	2b1d      	cmp	r3, #29
 8006904:	d001      	beq.n	800690a <__sflush_r+0xb2>
 8006906:	2b16      	cmp	r3, #22
 8006908:	d101      	bne.n	800690e <__sflush_r+0xb6>
 800690a:	602f      	str	r7, [r5, #0]
 800690c:	e7b1      	b.n	8006872 <__sflush_r+0x1a>
 800690e:	89a3      	ldrh	r3, [r4, #12]
 8006910:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006914:	81a3      	strh	r3, [r4, #12]
 8006916:	e7ad      	b.n	8006874 <__sflush_r+0x1c>
 8006918:	690f      	ldr	r7, [r1, #16]
 800691a:	2f00      	cmp	r7, #0
 800691c:	d0a9      	beq.n	8006872 <__sflush_r+0x1a>
 800691e:	0793      	lsls	r3, r2, #30
 8006920:	680e      	ldr	r6, [r1, #0]
 8006922:	bf08      	it	eq
 8006924:	694b      	ldreq	r3, [r1, #20]
 8006926:	600f      	str	r7, [r1, #0]
 8006928:	bf18      	it	ne
 800692a:	2300      	movne	r3, #0
 800692c:	eba6 0807 	sub.w	r8, r6, r7
 8006930:	608b      	str	r3, [r1, #8]
 8006932:	f1b8 0f00 	cmp.w	r8, #0
 8006936:	dd9c      	ble.n	8006872 <__sflush_r+0x1a>
 8006938:	6a21      	ldr	r1, [r4, #32]
 800693a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800693c:	4643      	mov	r3, r8
 800693e:	463a      	mov	r2, r7
 8006940:	4628      	mov	r0, r5
 8006942:	47b0      	blx	r6
 8006944:	2800      	cmp	r0, #0
 8006946:	dc06      	bgt.n	8006956 <__sflush_r+0xfe>
 8006948:	89a3      	ldrh	r3, [r4, #12]
 800694a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800694e:	81a3      	strh	r3, [r4, #12]
 8006950:	f04f 30ff 	mov.w	r0, #4294967295
 8006954:	e78e      	b.n	8006874 <__sflush_r+0x1c>
 8006956:	4407      	add	r7, r0
 8006958:	eba8 0800 	sub.w	r8, r8, r0
 800695c:	e7e9      	b.n	8006932 <__sflush_r+0xda>
 800695e:	bf00      	nop
 8006960:	20400001 	.word	0x20400001

08006964 <_fflush_r>:
 8006964:	b538      	push	{r3, r4, r5, lr}
 8006966:	690b      	ldr	r3, [r1, #16]
 8006968:	4605      	mov	r5, r0
 800696a:	460c      	mov	r4, r1
 800696c:	b913      	cbnz	r3, 8006974 <_fflush_r+0x10>
 800696e:	2500      	movs	r5, #0
 8006970:	4628      	mov	r0, r5
 8006972:	bd38      	pop	{r3, r4, r5, pc}
 8006974:	b118      	cbz	r0, 800697e <_fflush_r+0x1a>
 8006976:	6983      	ldr	r3, [r0, #24]
 8006978:	b90b      	cbnz	r3, 800697e <_fflush_r+0x1a>
 800697a:	f000 f899 	bl	8006ab0 <__sinit>
 800697e:	4b14      	ldr	r3, [pc, #80]	; (80069d0 <_fflush_r+0x6c>)
 8006980:	429c      	cmp	r4, r3
 8006982:	d11b      	bne.n	80069bc <_fflush_r+0x58>
 8006984:	686c      	ldr	r4, [r5, #4]
 8006986:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d0ef      	beq.n	800696e <_fflush_r+0xa>
 800698e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006990:	07d0      	lsls	r0, r2, #31
 8006992:	d404      	bmi.n	800699e <_fflush_r+0x3a>
 8006994:	0599      	lsls	r1, r3, #22
 8006996:	d402      	bmi.n	800699e <_fflush_r+0x3a>
 8006998:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800699a:	f000 f94c 	bl	8006c36 <__retarget_lock_acquire_recursive>
 800699e:	4628      	mov	r0, r5
 80069a0:	4621      	mov	r1, r4
 80069a2:	f7ff ff59 	bl	8006858 <__sflush_r>
 80069a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80069a8:	07da      	lsls	r2, r3, #31
 80069aa:	4605      	mov	r5, r0
 80069ac:	d4e0      	bmi.n	8006970 <_fflush_r+0xc>
 80069ae:	89a3      	ldrh	r3, [r4, #12]
 80069b0:	059b      	lsls	r3, r3, #22
 80069b2:	d4dd      	bmi.n	8006970 <_fflush_r+0xc>
 80069b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80069b6:	f000 f93f 	bl	8006c38 <__retarget_lock_release_recursive>
 80069ba:	e7d9      	b.n	8006970 <_fflush_r+0xc>
 80069bc:	4b05      	ldr	r3, [pc, #20]	; (80069d4 <_fflush_r+0x70>)
 80069be:	429c      	cmp	r4, r3
 80069c0:	d101      	bne.n	80069c6 <_fflush_r+0x62>
 80069c2:	68ac      	ldr	r4, [r5, #8]
 80069c4:	e7df      	b.n	8006986 <_fflush_r+0x22>
 80069c6:	4b04      	ldr	r3, [pc, #16]	; (80069d8 <_fflush_r+0x74>)
 80069c8:	429c      	cmp	r4, r3
 80069ca:	bf08      	it	eq
 80069cc:	68ec      	ldreq	r4, [r5, #12]
 80069ce:	e7da      	b.n	8006986 <_fflush_r+0x22>
 80069d0:	08007d24 	.word	0x08007d24
 80069d4:	08007d44 	.word	0x08007d44
 80069d8:	08007d04 	.word	0x08007d04

080069dc <fflush>:
 80069dc:	4601      	mov	r1, r0
 80069de:	b920      	cbnz	r0, 80069ea <fflush+0xe>
 80069e0:	4b04      	ldr	r3, [pc, #16]	; (80069f4 <fflush+0x18>)
 80069e2:	4905      	ldr	r1, [pc, #20]	; (80069f8 <fflush+0x1c>)
 80069e4:	6818      	ldr	r0, [r3, #0]
 80069e6:	f000 b8e1 	b.w	8006bac <_fwalk_reent>
 80069ea:	4b04      	ldr	r3, [pc, #16]	; (80069fc <fflush+0x20>)
 80069ec:	6818      	ldr	r0, [r3, #0]
 80069ee:	f7ff bfb9 	b.w	8006964 <_fflush_r>
 80069f2:	bf00      	nop
 80069f4:	08007d64 	.word	0x08007d64
 80069f8:	08006965 	.word	0x08006965
 80069fc:	20000070 	.word	0x20000070

08006a00 <std>:
 8006a00:	2300      	movs	r3, #0
 8006a02:	b510      	push	{r4, lr}
 8006a04:	4604      	mov	r4, r0
 8006a06:	e9c0 3300 	strd	r3, r3, [r0]
 8006a0a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006a0e:	6083      	str	r3, [r0, #8]
 8006a10:	8181      	strh	r1, [r0, #12]
 8006a12:	6643      	str	r3, [r0, #100]	; 0x64
 8006a14:	81c2      	strh	r2, [r0, #14]
 8006a16:	6183      	str	r3, [r0, #24]
 8006a18:	4619      	mov	r1, r3
 8006a1a:	2208      	movs	r2, #8
 8006a1c:	305c      	adds	r0, #92	; 0x5c
 8006a1e:	f000 f91a 	bl	8006c56 <memset>
 8006a22:	4b05      	ldr	r3, [pc, #20]	; (8006a38 <std+0x38>)
 8006a24:	6263      	str	r3, [r4, #36]	; 0x24
 8006a26:	4b05      	ldr	r3, [pc, #20]	; (8006a3c <std+0x3c>)
 8006a28:	62a3      	str	r3, [r4, #40]	; 0x28
 8006a2a:	4b05      	ldr	r3, [pc, #20]	; (8006a40 <std+0x40>)
 8006a2c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006a2e:	4b05      	ldr	r3, [pc, #20]	; (8006a44 <std+0x44>)
 8006a30:	6224      	str	r4, [r4, #32]
 8006a32:	6323      	str	r3, [r4, #48]	; 0x30
 8006a34:	bd10      	pop	{r4, pc}
 8006a36:	bf00      	nop
 8006a38:	08006f4d 	.word	0x08006f4d
 8006a3c:	08006f6f 	.word	0x08006f6f
 8006a40:	08006fa7 	.word	0x08006fa7
 8006a44:	08006fcb 	.word	0x08006fcb

08006a48 <_cleanup_r>:
 8006a48:	4901      	ldr	r1, [pc, #4]	; (8006a50 <_cleanup_r+0x8>)
 8006a4a:	f000 b8af 	b.w	8006bac <_fwalk_reent>
 8006a4e:	bf00      	nop
 8006a50:	08006965 	.word	0x08006965

08006a54 <__sfmoreglue>:
 8006a54:	b570      	push	{r4, r5, r6, lr}
 8006a56:	2268      	movs	r2, #104	; 0x68
 8006a58:	1e4d      	subs	r5, r1, #1
 8006a5a:	4355      	muls	r5, r2
 8006a5c:	460e      	mov	r6, r1
 8006a5e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006a62:	f000 f96d 	bl	8006d40 <_malloc_r>
 8006a66:	4604      	mov	r4, r0
 8006a68:	b140      	cbz	r0, 8006a7c <__sfmoreglue+0x28>
 8006a6a:	2100      	movs	r1, #0
 8006a6c:	e9c0 1600 	strd	r1, r6, [r0]
 8006a70:	300c      	adds	r0, #12
 8006a72:	60a0      	str	r0, [r4, #8]
 8006a74:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006a78:	f000 f8ed 	bl	8006c56 <memset>
 8006a7c:	4620      	mov	r0, r4
 8006a7e:	bd70      	pop	{r4, r5, r6, pc}

08006a80 <__sfp_lock_acquire>:
 8006a80:	4801      	ldr	r0, [pc, #4]	; (8006a88 <__sfp_lock_acquire+0x8>)
 8006a82:	f000 b8d8 	b.w	8006c36 <__retarget_lock_acquire_recursive>
 8006a86:	bf00      	nop
 8006a88:	20004645 	.word	0x20004645

08006a8c <__sfp_lock_release>:
 8006a8c:	4801      	ldr	r0, [pc, #4]	; (8006a94 <__sfp_lock_release+0x8>)
 8006a8e:	f000 b8d3 	b.w	8006c38 <__retarget_lock_release_recursive>
 8006a92:	bf00      	nop
 8006a94:	20004645 	.word	0x20004645

08006a98 <__sinit_lock_acquire>:
 8006a98:	4801      	ldr	r0, [pc, #4]	; (8006aa0 <__sinit_lock_acquire+0x8>)
 8006a9a:	f000 b8cc 	b.w	8006c36 <__retarget_lock_acquire_recursive>
 8006a9e:	bf00      	nop
 8006aa0:	20004646 	.word	0x20004646

08006aa4 <__sinit_lock_release>:
 8006aa4:	4801      	ldr	r0, [pc, #4]	; (8006aac <__sinit_lock_release+0x8>)
 8006aa6:	f000 b8c7 	b.w	8006c38 <__retarget_lock_release_recursive>
 8006aaa:	bf00      	nop
 8006aac:	20004646 	.word	0x20004646

08006ab0 <__sinit>:
 8006ab0:	b510      	push	{r4, lr}
 8006ab2:	4604      	mov	r4, r0
 8006ab4:	f7ff fff0 	bl	8006a98 <__sinit_lock_acquire>
 8006ab8:	69a3      	ldr	r3, [r4, #24]
 8006aba:	b11b      	cbz	r3, 8006ac4 <__sinit+0x14>
 8006abc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ac0:	f7ff bff0 	b.w	8006aa4 <__sinit_lock_release>
 8006ac4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006ac8:	6523      	str	r3, [r4, #80]	; 0x50
 8006aca:	4b13      	ldr	r3, [pc, #76]	; (8006b18 <__sinit+0x68>)
 8006acc:	4a13      	ldr	r2, [pc, #76]	; (8006b1c <__sinit+0x6c>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	62a2      	str	r2, [r4, #40]	; 0x28
 8006ad2:	42a3      	cmp	r3, r4
 8006ad4:	bf04      	itt	eq
 8006ad6:	2301      	moveq	r3, #1
 8006ad8:	61a3      	streq	r3, [r4, #24]
 8006ada:	4620      	mov	r0, r4
 8006adc:	f000 f820 	bl	8006b20 <__sfp>
 8006ae0:	6060      	str	r0, [r4, #4]
 8006ae2:	4620      	mov	r0, r4
 8006ae4:	f000 f81c 	bl	8006b20 <__sfp>
 8006ae8:	60a0      	str	r0, [r4, #8]
 8006aea:	4620      	mov	r0, r4
 8006aec:	f000 f818 	bl	8006b20 <__sfp>
 8006af0:	2200      	movs	r2, #0
 8006af2:	60e0      	str	r0, [r4, #12]
 8006af4:	2104      	movs	r1, #4
 8006af6:	6860      	ldr	r0, [r4, #4]
 8006af8:	f7ff ff82 	bl	8006a00 <std>
 8006afc:	68a0      	ldr	r0, [r4, #8]
 8006afe:	2201      	movs	r2, #1
 8006b00:	2109      	movs	r1, #9
 8006b02:	f7ff ff7d 	bl	8006a00 <std>
 8006b06:	68e0      	ldr	r0, [r4, #12]
 8006b08:	2202      	movs	r2, #2
 8006b0a:	2112      	movs	r1, #18
 8006b0c:	f7ff ff78 	bl	8006a00 <std>
 8006b10:	2301      	movs	r3, #1
 8006b12:	61a3      	str	r3, [r4, #24]
 8006b14:	e7d2      	b.n	8006abc <__sinit+0xc>
 8006b16:	bf00      	nop
 8006b18:	08007d64 	.word	0x08007d64
 8006b1c:	08006a49 	.word	0x08006a49

08006b20 <__sfp>:
 8006b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b22:	4607      	mov	r7, r0
 8006b24:	f7ff ffac 	bl	8006a80 <__sfp_lock_acquire>
 8006b28:	4b1e      	ldr	r3, [pc, #120]	; (8006ba4 <__sfp+0x84>)
 8006b2a:	681e      	ldr	r6, [r3, #0]
 8006b2c:	69b3      	ldr	r3, [r6, #24]
 8006b2e:	b913      	cbnz	r3, 8006b36 <__sfp+0x16>
 8006b30:	4630      	mov	r0, r6
 8006b32:	f7ff ffbd 	bl	8006ab0 <__sinit>
 8006b36:	3648      	adds	r6, #72	; 0x48
 8006b38:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006b3c:	3b01      	subs	r3, #1
 8006b3e:	d503      	bpl.n	8006b48 <__sfp+0x28>
 8006b40:	6833      	ldr	r3, [r6, #0]
 8006b42:	b30b      	cbz	r3, 8006b88 <__sfp+0x68>
 8006b44:	6836      	ldr	r6, [r6, #0]
 8006b46:	e7f7      	b.n	8006b38 <__sfp+0x18>
 8006b48:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006b4c:	b9d5      	cbnz	r5, 8006b84 <__sfp+0x64>
 8006b4e:	4b16      	ldr	r3, [pc, #88]	; (8006ba8 <__sfp+0x88>)
 8006b50:	60e3      	str	r3, [r4, #12]
 8006b52:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006b56:	6665      	str	r5, [r4, #100]	; 0x64
 8006b58:	f000 f86c 	bl	8006c34 <__retarget_lock_init_recursive>
 8006b5c:	f7ff ff96 	bl	8006a8c <__sfp_lock_release>
 8006b60:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006b64:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006b68:	6025      	str	r5, [r4, #0]
 8006b6a:	61a5      	str	r5, [r4, #24]
 8006b6c:	2208      	movs	r2, #8
 8006b6e:	4629      	mov	r1, r5
 8006b70:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006b74:	f000 f86f 	bl	8006c56 <memset>
 8006b78:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006b7c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006b80:	4620      	mov	r0, r4
 8006b82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b84:	3468      	adds	r4, #104	; 0x68
 8006b86:	e7d9      	b.n	8006b3c <__sfp+0x1c>
 8006b88:	2104      	movs	r1, #4
 8006b8a:	4638      	mov	r0, r7
 8006b8c:	f7ff ff62 	bl	8006a54 <__sfmoreglue>
 8006b90:	4604      	mov	r4, r0
 8006b92:	6030      	str	r0, [r6, #0]
 8006b94:	2800      	cmp	r0, #0
 8006b96:	d1d5      	bne.n	8006b44 <__sfp+0x24>
 8006b98:	f7ff ff78 	bl	8006a8c <__sfp_lock_release>
 8006b9c:	230c      	movs	r3, #12
 8006b9e:	603b      	str	r3, [r7, #0]
 8006ba0:	e7ee      	b.n	8006b80 <__sfp+0x60>
 8006ba2:	bf00      	nop
 8006ba4:	08007d64 	.word	0x08007d64
 8006ba8:	ffff0001 	.word	0xffff0001

08006bac <_fwalk_reent>:
 8006bac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006bb0:	4606      	mov	r6, r0
 8006bb2:	4688      	mov	r8, r1
 8006bb4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006bb8:	2700      	movs	r7, #0
 8006bba:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006bbe:	f1b9 0901 	subs.w	r9, r9, #1
 8006bc2:	d505      	bpl.n	8006bd0 <_fwalk_reent+0x24>
 8006bc4:	6824      	ldr	r4, [r4, #0]
 8006bc6:	2c00      	cmp	r4, #0
 8006bc8:	d1f7      	bne.n	8006bba <_fwalk_reent+0xe>
 8006bca:	4638      	mov	r0, r7
 8006bcc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006bd0:	89ab      	ldrh	r3, [r5, #12]
 8006bd2:	2b01      	cmp	r3, #1
 8006bd4:	d907      	bls.n	8006be6 <_fwalk_reent+0x3a>
 8006bd6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006bda:	3301      	adds	r3, #1
 8006bdc:	d003      	beq.n	8006be6 <_fwalk_reent+0x3a>
 8006bde:	4629      	mov	r1, r5
 8006be0:	4630      	mov	r0, r6
 8006be2:	47c0      	blx	r8
 8006be4:	4307      	orrs	r7, r0
 8006be6:	3568      	adds	r5, #104	; 0x68
 8006be8:	e7e9      	b.n	8006bbe <_fwalk_reent+0x12>
	...

08006bec <__libc_init_array>:
 8006bec:	b570      	push	{r4, r5, r6, lr}
 8006bee:	4d0d      	ldr	r5, [pc, #52]	; (8006c24 <__libc_init_array+0x38>)
 8006bf0:	4c0d      	ldr	r4, [pc, #52]	; (8006c28 <__libc_init_array+0x3c>)
 8006bf2:	1b64      	subs	r4, r4, r5
 8006bf4:	10a4      	asrs	r4, r4, #2
 8006bf6:	2600      	movs	r6, #0
 8006bf8:	42a6      	cmp	r6, r4
 8006bfa:	d109      	bne.n	8006c10 <__libc_init_array+0x24>
 8006bfc:	4d0b      	ldr	r5, [pc, #44]	; (8006c2c <__libc_init_array+0x40>)
 8006bfe:	4c0c      	ldr	r4, [pc, #48]	; (8006c30 <__libc_init_array+0x44>)
 8006c00:	f000 fe70 	bl	80078e4 <_init>
 8006c04:	1b64      	subs	r4, r4, r5
 8006c06:	10a4      	asrs	r4, r4, #2
 8006c08:	2600      	movs	r6, #0
 8006c0a:	42a6      	cmp	r6, r4
 8006c0c:	d105      	bne.n	8006c1a <__libc_init_array+0x2e>
 8006c0e:	bd70      	pop	{r4, r5, r6, pc}
 8006c10:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c14:	4798      	blx	r3
 8006c16:	3601      	adds	r6, #1
 8006c18:	e7ee      	b.n	8006bf8 <__libc_init_array+0xc>
 8006c1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c1e:	4798      	blx	r3
 8006c20:	3601      	adds	r6, #1
 8006c22:	e7f2      	b.n	8006c0a <__libc_init_array+0x1e>
 8006c24:	08007da4 	.word	0x08007da4
 8006c28:	08007da4 	.word	0x08007da4
 8006c2c:	08007da4 	.word	0x08007da4
 8006c30:	08007da8 	.word	0x08007da8

08006c34 <__retarget_lock_init_recursive>:
 8006c34:	4770      	bx	lr

08006c36 <__retarget_lock_acquire_recursive>:
 8006c36:	4770      	bx	lr

08006c38 <__retarget_lock_release_recursive>:
 8006c38:	4770      	bx	lr

08006c3a <memcpy>:
 8006c3a:	440a      	add	r2, r1
 8006c3c:	4291      	cmp	r1, r2
 8006c3e:	f100 33ff 	add.w	r3, r0, #4294967295
 8006c42:	d100      	bne.n	8006c46 <memcpy+0xc>
 8006c44:	4770      	bx	lr
 8006c46:	b510      	push	{r4, lr}
 8006c48:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c4c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006c50:	4291      	cmp	r1, r2
 8006c52:	d1f9      	bne.n	8006c48 <memcpy+0xe>
 8006c54:	bd10      	pop	{r4, pc}

08006c56 <memset>:
 8006c56:	4402      	add	r2, r0
 8006c58:	4603      	mov	r3, r0
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d100      	bne.n	8006c60 <memset+0xa>
 8006c5e:	4770      	bx	lr
 8006c60:	f803 1b01 	strb.w	r1, [r3], #1
 8006c64:	e7f9      	b.n	8006c5a <memset+0x4>
	...

08006c68 <_free_r>:
 8006c68:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006c6a:	2900      	cmp	r1, #0
 8006c6c:	d044      	beq.n	8006cf8 <_free_r+0x90>
 8006c6e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c72:	9001      	str	r0, [sp, #4]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	f1a1 0404 	sub.w	r4, r1, #4
 8006c7a:	bfb8      	it	lt
 8006c7c:	18e4      	addlt	r4, r4, r3
 8006c7e:	f000 f9dd 	bl	800703c <__malloc_lock>
 8006c82:	4a1e      	ldr	r2, [pc, #120]	; (8006cfc <_free_r+0x94>)
 8006c84:	9801      	ldr	r0, [sp, #4]
 8006c86:	6813      	ldr	r3, [r2, #0]
 8006c88:	b933      	cbnz	r3, 8006c98 <_free_r+0x30>
 8006c8a:	6063      	str	r3, [r4, #4]
 8006c8c:	6014      	str	r4, [r2, #0]
 8006c8e:	b003      	add	sp, #12
 8006c90:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006c94:	f000 b9d8 	b.w	8007048 <__malloc_unlock>
 8006c98:	42a3      	cmp	r3, r4
 8006c9a:	d908      	bls.n	8006cae <_free_r+0x46>
 8006c9c:	6825      	ldr	r5, [r4, #0]
 8006c9e:	1961      	adds	r1, r4, r5
 8006ca0:	428b      	cmp	r3, r1
 8006ca2:	bf01      	itttt	eq
 8006ca4:	6819      	ldreq	r1, [r3, #0]
 8006ca6:	685b      	ldreq	r3, [r3, #4]
 8006ca8:	1949      	addeq	r1, r1, r5
 8006caa:	6021      	streq	r1, [r4, #0]
 8006cac:	e7ed      	b.n	8006c8a <_free_r+0x22>
 8006cae:	461a      	mov	r2, r3
 8006cb0:	685b      	ldr	r3, [r3, #4]
 8006cb2:	b10b      	cbz	r3, 8006cb8 <_free_r+0x50>
 8006cb4:	42a3      	cmp	r3, r4
 8006cb6:	d9fa      	bls.n	8006cae <_free_r+0x46>
 8006cb8:	6811      	ldr	r1, [r2, #0]
 8006cba:	1855      	adds	r5, r2, r1
 8006cbc:	42a5      	cmp	r5, r4
 8006cbe:	d10b      	bne.n	8006cd8 <_free_r+0x70>
 8006cc0:	6824      	ldr	r4, [r4, #0]
 8006cc2:	4421      	add	r1, r4
 8006cc4:	1854      	adds	r4, r2, r1
 8006cc6:	42a3      	cmp	r3, r4
 8006cc8:	6011      	str	r1, [r2, #0]
 8006cca:	d1e0      	bne.n	8006c8e <_free_r+0x26>
 8006ccc:	681c      	ldr	r4, [r3, #0]
 8006cce:	685b      	ldr	r3, [r3, #4]
 8006cd0:	6053      	str	r3, [r2, #4]
 8006cd2:	4421      	add	r1, r4
 8006cd4:	6011      	str	r1, [r2, #0]
 8006cd6:	e7da      	b.n	8006c8e <_free_r+0x26>
 8006cd8:	d902      	bls.n	8006ce0 <_free_r+0x78>
 8006cda:	230c      	movs	r3, #12
 8006cdc:	6003      	str	r3, [r0, #0]
 8006cde:	e7d6      	b.n	8006c8e <_free_r+0x26>
 8006ce0:	6825      	ldr	r5, [r4, #0]
 8006ce2:	1961      	adds	r1, r4, r5
 8006ce4:	428b      	cmp	r3, r1
 8006ce6:	bf04      	itt	eq
 8006ce8:	6819      	ldreq	r1, [r3, #0]
 8006cea:	685b      	ldreq	r3, [r3, #4]
 8006cec:	6063      	str	r3, [r4, #4]
 8006cee:	bf04      	itt	eq
 8006cf0:	1949      	addeq	r1, r1, r5
 8006cf2:	6021      	streq	r1, [r4, #0]
 8006cf4:	6054      	str	r4, [r2, #4]
 8006cf6:	e7ca      	b.n	8006c8e <_free_r+0x26>
 8006cf8:	b003      	add	sp, #12
 8006cfa:	bd30      	pop	{r4, r5, pc}
 8006cfc:	20004648 	.word	0x20004648

08006d00 <sbrk_aligned>:
 8006d00:	b570      	push	{r4, r5, r6, lr}
 8006d02:	4e0e      	ldr	r6, [pc, #56]	; (8006d3c <sbrk_aligned+0x3c>)
 8006d04:	460c      	mov	r4, r1
 8006d06:	6831      	ldr	r1, [r6, #0]
 8006d08:	4605      	mov	r5, r0
 8006d0a:	b911      	cbnz	r1, 8006d12 <sbrk_aligned+0x12>
 8006d0c:	f000 f90e 	bl	8006f2c <_sbrk_r>
 8006d10:	6030      	str	r0, [r6, #0]
 8006d12:	4621      	mov	r1, r4
 8006d14:	4628      	mov	r0, r5
 8006d16:	f000 f909 	bl	8006f2c <_sbrk_r>
 8006d1a:	1c43      	adds	r3, r0, #1
 8006d1c:	d00a      	beq.n	8006d34 <sbrk_aligned+0x34>
 8006d1e:	1cc4      	adds	r4, r0, #3
 8006d20:	f024 0403 	bic.w	r4, r4, #3
 8006d24:	42a0      	cmp	r0, r4
 8006d26:	d007      	beq.n	8006d38 <sbrk_aligned+0x38>
 8006d28:	1a21      	subs	r1, r4, r0
 8006d2a:	4628      	mov	r0, r5
 8006d2c:	f000 f8fe 	bl	8006f2c <_sbrk_r>
 8006d30:	3001      	adds	r0, #1
 8006d32:	d101      	bne.n	8006d38 <sbrk_aligned+0x38>
 8006d34:	f04f 34ff 	mov.w	r4, #4294967295
 8006d38:	4620      	mov	r0, r4
 8006d3a:	bd70      	pop	{r4, r5, r6, pc}
 8006d3c:	2000464c 	.word	0x2000464c

08006d40 <_malloc_r>:
 8006d40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d44:	1ccd      	adds	r5, r1, #3
 8006d46:	f025 0503 	bic.w	r5, r5, #3
 8006d4a:	3508      	adds	r5, #8
 8006d4c:	2d0c      	cmp	r5, #12
 8006d4e:	bf38      	it	cc
 8006d50:	250c      	movcc	r5, #12
 8006d52:	2d00      	cmp	r5, #0
 8006d54:	4607      	mov	r7, r0
 8006d56:	db01      	blt.n	8006d5c <_malloc_r+0x1c>
 8006d58:	42a9      	cmp	r1, r5
 8006d5a:	d905      	bls.n	8006d68 <_malloc_r+0x28>
 8006d5c:	230c      	movs	r3, #12
 8006d5e:	603b      	str	r3, [r7, #0]
 8006d60:	2600      	movs	r6, #0
 8006d62:	4630      	mov	r0, r6
 8006d64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d68:	4e2e      	ldr	r6, [pc, #184]	; (8006e24 <_malloc_r+0xe4>)
 8006d6a:	f000 f967 	bl	800703c <__malloc_lock>
 8006d6e:	6833      	ldr	r3, [r6, #0]
 8006d70:	461c      	mov	r4, r3
 8006d72:	bb34      	cbnz	r4, 8006dc2 <_malloc_r+0x82>
 8006d74:	4629      	mov	r1, r5
 8006d76:	4638      	mov	r0, r7
 8006d78:	f7ff ffc2 	bl	8006d00 <sbrk_aligned>
 8006d7c:	1c43      	adds	r3, r0, #1
 8006d7e:	4604      	mov	r4, r0
 8006d80:	d14d      	bne.n	8006e1e <_malloc_r+0xde>
 8006d82:	6834      	ldr	r4, [r6, #0]
 8006d84:	4626      	mov	r6, r4
 8006d86:	2e00      	cmp	r6, #0
 8006d88:	d140      	bne.n	8006e0c <_malloc_r+0xcc>
 8006d8a:	6823      	ldr	r3, [r4, #0]
 8006d8c:	4631      	mov	r1, r6
 8006d8e:	4638      	mov	r0, r7
 8006d90:	eb04 0803 	add.w	r8, r4, r3
 8006d94:	f000 f8ca 	bl	8006f2c <_sbrk_r>
 8006d98:	4580      	cmp	r8, r0
 8006d9a:	d13a      	bne.n	8006e12 <_malloc_r+0xd2>
 8006d9c:	6821      	ldr	r1, [r4, #0]
 8006d9e:	3503      	adds	r5, #3
 8006da0:	1a6d      	subs	r5, r5, r1
 8006da2:	f025 0503 	bic.w	r5, r5, #3
 8006da6:	3508      	adds	r5, #8
 8006da8:	2d0c      	cmp	r5, #12
 8006daa:	bf38      	it	cc
 8006dac:	250c      	movcc	r5, #12
 8006dae:	4629      	mov	r1, r5
 8006db0:	4638      	mov	r0, r7
 8006db2:	f7ff ffa5 	bl	8006d00 <sbrk_aligned>
 8006db6:	3001      	adds	r0, #1
 8006db8:	d02b      	beq.n	8006e12 <_malloc_r+0xd2>
 8006dba:	6823      	ldr	r3, [r4, #0]
 8006dbc:	442b      	add	r3, r5
 8006dbe:	6023      	str	r3, [r4, #0]
 8006dc0:	e00e      	b.n	8006de0 <_malloc_r+0xa0>
 8006dc2:	6822      	ldr	r2, [r4, #0]
 8006dc4:	1b52      	subs	r2, r2, r5
 8006dc6:	d41e      	bmi.n	8006e06 <_malloc_r+0xc6>
 8006dc8:	2a0b      	cmp	r2, #11
 8006dca:	d916      	bls.n	8006dfa <_malloc_r+0xba>
 8006dcc:	1961      	adds	r1, r4, r5
 8006dce:	42a3      	cmp	r3, r4
 8006dd0:	6025      	str	r5, [r4, #0]
 8006dd2:	bf18      	it	ne
 8006dd4:	6059      	strne	r1, [r3, #4]
 8006dd6:	6863      	ldr	r3, [r4, #4]
 8006dd8:	bf08      	it	eq
 8006dda:	6031      	streq	r1, [r6, #0]
 8006ddc:	5162      	str	r2, [r4, r5]
 8006dde:	604b      	str	r3, [r1, #4]
 8006de0:	4638      	mov	r0, r7
 8006de2:	f104 060b 	add.w	r6, r4, #11
 8006de6:	f000 f92f 	bl	8007048 <__malloc_unlock>
 8006dea:	f026 0607 	bic.w	r6, r6, #7
 8006dee:	1d23      	adds	r3, r4, #4
 8006df0:	1af2      	subs	r2, r6, r3
 8006df2:	d0b6      	beq.n	8006d62 <_malloc_r+0x22>
 8006df4:	1b9b      	subs	r3, r3, r6
 8006df6:	50a3      	str	r3, [r4, r2]
 8006df8:	e7b3      	b.n	8006d62 <_malloc_r+0x22>
 8006dfa:	6862      	ldr	r2, [r4, #4]
 8006dfc:	42a3      	cmp	r3, r4
 8006dfe:	bf0c      	ite	eq
 8006e00:	6032      	streq	r2, [r6, #0]
 8006e02:	605a      	strne	r2, [r3, #4]
 8006e04:	e7ec      	b.n	8006de0 <_malloc_r+0xa0>
 8006e06:	4623      	mov	r3, r4
 8006e08:	6864      	ldr	r4, [r4, #4]
 8006e0a:	e7b2      	b.n	8006d72 <_malloc_r+0x32>
 8006e0c:	4634      	mov	r4, r6
 8006e0e:	6876      	ldr	r6, [r6, #4]
 8006e10:	e7b9      	b.n	8006d86 <_malloc_r+0x46>
 8006e12:	230c      	movs	r3, #12
 8006e14:	603b      	str	r3, [r7, #0]
 8006e16:	4638      	mov	r0, r7
 8006e18:	f000 f916 	bl	8007048 <__malloc_unlock>
 8006e1c:	e7a1      	b.n	8006d62 <_malloc_r+0x22>
 8006e1e:	6025      	str	r5, [r4, #0]
 8006e20:	e7de      	b.n	8006de0 <_malloc_r+0xa0>
 8006e22:	bf00      	nop
 8006e24:	20004648 	.word	0x20004648

08006e28 <iprintf>:
 8006e28:	b40f      	push	{r0, r1, r2, r3}
 8006e2a:	4b0a      	ldr	r3, [pc, #40]	; (8006e54 <iprintf+0x2c>)
 8006e2c:	b513      	push	{r0, r1, r4, lr}
 8006e2e:	681c      	ldr	r4, [r3, #0]
 8006e30:	b124      	cbz	r4, 8006e3c <iprintf+0x14>
 8006e32:	69a3      	ldr	r3, [r4, #24]
 8006e34:	b913      	cbnz	r3, 8006e3c <iprintf+0x14>
 8006e36:	4620      	mov	r0, r4
 8006e38:	f7ff fe3a 	bl	8006ab0 <__sinit>
 8006e3c:	ab05      	add	r3, sp, #20
 8006e3e:	9a04      	ldr	r2, [sp, #16]
 8006e40:	68a1      	ldr	r1, [r4, #8]
 8006e42:	9301      	str	r3, [sp, #4]
 8006e44:	4620      	mov	r0, r4
 8006e46:	f000 f92f 	bl	80070a8 <_vfiprintf_r>
 8006e4a:	b002      	add	sp, #8
 8006e4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e50:	b004      	add	sp, #16
 8006e52:	4770      	bx	lr
 8006e54:	20000070 	.word	0x20000070

08006e58 <cleanup_glue>:
 8006e58:	b538      	push	{r3, r4, r5, lr}
 8006e5a:	460c      	mov	r4, r1
 8006e5c:	6809      	ldr	r1, [r1, #0]
 8006e5e:	4605      	mov	r5, r0
 8006e60:	b109      	cbz	r1, 8006e66 <cleanup_glue+0xe>
 8006e62:	f7ff fff9 	bl	8006e58 <cleanup_glue>
 8006e66:	4621      	mov	r1, r4
 8006e68:	4628      	mov	r0, r5
 8006e6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e6e:	f7ff befb 	b.w	8006c68 <_free_r>
	...

08006e74 <_reclaim_reent>:
 8006e74:	4b2c      	ldr	r3, [pc, #176]	; (8006f28 <_reclaim_reent+0xb4>)
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	4283      	cmp	r3, r0
 8006e7a:	b570      	push	{r4, r5, r6, lr}
 8006e7c:	4604      	mov	r4, r0
 8006e7e:	d051      	beq.n	8006f24 <_reclaim_reent+0xb0>
 8006e80:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006e82:	b143      	cbz	r3, 8006e96 <_reclaim_reent+0x22>
 8006e84:	68db      	ldr	r3, [r3, #12]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d14a      	bne.n	8006f20 <_reclaim_reent+0xac>
 8006e8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e8c:	6819      	ldr	r1, [r3, #0]
 8006e8e:	b111      	cbz	r1, 8006e96 <_reclaim_reent+0x22>
 8006e90:	4620      	mov	r0, r4
 8006e92:	f7ff fee9 	bl	8006c68 <_free_r>
 8006e96:	6961      	ldr	r1, [r4, #20]
 8006e98:	b111      	cbz	r1, 8006ea0 <_reclaim_reent+0x2c>
 8006e9a:	4620      	mov	r0, r4
 8006e9c:	f7ff fee4 	bl	8006c68 <_free_r>
 8006ea0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006ea2:	b111      	cbz	r1, 8006eaa <_reclaim_reent+0x36>
 8006ea4:	4620      	mov	r0, r4
 8006ea6:	f7ff fedf 	bl	8006c68 <_free_r>
 8006eaa:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006eac:	b111      	cbz	r1, 8006eb4 <_reclaim_reent+0x40>
 8006eae:	4620      	mov	r0, r4
 8006eb0:	f7ff feda 	bl	8006c68 <_free_r>
 8006eb4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8006eb6:	b111      	cbz	r1, 8006ebe <_reclaim_reent+0x4a>
 8006eb8:	4620      	mov	r0, r4
 8006eba:	f7ff fed5 	bl	8006c68 <_free_r>
 8006ebe:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8006ec0:	b111      	cbz	r1, 8006ec8 <_reclaim_reent+0x54>
 8006ec2:	4620      	mov	r0, r4
 8006ec4:	f7ff fed0 	bl	8006c68 <_free_r>
 8006ec8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8006eca:	b111      	cbz	r1, 8006ed2 <_reclaim_reent+0x5e>
 8006ecc:	4620      	mov	r0, r4
 8006ece:	f7ff fecb 	bl	8006c68 <_free_r>
 8006ed2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8006ed4:	b111      	cbz	r1, 8006edc <_reclaim_reent+0x68>
 8006ed6:	4620      	mov	r0, r4
 8006ed8:	f7ff fec6 	bl	8006c68 <_free_r>
 8006edc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006ede:	b111      	cbz	r1, 8006ee6 <_reclaim_reent+0x72>
 8006ee0:	4620      	mov	r0, r4
 8006ee2:	f7ff fec1 	bl	8006c68 <_free_r>
 8006ee6:	69a3      	ldr	r3, [r4, #24]
 8006ee8:	b1e3      	cbz	r3, 8006f24 <_reclaim_reent+0xb0>
 8006eea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006eec:	4620      	mov	r0, r4
 8006eee:	4798      	blx	r3
 8006ef0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8006ef2:	b1b9      	cbz	r1, 8006f24 <_reclaim_reent+0xb0>
 8006ef4:	4620      	mov	r0, r4
 8006ef6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006efa:	f7ff bfad 	b.w	8006e58 <cleanup_glue>
 8006efe:	5949      	ldr	r1, [r1, r5]
 8006f00:	b941      	cbnz	r1, 8006f14 <_reclaim_reent+0xa0>
 8006f02:	3504      	adds	r5, #4
 8006f04:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006f06:	2d80      	cmp	r5, #128	; 0x80
 8006f08:	68d9      	ldr	r1, [r3, #12]
 8006f0a:	d1f8      	bne.n	8006efe <_reclaim_reent+0x8a>
 8006f0c:	4620      	mov	r0, r4
 8006f0e:	f7ff feab 	bl	8006c68 <_free_r>
 8006f12:	e7ba      	b.n	8006e8a <_reclaim_reent+0x16>
 8006f14:	680e      	ldr	r6, [r1, #0]
 8006f16:	4620      	mov	r0, r4
 8006f18:	f7ff fea6 	bl	8006c68 <_free_r>
 8006f1c:	4631      	mov	r1, r6
 8006f1e:	e7ef      	b.n	8006f00 <_reclaim_reent+0x8c>
 8006f20:	2500      	movs	r5, #0
 8006f22:	e7ef      	b.n	8006f04 <_reclaim_reent+0x90>
 8006f24:	bd70      	pop	{r4, r5, r6, pc}
 8006f26:	bf00      	nop
 8006f28:	20000070 	.word	0x20000070

08006f2c <_sbrk_r>:
 8006f2c:	b538      	push	{r3, r4, r5, lr}
 8006f2e:	4d06      	ldr	r5, [pc, #24]	; (8006f48 <_sbrk_r+0x1c>)
 8006f30:	2300      	movs	r3, #0
 8006f32:	4604      	mov	r4, r0
 8006f34:	4608      	mov	r0, r1
 8006f36:	602b      	str	r3, [r5, #0]
 8006f38:	f7fa fac2 	bl	80014c0 <_sbrk>
 8006f3c:	1c43      	adds	r3, r0, #1
 8006f3e:	d102      	bne.n	8006f46 <_sbrk_r+0x1a>
 8006f40:	682b      	ldr	r3, [r5, #0]
 8006f42:	b103      	cbz	r3, 8006f46 <_sbrk_r+0x1a>
 8006f44:	6023      	str	r3, [r4, #0]
 8006f46:	bd38      	pop	{r3, r4, r5, pc}
 8006f48:	20004650 	.word	0x20004650

08006f4c <__sread>:
 8006f4c:	b510      	push	{r4, lr}
 8006f4e:	460c      	mov	r4, r1
 8006f50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f54:	f000 fb6c 	bl	8007630 <_read_r>
 8006f58:	2800      	cmp	r0, #0
 8006f5a:	bfab      	itete	ge
 8006f5c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006f5e:	89a3      	ldrhlt	r3, [r4, #12]
 8006f60:	181b      	addge	r3, r3, r0
 8006f62:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006f66:	bfac      	ite	ge
 8006f68:	6563      	strge	r3, [r4, #84]	; 0x54
 8006f6a:	81a3      	strhlt	r3, [r4, #12]
 8006f6c:	bd10      	pop	{r4, pc}

08006f6e <__swrite>:
 8006f6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f72:	461f      	mov	r7, r3
 8006f74:	898b      	ldrh	r3, [r1, #12]
 8006f76:	05db      	lsls	r3, r3, #23
 8006f78:	4605      	mov	r5, r0
 8006f7a:	460c      	mov	r4, r1
 8006f7c:	4616      	mov	r6, r2
 8006f7e:	d505      	bpl.n	8006f8c <__swrite+0x1e>
 8006f80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f84:	2302      	movs	r3, #2
 8006f86:	2200      	movs	r2, #0
 8006f88:	f000 f846 	bl	8007018 <_lseek_r>
 8006f8c:	89a3      	ldrh	r3, [r4, #12]
 8006f8e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f92:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f96:	81a3      	strh	r3, [r4, #12]
 8006f98:	4632      	mov	r2, r6
 8006f9a:	463b      	mov	r3, r7
 8006f9c:	4628      	mov	r0, r5
 8006f9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006fa2:	f000 b817 	b.w	8006fd4 <_write_r>

08006fa6 <__sseek>:
 8006fa6:	b510      	push	{r4, lr}
 8006fa8:	460c      	mov	r4, r1
 8006faa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fae:	f000 f833 	bl	8007018 <_lseek_r>
 8006fb2:	1c43      	adds	r3, r0, #1
 8006fb4:	89a3      	ldrh	r3, [r4, #12]
 8006fb6:	bf15      	itete	ne
 8006fb8:	6560      	strne	r0, [r4, #84]	; 0x54
 8006fba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006fbe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006fc2:	81a3      	strheq	r3, [r4, #12]
 8006fc4:	bf18      	it	ne
 8006fc6:	81a3      	strhne	r3, [r4, #12]
 8006fc8:	bd10      	pop	{r4, pc}

08006fca <__sclose>:
 8006fca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fce:	f000 b813 	b.w	8006ff8 <_close_r>
	...

08006fd4 <_write_r>:
 8006fd4:	b538      	push	{r3, r4, r5, lr}
 8006fd6:	4d07      	ldr	r5, [pc, #28]	; (8006ff4 <_write_r+0x20>)
 8006fd8:	4604      	mov	r4, r0
 8006fda:	4608      	mov	r0, r1
 8006fdc:	4611      	mov	r1, r2
 8006fde:	2200      	movs	r2, #0
 8006fe0:	602a      	str	r2, [r5, #0]
 8006fe2:	461a      	mov	r2, r3
 8006fe4:	f7fa fa1b 	bl	800141e <_write>
 8006fe8:	1c43      	adds	r3, r0, #1
 8006fea:	d102      	bne.n	8006ff2 <_write_r+0x1e>
 8006fec:	682b      	ldr	r3, [r5, #0]
 8006fee:	b103      	cbz	r3, 8006ff2 <_write_r+0x1e>
 8006ff0:	6023      	str	r3, [r4, #0]
 8006ff2:	bd38      	pop	{r3, r4, r5, pc}
 8006ff4:	20004650 	.word	0x20004650

08006ff8 <_close_r>:
 8006ff8:	b538      	push	{r3, r4, r5, lr}
 8006ffa:	4d06      	ldr	r5, [pc, #24]	; (8007014 <_close_r+0x1c>)
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	4604      	mov	r4, r0
 8007000:	4608      	mov	r0, r1
 8007002:	602b      	str	r3, [r5, #0]
 8007004:	f7fa fa27 	bl	8001456 <_close>
 8007008:	1c43      	adds	r3, r0, #1
 800700a:	d102      	bne.n	8007012 <_close_r+0x1a>
 800700c:	682b      	ldr	r3, [r5, #0]
 800700e:	b103      	cbz	r3, 8007012 <_close_r+0x1a>
 8007010:	6023      	str	r3, [r4, #0]
 8007012:	bd38      	pop	{r3, r4, r5, pc}
 8007014:	20004650 	.word	0x20004650

08007018 <_lseek_r>:
 8007018:	b538      	push	{r3, r4, r5, lr}
 800701a:	4d07      	ldr	r5, [pc, #28]	; (8007038 <_lseek_r+0x20>)
 800701c:	4604      	mov	r4, r0
 800701e:	4608      	mov	r0, r1
 8007020:	4611      	mov	r1, r2
 8007022:	2200      	movs	r2, #0
 8007024:	602a      	str	r2, [r5, #0]
 8007026:	461a      	mov	r2, r3
 8007028:	f7fa fa3c 	bl	80014a4 <_lseek>
 800702c:	1c43      	adds	r3, r0, #1
 800702e:	d102      	bne.n	8007036 <_lseek_r+0x1e>
 8007030:	682b      	ldr	r3, [r5, #0]
 8007032:	b103      	cbz	r3, 8007036 <_lseek_r+0x1e>
 8007034:	6023      	str	r3, [r4, #0]
 8007036:	bd38      	pop	{r3, r4, r5, pc}
 8007038:	20004650 	.word	0x20004650

0800703c <__malloc_lock>:
 800703c:	4801      	ldr	r0, [pc, #4]	; (8007044 <__malloc_lock+0x8>)
 800703e:	f7ff bdfa 	b.w	8006c36 <__retarget_lock_acquire_recursive>
 8007042:	bf00      	nop
 8007044:	20004644 	.word	0x20004644

08007048 <__malloc_unlock>:
 8007048:	4801      	ldr	r0, [pc, #4]	; (8007050 <__malloc_unlock+0x8>)
 800704a:	f7ff bdf5 	b.w	8006c38 <__retarget_lock_release_recursive>
 800704e:	bf00      	nop
 8007050:	20004644 	.word	0x20004644

08007054 <__sfputc_r>:
 8007054:	6893      	ldr	r3, [r2, #8]
 8007056:	3b01      	subs	r3, #1
 8007058:	2b00      	cmp	r3, #0
 800705a:	b410      	push	{r4}
 800705c:	6093      	str	r3, [r2, #8]
 800705e:	da08      	bge.n	8007072 <__sfputc_r+0x1e>
 8007060:	6994      	ldr	r4, [r2, #24]
 8007062:	42a3      	cmp	r3, r4
 8007064:	db01      	blt.n	800706a <__sfputc_r+0x16>
 8007066:	290a      	cmp	r1, #10
 8007068:	d103      	bne.n	8007072 <__sfputc_r+0x1e>
 800706a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800706e:	f000 baf1 	b.w	8007654 <__swbuf_r>
 8007072:	6813      	ldr	r3, [r2, #0]
 8007074:	1c58      	adds	r0, r3, #1
 8007076:	6010      	str	r0, [r2, #0]
 8007078:	7019      	strb	r1, [r3, #0]
 800707a:	4608      	mov	r0, r1
 800707c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007080:	4770      	bx	lr

08007082 <__sfputs_r>:
 8007082:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007084:	4606      	mov	r6, r0
 8007086:	460f      	mov	r7, r1
 8007088:	4614      	mov	r4, r2
 800708a:	18d5      	adds	r5, r2, r3
 800708c:	42ac      	cmp	r4, r5
 800708e:	d101      	bne.n	8007094 <__sfputs_r+0x12>
 8007090:	2000      	movs	r0, #0
 8007092:	e007      	b.n	80070a4 <__sfputs_r+0x22>
 8007094:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007098:	463a      	mov	r2, r7
 800709a:	4630      	mov	r0, r6
 800709c:	f7ff ffda 	bl	8007054 <__sfputc_r>
 80070a0:	1c43      	adds	r3, r0, #1
 80070a2:	d1f3      	bne.n	800708c <__sfputs_r+0xa>
 80070a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080070a8 <_vfiprintf_r>:
 80070a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070ac:	460d      	mov	r5, r1
 80070ae:	b09d      	sub	sp, #116	; 0x74
 80070b0:	4614      	mov	r4, r2
 80070b2:	4698      	mov	r8, r3
 80070b4:	4606      	mov	r6, r0
 80070b6:	b118      	cbz	r0, 80070c0 <_vfiprintf_r+0x18>
 80070b8:	6983      	ldr	r3, [r0, #24]
 80070ba:	b90b      	cbnz	r3, 80070c0 <_vfiprintf_r+0x18>
 80070bc:	f7ff fcf8 	bl	8006ab0 <__sinit>
 80070c0:	4b89      	ldr	r3, [pc, #548]	; (80072e8 <_vfiprintf_r+0x240>)
 80070c2:	429d      	cmp	r5, r3
 80070c4:	d11b      	bne.n	80070fe <_vfiprintf_r+0x56>
 80070c6:	6875      	ldr	r5, [r6, #4]
 80070c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80070ca:	07d9      	lsls	r1, r3, #31
 80070cc:	d405      	bmi.n	80070da <_vfiprintf_r+0x32>
 80070ce:	89ab      	ldrh	r3, [r5, #12]
 80070d0:	059a      	lsls	r2, r3, #22
 80070d2:	d402      	bmi.n	80070da <_vfiprintf_r+0x32>
 80070d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80070d6:	f7ff fdae 	bl	8006c36 <__retarget_lock_acquire_recursive>
 80070da:	89ab      	ldrh	r3, [r5, #12]
 80070dc:	071b      	lsls	r3, r3, #28
 80070de:	d501      	bpl.n	80070e4 <_vfiprintf_r+0x3c>
 80070e0:	692b      	ldr	r3, [r5, #16]
 80070e2:	b9eb      	cbnz	r3, 8007120 <_vfiprintf_r+0x78>
 80070e4:	4629      	mov	r1, r5
 80070e6:	4630      	mov	r0, r6
 80070e8:	f000 fb06 	bl	80076f8 <__swsetup_r>
 80070ec:	b1c0      	cbz	r0, 8007120 <_vfiprintf_r+0x78>
 80070ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80070f0:	07dc      	lsls	r4, r3, #31
 80070f2:	d50e      	bpl.n	8007112 <_vfiprintf_r+0x6a>
 80070f4:	f04f 30ff 	mov.w	r0, #4294967295
 80070f8:	b01d      	add	sp, #116	; 0x74
 80070fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070fe:	4b7b      	ldr	r3, [pc, #492]	; (80072ec <_vfiprintf_r+0x244>)
 8007100:	429d      	cmp	r5, r3
 8007102:	d101      	bne.n	8007108 <_vfiprintf_r+0x60>
 8007104:	68b5      	ldr	r5, [r6, #8]
 8007106:	e7df      	b.n	80070c8 <_vfiprintf_r+0x20>
 8007108:	4b79      	ldr	r3, [pc, #484]	; (80072f0 <_vfiprintf_r+0x248>)
 800710a:	429d      	cmp	r5, r3
 800710c:	bf08      	it	eq
 800710e:	68f5      	ldreq	r5, [r6, #12]
 8007110:	e7da      	b.n	80070c8 <_vfiprintf_r+0x20>
 8007112:	89ab      	ldrh	r3, [r5, #12]
 8007114:	0598      	lsls	r0, r3, #22
 8007116:	d4ed      	bmi.n	80070f4 <_vfiprintf_r+0x4c>
 8007118:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800711a:	f7ff fd8d 	bl	8006c38 <__retarget_lock_release_recursive>
 800711e:	e7e9      	b.n	80070f4 <_vfiprintf_r+0x4c>
 8007120:	2300      	movs	r3, #0
 8007122:	9309      	str	r3, [sp, #36]	; 0x24
 8007124:	2320      	movs	r3, #32
 8007126:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800712a:	f8cd 800c 	str.w	r8, [sp, #12]
 800712e:	2330      	movs	r3, #48	; 0x30
 8007130:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80072f4 <_vfiprintf_r+0x24c>
 8007134:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007138:	f04f 0901 	mov.w	r9, #1
 800713c:	4623      	mov	r3, r4
 800713e:	469a      	mov	sl, r3
 8007140:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007144:	b10a      	cbz	r2, 800714a <_vfiprintf_r+0xa2>
 8007146:	2a25      	cmp	r2, #37	; 0x25
 8007148:	d1f9      	bne.n	800713e <_vfiprintf_r+0x96>
 800714a:	ebba 0b04 	subs.w	fp, sl, r4
 800714e:	d00b      	beq.n	8007168 <_vfiprintf_r+0xc0>
 8007150:	465b      	mov	r3, fp
 8007152:	4622      	mov	r2, r4
 8007154:	4629      	mov	r1, r5
 8007156:	4630      	mov	r0, r6
 8007158:	f7ff ff93 	bl	8007082 <__sfputs_r>
 800715c:	3001      	adds	r0, #1
 800715e:	f000 80aa 	beq.w	80072b6 <_vfiprintf_r+0x20e>
 8007162:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007164:	445a      	add	r2, fp
 8007166:	9209      	str	r2, [sp, #36]	; 0x24
 8007168:	f89a 3000 	ldrb.w	r3, [sl]
 800716c:	2b00      	cmp	r3, #0
 800716e:	f000 80a2 	beq.w	80072b6 <_vfiprintf_r+0x20e>
 8007172:	2300      	movs	r3, #0
 8007174:	f04f 32ff 	mov.w	r2, #4294967295
 8007178:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800717c:	f10a 0a01 	add.w	sl, sl, #1
 8007180:	9304      	str	r3, [sp, #16]
 8007182:	9307      	str	r3, [sp, #28]
 8007184:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007188:	931a      	str	r3, [sp, #104]	; 0x68
 800718a:	4654      	mov	r4, sl
 800718c:	2205      	movs	r2, #5
 800718e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007192:	4858      	ldr	r0, [pc, #352]	; (80072f4 <_vfiprintf_r+0x24c>)
 8007194:	f7f9 f82c 	bl	80001f0 <memchr>
 8007198:	9a04      	ldr	r2, [sp, #16]
 800719a:	b9d8      	cbnz	r0, 80071d4 <_vfiprintf_r+0x12c>
 800719c:	06d1      	lsls	r1, r2, #27
 800719e:	bf44      	itt	mi
 80071a0:	2320      	movmi	r3, #32
 80071a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80071a6:	0713      	lsls	r3, r2, #28
 80071a8:	bf44      	itt	mi
 80071aa:	232b      	movmi	r3, #43	; 0x2b
 80071ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80071b0:	f89a 3000 	ldrb.w	r3, [sl]
 80071b4:	2b2a      	cmp	r3, #42	; 0x2a
 80071b6:	d015      	beq.n	80071e4 <_vfiprintf_r+0x13c>
 80071b8:	9a07      	ldr	r2, [sp, #28]
 80071ba:	4654      	mov	r4, sl
 80071bc:	2000      	movs	r0, #0
 80071be:	f04f 0c0a 	mov.w	ip, #10
 80071c2:	4621      	mov	r1, r4
 80071c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80071c8:	3b30      	subs	r3, #48	; 0x30
 80071ca:	2b09      	cmp	r3, #9
 80071cc:	d94e      	bls.n	800726c <_vfiprintf_r+0x1c4>
 80071ce:	b1b0      	cbz	r0, 80071fe <_vfiprintf_r+0x156>
 80071d0:	9207      	str	r2, [sp, #28]
 80071d2:	e014      	b.n	80071fe <_vfiprintf_r+0x156>
 80071d4:	eba0 0308 	sub.w	r3, r0, r8
 80071d8:	fa09 f303 	lsl.w	r3, r9, r3
 80071dc:	4313      	orrs	r3, r2
 80071de:	9304      	str	r3, [sp, #16]
 80071e0:	46a2      	mov	sl, r4
 80071e2:	e7d2      	b.n	800718a <_vfiprintf_r+0xe2>
 80071e4:	9b03      	ldr	r3, [sp, #12]
 80071e6:	1d19      	adds	r1, r3, #4
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	9103      	str	r1, [sp, #12]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	bfbb      	ittet	lt
 80071f0:	425b      	neglt	r3, r3
 80071f2:	f042 0202 	orrlt.w	r2, r2, #2
 80071f6:	9307      	strge	r3, [sp, #28]
 80071f8:	9307      	strlt	r3, [sp, #28]
 80071fa:	bfb8      	it	lt
 80071fc:	9204      	strlt	r2, [sp, #16]
 80071fe:	7823      	ldrb	r3, [r4, #0]
 8007200:	2b2e      	cmp	r3, #46	; 0x2e
 8007202:	d10c      	bne.n	800721e <_vfiprintf_r+0x176>
 8007204:	7863      	ldrb	r3, [r4, #1]
 8007206:	2b2a      	cmp	r3, #42	; 0x2a
 8007208:	d135      	bne.n	8007276 <_vfiprintf_r+0x1ce>
 800720a:	9b03      	ldr	r3, [sp, #12]
 800720c:	1d1a      	adds	r2, r3, #4
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	9203      	str	r2, [sp, #12]
 8007212:	2b00      	cmp	r3, #0
 8007214:	bfb8      	it	lt
 8007216:	f04f 33ff 	movlt.w	r3, #4294967295
 800721a:	3402      	adds	r4, #2
 800721c:	9305      	str	r3, [sp, #20]
 800721e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007304 <_vfiprintf_r+0x25c>
 8007222:	7821      	ldrb	r1, [r4, #0]
 8007224:	2203      	movs	r2, #3
 8007226:	4650      	mov	r0, sl
 8007228:	f7f8 ffe2 	bl	80001f0 <memchr>
 800722c:	b140      	cbz	r0, 8007240 <_vfiprintf_r+0x198>
 800722e:	2340      	movs	r3, #64	; 0x40
 8007230:	eba0 000a 	sub.w	r0, r0, sl
 8007234:	fa03 f000 	lsl.w	r0, r3, r0
 8007238:	9b04      	ldr	r3, [sp, #16]
 800723a:	4303      	orrs	r3, r0
 800723c:	3401      	adds	r4, #1
 800723e:	9304      	str	r3, [sp, #16]
 8007240:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007244:	482c      	ldr	r0, [pc, #176]	; (80072f8 <_vfiprintf_r+0x250>)
 8007246:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800724a:	2206      	movs	r2, #6
 800724c:	f7f8 ffd0 	bl	80001f0 <memchr>
 8007250:	2800      	cmp	r0, #0
 8007252:	d03f      	beq.n	80072d4 <_vfiprintf_r+0x22c>
 8007254:	4b29      	ldr	r3, [pc, #164]	; (80072fc <_vfiprintf_r+0x254>)
 8007256:	bb1b      	cbnz	r3, 80072a0 <_vfiprintf_r+0x1f8>
 8007258:	9b03      	ldr	r3, [sp, #12]
 800725a:	3307      	adds	r3, #7
 800725c:	f023 0307 	bic.w	r3, r3, #7
 8007260:	3308      	adds	r3, #8
 8007262:	9303      	str	r3, [sp, #12]
 8007264:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007266:	443b      	add	r3, r7
 8007268:	9309      	str	r3, [sp, #36]	; 0x24
 800726a:	e767      	b.n	800713c <_vfiprintf_r+0x94>
 800726c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007270:	460c      	mov	r4, r1
 8007272:	2001      	movs	r0, #1
 8007274:	e7a5      	b.n	80071c2 <_vfiprintf_r+0x11a>
 8007276:	2300      	movs	r3, #0
 8007278:	3401      	adds	r4, #1
 800727a:	9305      	str	r3, [sp, #20]
 800727c:	4619      	mov	r1, r3
 800727e:	f04f 0c0a 	mov.w	ip, #10
 8007282:	4620      	mov	r0, r4
 8007284:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007288:	3a30      	subs	r2, #48	; 0x30
 800728a:	2a09      	cmp	r2, #9
 800728c:	d903      	bls.n	8007296 <_vfiprintf_r+0x1ee>
 800728e:	2b00      	cmp	r3, #0
 8007290:	d0c5      	beq.n	800721e <_vfiprintf_r+0x176>
 8007292:	9105      	str	r1, [sp, #20]
 8007294:	e7c3      	b.n	800721e <_vfiprintf_r+0x176>
 8007296:	fb0c 2101 	mla	r1, ip, r1, r2
 800729a:	4604      	mov	r4, r0
 800729c:	2301      	movs	r3, #1
 800729e:	e7f0      	b.n	8007282 <_vfiprintf_r+0x1da>
 80072a0:	ab03      	add	r3, sp, #12
 80072a2:	9300      	str	r3, [sp, #0]
 80072a4:	462a      	mov	r2, r5
 80072a6:	4b16      	ldr	r3, [pc, #88]	; (8007300 <_vfiprintf_r+0x258>)
 80072a8:	a904      	add	r1, sp, #16
 80072aa:	4630      	mov	r0, r6
 80072ac:	f3af 8000 	nop.w
 80072b0:	4607      	mov	r7, r0
 80072b2:	1c78      	adds	r0, r7, #1
 80072b4:	d1d6      	bne.n	8007264 <_vfiprintf_r+0x1bc>
 80072b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80072b8:	07d9      	lsls	r1, r3, #31
 80072ba:	d405      	bmi.n	80072c8 <_vfiprintf_r+0x220>
 80072bc:	89ab      	ldrh	r3, [r5, #12]
 80072be:	059a      	lsls	r2, r3, #22
 80072c0:	d402      	bmi.n	80072c8 <_vfiprintf_r+0x220>
 80072c2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80072c4:	f7ff fcb8 	bl	8006c38 <__retarget_lock_release_recursive>
 80072c8:	89ab      	ldrh	r3, [r5, #12]
 80072ca:	065b      	lsls	r3, r3, #25
 80072cc:	f53f af12 	bmi.w	80070f4 <_vfiprintf_r+0x4c>
 80072d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80072d2:	e711      	b.n	80070f8 <_vfiprintf_r+0x50>
 80072d4:	ab03      	add	r3, sp, #12
 80072d6:	9300      	str	r3, [sp, #0]
 80072d8:	462a      	mov	r2, r5
 80072da:	4b09      	ldr	r3, [pc, #36]	; (8007300 <_vfiprintf_r+0x258>)
 80072dc:	a904      	add	r1, sp, #16
 80072de:	4630      	mov	r0, r6
 80072e0:	f000 f880 	bl	80073e4 <_printf_i>
 80072e4:	e7e4      	b.n	80072b0 <_vfiprintf_r+0x208>
 80072e6:	bf00      	nop
 80072e8:	08007d24 	.word	0x08007d24
 80072ec:	08007d44 	.word	0x08007d44
 80072f0:	08007d04 	.word	0x08007d04
 80072f4:	08007d68 	.word	0x08007d68
 80072f8:	08007d72 	.word	0x08007d72
 80072fc:	00000000 	.word	0x00000000
 8007300:	08007083 	.word	0x08007083
 8007304:	08007d6e 	.word	0x08007d6e

08007308 <_printf_common>:
 8007308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800730c:	4616      	mov	r6, r2
 800730e:	4699      	mov	r9, r3
 8007310:	688a      	ldr	r2, [r1, #8]
 8007312:	690b      	ldr	r3, [r1, #16]
 8007314:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007318:	4293      	cmp	r3, r2
 800731a:	bfb8      	it	lt
 800731c:	4613      	movlt	r3, r2
 800731e:	6033      	str	r3, [r6, #0]
 8007320:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007324:	4607      	mov	r7, r0
 8007326:	460c      	mov	r4, r1
 8007328:	b10a      	cbz	r2, 800732e <_printf_common+0x26>
 800732a:	3301      	adds	r3, #1
 800732c:	6033      	str	r3, [r6, #0]
 800732e:	6823      	ldr	r3, [r4, #0]
 8007330:	0699      	lsls	r1, r3, #26
 8007332:	bf42      	ittt	mi
 8007334:	6833      	ldrmi	r3, [r6, #0]
 8007336:	3302      	addmi	r3, #2
 8007338:	6033      	strmi	r3, [r6, #0]
 800733a:	6825      	ldr	r5, [r4, #0]
 800733c:	f015 0506 	ands.w	r5, r5, #6
 8007340:	d106      	bne.n	8007350 <_printf_common+0x48>
 8007342:	f104 0a19 	add.w	sl, r4, #25
 8007346:	68e3      	ldr	r3, [r4, #12]
 8007348:	6832      	ldr	r2, [r6, #0]
 800734a:	1a9b      	subs	r3, r3, r2
 800734c:	42ab      	cmp	r3, r5
 800734e:	dc26      	bgt.n	800739e <_printf_common+0x96>
 8007350:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007354:	1e13      	subs	r3, r2, #0
 8007356:	6822      	ldr	r2, [r4, #0]
 8007358:	bf18      	it	ne
 800735a:	2301      	movne	r3, #1
 800735c:	0692      	lsls	r2, r2, #26
 800735e:	d42b      	bmi.n	80073b8 <_printf_common+0xb0>
 8007360:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007364:	4649      	mov	r1, r9
 8007366:	4638      	mov	r0, r7
 8007368:	47c0      	blx	r8
 800736a:	3001      	adds	r0, #1
 800736c:	d01e      	beq.n	80073ac <_printf_common+0xa4>
 800736e:	6823      	ldr	r3, [r4, #0]
 8007370:	68e5      	ldr	r5, [r4, #12]
 8007372:	6832      	ldr	r2, [r6, #0]
 8007374:	f003 0306 	and.w	r3, r3, #6
 8007378:	2b04      	cmp	r3, #4
 800737a:	bf08      	it	eq
 800737c:	1aad      	subeq	r5, r5, r2
 800737e:	68a3      	ldr	r3, [r4, #8]
 8007380:	6922      	ldr	r2, [r4, #16]
 8007382:	bf0c      	ite	eq
 8007384:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007388:	2500      	movne	r5, #0
 800738a:	4293      	cmp	r3, r2
 800738c:	bfc4      	itt	gt
 800738e:	1a9b      	subgt	r3, r3, r2
 8007390:	18ed      	addgt	r5, r5, r3
 8007392:	2600      	movs	r6, #0
 8007394:	341a      	adds	r4, #26
 8007396:	42b5      	cmp	r5, r6
 8007398:	d11a      	bne.n	80073d0 <_printf_common+0xc8>
 800739a:	2000      	movs	r0, #0
 800739c:	e008      	b.n	80073b0 <_printf_common+0xa8>
 800739e:	2301      	movs	r3, #1
 80073a0:	4652      	mov	r2, sl
 80073a2:	4649      	mov	r1, r9
 80073a4:	4638      	mov	r0, r7
 80073a6:	47c0      	blx	r8
 80073a8:	3001      	adds	r0, #1
 80073aa:	d103      	bne.n	80073b4 <_printf_common+0xac>
 80073ac:	f04f 30ff 	mov.w	r0, #4294967295
 80073b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073b4:	3501      	adds	r5, #1
 80073b6:	e7c6      	b.n	8007346 <_printf_common+0x3e>
 80073b8:	18e1      	adds	r1, r4, r3
 80073ba:	1c5a      	adds	r2, r3, #1
 80073bc:	2030      	movs	r0, #48	; 0x30
 80073be:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80073c2:	4422      	add	r2, r4
 80073c4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80073c8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80073cc:	3302      	adds	r3, #2
 80073ce:	e7c7      	b.n	8007360 <_printf_common+0x58>
 80073d0:	2301      	movs	r3, #1
 80073d2:	4622      	mov	r2, r4
 80073d4:	4649      	mov	r1, r9
 80073d6:	4638      	mov	r0, r7
 80073d8:	47c0      	blx	r8
 80073da:	3001      	adds	r0, #1
 80073dc:	d0e6      	beq.n	80073ac <_printf_common+0xa4>
 80073de:	3601      	adds	r6, #1
 80073e0:	e7d9      	b.n	8007396 <_printf_common+0x8e>
	...

080073e4 <_printf_i>:
 80073e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80073e8:	7e0f      	ldrb	r7, [r1, #24]
 80073ea:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80073ec:	2f78      	cmp	r7, #120	; 0x78
 80073ee:	4691      	mov	r9, r2
 80073f0:	4680      	mov	r8, r0
 80073f2:	460c      	mov	r4, r1
 80073f4:	469a      	mov	sl, r3
 80073f6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80073fa:	d807      	bhi.n	800740c <_printf_i+0x28>
 80073fc:	2f62      	cmp	r7, #98	; 0x62
 80073fe:	d80a      	bhi.n	8007416 <_printf_i+0x32>
 8007400:	2f00      	cmp	r7, #0
 8007402:	f000 80d8 	beq.w	80075b6 <_printf_i+0x1d2>
 8007406:	2f58      	cmp	r7, #88	; 0x58
 8007408:	f000 80a3 	beq.w	8007552 <_printf_i+0x16e>
 800740c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007410:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007414:	e03a      	b.n	800748c <_printf_i+0xa8>
 8007416:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800741a:	2b15      	cmp	r3, #21
 800741c:	d8f6      	bhi.n	800740c <_printf_i+0x28>
 800741e:	a101      	add	r1, pc, #4	; (adr r1, 8007424 <_printf_i+0x40>)
 8007420:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007424:	0800747d 	.word	0x0800747d
 8007428:	08007491 	.word	0x08007491
 800742c:	0800740d 	.word	0x0800740d
 8007430:	0800740d 	.word	0x0800740d
 8007434:	0800740d 	.word	0x0800740d
 8007438:	0800740d 	.word	0x0800740d
 800743c:	08007491 	.word	0x08007491
 8007440:	0800740d 	.word	0x0800740d
 8007444:	0800740d 	.word	0x0800740d
 8007448:	0800740d 	.word	0x0800740d
 800744c:	0800740d 	.word	0x0800740d
 8007450:	0800759d 	.word	0x0800759d
 8007454:	080074c1 	.word	0x080074c1
 8007458:	0800757f 	.word	0x0800757f
 800745c:	0800740d 	.word	0x0800740d
 8007460:	0800740d 	.word	0x0800740d
 8007464:	080075bf 	.word	0x080075bf
 8007468:	0800740d 	.word	0x0800740d
 800746c:	080074c1 	.word	0x080074c1
 8007470:	0800740d 	.word	0x0800740d
 8007474:	0800740d 	.word	0x0800740d
 8007478:	08007587 	.word	0x08007587
 800747c:	682b      	ldr	r3, [r5, #0]
 800747e:	1d1a      	adds	r2, r3, #4
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	602a      	str	r2, [r5, #0]
 8007484:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007488:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800748c:	2301      	movs	r3, #1
 800748e:	e0a3      	b.n	80075d8 <_printf_i+0x1f4>
 8007490:	6820      	ldr	r0, [r4, #0]
 8007492:	6829      	ldr	r1, [r5, #0]
 8007494:	0606      	lsls	r6, r0, #24
 8007496:	f101 0304 	add.w	r3, r1, #4
 800749a:	d50a      	bpl.n	80074b2 <_printf_i+0xce>
 800749c:	680e      	ldr	r6, [r1, #0]
 800749e:	602b      	str	r3, [r5, #0]
 80074a0:	2e00      	cmp	r6, #0
 80074a2:	da03      	bge.n	80074ac <_printf_i+0xc8>
 80074a4:	232d      	movs	r3, #45	; 0x2d
 80074a6:	4276      	negs	r6, r6
 80074a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80074ac:	485e      	ldr	r0, [pc, #376]	; (8007628 <_printf_i+0x244>)
 80074ae:	230a      	movs	r3, #10
 80074b0:	e019      	b.n	80074e6 <_printf_i+0x102>
 80074b2:	680e      	ldr	r6, [r1, #0]
 80074b4:	602b      	str	r3, [r5, #0]
 80074b6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80074ba:	bf18      	it	ne
 80074bc:	b236      	sxthne	r6, r6
 80074be:	e7ef      	b.n	80074a0 <_printf_i+0xbc>
 80074c0:	682b      	ldr	r3, [r5, #0]
 80074c2:	6820      	ldr	r0, [r4, #0]
 80074c4:	1d19      	adds	r1, r3, #4
 80074c6:	6029      	str	r1, [r5, #0]
 80074c8:	0601      	lsls	r1, r0, #24
 80074ca:	d501      	bpl.n	80074d0 <_printf_i+0xec>
 80074cc:	681e      	ldr	r6, [r3, #0]
 80074ce:	e002      	b.n	80074d6 <_printf_i+0xf2>
 80074d0:	0646      	lsls	r6, r0, #25
 80074d2:	d5fb      	bpl.n	80074cc <_printf_i+0xe8>
 80074d4:	881e      	ldrh	r6, [r3, #0]
 80074d6:	4854      	ldr	r0, [pc, #336]	; (8007628 <_printf_i+0x244>)
 80074d8:	2f6f      	cmp	r7, #111	; 0x6f
 80074da:	bf0c      	ite	eq
 80074dc:	2308      	moveq	r3, #8
 80074de:	230a      	movne	r3, #10
 80074e0:	2100      	movs	r1, #0
 80074e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80074e6:	6865      	ldr	r5, [r4, #4]
 80074e8:	60a5      	str	r5, [r4, #8]
 80074ea:	2d00      	cmp	r5, #0
 80074ec:	bfa2      	ittt	ge
 80074ee:	6821      	ldrge	r1, [r4, #0]
 80074f0:	f021 0104 	bicge.w	r1, r1, #4
 80074f4:	6021      	strge	r1, [r4, #0]
 80074f6:	b90e      	cbnz	r6, 80074fc <_printf_i+0x118>
 80074f8:	2d00      	cmp	r5, #0
 80074fa:	d04d      	beq.n	8007598 <_printf_i+0x1b4>
 80074fc:	4615      	mov	r5, r2
 80074fe:	fbb6 f1f3 	udiv	r1, r6, r3
 8007502:	fb03 6711 	mls	r7, r3, r1, r6
 8007506:	5dc7      	ldrb	r7, [r0, r7]
 8007508:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800750c:	4637      	mov	r7, r6
 800750e:	42bb      	cmp	r3, r7
 8007510:	460e      	mov	r6, r1
 8007512:	d9f4      	bls.n	80074fe <_printf_i+0x11a>
 8007514:	2b08      	cmp	r3, #8
 8007516:	d10b      	bne.n	8007530 <_printf_i+0x14c>
 8007518:	6823      	ldr	r3, [r4, #0]
 800751a:	07de      	lsls	r6, r3, #31
 800751c:	d508      	bpl.n	8007530 <_printf_i+0x14c>
 800751e:	6923      	ldr	r3, [r4, #16]
 8007520:	6861      	ldr	r1, [r4, #4]
 8007522:	4299      	cmp	r1, r3
 8007524:	bfde      	ittt	le
 8007526:	2330      	movle	r3, #48	; 0x30
 8007528:	f805 3c01 	strble.w	r3, [r5, #-1]
 800752c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007530:	1b52      	subs	r2, r2, r5
 8007532:	6122      	str	r2, [r4, #16]
 8007534:	f8cd a000 	str.w	sl, [sp]
 8007538:	464b      	mov	r3, r9
 800753a:	aa03      	add	r2, sp, #12
 800753c:	4621      	mov	r1, r4
 800753e:	4640      	mov	r0, r8
 8007540:	f7ff fee2 	bl	8007308 <_printf_common>
 8007544:	3001      	adds	r0, #1
 8007546:	d14c      	bne.n	80075e2 <_printf_i+0x1fe>
 8007548:	f04f 30ff 	mov.w	r0, #4294967295
 800754c:	b004      	add	sp, #16
 800754e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007552:	4835      	ldr	r0, [pc, #212]	; (8007628 <_printf_i+0x244>)
 8007554:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007558:	6829      	ldr	r1, [r5, #0]
 800755a:	6823      	ldr	r3, [r4, #0]
 800755c:	f851 6b04 	ldr.w	r6, [r1], #4
 8007560:	6029      	str	r1, [r5, #0]
 8007562:	061d      	lsls	r5, r3, #24
 8007564:	d514      	bpl.n	8007590 <_printf_i+0x1ac>
 8007566:	07df      	lsls	r7, r3, #31
 8007568:	bf44      	itt	mi
 800756a:	f043 0320 	orrmi.w	r3, r3, #32
 800756e:	6023      	strmi	r3, [r4, #0]
 8007570:	b91e      	cbnz	r6, 800757a <_printf_i+0x196>
 8007572:	6823      	ldr	r3, [r4, #0]
 8007574:	f023 0320 	bic.w	r3, r3, #32
 8007578:	6023      	str	r3, [r4, #0]
 800757a:	2310      	movs	r3, #16
 800757c:	e7b0      	b.n	80074e0 <_printf_i+0xfc>
 800757e:	6823      	ldr	r3, [r4, #0]
 8007580:	f043 0320 	orr.w	r3, r3, #32
 8007584:	6023      	str	r3, [r4, #0]
 8007586:	2378      	movs	r3, #120	; 0x78
 8007588:	4828      	ldr	r0, [pc, #160]	; (800762c <_printf_i+0x248>)
 800758a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800758e:	e7e3      	b.n	8007558 <_printf_i+0x174>
 8007590:	0659      	lsls	r1, r3, #25
 8007592:	bf48      	it	mi
 8007594:	b2b6      	uxthmi	r6, r6
 8007596:	e7e6      	b.n	8007566 <_printf_i+0x182>
 8007598:	4615      	mov	r5, r2
 800759a:	e7bb      	b.n	8007514 <_printf_i+0x130>
 800759c:	682b      	ldr	r3, [r5, #0]
 800759e:	6826      	ldr	r6, [r4, #0]
 80075a0:	6961      	ldr	r1, [r4, #20]
 80075a2:	1d18      	adds	r0, r3, #4
 80075a4:	6028      	str	r0, [r5, #0]
 80075a6:	0635      	lsls	r5, r6, #24
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	d501      	bpl.n	80075b0 <_printf_i+0x1cc>
 80075ac:	6019      	str	r1, [r3, #0]
 80075ae:	e002      	b.n	80075b6 <_printf_i+0x1d2>
 80075b0:	0670      	lsls	r0, r6, #25
 80075b2:	d5fb      	bpl.n	80075ac <_printf_i+0x1c8>
 80075b4:	8019      	strh	r1, [r3, #0]
 80075b6:	2300      	movs	r3, #0
 80075b8:	6123      	str	r3, [r4, #16]
 80075ba:	4615      	mov	r5, r2
 80075bc:	e7ba      	b.n	8007534 <_printf_i+0x150>
 80075be:	682b      	ldr	r3, [r5, #0]
 80075c0:	1d1a      	adds	r2, r3, #4
 80075c2:	602a      	str	r2, [r5, #0]
 80075c4:	681d      	ldr	r5, [r3, #0]
 80075c6:	6862      	ldr	r2, [r4, #4]
 80075c8:	2100      	movs	r1, #0
 80075ca:	4628      	mov	r0, r5
 80075cc:	f7f8 fe10 	bl	80001f0 <memchr>
 80075d0:	b108      	cbz	r0, 80075d6 <_printf_i+0x1f2>
 80075d2:	1b40      	subs	r0, r0, r5
 80075d4:	6060      	str	r0, [r4, #4]
 80075d6:	6863      	ldr	r3, [r4, #4]
 80075d8:	6123      	str	r3, [r4, #16]
 80075da:	2300      	movs	r3, #0
 80075dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80075e0:	e7a8      	b.n	8007534 <_printf_i+0x150>
 80075e2:	6923      	ldr	r3, [r4, #16]
 80075e4:	462a      	mov	r2, r5
 80075e6:	4649      	mov	r1, r9
 80075e8:	4640      	mov	r0, r8
 80075ea:	47d0      	blx	sl
 80075ec:	3001      	adds	r0, #1
 80075ee:	d0ab      	beq.n	8007548 <_printf_i+0x164>
 80075f0:	6823      	ldr	r3, [r4, #0]
 80075f2:	079b      	lsls	r3, r3, #30
 80075f4:	d413      	bmi.n	800761e <_printf_i+0x23a>
 80075f6:	68e0      	ldr	r0, [r4, #12]
 80075f8:	9b03      	ldr	r3, [sp, #12]
 80075fa:	4298      	cmp	r0, r3
 80075fc:	bfb8      	it	lt
 80075fe:	4618      	movlt	r0, r3
 8007600:	e7a4      	b.n	800754c <_printf_i+0x168>
 8007602:	2301      	movs	r3, #1
 8007604:	4632      	mov	r2, r6
 8007606:	4649      	mov	r1, r9
 8007608:	4640      	mov	r0, r8
 800760a:	47d0      	blx	sl
 800760c:	3001      	adds	r0, #1
 800760e:	d09b      	beq.n	8007548 <_printf_i+0x164>
 8007610:	3501      	adds	r5, #1
 8007612:	68e3      	ldr	r3, [r4, #12]
 8007614:	9903      	ldr	r1, [sp, #12]
 8007616:	1a5b      	subs	r3, r3, r1
 8007618:	42ab      	cmp	r3, r5
 800761a:	dcf2      	bgt.n	8007602 <_printf_i+0x21e>
 800761c:	e7eb      	b.n	80075f6 <_printf_i+0x212>
 800761e:	2500      	movs	r5, #0
 8007620:	f104 0619 	add.w	r6, r4, #25
 8007624:	e7f5      	b.n	8007612 <_printf_i+0x22e>
 8007626:	bf00      	nop
 8007628:	08007d79 	.word	0x08007d79
 800762c:	08007d8a 	.word	0x08007d8a

08007630 <_read_r>:
 8007630:	b538      	push	{r3, r4, r5, lr}
 8007632:	4d07      	ldr	r5, [pc, #28]	; (8007650 <_read_r+0x20>)
 8007634:	4604      	mov	r4, r0
 8007636:	4608      	mov	r0, r1
 8007638:	4611      	mov	r1, r2
 800763a:	2200      	movs	r2, #0
 800763c:	602a      	str	r2, [r5, #0]
 800763e:	461a      	mov	r2, r3
 8007640:	f7f9 fed0 	bl	80013e4 <_read>
 8007644:	1c43      	adds	r3, r0, #1
 8007646:	d102      	bne.n	800764e <_read_r+0x1e>
 8007648:	682b      	ldr	r3, [r5, #0]
 800764a:	b103      	cbz	r3, 800764e <_read_r+0x1e>
 800764c:	6023      	str	r3, [r4, #0]
 800764e:	bd38      	pop	{r3, r4, r5, pc}
 8007650:	20004650 	.word	0x20004650

08007654 <__swbuf_r>:
 8007654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007656:	460e      	mov	r6, r1
 8007658:	4614      	mov	r4, r2
 800765a:	4605      	mov	r5, r0
 800765c:	b118      	cbz	r0, 8007666 <__swbuf_r+0x12>
 800765e:	6983      	ldr	r3, [r0, #24]
 8007660:	b90b      	cbnz	r3, 8007666 <__swbuf_r+0x12>
 8007662:	f7ff fa25 	bl	8006ab0 <__sinit>
 8007666:	4b21      	ldr	r3, [pc, #132]	; (80076ec <__swbuf_r+0x98>)
 8007668:	429c      	cmp	r4, r3
 800766a:	d12b      	bne.n	80076c4 <__swbuf_r+0x70>
 800766c:	686c      	ldr	r4, [r5, #4]
 800766e:	69a3      	ldr	r3, [r4, #24]
 8007670:	60a3      	str	r3, [r4, #8]
 8007672:	89a3      	ldrh	r3, [r4, #12]
 8007674:	071a      	lsls	r2, r3, #28
 8007676:	d52f      	bpl.n	80076d8 <__swbuf_r+0x84>
 8007678:	6923      	ldr	r3, [r4, #16]
 800767a:	b36b      	cbz	r3, 80076d8 <__swbuf_r+0x84>
 800767c:	6923      	ldr	r3, [r4, #16]
 800767e:	6820      	ldr	r0, [r4, #0]
 8007680:	1ac0      	subs	r0, r0, r3
 8007682:	6963      	ldr	r3, [r4, #20]
 8007684:	b2f6      	uxtb	r6, r6
 8007686:	4283      	cmp	r3, r0
 8007688:	4637      	mov	r7, r6
 800768a:	dc04      	bgt.n	8007696 <__swbuf_r+0x42>
 800768c:	4621      	mov	r1, r4
 800768e:	4628      	mov	r0, r5
 8007690:	f7ff f968 	bl	8006964 <_fflush_r>
 8007694:	bb30      	cbnz	r0, 80076e4 <__swbuf_r+0x90>
 8007696:	68a3      	ldr	r3, [r4, #8]
 8007698:	3b01      	subs	r3, #1
 800769a:	60a3      	str	r3, [r4, #8]
 800769c:	6823      	ldr	r3, [r4, #0]
 800769e:	1c5a      	adds	r2, r3, #1
 80076a0:	6022      	str	r2, [r4, #0]
 80076a2:	701e      	strb	r6, [r3, #0]
 80076a4:	6963      	ldr	r3, [r4, #20]
 80076a6:	3001      	adds	r0, #1
 80076a8:	4283      	cmp	r3, r0
 80076aa:	d004      	beq.n	80076b6 <__swbuf_r+0x62>
 80076ac:	89a3      	ldrh	r3, [r4, #12]
 80076ae:	07db      	lsls	r3, r3, #31
 80076b0:	d506      	bpl.n	80076c0 <__swbuf_r+0x6c>
 80076b2:	2e0a      	cmp	r6, #10
 80076b4:	d104      	bne.n	80076c0 <__swbuf_r+0x6c>
 80076b6:	4621      	mov	r1, r4
 80076b8:	4628      	mov	r0, r5
 80076ba:	f7ff f953 	bl	8006964 <_fflush_r>
 80076be:	b988      	cbnz	r0, 80076e4 <__swbuf_r+0x90>
 80076c0:	4638      	mov	r0, r7
 80076c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80076c4:	4b0a      	ldr	r3, [pc, #40]	; (80076f0 <__swbuf_r+0x9c>)
 80076c6:	429c      	cmp	r4, r3
 80076c8:	d101      	bne.n	80076ce <__swbuf_r+0x7a>
 80076ca:	68ac      	ldr	r4, [r5, #8]
 80076cc:	e7cf      	b.n	800766e <__swbuf_r+0x1a>
 80076ce:	4b09      	ldr	r3, [pc, #36]	; (80076f4 <__swbuf_r+0xa0>)
 80076d0:	429c      	cmp	r4, r3
 80076d2:	bf08      	it	eq
 80076d4:	68ec      	ldreq	r4, [r5, #12]
 80076d6:	e7ca      	b.n	800766e <__swbuf_r+0x1a>
 80076d8:	4621      	mov	r1, r4
 80076da:	4628      	mov	r0, r5
 80076dc:	f000 f80c 	bl	80076f8 <__swsetup_r>
 80076e0:	2800      	cmp	r0, #0
 80076e2:	d0cb      	beq.n	800767c <__swbuf_r+0x28>
 80076e4:	f04f 37ff 	mov.w	r7, #4294967295
 80076e8:	e7ea      	b.n	80076c0 <__swbuf_r+0x6c>
 80076ea:	bf00      	nop
 80076ec:	08007d24 	.word	0x08007d24
 80076f0:	08007d44 	.word	0x08007d44
 80076f4:	08007d04 	.word	0x08007d04

080076f8 <__swsetup_r>:
 80076f8:	4b32      	ldr	r3, [pc, #200]	; (80077c4 <__swsetup_r+0xcc>)
 80076fa:	b570      	push	{r4, r5, r6, lr}
 80076fc:	681d      	ldr	r5, [r3, #0]
 80076fe:	4606      	mov	r6, r0
 8007700:	460c      	mov	r4, r1
 8007702:	b125      	cbz	r5, 800770e <__swsetup_r+0x16>
 8007704:	69ab      	ldr	r3, [r5, #24]
 8007706:	b913      	cbnz	r3, 800770e <__swsetup_r+0x16>
 8007708:	4628      	mov	r0, r5
 800770a:	f7ff f9d1 	bl	8006ab0 <__sinit>
 800770e:	4b2e      	ldr	r3, [pc, #184]	; (80077c8 <__swsetup_r+0xd0>)
 8007710:	429c      	cmp	r4, r3
 8007712:	d10f      	bne.n	8007734 <__swsetup_r+0x3c>
 8007714:	686c      	ldr	r4, [r5, #4]
 8007716:	89a3      	ldrh	r3, [r4, #12]
 8007718:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800771c:	0719      	lsls	r1, r3, #28
 800771e:	d42c      	bmi.n	800777a <__swsetup_r+0x82>
 8007720:	06dd      	lsls	r5, r3, #27
 8007722:	d411      	bmi.n	8007748 <__swsetup_r+0x50>
 8007724:	2309      	movs	r3, #9
 8007726:	6033      	str	r3, [r6, #0]
 8007728:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800772c:	81a3      	strh	r3, [r4, #12]
 800772e:	f04f 30ff 	mov.w	r0, #4294967295
 8007732:	e03e      	b.n	80077b2 <__swsetup_r+0xba>
 8007734:	4b25      	ldr	r3, [pc, #148]	; (80077cc <__swsetup_r+0xd4>)
 8007736:	429c      	cmp	r4, r3
 8007738:	d101      	bne.n	800773e <__swsetup_r+0x46>
 800773a:	68ac      	ldr	r4, [r5, #8]
 800773c:	e7eb      	b.n	8007716 <__swsetup_r+0x1e>
 800773e:	4b24      	ldr	r3, [pc, #144]	; (80077d0 <__swsetup_r+0xd8>)
 8007740:	429c      	cmp	r4, r3
 8007742:	bf08      	it	eq
 8007744:	68ec      	ldreq	r4, [r5, #12]
 8007746:	e7e6      	b.n	8007716 <__swsetup_r+0x1e>
 8007748:	0758      	lsls	r0, r3, #29
 800774a:	d512      	bpl.n	8007772 <__swsetup_r+0x7a>
 800774c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800774e:	b141      	cbz	r1, 8007762 <__swsetup_r+0x6a>
 8007750:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007754:	4299      	cmp	r1, r3
 8007756:	d002      	beq.n	800775e <__swsetup_r+0x66>
 8007758:	4630      	mov	r0, r6
 800775a:	f7ff fa85 	bl	8006c68 <_free_r>
 800775e:	2300      	movs	r3, #0
 8007760:	6363      	str	r3, [r4, #52]	; 0x34
 8007762:	89a3      	ldrh	r3, [r4, #12]
 8007764:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007768:	81a3      	strh	r3, [r4, #12]
 800776a:	2300      	movs	r3, #0
 800776c:	6063      	str	r3, [r4, #4]
 800776e:	6923      	ldr	r3, [r4, #16]
 8007770:	6023      	str	r3, [r4, #0]
 8007772:	89a3      	ldrh	r3, [r4, #12]
 8007774:	f043 0308 	orr.w	r3, r3, #8
 8007778:	81a3      	strh	r3, [r4, #12]
 800777a:	6923      	ldr	r3, [r4, #16]
 800777c:	b94b      	cbnz	r3, 8007792 <__swsetup_r+0x9a>
 800777e:	89a3      	ldrh	r3, [r4, #12]
 8007780:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007784:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007788:	d003      	beq.n	8007792 <__swsetup_r+0x9a>
 800778a:	4621      	mov	r1, r4
 800778c:	4630      	mov	r0, r6
 800778e:	f000 f847 	bl	8007820 <__smakebuf_r>
 8007792:	89a0      	ldrh	r0, [r4, #12]
 8007794:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007798:	f010 0301 	ands.w	r3, r0, #1
 800779c:	d00a      	beq.n	80077b4 <__swsetup_r+0xbc>
 800779e:	2300      	movs	r3, #0
 80077a0:	60a3      	str	r3, [r4, #8]
 80077a2:	6963      	ldr	r3, [r4, #20]
 80077a4:	425b      	negs	r3, r3
 80077a6:	61a3      	str	r3, [r4, #24]
 80077a8:	6923      	ldr	r3, [r4, #16]
 80077aa:	b943      	cbnz	r3, 80077be <__swsetup_r+0xc6>
 80077ac:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80077b0:	d1ba      	bne.n	8007728 <__swsetup_r+0x30>
 80077b2:	bd70      	pop	{r4, r5, r6, pc}
 80077b4:	0781      	lsls	r1, r0, #30
 80077b6:	bf58      	it	pl
 80077b8:	6963      	ldrpl	r3, [r4, #20]
 80077ba:	60a3      	str	r3, [r4, #8]
 80077bc:	e7f4      	b.n	80077a8 <__swsetup_r+0xb0>
 80077be:	2000      	movs	r0, #0
 80077c0:	e7f7      	b.n	80077b2 <__swsetup_r+0xba>
 80077c2:	bf00      	nop
 80077c4:	20000070 	.word	0x20000070
 80077c8:	08007d24 	.word	0x08007d24
 80077cc:	08007d44 	.word	0x08007d44
 80077d0:	08007d04 	.word	0x08007d04

080077d4 <__swhatbuf_r>:
 80077d4:	b570      	push	{r4, r5, r6, lr}
 80077d6:	460e      	mov	r6, r1
 80077d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077dc:	2900      	cmp	r1, #0
 80077de:	b096      	sub	sp, #88	; 0x58
 80077e0:	4614      	mov	r4, r2
 80077e2:	461d      	mov	r5, r3
 80077e4:	da08      	bge.n	80077f8 <__swhatbuf_r+0x24>
 80077e6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80077ea:	2200      	movs	r2, #0
 80077ec:	602a      	str	r2, [r5, #0]
 80077ee:	061a      	lsls	r2, r3, #24
 80077f0:	d410      	bmi.n	8007814 <__swhatbuf_r+0x40>
 80077f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80077f6:	e00e      	b.n	8007816 <__swhatbuf_r+0x42>
 80077f8:	466a      	mov	r2, sp
 80077fa:	f000 f851 	bl	80078a0 <_fstat_r>
 80077fe:	2800      	cmp	r0, #0
 8007800:	dbf1      	blt.n	80077e6 <__swhatbuf_r+0x12>
 8007802:	9a01      	ldr	r2, [sp, #4]
 8007804:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007808:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800780c:	425a      	negs	r2, r3
 800780e:	415a      	adcs	r2, r3
 8007810:	602a      	str	r2, [r5, #0]
 8007812:	e7ee      	b.n	80077f2 <__swhatbuf_r+0x1e>
 8007814:	2340      	movs	r3, #64	; 0x40
 8007816:	2000      	movs	r0, #0
 8007818:	6023      	str	r3, [r4, #0]
 800781a:	b016      	add	sp, #88	; 0x58
 800781c:	bd70      	pop	{r4, r5, r6, pc}
	...

08007820 <__smakebuf_r>:
 8007820:	898b      	ldrh	r3, [r1, #12]
 8007822:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007824:	079d      	lsls	r5, r3, #30
 8007826:	4606      	mov	r6, r0
 8007828:	460c      	mov	r4, r1
 800782a:	d507      	bpl.n	800783c <__smakebuf_r+0x1c>
 800782c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007830:	6023      	str	r3, [r4, #0]
 8007832:	6123      	str	r3, [r4, #16]
 8007834:	2301      	movs	r3, #1
 8007836:	6163      	str	r3, [r4, #20]
 8007838:	b002      	add	sp, #8
 800783a:	bd70      	pop	{r4, r5, r6, pc}
 800783c:	ab01      	add	r3, sp, #4
 800783e:	466a      	mov	r2, sp
 8007840:	f7ff ffc8 	bl	80077d4 <__swhatbuf_r>
 8007844:	9900      	ldr	r1, [sp, #0]
 8007846:	4605      	mov	r5, r0
 8007848:	4630      	mov	r0, r6
 800784a:	f7ff fa79 	bl	8006d40 <_malloc_r>
 800784e:	b948      	cbnz	r0, 8007864 <__smakebuf_r+0x44>
 8007850:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007854:	059a      	lsls	r2, r3, #22
 8007856:	d4ef      	bmi.n	8007838 <__smakebuf_r+0x18>
 8007858:	f023 0303 	bic.w	r3, r3, #3
 800785c:	f043 0302 	orr.w	r3, r3, #2
 8007860:	81a3      	strh	r3, [r4, #12]
 8007862:	e7e3      	b.n	800782c <__smakebuf_r+0xc>
 8007864:	4b0d      	ldr	r3, [pc, #52]	; (800789c <__smakebuf_r+0x7c>)
 8007866:	62b3      	str	r3, [r6, #40]	; 0x28
 8007868:	89a3      	ldrh	r3, [r4, #12]
 800786a:	6020      	str	r0, [r4, #0]
 800786c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007870:	81a3      	strh	r3, [r4, #12]
 8007872:	9b00      	ldr	r3, [sp, #0]
 8007874:	6163      	str	r3, [r4, #20]
 8007876:	9b01      	ldr	r3, [sp, #4]
 8007878:	6120      	str	r0, [r4, #16]
 800787a:	b15b      	cbz	r3, 8007894 <__smakebuf_r+0x74>
 800787c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007880:	4630      	mov	r0, r6
 8007882:	f000 f81f 	bl	80078c4 <_isatty_r>
 8007886:	b128      	cbz	r0, 8007894 <__smakebuf_r+0x74>
 8007888:	89a3      	ldrh	r3, [r4, #12]
 800788a:	f023 0303 	bic.w	r3, r3, #3
 800788e:	f043 0301 	orr.w	r3, r3, #1
 8007892:	81a3      	strh	r3, [r4, #12]
 8007894:	89a0      	ldrh	r0, [r4, #12]
 8007896:	4305      	orrs	r5, r0
 8007898:	81a5      	strh	r5, [r4, #12]
 800789a:	e7cd      	b.n	8007838 <__smakebuf_r+0x18>
 800789c:	08006a49 	.word	0x08006a49

080078a0 <_fstat_r>:
 80078a0:	b538      	push	{r3, r4, r5, lr}
 80078a2:	4d07      	ldr	r5, [pc, #28]	; (80078c0 <_fstat_r+0x20>)
 80078a4:	2300      	movs	r3, #0
 80078a6:	4604      	mov	r4, r0
 80078a8:	4608      	mov	r0, r1
 80078aa:	4611      	mov	r1, r2
 80078ac:	602b      	str	r3, [r5, #0]
 80078ae:	f7f9 fdde 	bl	800146e <_fstat>
 80078b2:	1c43      	adds	r3, r0, #1
 80078b4:	d102      	bne.n	80078bc <_fstat_r+0x1c>
 80078b6:	682b      	ldr	r3, [r5, #0]
 80078b8:	b103      	cbz	r3, 80078bc <_fstat_r+0x1c>
 80078ba:	6023      	str	r3, [r4, #0]
 80078bc:	bd38      	pop	{r3, r4, r5, pc}
 80078be:	bf00      	nop
 80078c0:	20004650 	.word	0x20004650

080078c4 <_isatty_r>:
 80078c4:	b538      	push	{r3, r4, r5, lr}
 80078c6:	4d06      	ldr	r5, [pc, #24]	; (80078e0 <_isatty_r+0x1c>)
 80078c8:	2300      	movs	r3, #0
 80078ca:	4604      	mov	r4, r0
 80078cc:	4608      	mov	r0, r1
 80078ce:	602b      	str	r3, [r5, #0]
 80078d0:	f7f9 fddd 	bl	800148e <_isatty>
 80078d4:	1c43      	adds	r3, r0, #1
 80078d6:	d102      	bne.n	80078de <_isatty_r+0x1a>
 80078d8:	682b      	ldr	r3, [r5, #0]
 80078da:	b103      	cbz	r3, 80078de <_isatty_r+0x1a>
 80078dc:	6023      	str	r3, [r4, #0]
 80078de:	bd38      	pop	{r3, r4, r5, pc}
 80078e0:	20004650 	.word	0x20004650

080078e4 <_init>:
 80078e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078e6:	bf00      	nop
 80078e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078ea:	bc08      	pop	{r3}
 80078ec:	469e      	mov	lr, r3
 80078ee:	4770      	bx	lr

080078f0 <_fini>:
 80078f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078f2:	bf00      	nop
 80078f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078f6:	bc08      	pop	{r3}
 80078f8:	469e      	mov	lr, r3
 80078fa:	4770      	bx	lr
