
# ðŸ“˜ Verilog 100 Days â€“ Waveform and Explanation Gallery

This document shows the waveform results and brief explanations of  truncated counter
---

## âœ… Day 67 -  TRUNCATED COUNTER 
 

![truncated counter](./images/truncatedcounter_schematic.png)

**Description:**  
  the scematic of  truncated counter


 

### ðŸ”¬ Simulation Result

![Simulation Waveform](./images/truncatedcounter_sim.png)

**Description:**  
simulation results - 
simualtion results of truncated counter
