$date
	Fri Jul 11 16:57:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_4bit_tb $end
$var wire 4 ! y [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 3 $ s [2:0] $end
$scope module uut $end
$var wire 4 % a [3:0] $end
$var wire 4 & b [3:0] $end
$var wire 3 ' s [2:0] $end
$var reg 4 ( y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b110 (
b0 '
b110 &
b1000 %
b0 $
b110 #
b1000 "
b110 !
$end
#10000
b1100 !
b1100 (
b1010 #
b1010 &
b110 "
b110 %
b1 $
b1 '
#20000
b1011 !
b1011 (
b11 #
b11 &
b1001 "
b1001 %
b10 $
b10 '
#30000
b101 !
b101 (
b111 #
b111 &
b1100 "
b1100 %
b11 $
b11 '
#40000
b11 !
b11 (
b0 #
b0 &
b11 "
b11 %
b100 $
b100 '
#50000
b0 !
b0 (
b1111 #
b1111 &
b1010 "
b1010 %
b101 $
b101 '
#60000
b100 !
b100 (
b110 #
b110 &
b1100 "
b1100 %
b110 $
b110 '
#70000
b1001 !
b1001 (
b10 #
b10 &
b111 "
b111 %
b111 $
b111 '
#80000
