# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../Kintex_DSP_Lite.ip_user_files/ipstatic/hdl" --include "../../../../../../FPGA/EDM/FEC/enc" --include "../../../../../../FPGA/input_data" --include "../../../../../../FPGA/include" --include "../../../../../../FPGA/EDM/DeFEC/decodeLDPC" --include "../../../../../../FPGA/EDM/DeFEC" --include "../../../../../../FPGA/Rx/freq_correct" --include "../../../../Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/1c92" --include "../../../../Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/c923" --include "../../../../Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/9ba5/hdl" \
"../../../../../../Modem_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
