// Seed: 3324896141
module module_0 (
    input wor id_0,
    input wand id_1,
    output supply0 id_2,
    output tri1 id_3,
    input tri1 id_4,
    output wand id_5,
    input tri0 id_6
    , id_23,
    output wor id_7,
    input wor id_8,
    output wire id_9,
    input tri1 id_10,
    output tri1 id_11,
    input tri id_12,
    output tri0 id_13,
    input wor id_14,
    output tri id_15,
    output tri id_16,
    input tri0 id_17,
    input wand id_18,
    input wand id_19,
    output supply0 id_20,
    input wor id_21
);
  assign id_5 = 1 == ~id_4;
  wire id_24;
  wire id_25;
endmodule
module module_1 #(
    parameter id_4 = 32'd87,
    parameter id_5 = 32'd12
) (
    output tri1 id_0,
    output uwire id_1,
    input tri1 id_2,
    input supply1 id_3,
    input supply1 _id_4,
    input tri1 _id_5,
    input wor id_6,
    output tri1 id_7,
    input tri id_8,
    input supply0 id_9
);
  localparam id_11 = -1'd0;
  wire id_12 = id_6;
  logic [1  ^  id_5  #  (  (  id_4  )  ) : 1] id_13;
  ;
  module_0 modCall_1 (
      id_9,
      id_6,
      id_1,
      id_7,
      id_9,
      id_1,
      id_8,
      id_0,
      id_9,
      id_0,
      id_9,
      id_0,
      id_6,
      id_0,
      id_2,
      id_7,
      id_7,
      id_8,
      id_2,
      id_6,
      id_0,
      id_9
  );
  assign modCall_1.id_17 = 0;
  wire id_14;
endmodule
