Running: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/student/Vivaldo/testbench_isim_beh.exe -prj /home/student/Vivaldo/testbench_beh.prj work.testbench work.glbl 
ISim P.49d (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/student/Vivaldo/clk_div.v" into library work
Analyzing Verilog file "/home/student/Vivaldo/selector.v" into library work
Analyzing Verilog file "/home/student/Vivaldo/ipcore_dir/memy.v" into library work
Analyzing Verilog file "/home/student/Vivaldo/display_seg.v" into library work
Analyzing Verilog file "/home/student/Vivaldo/counter_time.v" into library work
Analyzing Verilog file "/home/student/Vivaldo/counter.v" into library work
Analyzing Verilog file "/home/student/Vivaldo/stopwatch.v" into library work
Analyzing Verilog file "/home/student/Vivaldo/sev_seg_disp.v" into library work
Analyzing Verilog file "/home/student/Vivaldo/memory_controller.v" into library work
Analyzing Verilog file "/home/student/Vivaldo/top_module.v" into library work
Analyzing Verilog file "/home/student/Vivaldo/testbench.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/student/Vivaldo/top_module.v" Line 69: Port time_out is not connected to this instance
WARNING:HDLCompiler:189 - "/home/student/Vivaldo/memory_controller.v" Line 80: Size mismatch in connection of port <en>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/home/student/Vivaldo/memory_controller.v" Line 81: Size mismatch in connection of port <out>. Formal port size is 4-bit while actual signal size is 5-bit.
Completed static elaboration
Fuse Memory Usage: 96960 KB
Fuse CPU Usage: 1000 ms
Compiling module clk_div(WIDTH=26,MAX=50000)
Compiling module stopwatch
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module memy
Compiling module counter(MAX=16)
Compiling module memory_controller
Compiling module counter(WIDTH=4,MAX=16)
Compiling module counter_time
Compiling module counter_time(MAX=6)
Compiling module selector
Compiling module display_seg
Compiling module sev_seg_disp
Compiling module top_module_default
Compiling module testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 11 sub-compilation(s) to finish...
Compiled 18 Verilog Units
Built simulation executable /home/student/Vivaldo/testbench_isim_beh.exe
Fuse Memory Usage: 659480 KB
Fuse CPU Usage: 1060 ms
GCC CPU Usage: 1510 ms
