<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>MCAN_MsgRAMConfigParams Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">MCAN_MsgRAMConfigParams Struct Reference<div class="ingroups"><a class="el" href="group___c_s_l___i_p___m_o_d_u_l_e.html">IP</a> &raquo; <a class="el" href="group___c_s_l___m_c_a_n.html">MCAN</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Structure for MCAN Message RAM Configuration Parameters. Message RAM can contain following sections: Standard ID filters, Extended ID filters, TX FIFO(or TX Q), TX Buffers, TX EventFIFO, RX FIFO0, RX FIFO1, RX Buffer. Note: If particular section in the RAM is not used then it's size should be initialized to '0' (Number of buffers in case of Tx/Rx buffer).  
 <a href="struct_m_c_a_n___msg_r_a_m_config_params.html#details">More...</a></p>

<p><code>#include &lt;mcan.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aaafd459791700818247f92d071941fc4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params.html#aaafd459791700818247f92d071941fc4">flssa</a></td></tr>
<tr class="separator:aaafd459791700818247f92d071941fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b4f40c8f440712ee2c064ba58fc89e9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params.html#a1b4f40c8f440712ee2c064ba58fc89e9">lss</a></td></tr>
<tr class="separator:a1b4f40c8f440712ee2c064ba58fc89e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8b0726ab6bbeeebb45337371bf515fe"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params.html#af8b0726ab6bbeeebb45337371bf515fe">flesa</a></td></tr>
<tr class="separator:af8b0726ab6bbeeebb45337371bf515fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee9acf02daf8acfac1fffc861e861da7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params.html#aee9acf02daf8acfac1fffc861e861da7">lse</a></td></tr>
<tr class="separator:aee9acf02daf8acfac1fffc861e861da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab08791e5458343e119d91b5981d83115"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params.html#ab08791e5458343e119d91b5981d83115">txStartAddr</a></td></tr>
<tr class="separator:ab08791e5458343e119d91b5981d83115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a307d8a4d52288be4aafe42d4d91a920c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params.html#a307d8a4d52288be4aafe42d4d91a920c">txBufNum</a></td></tr>
<tr class="separator:a307d8a4d52288be4aafe42d4d91a920c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad29ee52f189a3b7074a4aa9554c0afa2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params.html#ad29ee52f189a3b7074a4aa9554c0afa2">txFIFOSize</a></td></tr>
<tr class="separator:ad29ee52f189a3b7074a4aa9554c0afa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab32e5ac58ece0ed58d47a8def44a4bbd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params.html#ab32e5ac58ece0ed58d47a8def44a4bbd">txBufMode</a></td></tr>
<tr class="separator:ab32e5ac58ece0ed58d47a8def44a4bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9e2da0be45497553c93c4b7469273c7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params.html#af9e2da0be45497553c93c4b7469273c7">txBufElemSize</a></td></tr>
<tr class="separator:af9e2da0be45497553c93c4b7469273c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a224aa70e53b831f947dbd76e439d2843"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params.html#a224aa70e53b831f947dbd76e439d2843">txEventFIFOStartAddr</a></td></tr>
<tr class="separator:a224aa70e53b831f947dbd76e439d2843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a433542597f4a76dd6c6b30f7985da151"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params.html#a433542597f4a76dd6c6b30f7985da151">txEventFIFOSize</a></td></tr>
<tr class="separator:a433542597f4a76dd6c6b30f7985da151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d9fe1d27e1a703fb422a8fad34bd7a4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params.html#a0d9fe1d27e1a703fb422a8fad34bd7a4">txEventFIFOWaterMark</a></td></tr>
<tr class="separator:a0d9fe1d27e1a703fb422a8fad34bd7a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a280fedb8f4ca495208b982e33a941cf0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params.html#a280fedb8f4ca495208b982e33a941cf0">rxFIFO0startAddr</a></td></tr>
<tr class="separator:a280fedb8f4ca495208b982e33a941cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02e8c001dbdf4912453f1fa294bd10c0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params.html#a02e8c001dbdf4912453f1fa294bd10c0">rxFIFO0size</a></td></tr>
<tr class="separator:a02e8c001dbdf4912453f1fa294bd10c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a248ec34932d3595d84829c374167b7da"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params.html#a248ec34932d3595d84829c374167b7da">rxFIFO0waterMark</a></td></tr>
<tr class="separator:a248ec34932d3595d84829c374167b7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1d91d5885f8d14aaf33473c1cedce46"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params.html#ab1d91d5885f8d14aaf33473c1cedce46">rxFIFO0OpMode</a></td></tr>
<tr class="separator:ab1d91d5885f8d14aaf33473c1cedce46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a420fa7666e7812b280a7202e72ad8ed4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params.html#a420fa7666e7812b280a7202e72ad8ed4">rxFIFO1startAddr</a></td></tr>
<tr class="separator:a420fa7666e7812b280a7202e72ad8ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a364bff1b62bc8bbe990c9e7d82094b40"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params.html#a364bff1b62bc8bbe990c9e7d82094b40">rxFIFO1size</a></td></tr>
<tr class="separator:a364bff1b62bc8bbe990c9e7d82094b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c102abec1b97e46fcb051b59adb7588"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params.html#a7c102abec1b97e46fcb051b59adb7588">rxFIFO1waterMark</a></td></tr>
<tr class="separator:a7c102abec1b97e46fcb051b59adb7588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f4d48ef85a02e4f9e3d84af9ed5b6e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params.html#af4f4d48ef85a02e4f9e3d84af9ed5b6e">rxFIFO1OpMode</a></td></tr>
<tr class="separator:af4f4d48ef85a02e4f9e3d84af9ed5b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00fb1c6e4ad5643178c8a0d22694865b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params.html#a00fb1c6e4ad5643178c8a0d22694865b">rxBufStartAddr</a></td></tr>
<tr class="separator:a00fb1c6e4ad5643178c8a0d22694865b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46068a0ce2c3af23dc1e553ae56144fd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params.html#a46068a0ce2c3af23dc1e553ae56144fd">rxBufElemSize</a></td></tr>
<tr class="separator:a46068a0ce2c3af23dc1e553ae56144fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8ddaf61d486f93d236dc0d730ed2108"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params.html#aa8ddaf61d486f93d236dc0d730ed2108">rxFIFO0ElemSize</a></td></tr>
<tr class="separator:aa8ddaf61d486f93d236dc0d730ed2108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7935092765a87f320d72f40a9fe23b1a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_r_a_m_config_params.html#a7935092765a87f320d72f40a9fe23b1a">rxFIFO1ElemSize</a></td></tr>
<tr class="separator:a7935092765a87f320d72f40a9fe23b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Structure for MCAN Message RAM Configuration Parameters. Message RAM can contain following sections: Standard ID filters, Extended ID filters, TX FIFO(or TX Q), TX Buffers, TX EventFIFO, RX FIFO0, RX FIFO1, RX Buffer. Note: If particular section in the RAM is not used then it's size should be initialized to '0' (Number of buffers in case of Tx/Rx buffer). </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="af8b0726ab6bbeeebb45337371bf515fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::flesa</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extended ID Filter List Start Address </p>

</div>
</div>
<a class="anchor" id="aaafd459791700818247f92d071941fc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::flssa</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Standard ID Filter List Start Address </p>

</div>
</div>
<a class="anchor" id="aee9acf02daf8acfac1fffc861e861da7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::lse</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>List Size: Extended ID 0 = No standard Message ID filter 1-64 = Number of standard Message ID filter elements others = Values greater than 64 are interpreted as 64 </p>

</div>
</div>
<a class="anchor" id="a1b4f40c8f440712ee2c064ba58fc89e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::lss</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>List Size: Standard ID 0 = No standard Message ID filter 1-127 = Number of standard Message ID filter elements others = Values greater than 128 are interpreted as 128 </p>

</div>
</div>
<a class="anchor" id="a46068a0ce2c3af23dc1e553ae56144fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::rxBufElemSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx Buffer Element Size </p>

</div>
</div>
<a class="anchor" id="a00fb1c6e4ad5643178c8a0d22694865b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::rxBufStartAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx Buffer Start Address </p>

</div>
</div>
<a class="anchor" id="aa8ddaf61d486f93d236dc0d730ed2108"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::rxFIFO0ElemSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO0 Element Size </p>

</div>
</div>
<a class="anchor" id="ab1d91d5885f8d14aaf33473c1cedce46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::rxFIFO0OpMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO0 Operation Mode 0 = FIFO blocking mode 1 = FIFO overwrite mode </p>

</div>
</div>
<a class="anchor" id="a02e8c001dbdf4912453f1fa294bd10c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::rxFIFO0size</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO0 Size 0 = No Rx FIFO 1-64 = Number of Rx FIFO elements others = Values greater than 64 are interpreted as 64 </p>

</div>
</div>
<a class="anchor" id="a280fedb8f4ca495208b982e33a941cf0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::rxFIFO0startAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO0 Start Address </p>

</div>
</div>
<a class="anchor" id="a248ec34932d3595d84829c374167b7da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::rxFIFO0waterMark</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO0 Watermark 0 = Watermark interrupt disabled 1-63 = Level for Rx FIFO 0 watermark interrupt others = Watermark interrupt disabled </p>

</div>
</div>
<a class="anchor" id="a7935092765a87f320d72f40a9fe23b1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::rxFIFO1ElemSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO1 Element Size </p>

</div>
</div>
<a class="anchor" id="af4f4d48ef85a02e4f9e3d84af9ed5b6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::rxFIFO1OpMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO1 Operation Mode 0 = FIFO blocking mode 1 = FIFO overwrite mode </p>

</div>
</div>
<a class="anchor" id="a364bff1b62bc8bbe990c9e7d82094b40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::rxFIFO1size</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO1 Size 0 = No Rx FIFO 1-64 = Number of Rx FIFO elements others = Values greater than 64 are interpreted as 64 </p>

</div>
</div>
<a class="anchor" id="a420fa7666e7812b280a7202e72ad8ed4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::rxFIFO1startAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO1 Start Address </p>

</div>
</div>
<a class="anchor" id="a7c102abec1b97e46fcb051b59adb7588"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::rxFIFO1waterMark</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO1 Watermark 0 = Watermark interrupt disabled 1-63 = Level for Rx FIFO 1 watermark interrupt others = Watermark interrupt disabled </p>

</div>
</div>
<a class="anchor" id="af9e2da0be45497553c93c4b7469273c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::txBufElemSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Buffer Element Size </p>

</div>
</div>
<a class="anchor" id="ab32e5ac58ece0ed58d47a8def44a4bbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::txBufMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx FIFO/Queue Mode 0 = Tx FIFO operation 1 = Tx Queue operation </p>

</div>
</div>
<a class="anchor" id="a307d8a4d52288be4aafe42d4d91a920c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::txBufNum</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of Dedicated Transmit Buffers 0 = No Dedicated Tx Buffers 1-32 = Number of Dedicated Tx Buffers others = Values greater than 32 are interpreted as 32 </p>

</div>
</div>
<a class="anchor" id="a433542597f4a76dd6c6b30f7985da151"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::txEventFIFOSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event FIFO Size 0 = Tx Event FIFO disabled 1-32 = Number of Tx Event FIFO elements others = Values greater than 32 are interpreted as 32 </p>

</div>
</div>
<a class="anchor" id="a224aa70e53b831f947dbd76e439d2843"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::txEventFIFOStartAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Event FIFO Start Address </p>

</div>
</div>
<a class="anchor" id="a0d9fe1d27e1a703fb422a8fad34bd7a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::txEventFIFOWaterMark</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Event FIFO Watermark 0 = Watermark interrupt disabled 1-32 = Level for Tx Event FIFO watermark interrupt others = Watermark interrupt disabled </p>

</div>
</div>
<a class="anchor" id="ad29ee52f189a3b7074a4aa9554c0afa2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::txFIFOSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO/Queue Size 0 = No Tx FIFO/Queue 1-32 = Number of Tx Buffers used for Tx FIFO/Queue others = Values greater than 32 are interpreted as 32 </p>

</div>
</div>
<a class="anchor" id="ab08791e5458343e119d91b5981d83115"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRAMConfigParams::txStartAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Buffers Start Address </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="mcan_8h.html">mcan.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
