#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002282822de70 .scope module, "ext_clock" "ext_clock" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "ext_clk";
P_000002282821c6f0 .param/l "CYCLES" 0 2 7, +C4<00000000000000000000000000000100>;
o0000022828250088 .functor BUFZ 1, C4<z>; HiZ drive
v000002282822d4f0_0 .net "clock", 0 0, o0000022828250088;  0 drivers
v000002282822cb90_0 .var "count", 3 0;
o00000228282500e8 .functor BUFZ 1, C4<z>; HiZ drive
v000002282822bab0_0 .net "enable", 0 0, o00000228282500e8;  0 drivers
v000002282822d8b0_0 .var "ext_clk", 0 0;
o0000022828250148 .functor BUFZ 1, C4<z>; HiZ drive
v000002282822cc30_0 .net "reset", 0 0, o0000022828250148;  0 drivers
E_000002282821c870 .event posedge, v000002282822cc30_0, v000002282822d4f0_0;
S_00000228281eaae0 .scope module, "testbench" "testbench" 3 3;
 .timescale -9 -12;
P_000002282821cbf0 .param/l "TIME" 1 3 11, +C4<00000000000000000001000011110100>;
v0000022828291cc0_0 .net "TXD_write", 0 0, v000002282828e700_0;  1 drivers
v0000022828290b40_0 .net "clk", 0 0, v0000022828290140_0;  1 drivers
v0000022828290c80_0 .net "connect", 0 0, v0000022828290be0_0;  1 drivers
v00000228282901e0_0 .var "reset", 0 0;
S_00000228281eac70 .scope module, "T" "topModule" 3 13, 4 10 0, S_00000228281eaae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "receiveData";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "transmitData";
v000002282828e480_0 .net "DX_HIGHEST", 15 0, v000002282828a140_0;  1 drivers
v000002282828d3a0_0 .net "DX_HITOUT", 15 0, v000002282828a0a0_0;  1 drivers
v000002282828d440_0 .net "DX_LOWEST", 15 0, v000002282828ac80_0;  1 drivers
v000002282828ed40_0 .net "DX_flashout", 0 0, v000002282828aa00_0;  1 drivers
v000002282828ede0_0 .net "RDX_InfoPulse", 7 0, v000002282828d6c0_0;  1 drivers
v000002282828e7a0_0 .net "RDX_infotime", 0 0, v000002282828e980_0;  1 drivers
v000002282828d620_0 .net "clk", 0 0, v0000022828290140_0;  alias, 1 drivers
v000002282828e520_0 .net "receiveData", 0 0, v0000022828290be0_0;  alias, 1 drivers
v000002282828ef20_0 .net "reset", 0 0, v00000228282901e0_0;  1 drivers
v000002282828e8e0_0 .net "transmitData", 0 0, v000002282828e700_0;  alias, 1 drivers
L_0000022828291220 .concat [ 16 16 16 0], v000002282828a0a0_0, v000002282828a140_0, v000002282828ac80_0;
S_00000228281a4ba0 .scope module, "D0" "distanceProcess" 4 28, 5 4 0, S_00000228281eac70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 8 "datain";
    .port_info 2 /INPUT 1 "flashin";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 16 "lowest";
    .port_info 5 /OUTPUT 16 "highest";
    .port_info 6 /OUTPUT 16 "hitvector";
    .port_info 7 /OUTPUT 1 "flashout";
P_00000228281a4d30 .param/l "DATA" 1 5 48, C4<0111>;
P_00000228281a4d68 .param/l "DIST" 1 5 52, C4<1011>;
P_00000228281a4da0 .param/l "DIVD" 1 5 51, C4<1010>;
P_00000228281a4dd8 .param/l "FSA1" 1 5 44, C4<0010>;
P_00000228281a4e10 .param/l "FSA2" 1 5 45, C4<0011>;
P_00000228281a4e48 .param/l "HIGA" 1 5 50, C4<1001>;
P_00000228281a4e80 .param/l "IDLE" 1 5 42, C4<0000>;
P_00000228281a4eb8 .param/l "LOWA" 1 5 49, C4<1000>;
P_00000228281a4ef0 .param/l "LSA1" 1 5 46, C4<0100>;
P_00000228281a4f28 .param/l "LSA2" 1 5 47, C4<0101>;
P_00000228281a4f60 .param/l "L_IN" 1 5 43, C4<0001>;
v000002282822c190_0 .var "FSA", 15 0;
v000002282822cf50_0 .var "LSA", 15 0;
v000002282822cff0_0 .net *"_ivl_0", 23 0, L_0000022828291d60;  1 drivers
L_0000022828292198 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002282822c230_0 .net *"_ivl_11", 15 0, L_0000022828292198;  1 drivers
v000002282822c2d0_0 .net *"_ivl_12", 23 0, L_00000228282917c0;  1 drivers
L_00000228282921e0 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002282822c9b0_0 .net/2u *"_ivl_14", 23 0, L_00000228282921e0;  1 drivers
v000002282822c690_0 .net *"_ivl_16", 23 0, L_0000022828290500;  1 drivers
v000002282822c370_0 .net *"_ivl_19", 23 0, L_0000022828291180;  1 drivers
v000002282822c7d0_0 .net *"_ivl_20", 23 0, L_0000022828290280;  1 drivers
L_0000022828292228 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002282822d090_0 .net *"_ivl_23", 7 0, L_0000022828292228;  1 drivers
v000002282822d1d0_0 .net *"_ivl_24", 23 0, L_0000022828290dc0;  1 drivers
L_0000022828292270 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002282822d590_0 .net *"_ivl_27", 15 0, L_0000022828292270;  1 drivers
v000002282822d450_0 .net *"_ivl_29", 23 0, L_0000022828291400;  1 drivers
L_0000022828292108 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002282822c410_0 .net *"_ivl_3", 7 0, L_0000022828292108;  1 drivers
v000002282822d270_0 .net *"_ivl_32", 23 0, L_0000022828291540;  1 drivers
L_00000228282922b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002282822c730_0 .net *"_ivl_35", 7 0, L_00000228282922b8;  1 drivers
v000002282822d3b0_0 .net *"_ivl_36", 23 0, L_0000022828291680;  1 drivers
L_0000022828292300 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002282822c870_0 .net *"_ivl_39", 15 0, L_0000022828292300;  1 drivers
v000002282822c910_0 .net *"_ivl_4", 23 0, L_0000022828290780;  1 drivers
v000002282822ca50_0 .net *"_ivl_40", 23 0, L_0000022828290d20;  1 drivers
L_0000022828292348 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002282822d630_0 .net *"_ivl_43", 15 0, L_0000022828292348;  1 drivers
v000002282822d770_0 .net *"_ivl_44", 23 0, L_0000022828291720;  1 drivers
L_0000022828292390 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000228282110e0_0 .net/2u *"_ivl_46", 23 0, L_0000022828292390;  1 drivers
v0000022828211720_0 .net *"_ivl_48", 23 0, L_0000022828290960;  1 drivers
v00000228282115e0_0 .net *"_ivl_51", 23 0, L_0000022828290fa0;  1 drivers
v0000022828211680_0 .net *"_ivl_52", 23 0, L_0000022828290f00;  1 drivers
L_00000228282923d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000228282117c0_0 .net *"_ivl_55", 7 0, L_00000228282923d8;  1 drivers
v0000022828211860_0 .net *"_ivl_56", 23 0, L_00000228282903c0;  1 drivers
L_0000022828292420 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002282828a320_0 .net *"_ivl_59", 15 0, L_0000022828292420;  1 drivers
v0000022828289600_0 .net *"_ivl_61", 23 0, L_0000022828290820;  1 drivers
L_0000022828292468 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000002282828a820_0 .net/2u *"_ivl_64", 7 0, L_0000022828292468;  1 drivers
L_00000228282924b0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000002282828a8c0_0 .net/2u *"_ivl_68", 7 0, L_00000228282924b0;  1 drivers
L_0000022828292150 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022828289d80_0 .net *"_ivl_7", 15 0, L_0000022828292150;  1 drivers
v000002282828aaa0_0 .net *"_ivl_8", 23 0, L_00000228282914a0;  1 drivers
v0000022828289380_0 .net "clock", 0 0, v0000022828290140_0;  alias, 1 drivers
v000002282828a780_0 .var "counter", 7 0;
v000002282828ae60 .array "data", 0 255, 15 0;
v000002282828ab40_0 .net "datain", 7 0, v000002282828d6c0_0;  alias, 1 drivers
v000002282828af00_0 .var "datastate", 8 0;
v000002282828a000_0 .net "div_res1", 0 0, v000002282822ccd0_0;  1 drivers
v000002282828a960_0 .net "div_res2", 0 0, v000002282822bbf0_0;  1 drivers
v00000228282891a0_0 .var "execstate", 3 0;
v000002282828a3c0_0 .net "flashin", 0 0, v000002282828e980_0;  alias, 1 drivers
v000002282828aa00_0 .var "flashout", 0 0;
v000002282828a140_0 .var "highest", 15 0;
v0000022828289240_0 .net "highest_out", 15 0, v000002282822be70_0;  1 drivers
v0000022828289a60_0 .var "highestcount", 7 0;
v000002282828a0a0_0 .var "hitvector", 15 0;
v0000022828289420_0 .var/i "i", 31 0;
v000002282828abe0_0 .var "ignore_adress", 2 0;
v000002282828a1e0_0 .var "length", 7 0;
v00000228282896a0_0 .var "lengthcopy", 8 0;
v000002282828ac80_0 .var "lowest", 15 0;
v000002282828adc0_0 .net "lowest_out", 15 0, v000002282822bdd0_0;  1 drivers
v000002282828a280_0 .var "lowestcount", 7 0;
v0000022828289ec0_0 .net "multipliedval1", 23 0, L_0000022828290aa0;  1 drivers
v0000022828289b00_0 .net "multipliedval2", 23 0, L_00000228282915e0;  1 drivers
v000002282828ad20_0 .net "reset", 0 0, v00000228282901e0_0;  alias, 1 drivers
v000002282828a460_0 .var "trig_div", 0 0;
v00000228282897e0_0 .var "trimmed_length", 3 0;
L_0000022828291d60 .concat [ 16 8 0 0], v000002282822c190_0, L_0000022828292108;
L_0000022828290780 .concat [ 8 16 0 0], v000002282828a1e0_0, L_0000022828292150;
L_00000228282914a0 .concat [ 8 16 0 0], v000002282828a280_0, L_0000022828292198;
L_00000228282917c0 .arith/sub 24, L_0000022828290780, L_00000228282914a0;
L_0000022828290500 .arith/sub 24, L_00000228282917c0, L_00000228282921e0;
L_0000022828291180 .arith/mult 24, L_0000022828291d60, L_0000022828290500;
L_0000022828290280 .concat [ 16 8 0 0], v000002282822cf50_0, L_0000022828292228;
L_0000022828290dc0 .concat [ 8 16 0 0], v000002282828a280_0, L_0000022828292270;
L_0000022828291400 .arith/mult 24, L_0000022828290280, L_0000022828290dc0;
L_0000022828290aa0 .arith/sum 24, L_0000022828291180, L_0000022828291400;
L_0000022828291540 .concat [ 16 8 0 0], v000002282822c190_0, L_00000228282922b8;
L_0000022828291680 .concat [ 8 16 0 0], v000002282828a1e0_0, L_0000022828292300;
L_0000022828290d20 .concat [ 8 16 0 0], v0000022828289a60_0, L_0000022828292348;
L_0000022828291720 .arith/sub 24, L_0000022828291680, L_0000022828290d20;
L_0000022828290960 .arith/sub 24, L_0000022828291720, L_0000022828292390;
L_0000022828290fa0 .arith/mult 24, L_0000022828291540, L_0000022828290960;
L_0000022828290f00 .concat [ 16 8 0 0], v000002282822cf50_0, L_00000228282923d8;
L_00000228282903c0 .concat [ 8 16 0 0], v0000022828289a60_0, L_0000022828292420;
L_0000022828290820 .arith/mult 24, L_0000022828290f00, L_00000228282903c0;
L_00000228282915e0 .arith/sum 24, L_0000022828290fa0, L_0000022828290820;
L_0000022828291040 .arith/sub 8, v000002282828a1e0_0, L_0000022828292468;
L_0000022828291e00 .arith/sub 8, v000002282828a1e0_0, L_00000228282924b0;
S_00000228281eeac0 .scope module, "divider1" "div" 5 37, 6 2 0, S_00000228281a4ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "big";
    .port_info 1 /INPUT 8 "smal";
    .port_info 2 /INPUT 1 "flash_inp";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /OUTPUT 16 "lessbig";
    .port_info 6 /OUTPUT 1 "flash";
P_00000228282278b0 .param/l "FLAG" 1 6 10, C4<010>;
P_00000228282278e8 .param/l "IDLE" 1 6 10, C4<000>;
P_0000022828227920 .param/l "IVAL" 1 6 10, C4<001>;
v000002282822caf0_0 .net "big", 23 0, L_0000022828290aa0;  alias, 1 drivers
v000002282822c4b0_0 .var "biginp", 23 0;
v000002282822c550_0 .net "clk", 0 0, v0000022828290140_0;  alias, 1 drivers
v000002282822ce10_0 .var "counter", 3 0;
v000002282822ccd0_0 .var "flash", 0 0;
v000002282822bb50_0 .net "flash_inp", 0 0, v000002282828a460_0;  1 drivers
v000002282822bdd0_0 .var "lessbig", 15 0;
v000002282822d810_0 .net "reset", 0 0, v00000228282901e0_0;  alias, 1 drivers
v000002282822bd30_0 .net "smal", 7 0, L_0000022828291040;  1 drivers
v000002282822c0f0_0 .var "smallinp", 7 0;
v000002282822d6d0_0 .var "state", 2 0;
E_000002282821c230 .event posedge, v000002282822c550_0;
S_00000228281eec50 .scope module, "divider2" "div" 5 38, 6 2 0, S_00000228281a4ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "big";
    .port_info 1 /INPUT 8 "smal";
    .port_info 2 /INPUT 1 "flash_inp";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /OUTPUT 16 "lessbig";
    .port_info 6 /OUTPUT 1 "flash";
P_0000022828185dc0 .param/l "FLAG" 1 6 10, C4<010>;
P_0000022828185df8 .param/l "IDLE" 1 6 10, C4<000>;
P_0000022828185e30 .param/l "IVAL" 1 6 10, C4<001>;
v000002282822cd70_0 .net "big", 23 0, L_00000228282915e0;  alias, 1 drivers
v000002282822ceb0_0 .var "biginp", 23 0;
v000002282822d950_0 .net "clk", 0 0, v0000022828290140_0;  alias, 1 drivers
v000002282822bfb0_0 .var "counter", 3 0;
v000002282822bbf0_0 .var "flash", 0 0;
v000002282822c050_0 .net "flash_inp", 0 0, v000002282828a460_0;  alias, 1 drivers
v000002282822be70_0 .var "lessbig", 15 0;
v000002282822c5f0_0 .net "reset", 0 0, v00000228282901e0_0;  alias, 1 drivers
v000002282822bf10_0 .net "smal", 7 0, L_0000022828291e00;  1 drivers
v000002282822bc90_0 .var "smallinp", 7 0;
v000002282822d310_0 .var "state", 2 0;
S_000002282819f990 .scope module, "R0" "RxD" 4 22, 7 2 0, S_00000228281eac70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stream";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 8 "outstream";
    .port_info 4 /OUTPUT 1 "infodump";
L_00000228282189b0 .functor NOT 1, v000002282828dda0_0, C4<0>, C4<0>, C4<0>;
v000002282828eb60_0 .var "MEMA", 7 0;
v000002282828d120_0 .var "MEMB", 7 0;
v000002282828d4e0_0 .net "buffer_out", 7 0, v0000022828289560_0;  1 drivers
v000002282828dbc0_0 .net "clock", 0 0, v0000022828290140_0;  alias, 1 drivers
v000002282828e660_0 .net "clock_out", 0 0, v00000228282892e0_0;  1 drivers
v000002282828dda0_0 .var "clock_trig", 0 0;
v000002282828ee80_0 .net "half_done", 0 0, v000002282828da80_0;  1 drivers
v000002282828d800_0 .var "info_pulse", 0 0;
v000002282828e980_0 .var "infodump", 0 0;
v000002282828d6c0_0 .var "outstream", 7 0;
v000002282828d940_0 .net "reset", 0 0, v00000228282901e0_0;  alias, 1 drivers
v000002282828dd00_0 .var "state", 2 0;
v000002282828eac0_0 .net "stream", 0 0, v0000022828290be0_0;  alias, 1 drivers
v000002282828d760_0 .var "trig_clock", 0 0;
v000002282828dee0_0 .var "trig_half", 0 0;
v000002282828e160_0 .net "uart_clock_out", 0 0, v000002282828efc0_0;  1 drivers
S_000002282819a9a0 .scope module, "BC" "counter" 7 26, 8 22 0, S_000002282819f990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "trueclk";
    .port_info 2 /INPUT 1 "trigger";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "trig";
P_000002282821c270 .param/l "size" 0 8 22, +C4<00000000000000000000000000000011>;
L_0000022828218a90 .functor AND 1, v0000022828290140_0, v00000228282901e0_0, C4<1>, C4<1>;
v000002282828afa0_0 .net *"_ivl_2", 0 0, L_0000022828218a90;  1 drivers
v00000228282894c0_0 .net "clk", 0 0, v000002282828efc0_0;  alias, 1 drivers
v000002282828a640_0 .net "reset", 0 0, v00000228282901e0_0;  alias, 1 drivers
v0000022828289100_0 .var "store", 2 0;
v00000228282892e0_0 .var "trig", 0 0;
v000002282828a500_0 .net "trigger", 0 0, v000002282828dda0_0;  1 drivers
v0000022828289880_0 .net "trueclk", 0 0, v0000022828290140_0;  alias, 1 drivers
E_000002282821cc30 .event posedge, v00000228282894c0_0;
E_000002282821c7f0 .event posedge, L_0000022828218a90;
S_000002282819ab30 .scope module, "buffer" "shiftreg" 7 25, 8 1 0, S_000002282819f990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stream";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "trueclk";
    .port_info 3 /INPUT 1 "latch";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /OUTPUT 8 "out";
P_000002282821cc70 .param/l "MSB" 0 8 1, +C4<00000000000000000000000000001000>;
L_0000022828218c50 .functor AND 1, v0000022828290140_0, v00000228282901e0_0, C4<1>, C4<1>;
v0000022828289f60_0 .net *"_ivl_2", 0 0, L_0000022828218c50;  1 drivers
v000002282828a5a0_0 .net "clk", 0 0, v000002282828efc0_0;  alias, 1 drivers
v0000022828289740_0 .net "latch", 0 0, L_00000228282189b0;  1 drivers
v0000022828289560_0 .var "out", 7 0;
v000002282828a6e0_0 .net "reset", 0 0, v00000228282901e0_0;  alias, 1 drivers
v0000022828289920_0 .net "stream", 0 0, v0000022828290be0_0;  alias, 1 drivers
v00000228282899c0_0 .net "trueclk", 0 0, v0000022828290140_0;  alias, 1 drivers
E_000002282821c2f0 .event posedge, L_0000022828218c50;
S_00000228281cf8d0 .scope module, "halfclock" "timed_pulse" 7 23, 2 52 0, S_000002282819f990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "timed_pulse";
P_000002282821c0b0 .param/l "CYCLE" 0 2 58, +C4<0000000000000000000000000000000000000000000000000000010100010110>;
v0000022828289e20_0 .net "clock", 0 0, v0000022828290140_0;  alias, 1 drivers
v0000022828289ba0_0 .var "count", 23 0;
v0000022828289c40_0 .net "enable", 0 0, v000002282828dee0_0;  1 drivers
v0000022828289ce0_0 .net "reset", 0 0, v00000228282901e0_0;  alias, 1 drivers
v000002282828de40_0 .var "state", 0 0;
v000002282828da80_0 .var "timed_pulse", 0 0;
E_000002282821c0f0 .event posedge, v000002282822d810_0, v000002282822c550_0;
S_00000228281cfa60 .scope module, "uartclock" "main_clock" 7 22, 2 26 0, S_000002282819f990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "main_clk";
P_000002282821c3b0 .param/l "CYCLE" 0 2 32, +C4<00000000000000000000000110110010>;
v000002282828db20_0 .net "clock", 0 0, v0000022828290140_0;  alias, 1 drivers
v000002282828d1c0_0 .var "count", 23 0;
v000002282828e5c0_0 .net "enable", 0 0, v000002282828d760_0;  1 drivers
v000002282828efc0_0 .var "main_clk", 0 0;
v000002282828e0c0_0 .net "reset", 0 0, v00000228282901e0_0;  alias, 1 drivers
S_000002282814d7d0 .scope module, "T0" "TxD" 4 30, 9 5 0, S_00000228281eac70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "lidar_header";
    .port_info 3 /INPUT 48 "data";
    .port_info 4 /INPUT 1 "flashin";
    .port_info 5 /OUTPUT 1 "transmitData";
v000002282828d9e0_0 .net "clock", 0 0, v0000022828290140_0;  alias, 1 drivers
v000002282828ec00_0 .var "count", 6 0;
v000002282828e3e0_0 .net "data", 47 0, L_0000022828291220;  1 drivers
v000002282828ea20_0 .var "enbclk", 0 0;
v000002282828d8a0_0 .net "flashin", 0 0, v000002282828aa00_0;  alias, 1 drivers
v000002282828e020_0 .var "headout", 15 0;
L_00000228282924f8 .functor BUFT 1, C4<1010101001010101>, C4<0>, C4<0>, C4<0>;
v000002282828d300_0 .net "lidar_header", 15 0, L_00000228282924f8;  1 drivers
v000002282828eca0_0 .net "main_clk", 0 0, v000002282828e840_0;  1 drivers
v000002282828e200_0 .var "regout", 47 0;
v000002282828e2a0_0 .net "reset", 0 0, v00000228282901e0_0;  alias, 1 drivers
v000002282828e340_0 .var "state", 1 0;
v000002282828e700_0 .var "transmitData", 0 0;
E_000002282821ce30 .event posedge, v000002282822d810_0, v000002282828e840_0;
S_000002282814d960 .scope module, "mainclk" "main_clock" 9 25, 2 26 0, S_000002282814d7d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "main_clk";
P_000002282821c970 .param/l "CYCLE" 0 2 32, +C4<00000000000000000000000110110010>;
v000002282828dc60_0 .net "clock", 0 0, v0000022828290140_0;  alias, 1 drivers
v000002282828d580_0 .var "count", 23 0;
v000002282828d260_0 .net "enable", 0 0, v000002282828ea20_0;  1 drivers
v000002282828e840_0 .var "main_clk", 0 0;
v000002282828df80_0 .net "reset", 0 0, v00000228282901e0_0;  alias, 1 drivers
S_00000228281ad900 .scope module, "cock" "masterclock" 3 7, 3 27 0, S_00000228281eaae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out";
P_000002282821c830 .param/l "TIME" 1 3 28, +C4<00000000000000000001000011110100>;
v0000022828290140_0 .var "out", 0 0;
S_00000228281ada90 .scope module, "sig" "siggen" 3 10, 3 37 0, S_00000228281eaae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out";
P_000002282821ca30 .param/l "TIME" 1 3 38, +C4<00000000000000000001000011110100>;
v00000228282910e0_0 .var/i "i", 31 0;
v0000022828290be0_0 .var "out", 0 0;
v0000022828290a00_0 .var "reg1", 15 0;
v0000022828291ae0_0 .var "test1", 103 0;
v0000022828290320_0 .var "test2", 359 0;
v0000022828290e60_0 .var "test3", 857 0;
    .scope S_000002282822de70;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002282822cb90_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_000002282822de70;
T_1 ;
    %wait E_000002282821c870;
    %load/vec4 v000002282822cc30_0;
    %flag_set/vec4 8;
    %jmp/1 T_1.2, 8;
    %load/vec4 v000002282822bab0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.2;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002282822cb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282822d8b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002282822cb90_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.3, 5;
    %load/vec4 v000002282822cb90_0;
    %subi 1, 0, 4;
    %assign/vec4 v000002282822cb90_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v000002282822cb90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.5, 4;
    %load/vec4 v000002282822d8b0_0;
    %inv;
    %assign/vec4 v000002282822d8b0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002282822cb90_0, 0;
T_1.5 ;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000228281ad900;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022828290140_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00000228281ad900;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0000022828290140_0;
    %nor/r;
    %assign/vec4 v0000022828290140_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_00000228281ada90;
T_4 ;
    %pushi/vec4 43605, 0, 16;
    %store/vec4 v0000022828290a00_0, 0, 16;
    %pushi/vec4 4035594016, 0, 33;
    %concati/vec4 4030997403, 0, 32;
    %concati/vec4 2926741484, 0, 33;
    %concati/vec4 4, 0, 6;
    %store/vec4 v0000022828291ae0_0, 0, 104;
    %pushi/vec4 2343080353, 0, 35;
    %concati/vec4 2223260740, 0, 47;
    %concati/vec4 4205910714, 0, 34;
    %concati/vec4 3167818289, 0, 32;
    %concati/vec4 2365637632, 0, 34;
    %concati/vec4 2789261314, 0, 32;
    %concati/vec4 2938809000, 0, 32;
    %concati/vec4 3154160384, 0, 34;
    %concati/vec4 3758169973, 0, 37;
    %concati/vec4 2791448578, 0, 32;
    %concati/vec4 276, 0, 11;
    %store/vec4 v0000022828290320_0, 0, 360;
    %pushi/vec4 2395140808, 0, 35;
    %concati/vec4 3269738626, 0, 32;
    %concati/vec4 3337147116, 0, 32;
    %concati/vec4 3270036060, 0, 32;
    %concati/vec4 2166195685, 0, 33;
    %concati/vec4 2441463937, 0, 32;
    %concati/vec4 3449141709, 0, 32;
    %concati/vec4 2491516341, 0, 32;
    %concati/vec4 3183058049, 0, 32;
    %concati/vec4 3586963640, 0, 32;
    %concati/vec4 3099099425, 0, 32;
    %concati/vec4 3184558493, 0, 32;
    %concati/vec4 2246429825, 0, 32;
    %concati/vec4 3113584072, 0, 32;
    %concati/vec4 2179317204, 0, 32;
    %concati/vec4 3095518629, 0, 32;
    %concati/vec4 3517031864, 0, 32;
    %concati/vec4 2160376020, 0, 32;
    %concati/vec4 2167256248, 0, 32;
    %concati/vec4 2176423301, 0, 32;
    %concati/vec4 3382037968, 0, 32;
    %concati/vec4 2174584292, 0, 32;
    %concati/vec4 2173030528, 0, 32;
    %concati/vec4 3705438609, 0, 32;
    %concati/vec4 2510145941, 0, 32;
    %concati/vec4 2513348608, 0, 32;
    %concati/vec4 1114163, 0, 22;
    %store/vec4 v0000022828290e60_0, 0, 858;
    %end;
    .thread T_4;
    .scope S_00000228281ada90;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022828290be0_0, 0, 1;
    %delay 17360000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022828290be0_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000228282910e0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000228282910e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000022828290a00_0;
    %load/vec4 v00000228282910e0_0;
    %part/s 1;
    %store/vec4 v0000022828290be0_0, 0, 1;
    %delay 8680000, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000228282910e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000228282910e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000228282910e0_0, 0, 32;
T_5.2 ;
    %load/vec4 v00000228282910e0_0;
    %cmpi/s 858, 0, 32;
    %jmp/0xz T_5.3, 5;
    %load/vec4 v0000022828290e60_0;
    %load/vec4 v00000228282910e0_0;
    %part/s 1;
    %store/vec4 v0000022828290be0_0, 0, 1;
    %delay 8680000, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000228282910e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000228282910e0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000022828290be0_0;
    %delay 8680000, 0;
    %end;
    .thread T_5;
    .scope S_00000228281cfa60;
T_6 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000002282828d1c0_0, 0, 24;
    %end;
    .thread T_6;
    .scope S_00000228281cfa60;
T_7 ;
    %wait E_000002282821c0f0;
    %load/vec4 v000002282828e0c0_0;
    %flag_set/vec4 8;
    %jmp/1 T_7.2, 8;
    %load/vec4 v000002282828e5c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.2;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000002282828d1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828efc0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002282828d1c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.3, 5;
    %load/vec4 v000002282828d1c0_0;
    %subi 1, 0, 24;
    %assign/vec4 v000002282828d1c0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000002282828d1c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.5, 4;
    %load/vec4 v000002282828efc0_0;
    %inv;
    %assign/vec4 v000002282828efc0_0, 0;
    %pushi/vec4 433, 0, 24;
    %assign/vec4 v000002282828d1c0_0, 0;
T_7.5 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000228281cf8d0;
T_8 ;
    %wait E_000002282821c0f0;
    %load/vec4 v0000022828289ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828de40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828da80_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000022828289ba0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002282828de40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828de40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828da80_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000022828289ba0_0, 0;
    %jmp T_8.5;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828da80_0, 0;
    %load/vec4 v0000022828289c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 1301, 0, 24;
    %assign/vec4 v0000022828289ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828da80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002282828de40_0, 0;
T_8.6 ;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0000022828289c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828de40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828da80_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000022828289ba0_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0000022828289ba0_0;
    %cmpi/u 0, 0, 24;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_8.10, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828da80_0, 0;
    %load/vec4 v0000022828289ba0_0;
    %subi 1, 0, 24;
    %assign/vec4 v0000022828289ba0_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002282828da80_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000022828289ba0_0, 0;
T_8.11 ;
T_8.9 ;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002282819ab30;
T_9 ;
    %wait E_000002282821c2f0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022828289560_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_000002282819ab30;
T_10 ;
    %wait E_000002282821cc30;
    %load/vec4 v000002282828a6e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000022828289740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000022828289920_0;
    %load/vec4 v0000022828289560_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022828289560_0, 0;
T_10.2 ;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022828289560_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002282819a9a0;
T_11 ;
    %wait E_000002282821c7f0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000022828289100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228282892e0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_000002282819a9a0;
T_12 ;
    %wait E_000002282821cc30;
    %load/vec4 v000002282828a640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000002282828a500_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0000022828289100_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000228282892e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000022828289100_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228282892e0_0, 0;
T_12.5 ;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000022828289100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228282892e0_0, 0;
T_12.3 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000022828289100_0;
    %pushi/vec4 1, 0, 3;
    %add;
    %store/vec4 v0000022828289100_0, 0, 3;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000022828289100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000228282892e0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002282819f990;
T_13 ;
    %wait E_000002282821c230;
    %load/vec4 v000002282828d940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000002282828dd00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v000002282828eac0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_13.7, 4;
    %load/vec4 v000002282828d760_0;
    %nor/r;
    %and;
T_13.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.6, 9;
    %load/vec4 v000002282828dee0_0;
    %nor/r;
    %and;
T_13.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002282828dee0_0, 0;
T_13.4 ;
    %load/vec4 v000002282828ee80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828dee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002282828d760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002282828dda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828e980_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002282828dd00_0, 0;
T_13.8 ;
    %load/vec4 v000002282828eac0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_13.12, 4;
    %load/vec4 v000002282828dee0_0;
    %nor/r;
    %and;
T_13.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828dee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828d760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828dda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828e980_0, 0;
T_13.10 ;
T_13.2 ;
    %load/vec4 v000002282828e980_0;
    %cmpi/u 1, 0, 1;
    %flag_or 5, 4;
    %jmp/0xz  T_13.13, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828e980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828d800_0, 0;
T_13.13 ;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002282828dd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828dda0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002282828eb60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002282828d120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002282828d6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828e980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828d800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828d760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828dee0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000002282819f990;
T_14 ;
    %wait E_000002282821cc30;
    %load/vec4 v000002282828d940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000002282828dd00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v000002282828dd00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %jmp T_14.9;
T_14.4 ;
    %load/vec4 v000002282828e660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %load/vec4 v000002282828d4e0_0;
    %assign/vec4 v000002282828eb60_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002282828dd00_0, 0;
    %load/vec4 v000002282828d4e0_0;
    %assign/vec4 v000002282828d6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002282828e980_0, 0;
T_14.10 ;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v000002282828e660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %load/vec4 v000002282828d4e0_0;
    %assign/vec4 v000002282828d120_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000002282828dd00_0, 0;
    %load/vec4 v000002282828d4e0_0;
    %assign/vec4 v000002282828d6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002282828e980_0, 0;
T_14.12 ;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v000002282828e660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.14, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002282828d120_0, 0;
    %load/vec4 v000002282828d4e0_0;
    %concati/vec4 0, 0, 1;
    %addi 4, 0, 9;
    %pad/u 8;
    %assign/vec4 v000002282828eb60_0, 0;
    %load/vec4 v000002282828d4e0_0;
    %assign/vec4 v000002282828d6c0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000002282828dd00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002282828e980_0, 0;
T_14.14 ;
    %jmp T_14.9;
T_14.7 ;
    %load/vec4 v000002282828e660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.16, 8;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v000002282828eb60_0;
    %pushi/vec4 1, 0, 8;
    %sub;
    %store/vec4 v000002282828eb60_0, 0, 8;
    %load/vec4 v000002282828d4e0_0;
    %assign/vec4 v000002282828d6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002282828e980_0, 0;
    %load/vec4 v000002282828eb60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.18, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000002282828dd00_0, 0;
T_14.18 ;
    %jmp T_14.17;
T_14.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828e980_0, 0;
T_14.17 ;
    %jmp T_14.9;
T_14.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002282828dd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002282828e980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002282828d800_0, 0, 1;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
T_14.3 ;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002282828dd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828dda0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002282828eb60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002282828d120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002282828d6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828e980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828d800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828d760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828dee0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000228281eeac0;
T_15 ;
    %wait E_000002282821c230;
    %load/vec4 v000002282822d810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000002282822d6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %jmp T_15.5;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282822ccd0_0, 0;
    %load/vec4 v000002282822caf0_0;
    %assign/vec4 v000002282822c4b0_0, 0;
    %load/vec4 v000002282822bd30_0;
    %assign/vec4 v000002282822c0f0_0, 0;
    %load/vec4 v000002282822bb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002282822d6d0_0, 0;
T_15.6 ;
    %jmp T_15.5;
T_15.3 ;
    %load/vec4 v000002282822c0f0_0;
    %pad/u 24;
    %ix/getv 4, v000002282822ce10_0;
    %shiftl 4;
    %load/vec4 v000002282822c4b0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_15.8, 5;
    %load/vec4 v000002282822c4b0_0;
    %load/vec4 v000002282822c0f0_0;
    %pad/u 24;
    %ix/getv 4, v000002282822ce10_0;
    %shiftl 4;
    %sub;
    %assign/vec4 v000002282822c4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000002282822ce10_0;
    %assign/vec4/off/d v000002282822bdd0_0, 4, 5;
T_15.8 ;
    %load/vec4 v000002282822ce10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002282822d6d0_0, 0, 3;
    %jmp T_15.11;
T_15.10 ;
    %load/vec4 v000002282822ce10_0;
    %subi 1, 0, 4;
    %assign/vec4 v000002282822ce10_0, 0;
T_15.11 ;
    %jmp T_15.5;
T_15.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002282822ccd0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000002282822ce10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002282822d6d0_0, 0;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002282822d6d0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000002282822ce10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002282822bdd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282822ccd0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000002282822c4b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002282822c0f0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000228281eec50;
T_16 ;
    %wait E_000002282821c230;
    %load/vec4 v000002282822c5f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v000002282822d310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %jmp T_16.5;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282822bbf0_0, 0;
    %load/vec4 v000002282822cd70_0;
    %assign/vec4 v000002282822ceb0_0, 0;
    %load/vec4 v000002282822bf10_0;
    %assign/vec4 v000002282822bc90_0, 0;
    %load/vec4 v000002282822c050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002282822d310_0, 0;
T_16.6 ;
    %jmp T_16.5;
T_16.3 ;
    %load/vec4 v000002282822bc90_0;
    %pad/u 24;
    %ix/getv 4, v000002282822bfb0_0;
    %shiftl 4;
    %load/vec4 v000002282822ceb0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_16.8, 5;
    %load/vec4 v000002282822ceb0_0;
    %load/vec4 v000002282822bc90_0;
    %pad/u 24;
    %ix/getv 4, v000002282822bfb0_0;
    %shiftl 4;
    %sub;
    %assign/vec4 v000002282822ceb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000002282822bfb0_0;
    %assign/vec4/off/d v000002282822be70_0, 4, 5;
T_16.8 ;
    %load/vec4 v000002282822bfb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.10, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002282822d310_0, 0, 3;
    %jmp T_16.11;
T_16.10 ;
    %load/vec4 v000002282822bfb0_0;
    %subi 1, 0, 4;
    %assign/vec4 v000002282822bfb0_0, 0;
T_16.11 ;
    %jmp T_16.5;
T_16.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002282822bbf0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000002282822bfb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002282822d310_0, 0;
    %jmp T_16.5;
T_16.5 ;
    %pop/vec4 1;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002282822d310_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000002282822bfb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002282822be70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282822bbf0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000002282822ceb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002282822bc90_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000228281a4ba0;
T_17 ;
    %wait E_000002282821c230;
    %load/vec4 v000002282828ad20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v000002282828a3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v00000228282891a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %jmp T_17.10;
T_17.4 ;
    %load/vec4 v000002282828abe0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_17.11, 4;
    %load/vec4 v000002282828ab40_0;
    %assign/vec4 v000002282828a1e0_0, 0;
    %load/vec4 v000002282828ab40_0;
    %pad/u 9;
    %muli 2, 0, 9;
    %assign/vec4 v00000228282896a0_0, 0;
    %load/vec4 v000002282828ab40_0;
    %cmpi/u 15, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_17.13, 5;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000228282897e0_0, 0;
    %jmp T_17.14;
T_17.13 ;
    %load/vec4 v000002282828ab40_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v00000228282897e0_0, 0;
T_17.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000228282891a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002282828abe0_0, 0;
    %jmp T_17.12;
T_17.11 ;
    %load/vec4 v000002282828abe0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002282828abe0_0, 0;
T_17.12 ;
    %jmp T_17.10;
T_17.5 ;
    %load/vec4 v000002282828ab40_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002282822c190_0, 4, 5;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000228282891a0_0, 0;
    %jmp T_17.10;
T_17.6 ;
    %load/vec4 v000002282828ab40_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002282822c190_0, 4, 5;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000228282891a0_0, 0;
    %jmp T_17.10;
T_17.7 ;
    %load/vec4 v000002282828ab40_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002282822cf50_0, 4, 5;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000228282891a0_0, 0;
    %jmp T_17.10;
T_17.8 ;
    %load/vec4 v000002282828ab40_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002282822cf50_0, 4, 5;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000228282891a0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002282828af00_0, 0;
    %jmp T_17.10;
T_17.9 ;
    %load/vec4 v000002282828af00_0;
    %addi 1, 0, 9;
    %assign/vec4 v000002282828af00_0, 0;
    %load/vec4 v000002282828af00_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.15, 8;
    %load/vec4 v000002282828ab40_0;
    %load/vec4 v000002282828af00_0;
    %parti/s 8, 1, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002282828ae60, 4, 5;
    %jmp T_17.16;
T_17.15 ;
    %load/vec4 v000002282828ab40_0;
    %load/vec4 v000002282828af00_0;
    %parti/s 8, 1, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002282828ae60, 0, 4;
T_17.16 ;
    %load/vec4 v000002282828af00_0;
    %pad/u 32;
    %load/vec4 v00000228282896a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_17.17, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000228282891a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002282828a780_0, 0;
T_17.17 ;
    %jmp T_17.10;
T_17.10 ;
    %pop/vec4 1;
T_17.2 ;
    %load/vec4 v00000228282891a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_17.22, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_17.23, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_17.24, 6;
    %jmp T_17.25;
T_17.19 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002282828a780_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002282828ac80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002282828a280_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002282828a140_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022828289a60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002282828a0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828aa00_0, 0;
    %jmp T_17.25;
T_17.20 ;
    %load/vec4 v000002282828a780_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002282828a780_0, 0;
    %load/vec4 v000002282828a780_0;
    %pad/u 32;
    %load/vec4 v000002282828a1e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_17.26, 4;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000228282891a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002282828a780_0, 0;
T_17.26 ;
    %load/vec4 v000002282828a780_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.28, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002282828a280_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002282828ae60, 4;
    %assign/vec4 v000002282828ac80_0, 0;
    %jmp T_17.29;
T_17.28 ;
    %load/vec4 v000002282828a780_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002282828ae60, 4;
    %load/vec4 v000002282828ac80_0;
    %cmp/u;
    %jmp/0xz  T_17.30, 5;
    %load/vec4 v000002282828a780_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002282828ae60, 4;
    %assign/vec4 v000002282828ac80_0, 0;
    %load/vec4 v000002282828a780_0;
    %assign/vec4 v000002282828a280_0, 0;
T_17.30 ;
T_17.29 ;
    %jmp T_17.25;
T_17.21 ;
    %load/vec4 v000002282828a780_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002282828a780_0, 0;
    %load/vec4 v000002282828a780_0;
    %pad/u 32;
    %load/vec4 v000002282828a1e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_17.32, 4;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000228282891a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002282828a460_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002282828a780_0, 0;
T_17.32 ;
    %load/vec4 v000002282828a780_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.34, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022828289a60_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002282828ae60, 4;
    %assign/vec4 v000002282828a140_0, 0;
    %jmp T_17.35;
T_17.34 ;
    %load/vec4 v000002282828a140_0;
    %load/vec4 v000002282828a780_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002282828ae60, 4;
    %cmp/u;
    %jmp/0xz  T_17.36, 5;
    %load/vec4 v000002282828a780_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002282828ae60, 4;
    %assign/vec4 v000002282828a140_0, 0;
    %load/vec4 v000002282828a780_0;
    %assign/vec4 v0000022828289a60_0, 0;
T_17.36 ;
T_17.35 ;
    %jmp T_17.25;
T_17.22 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828a460_0, 0;
    %load/vec4 v000002282828a000_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_17.40, 4;
    %load/vec4 v000002282828a960_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.38, 8;
    %load/vec4 v000002282828adc0_0;
    %assign/vec4 v000002282828ac80_0, 0;
    %load/vec4 v0000022828289240_0;
    %assign/vec4 v000002282828a140_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000228282891a0_0, 0;
T_17.38 ;
    %jmp T_17.25;
T_17.23 ;
    %load/vec4 v000002282828a780_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002282828a780_0, 0;
    %load/vec4 v000002282828a780_0;
    %pad/u 32;
    %load/vec4 v00000228282897e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_17.41, 4;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v00000228282891a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002282828a780_0, 0;
T_17.41 ;
    %load/vec4 v000002282828a780_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002282828ae60, 4;
    %cmpi/u 1024, 0, 16;
    %jmp/0xz  T_17.43, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000002282828a780_0;
    %assign/vec4/off/d v000002282828a0a0_0, 4, 5;
    %jmp T_17.44;
T_17.43 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000002282828a780_0;
    %assign/vec4/off/d v000002282828a0a0_0, 4, 5;
T_17.44 ;
    %jmp T_17.25;
T_17.24 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002282828aa00_0, 0;
    %load/vec4 v000002282828a780_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_17.45, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000228282891a0_0, 0;
    %jmp T_17.46;
T_17.45 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000002282828a780_0, 0;
T_17.46 ;
    %jmp T_17.25;
T_17.25 ;
    %pop/vec4 1;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828aa00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000228282891a0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002282828af00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002282828a1e0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000228282896a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000228282897e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002282822c190_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002282822cf50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002282828a0a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002282828a780_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002282828ac80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002282828a140_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002282828a280_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022828289a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828a460_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002282828abe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022828289420_0, 0, 32;
T_17.47 ;
    %load/vec4 v0000022828289420_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_17.48, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0000022828289420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002282828ae60, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000022828289420_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000022828289420_0, 0, 32;
    %jmp T_17.47;
T_17.48 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000002282814d960;
T_18 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000002282828d580_0, 0, 24;
    %end;
    .thread T_18;
    .scope S_000002282814d960;
T_19 ;
    %wait E_000002282821c0f0;
    %load/vec4 v000002282828df80_0;
    %flag_set/vec4 8;
    %jmp/1 T_19.2, 8;
    %load/vec4 v000002282828d260_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_19.2;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000002282828d580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828e840_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000002282828d580_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_19.3, 5;
    %load/vec4 v000002282828d580_0;
    %subi 1, 0, 24;
    %assign/vec4 v000002282828d580_0, 0;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v000002282828d580_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.5, 4;
    %load/vec4 v000002282828e840_0;
    %inv;
    %assign/vec4 v000002282828e840_0, 0;
    %pushi/vec4 433, 0, 24;
    %assign/vec4 v000002282828d580_0, 0;
T_19.5 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000002282814d7d0;
T_20 ;
    %wait E_000002282821c0f0;
    %load/vec4 v000002282828e2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v000002282828e200_0, 0;
    %pushi/vec4 64, 0, 7;
    %assign/vec4 v000002282828ec00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002282828e340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002282828e700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828ea20_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002282828e340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %jmp T_20.4;
T_20.2 ;
    %pushi/vec4 64, 0, 7;
    %assign/vec4 v000002282828ec00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002282828e700_0, 0;
    %load/vec4 v000002282828d8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002282828e340_0, 0;
T_20.5 ;
    %jmp T_20.4;
T_20.3 ;
    %load/vec4 v000002282828d300_0;
    %assign/vec4 v000002282828e020_0, 0;
    %load/vec4 v000002282828e3e0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002282828e200_0, 4, 5;
    %load/vec4 v000002282828e3e0_0;
    %parti/s 16, 32, 7;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002282828e200_0, 4, 5;
    %load/vec4 v000002282828e3e0_0;
    %parti/s 16, 16, 6;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002282828e200_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002282828e340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002282828ea20_0, 0;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002282814d7d0;
T_21 ;
    %wait E_000002282821ce30;
    %load/vec4 v000002282828e2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v000002282828e340_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %jmp T_21.4;
T_21.2 ;
    %load/vec4 v000002282828ec00_0;
    %cmpi/u 48, 0, 7;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_21.5, 5;
    %vpi_call 9 72 "$display", &PV<v000002282828e020_0, 15, 1> {0 0 0};
    %load/vec4 v000002282828e020_0;
    %parti/s 1, 15, 5;
    %assign/vec4 v000002282828e700_0, 0;
    %load/vec4 v000002282828e020_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002282828e020_0, 0;
    %load/vec4 v000002282828ec00_0;
    %subi 1, 0, 7;
    %assign/vec4 v000002282828ec00_0, 0;
    %jmp T_21.6;
T_21.5 ;
    %load/vec4 v000002282828ec00_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_21.7, 5;
    %load/vec4 v000002282828e200_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000002282828e700_0, 0;
    %vpi_call 9 79 "$display", &PV<v000002282828e200_0, 0, 1> {0 0 0};
    %load/vec4 v000002282828e200_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000002282828e200_0, 0;
    %load/vec4 v000002282828ec00_0;
    %subi 1, 0, 7;
    %assign/vec4 v000002282828ec00_0, 0;
    %jmp T_21.8;
T_21.7 ;
    %load/vec4 v000002282828ec00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.9, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002282828e340_0, 0;
T_21.9 ;
T_21.8 ;
T_21.6 ;
    %jmp T_21.4;
T_21.3 ;
    %pushi/vec4 64, 0, 7;
    %assign/vec4 v000002282828ec00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002282828e700_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002282828e340_0, 0;
    %jmp T_21.4;
T_21.4 ;
    %pop/vec4 1;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000228281eaae0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000228282901e0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000228281eaae0;
T_23 ;
    %vpi_call 3 15 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 3 16 "$dumpvars", 32'sb00000000000000000000000000000001, S_00000228281eaae0 {0 0 0};
    %vpi_call 3 17 "$dumpvars", 32'sb00000000000000000000000000000010, S_00000228281eac70 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000228282901e0_0, 0, 1;
    %delay 4340000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000228282901e0_0, 0, 1;
    %delay 4340000, 0;
    %delay 180130816, 4;
    %vpi_call 3 23 "$finish", 32'sb00000000000000000000000000000001 {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "./timer.v";
    "testbench.v";
    "./topModule.v";
    "./newdx.v";
    "./DIV.v";
    "./newrdx.v";
    "./shift.v";
    "./txd.v";
