Analysis & Synthesis report for low_trans_test
Fri Aug 11 17:05:26 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Protected by Synthesis
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for data_tranmit_auto_align:trans_inst
 16. Source assignments for data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|oserdes_lvds_tx1_oserdes_ddio_out:ddio_out
 17. Source assignments for data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component
 18. Source assignments for data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component|iserdes_lvds_rx1:auto_generated
 19. Source assignments for data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component|iserdes_lvds_rx1:auto_generated|iserdes_lvds_rx1_iserdes_lvds_ddio_in:ddio_in
 20. Source assignments for data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component|iserdes_lvds_rx1:auto_generated|iserdes_lvds_rx1_iserdes_dffpipe:h_dffpipe
 21. Source assignments for data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component|iserdes_lvds_rx1:auto_generated|iserdes_lvds_rx1_iserdes_dffpipe:l_dffpipe
 22. Parameter Settings for User Entity Instance: data_tranmit_auto_align:trans_inst
 23. Parameter Settings for User Entity Instance: data_tranmit_auto_align:trans_inst|clk_pll:clk_ins|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component
 25. Parameter Settings for User Entity Instance: data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component
 26. Parameter Settings for User Entity Instance: lvds_align:inst
 27. altpll Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "data_receive:rece|decode:decoder"
 29. Port Connectivity Checks: "data_tranmit_auto_align:trans_inst|encode:encoder"
 30. Port Connectivity Checks: "data_tranmit_auto_align:trans_inst"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Aug 11 17:05:26 2023           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; low_trans_test                                  ;
; Top-level Entity Name              ; lvds_ip_auto_align                              ;
; Family                             ; Cyclone 10 LP                                   ;
; Total logic elements               ; 261                                             ;
;     Total combinational functions  ; 188                                             ;
;     Dedicated logic registers      ; 178                                             ;
; Total registers                    ; 180                                             ;
; Total pins                         ; 25                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 2                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10CL040ZF484I8G    ;                    ;
; Top-level entity name                                            ; lvds_ip_auto_align ; low_trans_test     ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+
; lvds_ip_auto_align.v             ; yes             ; User Verilog HDL File        ; H:/FPGA/low_trans_test/lvds_ip_auto_align.v                                      ;         ;
; data_repeat_align.v              ; yes             ; User Verilog HDL File        ; H:/FPGA/low_trans_test/data_repeat_align.v                                       ;         ;
; data_tranmit_auto_align .v       ; yes             ; User Verilog HDL File        ; H:/FPGA/low_trans_test/data_tranmit_auto_align .v                                ;         ;
; lvds_align.v                     ; yes             ; User Verilog HDL File        ; H:/FPGA/low_trans_test/lvds_align.v                                              ;         ;
; data_receive.v                   ; yes             ; User Verilog HDL File        ; H:/FPGA/low_trans_test/data_receive.v                                            ;         ;
; decode.v                         ; yes             ; User Verilog HDL File        ; H:/FPGA/low_trans_test/decode.v                                                  ;         ;
; encode.v                         ; yes             ; User Verilog HDL File        ; H:/FPGA/low_trans_test/encode.v                                                  ;         ;
; clk_pll.v                        ; yes             ; User Wizard-Generated File   ; H:/FPGA/low_trans_test/clk_pll.v                                                 ;         ;
; iserdes.v                        ; yes             ; User Wizard-Generated File   ; H:/FPGA/low_trans_test/iserdes.v                                                 ;         ;
; oserdes.v                        ; yes             ; User Wizard-Generated File   ; H:/FPGA/low_trans_test/oserdes.v                                                 ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf                     ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                 ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_pll.inc                ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_pll.inc              ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc              ;         ;
; db/clk_pll_altpll2.v             ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/low_trans_test/db/clk_pll_altpll2.v                                      ;         ;
; altlvds_tx.tdf                   ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_tx.tdf                 ;         ;
; stratix_lvds_transmitter.inc     ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_lvds_transmitter.inc   ;         ;
; stratixii_lvds_transmitter.inc   ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_lvds_transmitter.inc ;         ;
; stratixgx_lvds_transmitter.inc   ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratixgx_lvds_transmitter.inc ;         ;
; stratixgx_pll.inc                ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratixgx_pll.inc              ;         ;
; stratixii_clkctrl.inc            ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_clkctrl.inc          ;         ;
; altddio_out.inc                  ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.inc                ;         ;
; db/oserdes_lvds_tx1.v            ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v                                     ;         ;
; altlvds_rx.tdf                   ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf                 ;         ;
; stratix_lvds_receiver.inc        ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_lvds_receiver.inc      ;         ;
; stratixgx_lvds_receiver.inc      ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratixgx_lvds_receiver.inc    ;         ;
; stratixii_lvds_receiver.inc      ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_lvds_receiver.inc    ;         ;
; altddio_in.inc                   ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_in.inc                 ;         ;
; db/iserdes_lvds_rx1.v            ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v                                     ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                        ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 261                                                                                                          ;
;                                             ;                                                                                                              ;
; Total combinational functions               ; 188                                                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                                                              ;
;     -- 4 input functions                    ; 79                                                                                                           ;
;     -- 3 input functions                    ; 32                                                                                                           ;
;     -- <=2 input functions                  ; 77                                                                                                           ;
;                                             ;                                                                                                              ;
; Logic elements by mode                      ;                                                                                                              ;
;     -- normal mode                          ; 136                                                                                                          ;
;     -- arithmetic mode                      ; 52                                                                                                           ;
;                                             ;                                                                                                              ;
; Total registers                             ; 180                                                                                                          ;
;     -- Dedicated logic registers            ; 178                                                                                                          ;
;     -- I/O registers                        ; 4                                                                                                            ;
;                                             ;                                                                                                              ;
; I/O pins                                    ; 25                                                                                                           ;
;                                             ;                                                                                                              ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                            ;
;                                             ;                                                                                                              ;
; Total PLLs                                  ; 2                                                                                                            ;
;     -- PLLs                                 ; 2                                                                                                            ;
;                                             ;                                                                                                              ;
; Maximum fan-out node                        ; data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component|iserdes_lvds_rx1:auto_generated|fast_clock ;
; Maximum fan-out                             ; 138                                                                                                          ;
; Total fan-out                               ; 1154                                                                                                         ;
; Average fan-out                             ; 2.75                                                                                                         ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; Compilation Hierarchy Node                                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                  ; Entity Name                           ; Library Name ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; |lvds_ip_auto_align                                            ; 188 (1)             ; 178 (0)                   ; 0           ; 0            ; 0       ; 0         ; 25   ; 0            ; |lvds_ip_auto_align                                                                                                                                                                                  ; lvds_ip_auto_align                    ; work         ;
;    |data_receive:rece|                                         ; 77 (0)              ; 100 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_ip_auto_align|data_receive:rece                                                                                                                                                                ; data_receive                          ; work         ;
;       |decode:decoder|                                         ; 48 (48)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_ip_auto_align|data_receive:rece|decode:decoder                                                                                                                                                 ; decode                                ; work         ;
;       |iserdes:des_ins|                                        ; 29 (0)              ; 36 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_ip_auto_align|data_receive:rece|iserdes:des_ins                                                                                                                                                ; iserdes                               ; work         ;
;          |altlvds_rx:ALTLVDS_RX_component|                     ; 29 (0)              ; 36 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_ip_auto_align|data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component                                                                                                                ; altlvds_rx                            ; work         ;
;             |iserdes_lvds_rx1:auto_generated|                  ; 29 (1)              ; 36 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_ip_auto_align|data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component|iserdes_lvds_rx1:auto_generated                                                                                ; iserdes_lvds_rx1                      ; work         ;
;                |iserdes_lvds_rx1_iserdes_cntr:bitslip_cntr|    ; 11 (10)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_ip_auto_align|data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component|iserdes_lvds_rx1:auto_generated|iserdes_lvds_rx1_iserdes_cntr:bitslip_cntr                                     ; iserdes_lvds_rx1_iserdes_cntr         ; work         ;
;                   |iserdes_lvds_rx1_iserdes_cmpr:cmpr9|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_ip_auto_align|data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component|iserdes_lvds_rx1:auto_generated|iserdes_lvds_rx1_iserdes_cntr:bitslip_cntr|iserdes_lvds_rx1_iserdes_cmpr:cmpr9 ; iserdes_lvds_rx1_iserdes_cmpr         ; work         ;
;                |iserdes_lvds_rx1_iserdes_dffpipe:h_dffpipe|    ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_ip_auto_align|data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component|iserdes_lvds_rx1:auto_generated|iserdes_lvds_rx1_iserdes_dffpipe:h_dffpipe                                     ; iserdes_lvds_rx1_iserdes_dffpipe      ; work         ;
;                |iserdes_lvds_rx1_iserdes_dffpipe:l_dffpipe|    ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_ip_auto_align|data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component|iserdes_lvds_rx1:auto_generated|iserdes_lvds_rx1_iserdes_dffpipe:l_dffpipe                                     ; iserdes_lvds_rx1_iserdes_dffpipe      ; work         ;
;                |iserdes_lvds_rx1_iserdes_lvds_ddio_in:ddio_in| ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_ip_auto_align|data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component|iserdes_lvds_rx1:auto_generated|iserdes_lvds_rx1_iserdes_lvds_ddio_in:ddio_in                                  ; iserdes_lvds_rx1_iserdes_lvds_ddio_in ; work         ;
;                |iserdes_lvds_rx1_iserdes_mux:h_mux5a|          ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_ip_auto_align|data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component|iserdes_lvds_rx1:auto_generated|iserdes_lvds_rx1_iserdes_mux:h_mux5a                                           ; iserdes_lvds_rx1_iserdes_mux          ; work         ;
;                |iserdes_lvds_rx1_iserdes_mux:l_mux6a|          ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_ip_auto_align|data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component|iserdes_lvds_rx1:auto_generated|iserdes_lvds_rx1_iserdes_mux:l_mux6a                                           ; iserdes_lvds_rx1_iserdes_mux          ; work         ;
;    |data_repeat_align:align_inst|                              ; 22 (22)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_ip_auto_align|data_repeat_align:align_inst                                                                                                                                                     ; data_repeat_align                     ; work         ;
;    |data_tranmit_auto_align:trans_inst|                        ; 65 (65)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_ip_auto_align|data_tranmit_auto_align:trans_inst                                                                                                                                               ; data_tranmit_auto_align               ; work         ;
;       |clk_pll:clk_ins|                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_ip_auto_align|data_tranmit_auto_align:trans_inst|clk_pll:clk_ins                                                                                                                               ; clk_pll                               ; work         ;
;          |altpll:altpll_component|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_ip_auto_align|data_tranmit_auto_align:trans_inst|clk_pll:clk_ins|altpll:altpll_component                                                                                                       ; altpll                                ; work         ;
;             |clk_pll_altpll2:auto_generated|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_ip_auto_align|data_tranmit_auto_align:trans_inst|clk_pll:clk_ins|altpll:altpll_component|clk_pll_altpll2:auto_generated                                                                        ; clk_pll_altpll2                       ; work         ;
;       |oserdes:ser_ins|                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_ip_auto_align|data_tranmit_auto_align:trans_inst|oserdes:ser_ins                                                                                                                               ; oserdes                               ; work         ;
;          |altlvds_tx:ALTLVDS_TX_component|                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_ip_auto_align|data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component                                                                                               ; altlvds_tx                            ; work         ;
;             |oserdes_lvds_tx1:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_ip_auto_align|data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated                                                               ; oserdes_lvds_tx1                      ; work         ;
;                |oserdes_lvds_tx1_oserdes_ddio_out:ddio_out|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_ip_auto_align|data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|oserdes_lvds_tx1_oserdes_ddio_out:ddio_out                    ; oserdes_lvds_tx1_oserdes_ddio_out     ; work         ;
;    |lvds_align:inst|                                           ; 23 (23)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lvds_ip_auto_align|lvds_align:inst                                                                                                                                                                  ; lvds_align                            ; work         ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+-----------------+
; Altera ; ALTLVDS_RX   ; 18.1    ; N/A          ; N/A          ; |lvds_ip_auto_align|data_receive:rece|iserdes:des_ins                  ; iserdes.v       ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |lvds_ip_auto_align|data_tranmit_auto_align:trans_inst|clk_pll:clk_ins ; clk_pll.v       ;
; Altera ; ALTLVDS_TX   ; 18.1    ; N/A          ; N/A          ; |lvds_ip_auto_align|data_tranmit_auto_align:trans_inst|oserdes:ser_ins ; oserdes.v       ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component|iserdes_lvds_rx1:auto_generated|iserdes_lvds_rx1_iserdes_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; yes                                                              ; yes                                        ;
; data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component|iserdes_lvds_rx1:auto_generated|iserdes_lvds_rx1_iserdes_lvds_ddio_in:ddio_in|ddio_h_reg[0]      ; yes                                                              ; yes                                        ;
; data_tranmit_auto_align:trans_inst|cnt[20]                                                                                                                         ; yes                                                              ; yes                                        ;
; data_tranmit_auto_align:trans_inst|cnt[19]                                                                                                                         ; yes                                                              ; yes                                        ;
; data_tranmit_auto_align:trans_inst|cnt[18]                                                                                                                         ; yes                                                              ; yes                                        ;
; data_tranmit_auto_align:trans_inst|cnt[17]                                                                                                                         ; yes                                                              ; yes                                        ;
; data_tranmit_auto_align:trans_inst|cnt[16]                                                                                                                         ; yes                                                              ; yes                                        ;
; data_tranmit_auto_align:trans_inst|cnt[15]                                                                                                                         ; yes                                                              ; yes                                        ;
; data_tranmit_auto_align:trans_inst|cnt[14]                                                                                                                         ; yes                                                              ; yes                                        ;
; data_tranmit_auto_align:trans_inst|cnt[13]                                                                                                                         ; yes                                                              ; yes                                        ;
; data_tranmit_auto_align:trans_inst|cnt[12]                                                                                                                         ; yes                                                              ; yes                                        ;
; data_tranmit_auto_align:trans_inst|cnt[11]                                                                                                                         ; yes                                                              ; yes                                        ;
; data_tranmit_auto_align:trans_inst|cnt[10]                                                                                                                         ; yes                                                              ; yes                                        ;
; data_tranmit_auto_align:trans_inst|cnt[9]                                                                                                                          ; yes                                                              ; yes                                        ;
; data_tranmit_auto_align:trans_inst|cnt[8]                                                                                                                          ; yes                                                              ; yes                                        ;
; data_tranmit_auto_align:trans_inst|cnt[7]                                                                                                                          ; yes                                                              ; yes                                        ;
; data_tranmit_auto_align:trans_inst|cnt[6]                                                                                                                          ; yes                                                              ; yes                                        ;
; data_tranmit_auto_align:trans_inst|cnt[5]                                                                                                                          ; yes                                                              ; yes                                        ;
; data_tranmit_auto_align:trans_inst|cnt[4]                                                                                                                          ; yes                                                              ; yes                                        ;
; data_tranmit_auto_align:trans_inst|cnt[3]                                                                                                                          ; yes                                                              ; yes                                        ;
; data_tranmit_auto_align:trans_inst|cnt[2]                                                                                                                          ; yes                                                              ; yes                                        ;
; data_tranmit_auto_align:trans_inst|cnt[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; data_tranmit_auto_align:trans_inst|cnt[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; data_tranmit_auto_align:trans_inst|unendata[7]                                                                                                                     ; yes                                                              ; yes                                        ;
; data_tranmit_auto_align:trans_inst|unendata[6]                                                                                                                     ; yes                                                              ; yes                                        ;
; data_tranmit_auto_align:trans_inst|unendata[5]                                                                                                                     ; yes                                                              ; yes                                        ;
; data_tranmit_auto_align:trans_inst|unendata[4]                                                                                                                     ; yes                                                              ; yes                                        ;
; data_tranmit_auto_align:trans_inst|unendata[3]                                                                                                                     ; yes                                                              ; yes                                        ;
; data_tranmit_auto_align:trans_inst|unendata[2]                                                                                                                     ; yes                                                              ; yes                                        ;
; data_tranmit_auto_align:trans_inst|unendata[1]                                                                                                                     ; yes                                                              ; yes                                        ;
; data_tranmit_auto_align:trans_inst|unendata[0]                                                                                                                     ; yes                                                              ; yes                                        ;
; data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component|iserdes_lvds_rx1:auto_generated|iserdes_lvds_rx1_iserdes_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; no                                                               ; yes                                        ;
; data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component|iserdes_lvds_rx1:auto_generated|iserdes_lvds_rx1_iserdes_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; no                                                               ; yes                                        ;
; data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component|iserdes_lvds_rx1:auto_generated|iserdes_lvds_rx1_iserdes_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; no                                                               ; yes                                        ;
; Total number of protected registers is 34                                                                                                                          ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                                                  ; Reason for Removal                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; data_tranmit_auto_align:trans_inst|encode:encoder|ai                                                                                                                           ; Stuck at GND due to stuck port clock   ;
; data_tranmit_auto_align:trans_inst|encode:encoder|bi                                                                                                                           ; Stuck at GND due to stuck port clock   ;
; data_tranmit_auto_align:trans_inst|encode:encoder|ci                                                                                                                           ; Stuck at GND due to stuck port clock   ;
; data_tranmit_auto_align:trans_inst|encode:encoder|di                                                                                                                           ; Stuck at GND due to stuck port clock   ;
; data_tranmit_auto_align:trans_inst|encode:encoder|ei                                                                                                                           ; Stuck at GND due to stuck port clock   ;
; data_tranmit_auto_align:trans_inst|encode:encoder|fi                                                                                                                           ; Stuck at GND due to stuck port clock   ;
; data_tranmit_auto_align:trans_inst|encode:encoder|gi                                                                                                                           ; Stuck at GND due to stuck port clock   ;
; data_tranmit_auto_align:trans_inst|encode:encoder|hi                                                                                                                           ; Stuck at GND due to stuck port clock   ;
; data_tranmit_auto_align:trans_inst|encode:encoder|ki                                                                                                                           ; Stuck at VCC due to stuck port clock   ;
; data_tranmit_auto_align:trans_inst|comma                                                                                                                                       ; Lost fanout                            ;
; data_tranmit_auto_align:trans_inst|encode:encoder|fi_reg                                                                                                                       ; Stuck at GND due to stuck port clock   ;
; data_tranmit_auto_align:trans_inst|encode:encoder|gi_reg                                                                                                                       ; Stuck at GND due to stuck port clock   ;
; data_tranmit_auto_align:trans_inst|encode:encoder|hi_reg                                                                                                                       ; Stuck at GND due to stuck port clock   ;
; data_tranmit_auto_align:trans_inst|encode:encoder|kin_reg                                                                                                                      ; Stuck at GND due to stuck port clock   ;
; data_tranmit_auto_align:trans_inst|encode:encoder|s                                                                                                                            ; Stuck at GND due to stuck port clock   ;
; data_tranmit_auto_align:trans_inst|encode:encoder|LPDL6                                                                                                                        ; Stuck at GND due to stuck port clock   ;
; data_tranmit_auto_align:trans_inst|encode:encoder|LPDL4                                                                                                                        ; Stuck at GND due to stuck port clock   ;
; data_tranmit_auto_align:trans_inst|encode:encoder|dataout_reg[0..5]                                                                                                            ; Stuck at GND due to stuck port clock   ;
; data_tranmit_auto_align:trans_inst|encode:encoder|dataout[0..9]                                                                                                                ; Stuck at GND due to stuck port clock   ;
; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|oserdes_lvds_tx1_oserdes_shift_reg:shift_reg13|shift_reg[4] ; Stuck at GND due to stuck port data_in ;
; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|oserdes_lvds_tx1_oserdes_shift_reg:shift_reg12|shift_reg[4] ; Stuck at GND due to stuck port data_in ;
; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|oserdes_lvds_tx1_oserdes_shift_reg:shift_reg13|shift_reg[3] ; Stuck at GND due to stuck port data_in ;
; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|oserdes_lvds_tx1_oserdes_shift_reg:shift_reg12|shift_reg[3] ; Stuck at GND due to stuck port data_in ;
; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|oserdes_lvds_tx1_oserdes_shift_reg:shift_reg13|shift_reg[2] ; Stuck at GND due to stuck port data_in ;
; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|oserdes_lvds_tx1_oserdes_shift_reg:shift_reg12|shift_reg[2] ; Stuck at GND due to stuck port data_in ;
; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|oserdes_lvds_tx1_oserdes_shift_reg:shift_reg13|shift_reg[1] ; Stuck at GND due to stuck port data_in ;
; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|oserdes_lvds_tx1_oserdes_shift_reg:shift_reg12|shift_reg[1] ; Stuck at GND due to stuck port data_in ;
; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|dffe11                                                      ; Lost fanout                            ;
; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|oserdes_lvds_tx1_oserdes_shift_reg:shift_reg13|shift_reg[0] ; Stuck at GND due to stuck port data_in ;
; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|oserdes_lvds_tx1_oserdes_shift_reg:shift_reg12|shift_reg[0] ; Stuck at GND due to stuck port data_in ;
; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|sync_dffe1a                                                 ; Lost fanout                            ;
; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|dffe3a[0]                                                   ; Lost fanout                            ;
; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|dffe4a[0]                                                   ; Lost fanout                            ;
; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|dffe5a[0]                                                   ; Lost fanout                            ;
; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|dffe6a[0]                                                   ; Lost fanout                            ;
; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|dffe7a[0]                                                   ; Lost fanout                            ;
; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|dffe8a[0..2]                                                ; Lost fanout                            ;
; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|dffe7a[1,2]                                                 ; Lost fanout                            ;
; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|dffe6a[1,2]                                                 ; Lost fanout                            ;
; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|dffe5a[1,2]                                                 ; Lost fanout                            ;
; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|dffe4a[1,2]                                                 ; Lost fanout                            ;
; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|dffe3a[1,2]                                                 ; Lost fanout                            ;
; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|oserdes_lvds_tx1_oserdes_cntr:cntr2|counter_reg_bit[0..2]   ; Lost fanout                            ;
; Total Number of Removed Registers = 66                                                                                                                                         ;                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                             ; Reason for Removal      ; Registers Removed due to This Register                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_tranmit_auto_align:trans_inst|encode:encoder|fi                                                                                                                      ; Stuck at GND            ; data_tranmit_auto_align:trans_inst|encode:encoder|fi_reg,                                                                                                                       ;
;                                                                                                                                                                           ; due to stuck port clock ; data_tranmit_auto_align:trans_inst|encode:encoder|LPDL4,                                                                                                                        ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|encode:encoder|dataout[9],                                                                                                                   ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|encode:encoder|dataout[8],                                                                                                                   ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|encode:encoder|dataout[7],                                                                                                                   ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|encode:encoder|dataout[6],                                                                                                                   ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|oserdes_lvds_tx1_oserdes_shift_reg:shift_reg13|shift_reg[1], ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|oserdes_lvds_tx1_oserdes_shift_reg:shift_reg12|shift_reg[1], ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|dffe11,                                                      ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|oserdes_lvds_tx1_oserdes_shift_reg:shift_reg13|shift_reg[0], ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|oserdes_lvds_tx1_oserdes_shift_reg:shift_reg12|shift_reg[0], ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|sync_dffe1a,                                                 ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|dffe3a[0],                                                   ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|dffe4a[0],                                                   ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|dffe7a[0],                                                   ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|dffe8a[0],                                                   ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|dffe8a[1],                                                   ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|dffe8a[2],                                                   ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|dffe7a[1],                                                   ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|dffe7a[2],                                                   ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|dffe4a[2],                                                   ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|dffe3a[1],                                                   ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|dffe3a[2]                                                    ;
; data_tranmit_auto_align:trans_inst|encode:encoder|ai                                                                                                                      ; Stuck at GND            ; data_tranmit_auto_align:trans_inst|encode:encoder|dataout_reg[3],                                                                                                               ;
;                                                                                                                                                                           ; due to stuck port clock ; data_tranmit_auto_align:trans_inst|encode:encoder|dataout_reg[2],                                                                                                               ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|encode:encoder|dataout_reg[1],                                                                                                               ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|encode:encoder|dataout_reg[0],                                                                                                               ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|encode:encoder|dataout[3],                                                                                                                   ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|encode:encoder|dataout[2],                                                                                                                   ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|encode:encoder|dataout[1],                                                                                                                   ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|encode:encoder|dataout[0],                                                                                                                   ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|oserdes_lvds_tx1_oserdes_shift_reg:shift_reg13|shift_reg[4], ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|oserdes_lvds_tx1_oserdes_shift_reg:shift_reg12|shift_reg[4], ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|oserdes_lvds_tx1_oserdes_shift_reg:shift_reg13|shift_reg[3], ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|oserdes_lvds_tx1_oserdes_shift_reg:shift_reg12|shift_reg[3]  ;
; data_tranmit_auto_align:trans_inst|encode:encoder|ei                                                                                                                      ; Stuck at GND            ; data_tranmit_auto_align:trans_inst|encode:encoder|LPDL6,                                                                                                                        ;
;                                                                                                                                                                           ; due to stuck port clock ; data_tranmit_auto_align:trans_inst|encode:encoder|dataout_reg[5],                                                                                                               ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|encode:encoder|dataout_reg[4],                                                                                                               ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|encode:encoder|dataout[5],                                                                                                                   ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|encode:encoder|dataout[4],                                                                                                                   ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|oserdes_lvds_tx1_oserdes_shift_reg:shift_reg13|shift_reg[2], ;
;                                                                                                                                                                           ;                         ; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|oserdes_lvds_tx1_oserdes_shift_reg:shift_reg12|shift_reg[2]  ;
; data_tranmit_auto_align:trans_inst|encode:encoder|di                                                                                                                      ; Stuck at GND            ; data_tranmit_auto_align:trans_inst|encode:encoder|s                                                                                                                             ;
;                                                                                                                                                                           ; due to stuck port clock ;                                                                                                                                                                                 ;
; data_tranmit_auto_align:trans_inst|encode:encoder|gi                                                                                                                      ; Stuck at GND            ; data_tranmit_auto_align:trans_inst|encode:encoder|gi_reg                                                                                                                        ;
;                                                                                                                                                                           ; due to stuck port clock ;                                                                                                                                                                                 ;
; data_tranmit_auto_align:trans_inst|encode:encoder|hi                                                                                                                      ; Stuck at GND            ; data_tranmit_auto_align:trans_inst|encode:encoder|hi_reg                                                                                                                        ;
;                                                                                                                                                                           ; due to stuck port clock ;                                                                                                                                                                                 ;
; data_tranmit_auto_align:trans_inst|encode:encoder|ki                                                                                                                      ; Stuck at VCC            ; data_tranmit_auto_align:trans_inst|comma                                                                                                                                        ;
;                                                                                                                                                                           ; due to stuck port clock ;                                                                                                                                                                                 ;
; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|dffe6a[1]                                              ; Lost Fanouts            ; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|dffe4a[1]                                                    ;
; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|oserdes_lvds_tx1_oserdes_cntr:cntr2|counter_reg_bit[2] ; Lost Fanouts            ; data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|oserdes_lvds_tx1_oserdes_cntr:cntr2|counter_reg_bit[1]       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 178   ;
; Number of registers using Synchronous Clear  ; 15    ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 78    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 88    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Inverted Register Statistics                             ;
+------------------------------------------------+---------+
; Inverted Register                              ; Fan out ;
+------------------------------------------------+---------+
; data_tranmit_auto_align:trans_inst|unendata[7] ; 1       ;
; data_tranmit_auto_align:trans_inst|unendata[5] ; 1       ;
; data_tranmit_auto_align:trans_inst|unendata[4] ; 1       ;
; data_tranmit_auto_align:trans_inst|unendata[3] ; 1       ;
; data_tranmit_auto_align:trans_inst|unendata[2] ; 1       ;
; Total number of inverted registers = 5         ;         ;
+------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lvds_ip_auto_align|data_tranmit_auto_align:trans_inst|unendata[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lvds_ip_auto_align|data_tranmit_auto_align:trans_inst|unendata[2] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+-----------------------------------------------------------+
; Source assignments for data_tranmit_auto_align:trans_inst ;
+---------------------------+-------+------+----------------+
; Assignment                ; Value ; From ; To             ;
+---------------------------+-------+------+----------------+
; PRESERVE_REGISTER         ; on    ; -    ; cnt[20]        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[20]        ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[19]        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[19]        ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[18]        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[18]        ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[17]        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[17]        ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[16]        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[16]        ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[15]        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[15]        ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[14]        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[14]        ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[13]        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[13]        ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[12]        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[12]        ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[11]        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[11]        ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[10]        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[10]        ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[9]         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[9]         ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[8]         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[8]         ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[7]         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[7]         ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[6]         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[6]         ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[5]         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[5]         ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[4]         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[4]         ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[3]         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[3]         ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[2]         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[2]         ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[1]         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[1]         ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[0]         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[0]         ;
; PRESERVE_REGISTER         ; on    ; -    ; unendata[7]    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; unendata[7]    ;
; PRESERVE_REGISTER         ; on    ; -    ; unendata[6]    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; unendata[6]    ;
; PRESERVE_REGISTER         ; on    ; -    ; unendata[5]    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; unendata[5]    ;
; PRESERVE_REGISTER         ; on    ; -    ; unendata[4]    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; unendata[4]    ;
; PRESERVE_REGISTER         ; on    ; -    ; unendata[3]    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; unendata[3]    ;
; PRESERVE_REGISTER         ; on    ; -    ; unendata[2]    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; unendata[2]    ;
; PRESERVE_REGISTER         ; on    ; -    ; unendata[1]    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; unendata[1]    ;
; PRESERVE_REGISTER         ; on    ; -    ; unendata[0]    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; unendata[0]    ;
+---------------------------+-------+------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|oserdes_lvds_tx1_oserdes_ddio_out:ddio_out ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                    ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                     ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component ;
+----------------------------+-------+------+----------------------------------------------+
; Assignment                 ; Value ; From ; To                                           ;
+----------------------------+-------+------+----------------------------------------------+
; REMOVE_DUPLICATE_REGISTERS ; OFF   ; -    ; -                                            ;
+----------------------------+-------+------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component|iserdes_lvds_rx1:auto_generated ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                       ;
; AUTO_MERGE_PLLS                 ; OFF   ; -    ; lvds_rx_pll                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component|iserdes_lvds_rx1:auto_generated|iserdes_lvds_rx1_iserdes_lvds_ddio_in:ddio_in ;
+---------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                    ;
+---------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------+
; PLL_COMPENSATE            ; ON          ; -    ; ddio_h_reg*                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                     ;
; LVDS_RX_REGISTER          ; LOW         ; -    ; ddio_l_reg[0]                                                                                                         ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_l_reg[0]                                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_l_reg[0]                                                                                                         ;
; LVDS_RX_REGISTER          ; HIGH        ; -    ; ddio_h_reg[0]                                                                                                         ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_h_reg[0]                                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_h_reg[0]                                                                                                         ;
+---------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component|iserdes_lvds_rx1:auto_generated|iserdes_lvds_rx1_iserdes_dffpipe:h_dffpipe ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component|iserdes_lvds_rx1:auto_generated|iserdes_lvds_rx1_iserdes_dffpipe:l_dffpipe ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_tranmit_auto_align:trans_inst ;
+----------------+------------+---------------------------------------------------+
; Parameter Name ; Value      ; Type                                              ;
+----------------+------------+---------------------------------------------------+
; data_length    ; 0001111101 ; Unsigned Binary                                   ;
; BASE_CNT_VALUE ; 0011001000 ; Unsigned Binary                                   ;
; comma_8B       ; 10111100   ; Unsigned Binary                                   ;
+----------------+------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_tranmit_auto_align:trans_inst|clk_pll:clk_ins|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------------------------------------+
; Parameter Name                ; Value                     ; Type                                                        ;
+-------------------------------+---------------------------+-------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                                                     ;
; PLL_TYPE                      ; AUTO                      ; Untyped                                                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clk_pll ; Untyped                                                     ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                                                     ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                                                     ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                                                     ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                                                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                                              ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                                                     ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                                                     ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                                                     ;
; LOCK_HIGH                     ; 1                         ; Untyped                                                     ;
; LOCK_LOW                      ; 1                         ; Untyped                                                     ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                                                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                                                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                                                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                                                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                                                     ;
; SKIP_VCO                      ; OFF                       ; Untyped                                                     ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                                                     ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                                                     ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                                                     ;
; BANDWIDTH                     ; 0                         ; Untyped                                                     ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                                                     ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                                                     ;
; DOWN_SPREAD                   ; 0                         ; Untyped                                                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                                                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                                                     ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                                                     ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                                                     ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                                                     ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                                                     ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                                                     ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                                                     ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                                                     ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                                                     ;
; CLK1_MULTIPLY_BY              ; 4                         ; Signed Integer                                              ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                                              ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                                                     ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                                                     ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                                                     ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                                                     ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                                                     ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                                                     ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                                                     ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                                                     ;
; CLK1_DIVIDE_BY                ; 5                         ; Signed Integer                                              ;
; CLK0_DIVIDE_BY                ; 5                         ; Signed Integer                                              ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                                                     ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                                                     ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                                                     ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                                                     ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                                                     ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                                                     ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                                                     ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                                                     ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                                                     ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                                                     ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                                                     ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                                                     ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                                                     ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                                                     ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                                                     ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                                                     ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                                                     ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                                                     ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                                                     ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                                                     ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                                                     ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                                                     ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                                                     ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                                                     ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                                              ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                                              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                     ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                                                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                                                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                                                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                                                     ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                                                     ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                                                     ;
; DPA_DIVIDER                   ; 0                         ; Untyped                                                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                                                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                                                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                                                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                                                     ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                                                     ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                                                     ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                                                     ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                                                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                                                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                                                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                                                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                                                     ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                                                     ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                                                     ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                                                     ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                                                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                                                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                                                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                                                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                                                     ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                                                     ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                                                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                                                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                                                     ;
; VCO_MIN                       ; 0                         ; Untyped                                                     ;
; VCO_MAX                       ; 0                         ; Untyped                                                     ;
; VCO_CENTER                    ; 0                         ; Untyped                                                     ;
; PFD_MIN                       ; 0                         ; Untyped                                                     ;
; PFD_MAX                       ; 0                         ; Untyped                                                     ;
; M_INITIAL                     ; 0                         ; Untyped                                                     ;
; M                             ; 0                         ; Untyped                                                     ;
; N                             ; 1                         ; Untyped                                                     ;
; M2                            ; 1                         ; Untyped                                                     ;
; N2                            ; 1                         ; Untyped                                                     ;
; SS                            ; 1                         ; Untyped                                                     ;
; C0_HIGH                       ; 0                         ; Untyped                                                     ;
; C1_HIGH                       ; 0                         ; Untyped                                                     ;
; C2_HIGH                       ; 0                         ; Untyped                                                     ;
; C3_HIGH                       ; 0                         ; Untyped                                                     ;
; C4_HIGH                       ; 0                         ; Untyped                                                     ;
; C5_HIGH                       ; 0                         ; Untyped                                                     ;
; C6_HIGH                       ; 0                         ; Untyped                                                     ;
; C7_HIGH                       ; 0                         ; Untyped                                                     ;
; C8_HIGH                       ; 0                         ; Untyped                                                     ;
; C9_HIGH                       ; 0                         ; Untyped                                                     ;
; C0_LOW                        ; 0                         ; Untyped                                                     ;
; C1_LOW                        ; 0                         ; Untyped                                                     ;
; C2_LOW                        ; 0                         ; Untyped                                                     ;
; C3_LOW                        ; 0                         ; Untyped                                                     ;
; C4_LOW                        ; 0                         ; Untyped                                                     ;
; C5_LOW                        ; 0                         ; Untyped                                                     ;
; C6_LOW                        ; 0                         ; Untyped                                                     ;
; C7_LOW                        ; 0                         ; Untyped                                                     ;
; C8_LOW                        ; 0                         ; Untyped                                                     ;
; C9_LOW                        ; 0                         ; Untyped                                                     ;
; C0_INITIAL                    ; 0                         ; Untyped                                                     ;
; C1_INITIAL                    ; 0                         ; Untyped                                                     ;
; C2_INITIAL                    ; 0                         ; Untyped                                                     ;
; C3_INITIAL                    ; 0                         ; Untyped                                                     ;
; C4_INITIAL                    ; 0                         ; Untyped                                                     ;
; C5_INITIAL                    ; 0                         ; Untyped                                                     ;
; C6_INITIAL                    ; 0                         ; Untyped                                                     ;
; C7_INITIAL                    ; 0                         ; Untyped                                                     ;
; C8_INITIAL                    ; 0                         ; Untyped                                                     ;
; C9_INITIAL                    ; 0                         ; Untyped                                                     ;
; C0_MODE                       ; BYPASS                    ; Untyped                                                     ;
; C1_MODE                       ; BYPASS                    ; Untyped                                                     ;
; C2_MODE                       ; BYPASS                    ; Untyped                                                     ;
; C3_MODE                       ; BYPASS                    ; Untyped                                                     ;
; C4_MODE                       ; BYPASS                    ; Untyped                                                     ;
; C5_MODE                       ; BYPASS                    ; Untyped                                                     ;
; C6_MODE                       ; BYPASS                    ; Untyped                                                     ;
; C7_MODE                       ; BYPASS                    ; Untyped                                                     ;
; C8_MODE                       ; BYPASS                    ; Untyped                                                     ;
; C9_MODE                       ; BYPASS                    ; Untyped                                                     ;
; C0_PH                         ; 0                         ; Untyped                                                     ;
; C1_PH                         ; 0                         ; Untyped                                                     ;
; C2_PH                         ; 0                         ; Untyped                                                     ;
; C3_PH                         ; 0                         ; Untyped                                                     ;
; C4_PH                         ; 0                         ; Untyped                                                     ;
; C5_PH                         ; 0                         ; Untyped                                                     ;
; C6_PH                         ; 0                         ; Untyped                                                     ;
; C7_PH                         ; 0                         ; Untyped                                                     ;
; C8_PH                         ; 0                         ; Untyped                                                     ;
; C9_PH                         ; 0                         ; Untyped                                                     ;
; L0_HIGH                       ; 1                         ; Untyped                                                     ;
; L1_HIGH                       ; 1                         ; Untyped                                                     ;
; G0_HIGH                       ; 1                         ; Untyped                                                     ;
; G1_HIGH                       ; 1                         ; Untyped                                                     ;
; G2_HIGH                       ; 1                         ; Untyped                                                     ;
; G3_HIGH                       ; 1                         ; Untyped                                                     ;
; E0_HIGH                       ; 1                         ; Untyped                                                     ;
; E1_HIGH                       ; 1                         ; Untyped                                                     ;
; E2_HIGH                       ; 1                         ; Untyped                                                     ;
; E3_HIGH                       ; 1                         ; Untyped                                                     ;
; L0_LOW                        ; 1                         ; Untyped                                                     ;
; L1_LOW                        ; 1                         ; Untyped                                                     ;
; G0_LOW                        ; 1                         ; Untyped                                                     ;
; G1_LOW                        ; 1                         ; Untyped                                                     ;
; G2_LOW                        ; 1                         ; Untyped                                                     ;
; G3_LOW                        ; 1                         ; Untyped                                                     ;
; E0_LOW                        ; 1                         ; Untyped                                                     ;
; E1_LOW                        ; 1                         ; Untyped                                                     ;
; E2_LOW                        ; 1                         ; Untyped                                                     ;
; E3_LOW                        ; 1                         ; Untyped                                                     ;
; L0_INITIAL                    ; 1                         ; Untyped                                                     ;
; L1_INITIAL                    ; 1                         ; Untyped                                                     ;
; G0_INITIAL                    ; 1                         ; Untyped                                                     ;
; G1_INITIAL                    ; 1                         ; Untyped                                                     ;
; G2_INITIAL                    ; 1                         ; Untyped                                                     ;
; G3_INITIAL                    ; 1                         ; Untyped                                                     ;
; E0_INITIAL                    ; 1                         ; Untyped                                                     ;
; E1_INITIAL                    ; 1                         ; Untyped                                                     ;
; E2_INITIAL                    ; 1                         ; Untyped                                                     ;
; E3_INITIAL                    ; 1                         ; Untyped                                                     ;
; L0_MODE                       ; BYPASS                    ; Untyped                                                     ;
; L1_MODE                       ; BYPASS                    ; Untyped                                                     ;
; G0_MODE                       ; BYPASS                    ; Untyped                                                     ;
; G1_MODE                       ; BYPASS                    ; Untyped                                                     ;
; G2_MODE                       ; BYPASS                    ; Untyped                                                     ;
; G3_MODE                       ; BYPASS                    ; Untyped                                                     ;
; E0_MODE                       ; BYPASS                    ; Untyped                                                     ;
; E1_MODE                       ; BYPASS                    ; Untyped                                                     ;
; E2_MODE                       ; BYPASS                    ; Untyped                                                     ;
; E3_MODE                       ; BYPASS                    ; Untyped                                                     ;
; L0_PH                         ; 0                         ; Untyped                                                     ;
; L1_PH                         ; 0                         ; Untyped                                                     ;
; G0_PH                         ; 0                         ; Untyped                                                     ;
; G1_PH                         ; 0                         ; Untyped                                                     ;
; G2_PH                         ; 0                         ; Untyped                                                     ;
; G3_PH                         ; 0                         ; Untyped                                                     ;
; E0_PH                         ; 0                         ; Untyped                                                     ;
; E1_PH                         ; 0                         ; Untyped                                                     ;
; E2_PH                         ; 0                         ; Untyped                                                     ;
; E3_PH                         ; 0                         ; Untyped                                                     ;
; M_PH                          ; 0                         ; Untyped                                                     ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                                                     ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                                                     ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                                                     ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                                                     ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                                                     ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                                                     ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                                                     ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                                                     ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                                                     ;
; CLK0_COUNTER                  ; G0                        ; Untyped                                                     ;
; CLK1_COUNTER                  ; G0                        ; Untyped                                                     ;
; CLK2_COUNTER                  ; G0                        ; Untyped                                                     ;
; CLK3_COUNTER                  ; G0                        ; Untyped                                                     ;
; CLK4_COUNTER                  ; G0                        ; Untyped                                                     ;
; CLK5_COUNTER                  ; G0                        ; Untyped                                                     ;
; CLK6_COUNTER                  ; E0                        ; Untyped                                                     ;
; CLK7_COUNTER                  ; E1                        ; Untyped                                                     ;
; CLK8_COUNTER                  ; E2                        ; Untyped                                                     ;
; CLK9_COUNTER                  ; E3                        ; Untyped                                                     ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                                                     ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                                                     ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                                                     ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                                                     ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                                                     ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                                                     ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                                                     ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                                                     ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                                                     ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                                                     ;
; M_TIME_DELAY                  ; 0                         ; Untyped                                                     ;
; N_TIME_DELAY                  ; 0                         ; Untyped                                                     ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                                                     ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                                                     ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                                                     ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                                                     ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                                                     ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                                                     ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                                                     ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                                                     ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                                                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                                                     ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                                                     ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                                                     ;
; VCO_POST_SCALE                ; 0                         ; Untyped                                                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone 10 LP             ; Untyped                                                     ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                                                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                                                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                                                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                                                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                                                     ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                                                     ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                                                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                                                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                                                     ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                                                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                                                     ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                                                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                                                     ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                                                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                                                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                                                     ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                                                     ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                                                     ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                                                     ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                                                     ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                                                     ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                                                     ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                                                     ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                                                     ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                                                     ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                                                     ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                                                     ;
; CBXI_PARAMETER                ; clk_pll_altpll2           ; Untyped                                                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                                                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                                                     ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                                              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                                                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                                                     ;
; DEVICE_FAMILY                 ; Cyclone 10 LP             ; Untyped                                                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                                                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                                                     ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                                              ;
+-------------------------------+---------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component ;
+-----------------------------+------------------+--------------------------------------------------------------------------------+
; Parameter Name              ; Value            ; Type                                                                           ;
+-----------------------------+------------------+--------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS           ; ON               ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS        ; OFF              ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS         ; ON               ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS      ; OFF              ; IGNORE_CASCADE                                                                 ;
; NUMBER_OF_CHANNELS          ; 1                ; Signed Integer                                                                 ;
; DESERIALIZATION_FACTOR      ; 10               ; Signed Integer                                                                 ;
; REGISTERED_INPUT            ; OFF              ; Untyped                                                                        ;
; MULTI_CLOCK                 ; OFF              ; Untyped                                                                        ;
; INCLOCK_PERIOD              ; 61050            ; Signed Integer                                                                 ;
; OUTCLOCK_DIVIDE_BY          ; 10               ; Signed Integer                                                                 ;
; INCLOCK_BOOST               ; 0                ; Signed Integer                                                                 ;
; CENTER_ALIGN_MSB            ; UNUSED           ; Untyped                                                                        ;
; INTENDED_DEVICE_FAMILY      ; Cyclone 10 LP    ; Untyped                                                                        ;
; DEVICE_FAMILY               ; Cyclone 10 LP    ; Untyped                                                                        ;
; OUTPUT_DATA_RATE            ; 163              ; Signed Integer                                                                 ;
; INCLOCK_DATA_ALIGNMENT      ; EDGE_ALIGNED     ; Untyped                                                                        ;
; OUTCLOCK_ALIGNMENT          ; EDGE_ALIGNED     ; Untyped                                                                        ;
; INCLOCK_PHASE_SHIFT         ; 0                ; Signed Integer                                                                 ;
; OUTCLOCK_PHASE_SHIFT        ; 0                ; Signed Integer                                                                 ;
; COMMON_RX_TX_PLL            ; OFF              ; Untyped                                                                        ;
; OUTCLOCK_RESOURCE           ; AUTO             ; Untyped                                                                        ;
; USE_EXTERNAL_PLL            ; ON               ; Untyped                                                                        ;
; PREEMPHASIS_SETTING         ; 0                ; Signed Integer                                                                 ;
; VOD_SETTING                 ; 0                ; Signed Integer                                                                 ;
; DIFFERENTIAL_DRIVE          ; 0                ; Signed Integer                                                                 ;
; CORECLOCK_DIVIDE_BY         ; 2                ; Signed Integer                                                                 ;
; ENABLE_CLK_LATENCY          ; OFF              ; Untyped                                                                        ;
; OUTCLOCK_DUTY_CYCLE         ; 50               ; Signed Integer                                                                 ;
; PLL_BANDWIDTH_TYPE          ; AUTO             ; Untyped                                                                        ;
; IMPLEMENT_IN_LES            ; ON               ; Untyped                                                                        ;
; PLL_SELF_RESET_ON_LOSS_LOCK ; OFF              ; Untyped                                                                        ;
; CBXI_PARAMETER              ; oserdes_lvds_tx1 ; Untyped                                                                        ;
+-----------------------------+------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component ;
+--------------------------------------+------------------+------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                 ;
+--------------------------------------+------------------+------------------------------------------------------+
; AUTO_CARRY_CHAINS                    ; ON               ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS                 ; OFF              ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                  ; ON               ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS               ; OFF              ; IGNORE_CASCADE                                       ;
; NUMBER_OF_CHANNELS                   ; 1                ; Signed Integer                                       ;
; DESERIALIZATION_FACTOR               ; 10               ; Signed Integer                                       ;
; REGISTERED_OUTPUT                    ; OFF              ; Untyped                                              ;
; INCLOCK_PERIOD                       ; 100000           ; Signed Integer                                       ;
; INCLOCK_BOOST                        ; 0                ; Signed Integer                                       ;
; CDS_MODE                             ; UNUSED           ; Untyped                                              ;
; INTENDED_DEVICE_FAMILY               ; Cyclone 10 LP    ; Untyped                                              ;
; DEVICE_FAMILY                        ; Cyclone 10 LP    ; Untyped                                              ;
; PORT_RX_DATA_ALIGN                   ; PORT_USED        ; Untyped                                              ;
; INPUT_DATA_RATE                      ; 80               ; Signed Integer                                       ;
; INCLOCK_DATA_ALIGNMENT               ; EDGE_ALIGNED     ; Untyped                                              ;
; INCLOCK_PHASE_SHIFT                  ; 0                ; Signed Integer                                       ;
; REGISTERED_DATA_ALIGN_INPUT          ; ON               ; Untyped                                              ;
; COMMON_RX_TX_PLL                     ; OFF              ; Untyped                                              ;
; ENABLE_DPA_MODE                      ; OFF              ; Untyped                                              ;
; ENABLE_DPA_FIFO                      ; ON               ; Untyped                                              ;
; USE_DPLL_RAWPERROR                   ; OFF              ; Untyped                                              ;
; USE_CORECLOCK_INPUT                  ; OFF              ; Untyped                                              ;
; DPLL_LOCK_COUNT                      ; 0                ; Signed Integer                                       ;
; DPLL_LOCK_WINDOW                     ; 0                ; Signed Integer                                       ;
; OUTCLOCK_RESOURCE                    ; AUTO             ; Untyped                                              ;
; RX_ALIGN_DATA_REG                    ; RISING_EDGE      ; Untyped                                              ;
; DATA_ALIGN_ROLLOVER                  ; 4                ; Signed Integer                                       ;
; LOSE_LOCK_ON_ONE_CHANGE              ; OFF              ; Untyped                                              ;
; RESET_FIFO_AT_FIRST_LOCK             ; ON               ; Untyped                                              ;
; USE_EXTERNAL_PLL                     ; OFF              ; Untyped                                              ;
; IMPLEMENT_IN_LES                     ; ON               ; Untyped                                              ;
; BUFFER_IMPLEMENTATION                ; RAM              ; Untyped                                              ;
; DPA_INITIAL_PHASE_VALUE              ; 0                ; Signed Integer                                       ;
; ENABLE_DPA_ALIGN_TO_RISING_EDGE_ONLY ; OFF              ; Untyped                                              ;
; ENABLE_DPA_INITIAL_PHASE_SELECTION   ; OFF              ; Untyped                                              ;
; ENABLE_SOFT_CDR_MODE                 ; OFF              ; Untyped                                              ;
; PLL_OPERATION_MODE                   ; NORMAL           ; Untyped                                              ;
; SIM_DPA_IS_NEGATIVE_PPM_DRIFT        ; OFF              ; Untyped                                              ;
; SIM_DPA_NET_PPM_VARIATION            ; 0                ; Signed Integer                                       ;
; SIM_DPA_OUTPUT_CLOCK_PHASE_SHIFT     ; 0                ; Signed Integer                                       ;
; USE_NO_PHASE_SHIFT                   ; ON               ; Untyped                                              ;
; PORT_RX_CHANNEL_DATA_ALIGN           ; PORT_UNUSED      ; Untyped                                              ;
; PLL_SELF_RESET_ON_LOSS_LOCK          ; OFF              ; Untyped                                              ;
; X_ON_BITSLIP                         ; ON               ; Untyped                                              ;
; ENABLE_DPA_PLL_CALIBRATION           ; OFF              ; Untyped                                              ;
; CBXI_PARAMETER                       ; iserdes_lvds_rx1 ; Untyped                                              ;
+--------------------------------------+------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lvds_align:inst ;
+----------------+------------+--------------------------------+
; Parameter Name ; Value      ; Type                           ;
+----------------+------------+--------------------------------+
; comma1         ; 0101111100 ; Unsigned Binary                ;
; comma2         ; 1010000011 ; Unsigned Binary                ;
+----------------+------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                               ;
+-------------------------------+----------------------------------------------------------------------------+
; Name                          ; Value                                                                      ;
+-------------------------------+----------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                          ;
; Entity Instance               ; data_tranmit_auto_align:trans_inst|clk_pll:clk_ins|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                     ;
;     -- PLL_TYPE               ; AUTO                                                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                                                          ;
+-------------------------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_receive:rece|decode:decoder"                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; lock_n   ; Input  ; Info     ; Stuck at GND                                                                        ;
; kout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; code_err ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_tranmit_auto_align:trans_inst|encode:encoder"                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_tranmit_auto_align:trans_inst"                                                  ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; rst_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 25                          ;
; cycloneiii_ddio_out   ; 1                           ;
; cycloneiii_ff         ; 178                         ;
;     CLR               ; 33                          ;
;     CLR SCLR          ; 15                          ;
;     CLR SLD           ; 10                          ;
;     ENA               ; 68                          ;
;     ENA CLR           ; 20                          ;
;     plain             ; 32                          ;
; cycloneiii_lcell_comb ; 189                         ;
;     arith             ; 52                          ;
;         2 data inputs ; 51                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 137                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 19                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 79                          ;
; cycloneiii_pll        ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.14                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Fri Aug 11 17:05:18 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off low_trans_test -c low_trans_test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file lvds_ip_auto_align.v
    Info (12023): Found entity 1: lvds_ip_auto_align File: H:/FPGA/low_trans_test/lvds_ip_auto_align.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_repeat_align.v
    Info (12023): Found entity 1: data_repeat_align File: H:/FPGA/low_trans_test/data_repeat_align.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_tranmit_auto_align .v
    Info (12023): Found entity 1: data_tranmit_auto_align File: H:/FPGA/low_trans_test/data_tranmit_auto_align .v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file simulation/modelsim/lvds_ip_test_vlg_tst.v
    Info (12023): Found entity 1: lvds_ip_test_vlg_tst File: H:/FPGA/low_trans_test/simulation/modelsim/lvds_ip_test_vlg_tst.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lvds_align.v
    Info (12023): Found entity 1: lvds_align File: H:/FPGA/low_trans_test/lvds_align.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_receive.v
    Info (12023): Found entity 1: data_receive File: H:/FPGA/low_trans_test/data_receive.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decode.v
    Info (12023): Found entity 1: decode File: H:/FPGA/low_trans_test/decode.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file encode.v
    Info (12023): Found entity 1: encode File: H:/FPGA/low_trans_test/encode.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file clk_pll.v
    Info (12023): Found entity 1: clk_pll File: H:/FPGA/low_trans_test/clk_pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file iserdes.v
    Info (12023): Found entity 1: iserdes File: H:/FPGA/low_trans_test/iserdes.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file oserdes.v
    Info (12023): Found entity 1: oserdes File: H:/FPGA/low_trans_test/oserdes.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at data_tranmit_auto_align .v(108): created implicit net for "clk_out" File: H:/FPGA/low_trans_test/data_tranmit_auto_align .v Line: 108
Info (12127): Elaborating entity "lvds_ip_auto_align" for the top level hierarchy
Info (12128): Elaborating entity "data_tranmit_auto_align" for hierarchy "data_tranmit_auto_align:trans_inst" File: H:/FPGA/low_trans_test/lvds_ip_auto_align.v Line: 25
Info (12128): Elaborating entity "clk_pll" for hierarchy "data_tranmit_auto_align:trans_inst|clk_pll:clk_ins" File: H:/FPGA/low_trans_test/data_tranmit_auto_align .v Line: 21
Info (12128): Elaborating entity "altpll" for hierarchy "data_tranmit_auto_align:trans_inst|clk_pll:clk_ins|altpll:altpll_component" File: H:/FPGA/low_trans_test/clk_pll.v Line: 98
Info (12130): Elaborated megafunction instantiation "data_tranmit_auto_align:trans_inst|clk_pll:clk_ins|altpll:altpll_component" File: H:/FPGA/low_trans_test/clk_pll.v Line: 98
Info (12133): Instantiated megafunction "data_tranmit_auto_align:trans_inst|clk_pll:clk_ins|altpll:altpll_component" with the following parameter: File: H:/FPGA/low_trans_test/clk_pll.v Line: 98
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "4"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_pll_altpll2.v
    Info (12023): Found entity 1: clk_pll_altpll2 File: H:/FPGA/low_trans_test/db/clk_pll_altpll2.v Line: 29
Info (12128): Elaborating entity "clk_pll_altpll2" for hierarchy "data_tranmit_auto_align:trans_inst|clk_pll:clk_ins|altpll:altpll_component|clk_pll_altpll2:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "encode" for hierarchy "data_tranmit_auto_align:trans_inst|encode:encoder" File: H:/FPGA/low_trans_test/data_tranmit_auto_align .v Line: 114
Info (12128): Elaborating entity "oserdes" for hierarchy "data_tranmit_auto_align:trans_inst|oserdes:ser_ins" File: H:/FPGA/low_trans_test/data_tranmit_auto_align .v Line: 125
Info (12128): Elaborating entity "altlvds_tx" for hierarchy "data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component" File: H:/FPGA/low_trans_test/oserdes.v Line: 65
Info (12130): Elaborated megafunction instantiation "data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component" File: H:/FPGA/low_trans_test/oserdes.v Line: 65
Info (12133): Instantiated megafunction "data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component" with the following parameter: File: H:/FPGA/low_trans_test/oserdes.v Line: 65
    Info (12134): Parameter "center_align_msb" = "UNUSED"
    Info (12134): Parameter "common_rx_tx_pll" = "OFF"
    Info (12134): Parameter "coreclock_divide_by" = "2"
    Info (12134): Parameter "data_rate" = "163.84 Mbps"
    Info (12134): Parameter "deserialization_factor" = "10"
    Info (12134): Parameter "differential_drive" = "0"
    Info (12134): Parameter "enable_clock_pin_mode" = "UNUSED"
    Info (12134): Parameter "implement_in_les" = "ON"
    Info (12134): Parameter "inclock_boost" = "0"
    Info (12134): Parameter "inclock_data_alignment" = "EDGE_ALIGNED"
    Info (12134): Parameter "inclock_period" = "61050"
    Info (12134): Parameter "inclock_phase_shift" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=oserdes"
    Info (12134): Parameter "lpm_type" = "altlvds_tx"
    Info (12134): Parameter "multi_clock" = "OFF"
    Info (12134): Parameter "number_of_channels" = "1"
    Info (12134): Parameter "outclock_alignment" = "EDGE_ALIGNED"
    Info (12134): Parameter "outclock_divide_by" = "10"
    Info (12134): Parameter "outclock_duty_cycle" = "50"
    Info (12134): Parameter "outclock_multiply_by" = "2"
    Info (12134): Parameter "outclock_phase_shift" = "0"
    Info (12134): Parameter "outclock_resource" = "AUTO"
    Info (12134): Parameter "output_data_rate" = "163"
    Info (12134): Parameter "pll_compensation_mode" = "AUTO"
    Info (12134): Parameter "pll_self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "preemphasis_setting" = "0"
    Info (12134): Parameter "refclk_frequency" = "UNUSED"
    Info (12134): Parameter "registered_input" = "OFF"
    Info (12134): Parameter "use_external_pll" = "ON"
    Info (12134): Parameter "use_no_phase_shift" = "ON"
    Info (12134): Parameter "vod_setting" = "0"
    Info (12134): Parameter "clk_src_is_pll" = "off"
Info (12021): Found 6 design units, including 6 entities, in source file db/oserdes_lvds_tx1.v
    Info (12023): Found entity 1: oserdes_lvds_tx1_oserdes_ddio_out File: H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v Line: 34
    Info (12023): Found entity 2: oserdes_lvds_tx1_oserdes_cmpr File: H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v Line: 92
    Info (12023): Found entity 3: oserdes_lvds_tx1_oserdes_cmpr1 File: H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v Line: 134
    Info (12023): Found entity 4: oserdes_lvds_tx1_oserdes_cntr File: H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v Line: 168
    Info (12023): Found entity 5: oserdes_lvds_tx1_oserdes_shift_reg File: H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v Line: 321
    Info (12023): Found entity 6: oserdes_lvds_tx1 File: H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v Line: 363
Info (12128): Elaborating entity "oserdes_lvds_tx1" for hierarchy "data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_tx.tdf Line: 263
Info (12128): Elaborating entity "oserdes_lvds_tx1_oserdes_ddio_out" for hierarchy "data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|oserdes_lvds_tx1_oserdes_ddio_out:ddio_out" File: H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v Line: 407
Info (12128): Elaborating entity "oserdes_lvds_tx1_oserdes_cmpr" for hierarchy "data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|oserdes_lvds_tx1_oserdes_cmpr:cmpr10" File: H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v Line: 460
Info (12128): Elaborating entity "oserdes_lvds_tx1_oserdes_cntr" for hierarchy "data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|oserdes_lvds_tx1_oserdes_cntr:cntr2" File: H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v Line: 470
Info (12128): Elaborating entity "oserdes_lvds_tx1_oserdes_cmpr1" for hierarchy "data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|oserdes_lvds_tx1_oserdes_cntr:cntr2|oserdes_lvds_tx1_oserdes_cmpr1:cmpr14" File: H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v Line: 292
Info (12128): Elaborating entity "oserdes_lvds_tx1_oserdes_shift_reg" for hierarchy "data_tranmit_auto_align:trans_inst|oserdes:ser_ins|altlvds_tx:ALTLVDS_TX_component|oserdes_lvds_tx1:auto_generated|oserdes_lvds_tx1_oserdes_shift_reg:shift_reg12" File: H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v Line: 477
Info (12128): Elaborating entity "data_receive" for hierarchy "data_receive:rece" File: H:/FPGA/low_trans_test/lvds_ip_auto_align.v Line: 42
Info (12128): Elaborating entity "iserdes" for hierarchy "data_receive:rece|iserdes:des_ins" File: H:/FPGA/low_trans_test/data_receive.v Line: 22
Info (12128): Elaborating entity "altlvds_rx" for hierarchy "data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component" File: H:/FPGA/low_trans_test/iserdes.v Line: 95
Info (12130): Elaborated megafunction instantiation "data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component" File: H:/FPGA/low_trans_test/iserdes.v Line: 95
Info (12133): Instantiated megafunction "data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component" with the following parameter: File: H:/FPGA/low_trans_test/iserdes.v Line: 95
    Info (12134): Parameter "buffer_implementation" = "RAM"
    Info (12134): Parameter "cds_mode" = "UNUSED"
    Info (12134): Parameter "common_rx_tx_pll" = "OFF"
    Info (12134): Parameter "data_align_rollover" = "4"
    Info (12134): Parameter "data_rate" = "80.0 Mbps"
    Info (12134): Parameter "deserialization_factor" = "10"
    Info (12134): Parameter "dpa_initial_phase_value" = "0"
    Info (12134): Parameter "dpll_lock_count" = "0"
    Info (12134): Parameter "dpll_lock_window" = "0"
    Info (12134): Parameter "enable_clock_pin_mode" = "UNUSED"
    Info (12134): Parameter "enable_dpa_align_to_rising_edge_only" = "OFF"
    Info (12134): Parameter "enable_dpa_calibration" = "ON"
    Info (12134): Parameter "enable_dpa_fifo" = "UNUSED"
    Info (12134): Parameter "enable_dpa_initial_phase_selection" = "OFF"
    Info (12134): Parameter "enable_dpa_mode" = "OFF"
    Info (12134): Parameter "enable_dpa_pll_calibration" = "OFF"
    Info (12134): Parameter "enable_soft_cdr_mode" = "OFF"
    Info (12134): Parameter "implement_in_les" = "ON"
    Info (12134): Parameter "inclock_boost" = "0"
    Info (12134): Parameter "inclock_data_alignment" = "EDGE_ALIGNED"
    Info (12134): Parameter "inclock_period" = "100000"
    Info (12134): Parameter "inclock_phase_shift" = "0"
    Info (12134): Parameter "input_data_rate" = "80"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lose_lock_on_one_change" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=iserdes"
    Info (12134): Parameter "lpm_type" = "altlvds_rx"
    Info (12134): Parameter "number_of_channels" = "1"
    Info (12134): Parameter "outclock_resource" = "AUTO"
    Info (12134): Parameter "pll_operation_mode" = "UNUSED"
    Info (12134): Parameter "pll_self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "port_rx_channel_data_align" = "PORT_UNUSED"
    Info (12134): Parameter "port_rx_data_align" = "PORT_USED"
    Info (12134): Parameter "refclk_frequency" = "UNUSED"
    Info (12134): Parameter "registered_data_align_input" = "UNUSED"
    Info (12134): Parameter "registered_output" = "OFF"
    Info (12134): Parameter "reset_fifo_at_first_lock" = "UNUSED"
    Info (12134): Parameter "rx_align_data_reg" = "UNUSED"
    Info (12134): Parameter "sim_dpa_is_negative_ppm_drift" = "OFF"
    Info (12134): Parameter "sim_dpa_net_ppm_variation" = "0"
    Info (12134): Parameter "sim_dpa_output_clock_phase_shift" = "0"
    Info (12134): Parameter "use_coreclock_input" = "OFF"
    Info (12134): Parameter "use_dpll_rawperror" = "OFF"
    Info (12134): Parameter "use_external_pll" = "OFF"
    Info (12134): Parameter "use_no_phase_shift" = "ON"
    Info (12134): Parameter "x_on_bitslip" = "ON"
    Info (12134): Parameter "clk_src_is_pll" = "off"
Info (12021): Found 6 design units, including 6 entities, in source file db/iserdes_lvds_rx1.v
    Info (12023): Found entity 1: iserdes_lvds_rx1_iserdes_lvds_ddio_in File: H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v Line: 34
    Info (12023): Found entity 2: iserdes_lvds_rx1_iserdes_dffpipe File: H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v Line: 97
    Info (12023): Found entity 3: iserdes_lvds_rx1_iserdes_cmpr File: H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v Line: 156
    Info (12023): Found entity 4: iserdes_lvds_rx1_iserdes_cntr File: H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v Line: 190
    Info (12023): Found entity 5: iserdes_lvds_rx1_iserdes_mux File: H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v Line: 366
    Info (12023): Found entity 6: iserdes_lvds_rx1 File: H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v Line: 421
Info (12128): Elaborating entity "iserdes_lvds_rx1" for hierarchy "data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component|iserdes_lvds_rx1:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf Line: 256
Info (12128): Elaborating entity "iserdes_lvds_rx1_iserdes_lvds_ddio_in" for hierarchy "data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component|iserdes_lvds_rx1:auto_generated|iserdes_lvds_rx1_iserdes_lvds_ddio_in:ddio_in" File: H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v Line: 477
Info (12128): Elaborating entity "iserdes_lvds_rx1_iserdes_dffpipe" for hierarchy "data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component|iserdes_lvds_rx1:auto_generated|iserdes_lvds_rx1_iserdes_dffpipe:h_dffpipe" File: H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v Line: 530
Info (12128): Elaborating entity "iserdes_lvds_rx1_iserdes_cntr" for hierarchy "data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component|iserdes_lvds_rx1:auto_generated|iserdes_lvds_rx1_iserdes_cntr:bitslip_cntr" File: H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v Line: 540
Info (12128): Elaborating entity "iserdes_lvds_rx1_iserdes_cmpr" for hierarchy "data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component|iserdes_lvds_rx1:auto_generated|iserdes_lvds_rx1_iserdes_cntr:bitslip_cntr|iserdes_lvds_rx1_iserdes_cmpr:cmpr9" File: H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v Line: 338
Info (12128): Elaborating entity "iserdes_lvds_rx1_iserdes_mux" for hierarchy "data_receive:rece|iserdes:des_ins|altlvds_rx:ALTLVDS_RX_component|iserdes_lvds_rx1:auto_generated|iserdes_lvds_rx1_iserdes_mux:h_mux5a" File: H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v Line: 545
Info (12128): Elaborating entity "decode" for hierarchy "data_receive:rece|decode:decoder" File: H:/FPGA/low_trans_test/data_receive.v Line: 35
Info (12128): Elaborating entity "data_repeat_align" for hierarchy "data_repeat_align:align_inst" File: H:/FPGA/low_trans_test/lvds_ip_auto_align.v Line: 49
Warning (10230): Verilog HDL assignment warning at data_repeat_align.v(30): truncated value with size 10 to match size of target (1) File: H:/FPGA/low_trans_test/data_repeat_align.v Line: 30
Info (12128): Elaborating entity "lvds_align" for hierarchy "lvds_align:inst" File: H:/FPGA/low_trans_test/lvds_ip_auto_align.v Line: 57
Info (13000): Registers with preset signals will power-up high File: H:/FPGA/low_trans_test/data_tranmit_auto_align .v Line: 82
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "clk_out_en" is stuck at VCC File: H:/FPGA/low_trans_test/lvds_ip_auto_align.v Line: 8
    Warning (13410): Pin "clk_in_en" is stuck at GND File: H:/FPGA/low_trans_test/lvds_ip_auto_align.v Line: 10
Info (286030): Timing-Driven Synthesis is running
Info (17049): 24 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 293 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 22 output pins
    Info (21061): Implemented 265 logic cells
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4836 megabytes
    Info: Processing ended: Fri Aug 11 17:05:26 2023
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:19


