

================================================================
== Vivado HLS Report for 'dense_large_rf_gt_ni_4'
================================================================
* Date:           Tue Mar  2 23:01:10 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.945|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+---------+--------+---------+---------+
    |      Latency     |     Interval     | Pipeline|
    |   min  |   max   |   min  |   max   |   Type  |
    +--------+---------+--------+---------+---------+
    |  553443|  2917347|  553443|  2917347|   none  |
    +--------+---------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+---------+----------+-----------+-----------+-------+----------+
        |             |      Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min  |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+--------+---------+----------+-----------+-----------+-------+----------+
        |- InitAccum  |     120|      120|         1|          -|          -|    120|    no    |
        |- ReuseLoop  |  552960|  2916864| 40 ~ 211 |          -|          -|  13824|    no    |
        | + MultLoop  |      35|      205|        35|          -|          -| 1 ~ 5 |    no    |
        |- Result     |     360|      360|         3|          -|          -|    120|    no    |
        +-------------+--------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond8)
	3  / (exitcond8)
3 --> 
	4  / (!exitcond)
	38  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / (tmp_48)
	36  / (!tmp_48)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / (tmp_52) | (!tmp_48)
	6  / (tmp_48 & !tmp_52)
37 --> 
	3  / true
38 --> 
	39  / (!tmp_47)
39 --> 
	40  / true
40 --> 
	38  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%acc_V = alloca [120 x i14], align 2" [firmware/nnet_utils/nnet_dense_large.h:126]   --->   Operation 41 'alloca' 'acc_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_1 : Operation 42 [1/1] (1.76ns)   --->   "br label %.preheader76" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 42 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%iacc = phi i7 [ %iacc_1, %0 ], [ 0, %.preheader76.preheader ]"   --->   Operation 43 'phi' 'iacc' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.48ns)   --->   "%exitcond8 = icmp eq i7 %iacc, -8" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 44 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.87ns)   --->   "%iacc_1 = add i7 %iacc, 1" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 46 'add' 'iacc_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader74.preheader, label %0" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str14) nounwind" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 48 'specloopname' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = zext i7 %iacc to i64" [firmware/nnet_utils/nnet_dense_large.h:132]   --->   Operation 49 'zext' 'tmp' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%acc_V_addr = getelementptr [120 x i14]* %acc_V, i64 0, i64 %tmp" [firmware/nnet_utils/nnet_dense_large.h:132]   --->   Operation 50 'getelementptr' 'acc_V_addr' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (3.25ns)   --->   "store i14 0, i14* %acc_V_addr, align 2" [firmware/nnet_utils/nnet_dense_large.h:132]   --->   Operation 51 'store' <Predicate = (!exitcond8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br label %.preheader76" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 52 'br' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.76ns)   --->   "br label %.preheader74" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 53 'br' <Predicate = (exitcond8)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%w_index = phi i14 [ %ir, %.loopexit ], [ 0, %.preheader74.preheader ]"   --->   Operation 54 'phi' 'w_index' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%in_index = phi i32 [ %p_s, %.loopexit ], [ 0, %.preheader74.preheader ]" [firmware/nnet_utils/nnet_dense_large.h:168]   --->   Operation 55 'phi' 'in_index' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%w_index_cast = zext i14 %w_index to i17" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 56 'zext' 'w_index_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.20ns)   --->   "%exitcond = icmp eq i14 %w_index, -2560" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 57 'icmp' 'exitcond' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13824, i64 13824, i64 13824)"   --->   Operation 58 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.81ns)   --->   "%ir = add i14 %w_index, 1" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 59 'add' 'ir' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.preheader, label %1" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_s = zext i14 %w_index to i64" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 61 'zext' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%outidx5_addr = getelementptr [13824 x i5]* @outidx5, i64 0, i64 %tmp_s" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 62 'getelementptr' 'outidx5_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (3.25ns)   --->   "%out_index = load i5* %outidx5_addr, align 1" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 63 'load' 'out_index' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 66> <Depth = 13824> <ROM>
ST_3 : Operation 64 [1/1] (1.76ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 64 'br' <Predicate = (exitcond)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 65 [1/2] (3.25ns)   --->   "%out_index = load i5* %outidx5_addr, align 1" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 65 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 66> <Depth = 13824> <ROM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_46 = sext i32 %in_index to i64" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 66 'sext' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [576 x i14]* %data_V, i64 0, i64 %tmp_46" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 67 'getelementptr' 'data_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (3.25ns)   --->   "%data_V_load = load i14* %data_V_addr, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 68 'load' 'data_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str16) nounwind" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 69 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str16)" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 70 'specregionbegin' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%out_index_cast = zext i5 %out_index to i8" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 71 'zext' 'out_index_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/2] (3.25ns)   --->   "%data_V_load = load i14* %data_V_addr, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 72 'load' 'data_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_5 : Operation 73 [1/1] (1.76ns)   --->   "br label %2" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 73 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.68>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%im = phi i3 [ 0, %1 ], [ %im_1, %7 ]"   --->   Operation 74 'phi' 'im' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%out_index9 = phi i8 [ %out_index_cast, %1 ], [ %out_index_1, %7 ]"   --->   Operation 75 'phi' 'out_index9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%w_index9 = phi i17 [ %w_index_cast, %1 ], [ %w_index_1, %7 ]"   --->   Operation 76 'phi' 'w_index9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.13ns)   --->   "%tmp_48 = icmp ult i3 %im, -3" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 77 'icmp' 'tmp_48' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 5, i64 3)"   --->   Operation 78 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (1.65ns)   --->   "%im_1 = add i3 %im, 1" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 79 'add' 'im_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %tmp_48, label %_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv, label %.loopexit" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [21/21] (3.68ns)   --->   "%tmp_39 = urem i17 %w_index9, 13824" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 81 'urem' 'tmp_39' <Predicate = (tmp_48)> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.68>
ST_7 : Operation 82 [20/21] (3.68ns)   --->   "%tmp_39 = urem i17 %w_index9, 13824" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 82 'urem' 'tmp_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.68>
ST_8 : Operation 83 [19/21] (3.68ns)   --->   "%tmp_39 = urem i17 %w_index9, 13824" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 83 'urem' 'tmp_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.68>
ST_9 : Operation 84 [18/21] (3.68ns)   --->   "%tmp_39 = urem i17 %w_index9, 13824" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 84 'urem' 'tmp_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.68>
ST_10 : Operation 85 [17/21] (3.68ns)   --->   "%tmp_39 = urem i17 %w_index9, 13824" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 85 'urem' 'tmp_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.68>
ST_11 : Operation 86 [16/21] (3.68ns)   --->   "%tmp_39 = urem i17 %w_index9, 13824" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 86 'urem' 'tmp_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.68>
ST_12 : Operation 87 [15/21] (3.68ns)   --->   "%tmp_39 = urem i17 %w_index9, 13824" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 87 'urem' 'tmp_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.68>
ST_13 : Operation 88 [14/21] (3.68ns)   --->   "%tmp_39 = urem i17 %w_index9, 13824" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 88 'urem' 'tmp_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.68>
ST_14 : Operation 89 [13/21] (3.68ns)   --->   "%tmp_39 = urem i17 %w_index9, 13824" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 89 'urem' 'tmp_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.68>
ST_15 : Operation 90 [12/21] (3.68ns)   --->   "%tmp_39 = urem i17 %w_index9, 13824" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 90 'urem' 'tmp_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.68>
ST_16 : Operation 91 [11/21] (3.68ns)   --->   "%tmp_39 = urem i17 %w_index9, 13824" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 91 'urem' 'tmp_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.68>
ST_17 : Operation 92 [10/21] (3.68ns)   --->   "%tmp_39 = urem i17 %w_index9, 13824" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 92 'urem' 'tmp_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.68>
ST_18 : Operation 93 [9/21] (3.68ns)   --->   "%tmp_39 = urem i17 %w_index9, 13824" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 93 'urem' 'tmp_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.68>
ST_19 : Operation 94 [8/21] (3.68ns)   --->   "%tmp_39 = urem i17 %w_index9, 13824" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 94 'urem' 'tmp_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.68>
ST_20 : Operation 95 [7/21] (3.68ns)   --->   "%tmp_39 = urem i17 %w_index9, 13824" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 95 'urem' 'tmp_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.68>
ST_21 : Operation 96 [6/21] (3.68ns)   --->   "%tmp_39 = urem i17 %w_index9, 13824" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 96 'urem' 'tmp_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.68>
ST_22 : Operation 97 [5/21] (3.68ns)   --->   "%tmp_39 = urem i17 %w_index9, 13824" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 97 'urem' 'tmp_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.68>
ST_23 : Operation 98 [4/21] (3.68ns)   --->   "%tmp_39 = urem i17 %w_index9, 13824" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 98 'urem' 'tmp_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.68>
ST_24 : Operation 99 [3/21] (3.68ns)   --->   "%tmp_39 = urem i17 %w_index9, 13824" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 99 'urem' 'tmp_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.89>
ST_25 : Operation 100 [2/21] (3.68ns)   --->   "%tmp_39 = urem i17 %w_index9, 13824" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 100 'urem' 'tmp_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 101 [1/1] (0.00ns)   --->   "%zext_cast = zext i17 %w_index9 to i36" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 101 'zext' 'zext_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 102 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul = mul i36 155345, %zext_cast" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 102 'mul' 'mul' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 3.89>
ST_26 : Operation 103 [1/21] (3.68ns)   --->   "%tmp_39 = urem i17 %w_index9, 13824" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 103 'urem' 'tmp_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 104 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul = mul i36 155345, %zext_cast" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 104 'mul' 'mul' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 3.25>
ST_27 : Operation 105 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul = mul i36 155345, %zext_cast" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 105 'mul' 'mul' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_41 = zext i17 %tmp_39 to i64" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 106 'zext' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 107 [1/1] (0.00ns)   --->   "%w11_V_addr = getelementptr [13824 x i66]* @w11_V, i64 0, i64 %tmp_41" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 107 'getelementptr' 'w11_V_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 108 [2/2] (3.25ns)   --->   "%w11_V_load = load i66* %w11_V_addr, align 16" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 108 'load' 'w11_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 66> <Depth = 13824> <ROM>

State 28 <SV = 27> <Delay = 3.25>
ST_28 : Operation 109 [1/2] (3.25ns)   --->   "%w11_V_load = load i66* %w11_V_addr, align 16" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 109 'load' 'w11_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 66> <Depth = 13824> <ROM>
ST_28 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_4 = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %mul, i32 31, i32 33)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 110 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 111 [1/1] (0.00ns)   --->   "%p_shl = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %tmp_4, i4 0)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 111 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 112 [1/1] (0.00ns)   --->   "%p_shl8 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_4, i1 false)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 112 'bitconcatenate' 'p_shl8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 113 [1/1] (0.00ns)   --->   "%p_shl8_cast = zext i4 %p_shl8 to i7" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 113 'zext' 'p_shl8_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 114 [1/1] (1.87ns)   --->   "%tmp_43 = sub i7 %p_shl, %p_shl8_cast" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 114 'sub' 'tmp_43' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.94>
ST_29 : Operation 115 [1/1] (0.00ns)   --->   "%w11_V_load_cast = sext i66 %w11_V_load to i70" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 115 'sext' 'w11_V_load_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_36 = zext i7 %tmp_43 to i70" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 116 'zext' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 117 [2/2] (3.94ns)   --->   "%tmp_38 = lshr i70 %w11_V_load_cast, %tmp_36" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 117 'lshr' 'tmp_38' <Predicate = true> <Delay = 3.94> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.94>
ST_30 : Operation 118 [1/2] (3.94ns)   --->   "%tmp_38 = lshr i70 %w11_V_load_cast, %tmp_36" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 118 'lshr' 'tmp_38' <Predicate = true> <Delay = 3.94> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i70 %tmp_38 to i14" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 119 'trunc' 'tmp_40' <Predicate = true> <Delay = 0.00>

State 31 <SV = 30> <Delay = 3.89>
ST_31 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_50 = zext i8 %out_index9 to i64" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 120 'zext' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 121 [2/2] (3.89ns)   --->   "%p_Val2_11 = call fastcc i14 @product(i14 %data_V_load, i14 %tmp_40)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 121 'call' 'p_Val2_11' <Predicate = true> <Delay = 3.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 122 [1/1] (0.00ns)   --->   "%acc_V_addr_2 = getelementptr [120 x i14]* %acc_V, i64 0, i64 %tmp_50" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 122 'getelementptr' 'acc_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 123 [2/2] (3.25ns)   --->   "%p_Val2_s = load i14* %acc_V_addr_2, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 123 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>

State 32 <SV = 31> <Delay = 3.65>
ST_32 : Operation 124 [1/2] (3.65ns)   --->   "%p_Val2_11 = call fastcc i14 @product(i14 %data_V_load, i14 %tmp_40)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 124 'call' 'p_Val2_11' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 125 [1/2] (3.25ns)   --->   "%p_Val2_s = load i14* %acc_V_addr_2, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 125 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>

State 33 <SV = 32> <Delay = 1.81>
ST_33 : Operation 126 [1/1] (0.00ns)   --->   "%lhs_V = sext i14 %p_Val2_s to i15" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 126 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 127 [1/1] (0.00ns)   --->   "%rhs_V = sext i14 %p_Val2_11 to i15" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 127 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 128 [1/1] (1.81ns)   --->   "%ret_V = add nsw i15 %rhs_V, %lhs_V" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 128 'add' 'ret_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %ret_V, i32 14)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 129 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 130 [1/1] (1.81ns)   --->   "%p_Val2_13 = add i14 %p_Val2_11, %p_Val2_s" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 130 'add' 'p_Val2_13' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 131 [1/1] (0.00ns)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_13, i32 13)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 131 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>

State 34 <SV = 33> <Delay = 3.25>
ST_34 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str17) nounwind" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 132 'specloopname' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 133 [1/1] (3.25ns)   --->   "store i14 %p_Val2_13, i14* %acc_V_addr_2, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 133 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_34 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%tmp_22 = xor i1 %p_Result_s, true" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 134 'xor' 'tmp_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 135 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow = and i1 %p_Result_9, %tmp_22" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 135 'and' 'overflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp_51 = xor i1 %p_Result_9, true" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 136 'xor' 'tmp_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 137 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %tmp_51" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 137 'and' 'underflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 138 [1/1] (0.97ns)   --->   "%brmerge1 = xor i1 %p_Result_s, %p_Result_9" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 138 'xor' 'brmerge1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 139 [1/1] (0.00ns)   --->   "br i1 %brmerge1, label %3, label %_ZN13ap_fixed_baseILi14ELi2ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 139 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %overflow, label %4, label %5" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 140 'br' <Predicate = (brmerge1)> <Delay = 0.00>
ST_34 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %underflow, label %6, label %._crit_edge77" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 141 'br' <Predicate = (brmerge1 & !overflow)> <Delay = 0.00>

State 35 <SV = 34> <Delay = 3.25>
ST_35 : Operation 142 [1/1] (3.25ns)   --->   "store i14 -8192, i14* %acc_V_addr_2, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 142 'store' <Predicate = (brmerge1 & !overflow & underflow)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_35 : Operation 143 [1/1] (0.00ns)   --->   "br label %._crit_edge77" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 143 'br' <Predicate = (brmerge1 & !overflow & underflow)> <Delay = 0.00>
ST_35 : Operation 144 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi14ELi2ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 144 'br' <Predicate = (brmerge1 & !overflow)> <Delay = 0.00>
ST_35 : Operation 145 [1/1] (3.25ns)   --->   "store i14 8191, i14* %acc_V_addr_2, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 145 'store' <Predicate = (brmerge1 & overflow)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_35 : Operation 146 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi14ELi2ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 146 'br' <Predicate = (brmerge1 & overflow)> <Delay = 0.00>
ST_35 : Operation 147 [1/1] (2.10ns)   --->   "%w_index_1 = add i17 %w_index9, 13824" [firmware/nnet_utils/nnet_dense_large.h:162]   --->   Operation 147 'add' 'w_index_1' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.55>
ST_36 : Operation 148 [1/1] (2.43ns)   --->   "%tmp_52 = icmp ugt i17 %w_index_1, -61953" [firmware/nnet_utils/nnet_dense_large.h:163]   --->   Operation 148 'icmp' 'tmp_52' <Predicate = (tmp_48)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %tmp_52, label %.loopexit, label %7" [firmware/nnet_utils/nnet_dense_large.h:163]   --->   Operation 149 'br' <Predicate = (tmp_48)> <Delay = 0.00>
ST_36 : Operation 150 [1/1] (1.91ns)   --->   "%out_index_1 = add i8 %out_index9, 24" [firmware/nnet_utils/nnet_dense_large.h:164]   --->   Operation 150 'add' 'out_index_1' <Predicate = (tmp_48 & !tmp_52)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 151 [1/1] (0.00ns)   --->   "br label %2" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 151 'br' <Predicate = (tmp_48 & !tmp_52)> <Delay = 0.00>
ST_36 : Operation 152 [1/1] (2.55ns)   --->   "%in_index_1 = add nsw i32 %in_index, 1" [firmware/nnet_utils/nnet_dense_large.h:167]   --->   Operation 152 'add' 'in_index_1' <Predicate = (tmp_52) | (!tmp_48)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.17>
ST_37 : Operation 153 [1/1] (2.47ns)   --->   "%tmp_53 = icmp sgt i32 %in_index_1, 575" [firmware/nnet_utils/nnet_dense_large.h:168]   --->   Operation 153 'icmp' 'tmp_53' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 154 [1/1] (0.69ns)   --->   "%p_s = select i1 %tmp_53, i32 0, i32 %in_index_1" [firmware/nnet_utils/nnet_dense_large.h:168]   --->   Operation 154 'select' 'p_s' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 155 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str16, i32 %tmp_37)" [firmware/nnet_utils/nnet_dense_large.h:172]   --->   Operation 155 'specregionend' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 156 [1/1] (0.00ns)   --->   "br label %.preheader74" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>

State 38 <SV = 3> <Delay = 3.25>
ST_38 : Operation 157 [1/1] (0.00ns)   --->   "%ires = phi i7 [ %ires_1, %8 ], [ 0, %.preheader.preheader ]"   --->   Operation 157 'phi' 'ires' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 158 [1/1] (1.48ns)   --->   "%tmp_47 = icmp eq i7 %ires, -8" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 158 'icmp' 'tmp_47' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 159 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 159 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 160 [1/1] (1.87ns)   --->   "%ires_1 = add i7 %ires, 1" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 160 'add' 'ires_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 161 [1/1] (0.00ns)   --->   "br i1 %tmp_47, label %9, label %8" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 161 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_49 = zext i7 %ires to i64" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 162 'zext' 'tmp_49' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_38 : Operation 163 [1/1] (0.00ns)   --->   "%acc_V_addr_1 = getelementptr [120 x i14]* %acc_V, i64 0, i64 %tmp_49" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 163 'getelementptr' 'acc_V_addr_1' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_38 : Operation 164 [2/2] (3.25ns)   --->   "%acc_V_load = load i14* %acc_V_addr_1, align 2" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 164 'load' 'acc_V_load' <Predicate = (!tmp_47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_38 : Operation 165 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_dense_large.h:180]   --->   Operation 165 'ret' <Predicate = (tmp_47)> <Delay = 0.00>

State 39 <SV = 4> <Delay = 3.25>
ST_39 : Operation 166 [1/2] (3.25ns)   --->   "%acc_V_load = load i14* %acc_V_addr_1, align 2" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 166 'load' 'acc_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>

State 40 <SV = 5> <Delay = 3.25>
ST_40 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str18) nounwind" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 167 'specloopname' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 168 [1/1] (0.00ns)   --->   "%res_V_addr = getelementptr [120 x i14]* %res_V, i64 0, i64 %tmp_49" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 168 'getelementptr' 'res_V_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 169 [1/1] (3.25ns)   --->   "store i14 %acc_V_load, i14* %res_V_addr, align 2" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 169 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_40 : Operation 170 [1/1] (0.00ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 170 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('iacc') with incoming values : ('iacc', firmware/nnet_utils/nnet_dense_large.h:130) [8]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('iacc') with incoming values : ('iacc', firmware/nnet_utils/nnet_dense_large.h:130) [8]  (0 ns)
	'getelementptr' operation ('acc_V_addr', firmware/nnet_utils/nnet_dense_large.h:132) [16]  (0 ns)
	'store' operation (firmware/nnet_utils/nnet_dense_large.h:132) of constant 0 on array 'acc.V', firmware/nnet_utils/nnet_dense_large.h:126 [17]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'phi' operation ('ir') with incoming values : ('ir', firmware/nnet_utils/nnet_dense_large.h:151) [22]  (0 ns)
	'getelementptr' operation ('outidx5_addr', firmware/nnet_utils/nnet_dense_large.h:155) [33]  (0 ns)
	'load' operation ('out_index', firmware/nnet_utils/nnet_dense_large.h:155) on array 'outidx5' [34]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('out_index', firmware/nnet_utils/nnet_dense_large.h:155) on array 'outidx5' [34]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('data_V_load', firmware/nnet_utils/nnet_dense_large.h:160) on array 'data_V' [38]  (3.25 ns)

 <State 6>: 3.68ns
The critical path consists of the following:
	'phi' operation ('w_index') with incoming values : ('w_index_cast', firmware/nnet_utils/nnet_dense_large.h:151) ('w_index', firmware/nnet_utils/nnet_dense_large.h:162) [43]  (0 ns)
	'urem' operation ('tmp_39', firmware/nnet_utils/nnet_dense_large.h:160) [51]  (3.68 ns)

 <State 7>: 3.68ns
The critical path consists of the following:
	'urem' operation ('tmp_39', firmware/nnet_utils/nnet_dense_large.h:160) [51]  (3.68 ns)

 <State 8>: 3.68ns
The critical path consists of the following:
	'urem' operation ('tmp_39', firmware/nnet_utils/nnet_dense_large.h:160) [51]  (3.68 ns)

 <State 9>: 3.68ns
The critical path consists of the following:
	'urem' operation ('tmp_39', firmware/nnet_utils/nnet_dense_large.h:160) [51]  (3.68 ns)

 <State 10>: 3.68ns
The critical path consists of the following:
	'urem' operation ('tmp_39', firmware/nnet_utils/nnet_dense_large.h:160) [51]  (3.68 ns)

 <State 11>: 3.68ns
The critical path consists of the following:
	'urem' operation ('tmp_39', firmware/nnet_utils/nnet_dense_large.h:160) [51]  (3.68 ns)

 <State 12>: 3.68ns
The critical path consists of the following:
	'urem' operation ('tmp_39', firmware/nnet_utils/nnet_dense_large.h:160) [51]  (3.68 ns)

 <State 13>: 3.68ns
The critical path consists of the following:
	'urem' operation ('tmp_39', firmware/nnet_utils/nnet_dense_large.h:160) [51]  (3.68 ns)

 <State 14>: 3.68ns
The critical path consists of the following:
	'urem' operation ('tmp_39', firmware/nnet_utils/nnet_dense_large.h:160) [51]  (3.68 ns)

 <State 15>: 3.68ns
The critical path consists of the following:
	'urem' operation ('tmp_39', firmware/nnet_utils/nnet_dense_large.h:160) [51]  (3.68 ns)

 <State 16>: 3.68ns
The critical path consists of the following:
	'urem' operation ('tmp_39', firmware/nnet_utils/nnet_dense_large.h:160) [51]  (3.68 ns)

 <State 17>: 3.68ns
The critical path consists of the following:
	'urem' operation ('tmp_39', firmware/nnet_utils/nnet_dense_large.h:160) [51]  (3.68 ns)

 <State 18>: 3.68ns
The critical path consists of the following:
	'urem' operation ('tmp_39', firmware/nnet_utils/nnet_dense_large.h:160) [51]  (3.68 ns)

 <State 19>: 3.68ns
The critical path consists of the following:
	'urem' operation ('tmp_39', firmware/nnet_utils/nnet_dense_large.h:160) [51]  (3.68 ns)

 <State 20>: 3.68ns
The critical path consists of the following:
	'urem' operation ('tmp_39', firmware/nnet_utils/nnet_dense_large.h:160) [51]  (3.68 ns)

 <State 21>: 3.68ns
The critical path consists of the following:
	'urem' operation ('tmp_39', firmware/nnet_utils/nnet_dense_large.h:160) [51]  (3.68 ns)

 <State 22>: 3.68ns
The critical path consists of the following:
	'urem' operation ('tmp_39', firmware/nnet_utils/nnet_dense_large.h:160) [51]  (3.68 ns)

 <State 23>: 3.68ns
The critical path consists of the following:
	'urem' operation ('tmp_39', firmware/nnet_utils/nnet_dense_large.h:160) [51]  (3.68 ns)

 <State 24>: 3.68ns
The critical path consists of the following:
	'urem' operation ('tmp_39', firmware/nnet_utils/nnet_dense_large.h:160) [51]  (3.68 ns)

 <State 25>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[53] ('mul', firmware/nnet_utils/nnet_dense_large.h:160) [53]  (3.89 ns)

 <State 26>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[53] ('mul', firmware/nnet_utils/nnet_dense_large.h:160) [53]  (3.89 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('w11_V_addr', firmware/nnet_utils/nnet_dense_large.h:160) [55]  (0 ns)
	'load' operation ('w11_V_load', firmware/nnet_utils/nnet_dense_large.h:160) on array 'w11_V' [56]  (3.25 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'load' operation ('w11_V_load', firmware/nnet_utils/nnet_dense_large.h:160) on array 'w11_V' [56]  (3.25 ns)

 <State 29>: 3.94ns
The critical path consists of the following:
	'lshr' operation ('tmp_38', firmware/nnet_utils/nnet_dense_large.h:160) [64]  (3.94 ns)

 <State 30>: 3.94ns
The critical path consists of the following:
	'lshr' operation ('tmp_38', firmware/nnet_utils/nnet_dense_large.h:160) [64]  (3.94 ns)

 <State 31>: 3.89ns
The critical path consists of the following:
	'call' operation ('__Val2__', firmware/nnet_utils/nnet_dense_large.h:160) to 'product' [66]  (3.89 ns)

 <State 32>: 3.65ns
The critical path consists of the following:
	'call' operation ('__Val2__', firmware/nnet_utils/nnet_dense_large.h:160) to 'product' [66]  (3.65 ns)

 <State 33>: 1.81ns
The critical path consists of the following:
	'add' operation ('ret.V', firmware/nnet_utils/nnet_dense_large.h:160) [71]  (1.81 ns)

 <State 34>: 3.25ns
The critical path consists of the following:
	'store' operation (firmware/nnet_utils/nnet_dense_large.h:160) of variable '__Val2__', firmware/nnet_utils/nnet_dense_large.h:160 on array 'acc.V', firmware/nnet_utils/nnet_dense_large.h:126 [74]  (3.25 ns)

 <State 35>: 3.25ns
The critical path consists of the following:
	'store' operation (firmware/nnet_utils/nnet_dense_large.h:160) of constant 8192 on array 'acc.V', firmware/nnet_utils/nnet_dense_large.h:126 [87]  (3.25 ns)

 <State 36>: 2.55ns
The critical path consists of the following:
	'add' operation ('in_index', firmware/nnet_utils/nnet_dense_large.h:167) [102]  (2.55 ns)

 <State 37>: 3.17ns
The critical path consists of the following:
	'icmp' operation ('tmp_53', firmware/nnet_utils/nnet_dense_large.h:168) [103]  (2.47 ns)
	'select' operation ('p_s', firmware/nnet_utils/nnet_dense_large.h:168) [104]  (0.698 ns)

 <State 38>: 3.25ns
The critical path consists of the following:
	'phi' operation ('ires') with incoming values : ('ires', firmware/nnet_utils/nnet_dense_large.h:176) [110]  (0 ns)
	'getelementptr' operation ('acc_V_addr_1', firmware/nnet_utils/nnet_dense_large.h:178) [118]  (0 ns)
	'load' operation ('acc_V_load', firmware/nnet_utils/nnet_dense_large.h:178) on array 'acc.V', firmware/nnet_utils/nnet_dense_large.h:126 [119]  (3.25 ns)

 <State 39>: 3.25ns
The critical path consists of the following:
	'load' operation ('acc_V_load', firmware/nnet_utils/nnet_dense_large.h:178) on array 'acc.V', firmware/nnet_utils/nnet_dense_large.h:126 [119]  (3.25 ns)

 <State 40>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('res_V_addr', firmware/nnet_utils/nnet_dense_large.h:178) [120]  (0 ns)
	'store' operation (firmware/nnet_utils/nnet_dense_large.h:178) of variable 'acc_V_load', firmware/nnet_utils/nnet_dense_large.h:178 on array 'res_V' [121]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
