LIBRARY ieee;
use ieee.std_logic_1164.all;

ENTITY lab04_tb is
end lab04_tb;

ARCHITECTURE tb of lab04_tb is

     signal sw: std_logic_vector (2 downto 0);
     signal ledr: std_logic_vector (1 downto 0);
BEGIN
     uut: entity work.Lab_04 port map (SW => sw, LEDR => ledr);
END tb