{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-220,-224",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 620 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 0 -x 0 -y 640 -defaultsOSRD -left
preplace port qsfp0_clk -pg 1 -lvl 5 -x 1380 -y 650 -defaultsOSRD -right
preplace port qsfp0_gt -pg 1 -lvl 5 -x 1380 -y 630 -defaultsOSRD
preplace port clk_200mhz -pg 1 -lvl 0 -x 0 -y 790 -defaultsOSRD
preplace port qsfp1_gt -pg 1 -lvl 5 -x 1380 -y 340 -defaultsOSRD
preplace port qsfp1_clk -pg 1 -lvl 5 -x 1380 -y 360 -defaultsOSRD -right
preplace port port-id_qsfp1_up -pg 1 -lvl 5 -x 1380 -y 420 -defaultsOSRD
preplace port port-id_qsfp0_up -pg 1 -lvl 5 -x 1380 -y 670 -defaultsOSRD
preplace inst pcie -pg 1 -lvl 1 -x 180 -y 620 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 61 57 58 59 60 56 62 63 64 65 66} -defaultsOSRD -pinDir M_AXI_B right -pinY M_AXI_B 0R -pinDir S_AXI_LITE right -pinY S_AXI_LITE 20R -pinDir pcie_mgt left -pinY pcie_mgt 20L -pinDir pcie_refclk left -pinY pcie_refclk 0L -pinDir led_pcie_link_up right -pinY led_pcie_link_up 40R -pinDir axi_aclk right -pinY axi_aclk 60R -pinBusDir axi_aresetn right -pinBusY axi_aresetn 80R
preplace inst eth_0 -pg 1 -lvl 4 -x 1230 -y 530 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 23 21 22 24} -defaultsOSRD -pinDir qsfp_gt right -pinY qsfp_gt 100R -pinDir qsfp_clk right -pinY qsfp_clk 120R -pinDir axis_tx left -pinY axis_tx 0L -pinDir axis_rx left -pinY axis_rx 20L -pinDir sys_resetn left -pinY sys_resetn 140L -pinDir stream_clk left -pinY stream_clk 100L -pinDir stream_resetn left -pinY stream_resetn 120L -pinDir aligned right -pinY aligned 140R
preplace inst source_200Mhz -pg 1 -lvl 1 -x 180 -y 790 -defaultsOSRD -pinDir clk_200mhz left -pinY clk_200mhz 0L -pinBusDir clk right -pinBusY clk 0R -pinBusDir resetn right -pinBusY resetn 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 40R
preplace inst smartconnect -pg 1 -lvl 2 -x 500 -y 620 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 130 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 150 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 38 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 84 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir S01_AXI left -pinY S01_AXI 40L -pinDir M00_AXI right -pinY M00_AXI 260R -pinDir M01_AXI left -pinY M01_AXI 20L -pinDir M02_AXI right -pinY M02_AXI 240R -pinDir aclk left -pinY aclk 60L -pinDir aresetn left -pinY aresetn 80L
preplace inst debug_slave -pg 1 -lvl 3 -x 890 -y 860 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L
preplace inst data_gen_0 -pg 1 -lvl 2 -x 500 -y 380 -defaultsOSRD -pinDir AXIS right -pinY AXIS 0R -pinDir clk left -pinY clk 0L -pinDir resetn left -pinY resetn 20L
preplace inst data_consumer_0 -pg 1 -lvl 2 -x 500 -y 200 -defaultsOSRD -pinDir AXIS_RX right -pinY AXIS_RX 0R -pinDir clk left -pinY clk 0L -pinDir resetn left -pinY resetn 20L -pinBusDir packet_id right -pinBusY packet_id 20R -pinBusDir cycle_id right -pinBusY cycle_id 40R
preplace inst eth_1 -pg 1 -lvl 4 -x 1230 -y 340 -swap {0 1 2 3 4 5 6 7 15 9 10 11 12 13 14 8 16 17 18 19 20 23 21 22 24} -defaultsOSRD -pinDir qsfp_gt right -pinY qsfp_gt 0R -pinDir qsfp_clk right -pinY qsfp_clk 20R -pinDir axis_tx left -pinY axis_tx 20L -pinDir axis_rx left -pinY axis_rx 0L -pinDir sys_resetn left -pinY sys_resetn 80L -pinDir stream_clk left -pinY stream_clk 40L -pinDir stream_resetn left -pinY stream_resetn 60L -pinDir aligned right -pinY aligned 80R
preplace inst data_gen_1 -pg 1 -lvl 2 -x 500 -y 500 -defaultsOSRD -pinDir AXIS right -pinY AXIS 0R -pinDir clk left -pinY clk 0L -pinDir resetn left -pinY resetn 20L
preplace inst data_consumer_1 -pg 1 -lvl 2 -x 500 -y 60 -defaultsOSRD -pinDir AXIS_RX right -pinY AXIS_RX 0R -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinBusDir packet_id right -pinBusY packet_id 20R -pinBusDir cycle_id right -pinBusY cycle_id 40R
preplace inst system_ila_0 -pg 1 -lvl 3 -x 890 -y 140 -swap {12 1 2 3 4 5 6 7 8 9 10 11 17 13 14 15 16 0 18 19 20 21 22 23 24 25} -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 40L -pinDir SLOT_1_AXIS left -pinY SLOT_1_AXIS 20L -pinDir SLOT_2_AXIS left -pinY SLOT_2_AXIS 60L -pinDir SLOT_3_AXIS left -pinY SLOT_3_AXIS 0L -pinDir clk left -pinY clk 80L -pinDir resetn left -pinY resetn 100L
preplace inst cmac_cdc -pg 1 -lvl 3 -x 890 -y 340 -swap {21 1 2 3 4 5 6 14 8 9 10 11 12 13 0 15 16 17 18 19 20 7 22 23 24 25 26 27 35 29 30 31 32 33 34 42 36 37 38 39 40 41 28 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 61 62 58 59 63 60 64 65} -defaultsOSRD -pinDir cmac0_rx right -pinY cmac0_rx 210R -pinDir cmac0_tx right -pinY cmac0_tx 190R -pinDir cmac1_rx right -pinY cmac1_rx 0R -pinDir cmac1_tx right -pinY cmac1_tx 20R -pinDir user0_rx left -pinY user0_rx 20L -pinDir user0_tx left -pinY user0_tx 40L -pinDir user1_rx left -pinY user1_rx 0L -pinDir user1_tx left -pinY user1_tx 60L -pinDir user_clk left -pinY user_clk 80L -pinDir user_resetn left -pinY user_resetn 100L -pinDir cmac0_clk right -pinY cmac0_clk 290R -pinDir cmac0_resetn right -pinY cmac0_resetn 310R -pinDir cmac1_clk right -pinY cmac1_clk 230R -pinDir cmac1_resetn right -pinY cmac1_resetn 250R -pinDir cmac0_aligned right -pinY cmac0_aligned 380R -pinDir cmac1_aligned right -pinY cmac1_aligned 270R -pinDir user0_aligned right -pinY user0_aligned 400R -pinDir user1_aligned right -pinY user1_aligned 420R
preplace netloc eth_0_stream_clk 1 3 1 N 630
preplace netloc eth_0_stream_resetn 1 3 1 N 650
preplace netloc eth_1_stream_clk 1 3 1 1040 380n
preplace netloc eth_1_stream_resetn 1 3 1 1060 400n
preplace netloc source_200Mhz_clk 1 1 2 340 300 720
preplace netloc source_200Mhz_resetn 1 1 3 360 320 740 960 1080
preplace netloc eth_1_stat_rx_aligned_0 1 3 2 1100 470 1360
preplace netloc eth_0_stat_rx_aligned_0 1 3 2 N 720 1360
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 790
preplace netloc cmac_cdc_cmac0_tx 1 3 1 N 530
preplace netloc cmac_cdc_cmac1_tx 1 3 1 N 360
preplace netloc cmac_usplus_0_gt_serial_port 1 4 1 NJ 630
preplace netloc eth_0_axis_rx 1 3 1 N 550
preplace netloc eth_1_axis_rx 1 3 1 N 340
preplace netloc eth_1_qsfp_gt 1 4 1 NJ 340
preplace netloc gt_ref_clk_0_1 1 4 1 NJ 650
preplace netloc pcie_refclk_1 1 0 1 NJ 620
preplace netloc qsfp_clk_0_1 1 4 1 NJ 360
preplace netloc smartconnect_0_M01_AXI 1 1 1 N 640
preplace netloc smartconnect_M02_AXI 1 2 1 N 860
preplace netloc user_rx0 1 2 1 660 160n
preplace netloc user_rx1 1 2 1 700 60n
preplace netloc user_tx0 1 2 1 640 180n
preplace netloc user_tx1 1 2 1 680 200n
preplace netloc xdma_0_M_AXI_B 1 1 1 N 620
preplace netloc xdma_0_pcie_mgt 1 0 1 NJ 640
levelinfo -pg 1 0 180 500 890 1230 1380
pagesize -pg 1 -db -bbox -sgen -140 0 1500 970
",
   "No Loops_ScaleFactor":"0.804294",
   "No Loops_TopLeft":"-134,-10",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port clk_200mhz -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace portBus clk -pg 1 -lvl 3 -x 670 -y 60 -defaultsOSRD
preplace portBus resetn -pg 1 -lvl 3 -x 670 -y 220 -defaultsOSRD
preplace inst proc_sys_reset -pg 1 -lvl 2 -x 470 -y 180 -defaultsOSRD
preplace inst clock_buffer_100MHz -pg 1 -lvl 1 -x 150 -y 60 -defaultsOSRD
preplace inst one -pg 1 -lvl 1 -x 150 -y 160 -defaultsOSRD
preplace netloc clock_buffer_100MHz_IBUF_OUT 1 1 2 280 60 NJ
preplace netloc one_dout 1 1 1 NJ 160
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 1 NJ 220
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 60
levelinfo -pg 1 0 150 470 670
pagesize -pg 1 -db -bbox -sgen -140 0 800 280
"
}
{
   "da_axi4_cnt":"2"
}
