Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Nov 17 02:49:51 2024
| Host         : LAPTOP-7N4AO7HD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Nibbler_timing_summary_routed.rpt -pb Nibbler_timing_summary_routed.pb -rpx Nibbler_timing_summary_routed.rpx -warn_on_violation
| Design       : Nibbler
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                              Violations  
---------  ----------------  -------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                    1000        
TIMING-16  Warning           Large setup violation                                    3           
TIMING-18  Warning           Missing input or output delay                            53          
TIMING-23  Warning           Combinational loop found                                 4           
TIMING-50  Warning           Unrealistic path requirement between same-level latches  1000        
ULMTCS-2   Warning           Control Sets use limits require reduction                1           
LATCH-1    Advisory          Existing latches in the design                           1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (56)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (4)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (56)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 12 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (4)
---------------------
 There are 4 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -19.100  -154464.141                  16391                16552       -0.826       -0.826                      1                16552      199.500        0.000                       0                 16473  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
nibbler_clk  {0.000 200.000}      400.000         2.500           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
nibbler_clk       -19.100  -154464.141                  16391                16552       -0.826       -0.826                      1                16552      199.500        0.000                       0                 16473  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        nibbler_clk                 
(none)                      nibbler_clk   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  nibbler_clk
  To Clock:  nibbler_clk

Setup :        16391  Failing Endpoints,  Worst Slack      -19.100ns,  Total Violation  -154464.142ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.826ns,  Total Violation       -0.826ns
PW    :            0  Failing Endpoints,  Worst Slack      199.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.100ns  (required time - arrival time)
  Source:                 ram/outputData_reg[2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            flagsModule/flagsOut_reg/D
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (nibbler_clk rise@400.000ns - nibbler_clk fall@200.000ns)
  Data Path Delay:        11.295ns  (logic 1.232ns (10.907%)  route 10.063ns (89.092%))
  Logic Levels:           7  (LUT2=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -7.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 405.170 - 400.000 ) 
    Source Clock Delay      (SCD):    12.803ns = ( 212.803 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    200.000   200.000 f  
    Y9                                                0.000   200.000 f  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   201.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.517   208.007    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   208.131 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.453   211.584    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   211.734 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          1.069   212.803    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X52Y29         LDCE                                         r  ram/outputData_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   200.238   413.041    
    SLICE_X52Y29                                      0.000   413.041 r  ram/outputData_reg[2]/D
    SLICE_X52Y29         LDCE (DToQ_ldce_D_Q)         0.338   413.379 r  ram/outputData_reg[2]/Q
                         net (fo=1, routed)           2.276   415.655    fetch/dataBus_OBUFT[3]_inst_i_1_0[2]
    SLICE_X109Y29        LUT6 (Prop_lut6_I0_O)        0.124   415.779 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           1.453   417.233    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X112Y29        LUT2 (Prop_lut2_I0_O)        0.124   417.357 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=2, routed)           4.071   421.428    fetch/dataBus_OBUF[2]
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124   421.552 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4103, routed)        0.670   422.222    fetch/ffOut_OBUF[2]
    SLICE_X109Y29        LUT2 (Prop_lut2_I1_O)        0.124   422.346 f  fetch/aluResult_OBUF[2]_inst_i_8/O
                         net (fo=1, routed)           0.814   423.159    fetch/aluResult_OBUF[2]_inst_i_8_n_0
    SLICE_X108Y27        LUT6 (Prop_lut6_I2_O)        0.124   423.283 f  fetch/aluResult_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.162   423.445    fetch/aluResult_OBUF[2]_inst_i_4_n_0
    SLICE_X108Y27        LUT6 (Prop_lut6_I2_O)        0.124   423.569 f  fetch/aluResult_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.617   424.186    fetch/aluResult_OBUF[2]
    SLICE_X111Y28        LUT5 (Prop_lut5_I0_O)        0.150   424.336 r  fetch/flagsOut_i_1/O
                         net (fo=2, routed)           0.000   424.336    flagsModule/flagsOut_reg_0
    SLICE_X111Y28        FDRE                                         r  flagsModule/flagsOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                    400.000   400.000 r  
    Y9                                                0.000   400.000 r  clk (IN)
                         net (fo=0)                   0.000   400.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   401.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972   403.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   403.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.687   405.170    flagsModule/clk_IBUF_BUFG
    SLICE_X111Y28        FDRE                                         r  flagsModule/flagsOut_reg/C
                         clock pessimism              0.071   405.241    
                         clock uncertainty           -0.035   405.205    
    SLICE_X111Y28        FDRE (Setup_fdre_C_D)        0.031   405.236    flagsModule/flagsOut_reg
  -------------------------------------------------------------------
                         required time                        405.236    
                         arrival time                        -424.336    
  -------------------------------------------------------------------
                         slack                                -19.100    

Slack (VIOLATED) :        -19.099ns  (required time - arrival time)
  Source:                 ram/outputData_reg[2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            flagsModule/flagsOut_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (nibbler_clk rise@400.000ns - nibbler_clk fall@200.000ns)
  Data Path Delay:        11.295ns  (logic 1.232ns (10.907%)  route 10.063ns (89.092%))
  Logic Levels:           7  (LUT2=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -7.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 405.170 - 400.000 ) 
    Source Clock Delay      (SCD):    12.803ns = ( 212.803 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    200.000   200.000 f  
    Y9                                                0.000   200.000 f  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   201.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.517   208.007    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   208.131 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.453   211.584    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   211.734 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          1.069   212.803    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X52Y29         LDCE                                         r  ram/outputData_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   200.238   413.041    
    SLICE_X52Y29                                      0.000   413.041 r  ram/outputData_reg[2]/D
    SLICE_X52Y29         LDCE (DToQ_ldce_D_Q)         0.338   413.379 r  ram/outputData_reg[2]/Q
                         net (fo=1, routed)           2.276   415.655    fetch/dataBus_OBUFT[3]_inst_i_1_0[2]
    SLICE_X109Y29        LUT6 (Prop_lut6_I0_O)        0.124   415.779 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           1.453   417.233    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X112Y29        LUT2 (Prop_lut2_I0_O)        0.124   417.357 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=2, routed)           4.071   421.428    fetch/dataBus_OBUF[2]
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124   421.552 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4103, routed)        0.670   422.222    fetch/ffOut_OBUF[2]
    SLICE_X109Y29        LUT2 (Prop_lut2_I1_O)        0.124   422.346 f  fetch/aluResult_OBUF[2]_inst_i_8/O
                         net (fo=1, routed)           0.814   423.159    fetch/aluResult_OBUF[2]_inst_i_8_n_0
    SLICE_X108Y27        LUT6 (Prop_lut6_I2_O)        0.124   423.283 f  fetch/aluResult_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.162   423.445    fetch/aluResult_OBUF[2]_inst_i_4_n_0
    SLICE_X108Y27        LUT6 (Prop_lut6_I2_O)        0.124   423.569 f  fetch/aluResult_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.617   424.186    fetch/aluResult_OBUF[2]
    SLICE_X111Y28        LUT5 (Prop_lut5_I0_O)        0.150   424.336 r  fetch/flagsOut_i_1/O
                         net (fo=2, routed)           0.000   424.336    flagsModule/flagsOut_reg_0
    SLICE_X111Y28        FDRE                                         r  flagsModule/flagsOut_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                    400.000   400.000 r  
    Y9                                                0.000   400.000 r  clk (IN)
                         net (fo=0)                   0.000   400.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   401.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972   403.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   403.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.687   405.170    flagsModule/clk_IBUF_BUFG
    SLICE_X111Y28        FDRE                                         r  flagsModule/flagsOut_reg_lopt_replica/C
                         clock pessimism              0.071   405.241    
                         clock uncertainty           -0.035   405.205    
    SLICE_X111Y28        FDRE (Setup_fdre_C_D)        0.032   405.237    flagsModule/flagsOut_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                        405.237    
                         arrival time                        -424.336    
  -------------------------------------------------------------------
                         slack                                -19.099    

Slack (VIOLATED) :        -18.781ns  (required time - arrival time)
  Source:                 ram/data_reg[239][0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk fall@200.000ns - nibbler_clk fall@200.000ns)
  Data Path Delay:        10.423ns  (logic 2.186ns (20.973%)  route 8.237ns (79.028%))
  Logic Levels:           9  (LUT6=3 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -8.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.988ns = ( 210.988 - 200.000 ) 
    Source Clock Delay      (SCD):    20.713ns = ( 220.713 - 200.000 ) 
    Clock Pessimism Removal (CPR):    1.032ns
  Time Borrowing:         
    Nominal pulse width:              200.000ns
    Library setup time:               0.280ns
    Computed max time borrow:         200.280ns
    Time borrowed from endpoint:      200.280ns
    Time given to startpoint:         200.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    200.000   200.000 f  
    Y9                                                0.000   200.000 f  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   201.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.517   208.007    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   208.131 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.219   210.350    fetch/orNotChipSelect
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.124   210.474 r  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         2.325   212.799    fetch/p_1_out
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.124   212.923 f  fetch/data_reg[237][3]_i_2/O
                         net (fo=106, routed)         6.819   219.743    programCounter/data_reg[394][3]
    SLICE_X78Y13         LUT5 (Prop_lut5_I1_O)        0.124   219.867 r  programCounter/data_reg[239][3]_i_1/O
                         net (fo=4, routed)           0.847   220.713    ram/outputData_reg[3]_i_1142_3[0]
    SLICE_X83Y10         LDCE                                         r  ram/data_reg[239][0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   199.944   420.657    
    SLICE_X83Y10                                      0.000   420.657 r  ram/data_reg[239][0]/D
    SLICE_X83Y10         LDCE (DToQ_ldce_D_Q)         0.469   421.126 r  ram/data_reg[239][0]/Q
                         net (fo=1, routed)           0.849   421.976    ram/data_reg_n_0_[239][0]
    SLICE_X85Y7          LUT6 (Prop_lut6_I0_O)        0.124   422.100 r  ram/outputData_reg[0]_i_1136/O
                         net (fo=1, routed)           0.000   422.100    ram/outputData_reg[0]_i_1136_n_0
    SLICE_X85Y7          MUXF7 (Prop_muxf7_I1_O)      0.217   422.317 r  ram/outputData_reg[0]_i_500/O
                         net (fo=1, routed)           0.000   422.317    ram/outputData_reg[0]_i_500_n_0
    SLICE_X85Y7          MUXF8 (Prop_muxf8_I1_O)      0.094   422.411 r  ram/outputData_reg[0]_i_181/O
                         net (fo=1, routed)           0.811   423.221    ram/outputData_reg[0]_i_181_n_0
    SLICE_X85Y9          LUT6 (Prop_lut6_I1_O)        0.316   423.537 r  ram/outputData_reg[0]_i_71/O
                         net (fo=1, routed)           0.000   423.537    ram/outputData_reg[0]_i_71_n_0
    SLICE_X85Y9          MUXF7 (Prop_muxf7_I1_O)      0.217   423.754 r  ram/outputData_reg[0]_i_31/O
                         net (fo=1, routed)           0.000   423.754    ram/outputData_reg[0]_i_31_n_0
    SLICE_X85Y9          MUXF8 (Prop_muxf8_I1_O)      0.094   423.848 r  ram/outputData_reg[0]_i_11/O
                         net (fo=1, routed)           6.578   430.426    ram/outputData_reg[0]_i_11_n_0
    SLICE_X50Y28         LUT6 (Prop_lut6_I5_O)        0.316   430.742 r  ram/outputData_reg[0]_i_4/O
                         net (fo=1, routed)           0.000   430.742    ram/outputData_reg[0]_i_4_n_0
    SLICE_X50Y28         MUXF7 (Prop_muxf7_I0_O)      0.241   430.983 r  ram/outputData_reg[0]_i_2/O
                         net (fo=1, routed)           0.000   430.983    ram/outputData_reg[0]_i_2_n_0
    SLICE_X50Y28         MUXF8 (Prop_muxf8_I0_O)      0.098   431.081 r  ram/outputData_reg[0]_i_1/O
                         net (fo=1, routed)           0.000   431.081    ram/data[0]
    SLICE_X50Y28         LDCE                                         r  ram/outputData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk fall edge)
                                                    200.000   200.000 f  
    Y9                                                0.000   200.000 f  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 f  clk_IBUF_inst/O
                         net (fo=2, routed)           5.580   206.999    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100   207.099 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.955   210.054    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.121   210.175 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.813   210.988    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X50Y28         LDCE                                         r  ram/outputData_reg[0]/G
                         clock pessimism              1.032   212.019    
                         time borrowed              200.280   412.299    
  -------------------------------------------------------------------
                         required time                        412.299    
                         arrival time                        -431.081    
  -------------------------------------------------------------------
                         slack                                -18.781    

Slack (VIOLATED) :        -18.182ns  (required time - arrival time)
  Source:                 ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            a/dataOut_reg/D
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (nibbler_clk rise@400.000ns - nibbler_clk fall@200.000ns)
  Data Path Delay:        10.462ns  (logic 1.082ns (10.343%)  route 9.380ns (89.658%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -7.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 405.170 - 400.000 ) 
    Source Clock Delay      (SCD):    12.676ns = ( 212.676 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    200.000   200.000 f  
    Y9                                                0.000   200.000 f  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   201.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.517   208.007    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   208.131 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.453   211.584    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   211.734 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.943   212.676    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X50Y28         LDCE                                         r  ram/outputData_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   200.280   412.956    
    SLICE_X50Y28                                      0.000   412.956 f  ram/outputData_reg[0]/D
    SLICE_X50Y28         LDCE (DToQ_ldce_D_Q)         0.338   413.294 f  ram/outputData_reg[0]/Q
                         net (fo=1, routed)           2.340   415.634    fetch/dataBus_OBUFT[3]_inst_i_1_0[0]
    SLICE_X111Y28        LUT6 (Prop_lut6_I0_O)        0.124   415.758 f  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.331   417.089    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124   417.213 f  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           3.654   420.867    fetch/dataBus_OBUF[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.124   420.991 f  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        1.074   422.064    fetch/ffOut_OBUF[0]
    SLICE_X110Y27        LUT3 (Prop_lut3_I0_O)        0.124   422.188 r  fetch/aluResult_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.799   422.988    fetch/aluResult_OBUF[0]_inst_i_4_n_0
    SLICE_X110Y28        LUT6 (Prop_lut6_I2_O)        0.124   423.112 r  fetch/aluResult_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.182   423.294    fetch/aluResult_OBUF[0]
    SLICE_X110Y28        LUT4 (Prop_lut4_I2_O)        0.124   423.418 r  fetch/dataOut_i_1/O
                         net (fo=1, routed)           0.000   423.418    a/dataOut_reg_3
    SLICE_X110Y28        FDRE                                         r  a/dataOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                    400.000   400.000 r  
    Y9                                                0.000   400.000 r  clk (IN)
                         net (fo=0)                   0.000   400.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   401.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972   403.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   403.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.687   405.170    a/clk_IBUF_BUFG
    SLICE_X110Y28        FDRE                                         r  a/dataOut_reg/C
                         clock pessimism              0.071   405.241    
                         clock uncertainty           -0.035   405.205    
    SLICE_X110Y28        FDRE (Setup_fdre_C_D)        0.031   405.236    a/dataOut_reg
  -------------------------------------------------------------------
                         required time                        405.236    
                         arrival time                        -423.418    
  -------------------------------------------------------------------
                         slack                                -18.182    

Slack (VIOLATED) :        -14.360ns  (required time - arrival time)
  Source:                 ram/data_reg[240][1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            ram/outputData_reg[1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk fall@200.000ns - nibbler_clk fall@200.000ns)
  Data Path Delay:        5.788ns  (logic 2.244ns (38.772%)  route 3.544ns (61.229%))
  Logic Levels:           9  (LUT6=3 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -8.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.965ns = ( 210.965 - 200.000 ) 
    Source Clock Delay      (SCD):    20.890ns = ( 220.890 - 200.000 ) 
    Clock Pessimism Removal (CPR):    1.032ns
  Time Borrowing:         
    Nominal pulse width:              200.000ns
    Library setup time:               0.280ns
    Computed max time borrow:         200.280ns
    Time borrowed from endpoint:      200.280ns
    Time given to startpoint:         200.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    200.000   200.000 f  
    Y9                                                0.000   200.000 f  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   201.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.517   208.007    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   208.131 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.219   210.350    fetch/orNotChipSelect
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.124   210.474 r  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         2.325   212.799    fetch/p_1_out
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.124   212.923 f  fetch/data_reg[237][3]_i_2/O
                         net (fo=106, routed)         6.820   219.744    programCounter/data_reg[394][3]
    SLICE_X78Y13         LUT5 (Prop_lut5_I1_O)        0.124   219.868 r  programCounter/data_reg[240][3]_i_1/O
                         net (fo=4, routed)           1.023   220.890    ram/outputData_reg[3]_i_1135_0[0]
    SLICE_X90Y13         LDCE                                         r  ram/data_reg[240][1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   199.959   420.849    
    SLICE_X90Y13                                      0.000   420.849 r  ram/data_reg[240][1]/D
    SLICE_X90Y13         LDCE (DToQ_ldce_D_Q)         0.496   421.345 r  ram/data_reg[240][1]/Q
                         net (fo=1, routed)           0.451   421.797    ram/data_reg_n_0_[240][1]
    SLICE_X91Y12         LUT6 (Prop_lut6_I5_O)        0.124   421.921 r  ram/outputData_reg[1]_i_1133/O
                         net (fo=1, routed)           0.000   421.921    ram/outputData_reg[1]_i_1133_n_0
    SLICE_X91Y12         MUXF7 (Prop_muxf7_I0_O)      0.238   422.159 r  ram/outputData_reg[1]_i_500/O
                         net (fo=1, routed)           0.000   422.159    ram/outputData_reg[1]_i_500_n_0
    SLICE_X91Y12         MUXF8 (Prop_muxf8_I0_O)      0.104   422.263 r  ram/outputData_reg[1]_i_182/O
                         net (fo=1, routed)           1.267   423.530    ram/outputData_reg[1]_i_182_n_0
    SLICE_X84Y6          LUT6 (Prop_lut6_I0_O)        0.316   423.846 r  ram/outputData_reg[1]_i_71/O
                         net (fo=1, routed)           0.000   423.846    ram/outputData_reg[1]_i_71_n_0
    SLICE_X84Y6          MUXF7 (Prop_muxf7_I1_O)      0.217   424.063 r  ram/outputData_reg[1]_i_31/O
                         net (fo=1, routed)           0.000   424.063    ram/outputData_reg[1]_i_31_n_0
    SLICE_X84Y6          MUXF8 (Prop_muxf8_I1_O)      0.094   424.157 r  ram/outputData_reg[1]_i_11/O
                         net (fo=1, routed)           1.825   425.982    ram/outputData_reg[1]_i_11_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.316   426.298 r  ram/outputData_reg[1]_i_4/O
                         net (fo=1, routed)           0.000   426.298    ram/outputData_reg[1]_i_4_n_0
    SLICE_X50Y27         MUXF7 (Prop_muxf7_I0_O)      0.241   426.539 r  ram/outputData_reg[1]_i_2/O
                         net (fo=1, routed)           0.000   426.539    ram/outputData_reg[1]_i_2_n_0
    SLICE_X50Y27         MUXF8 (Prop_muxf8_I0_O)      0.098   426.637 r  ram/outputData_reg[1]_i_1/O
                         net (fo=1, routed)           0.000   426.637    ram/data[1]
    SLICE_X50Y27         LDCE                                         r  ram/outputData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk fall edge)
                                                    200.000   200.000 f  
    Y9                                                0.000   200.000 f  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 f  clk_IBUF_inst/O
                         net (fo=2, routed)           5.580   206.999    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100   207.099 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.955   210.054    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.121   210.175 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.790   210.965    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X50Y27         LDCE                                         r  ram/outputData_reg[1]/G
                         clock pessimism              1.032   211.997    
                         time borrowed              200.280   412.277    
  -------------------------------------------------------------------
                         required time                        412.277    
                         arrival time                        -426.637    
  -------------------------------------------------------------------
                         slack                                -14.360    

Slack (VIOLATED) :        -14.199ns  (required time - arrival time)
  Source:                 ram/data_reg[240][3]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            ram/outputData_reg[3]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk fall@200.000ns - nibbler_clk fall@200.000ns)
  Data Path Delay:        5.590ns  (logic 2.230ns (39.894%)  route 3.360ns (60.107%))
  Logic Levels:           9  (LUT6=3 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -8.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.988ns = ( 210.988 - 200.000 ) 
    Source Clock Delay      (SCD):    20.890ns = ( 220.890 - 200.000 ) 
    Clock Pessimism Removal (CPR):    1.032ns
  Time Borrowing:         
    Nominal pulse width:              200.000ns
    Library setup time:               0.238ns
    Computed max time borrow:         200.238ns
    Time borrowed from endpoint:      200.238ns
    Time given to startpoint:         200.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    200.000   200.000 f  
    Y9                                                0.000   200.000 f  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   201.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.517   208.007    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   208.131 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.219   210.350    fetch/orNotChipSelect
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.124   210.474 r  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         2.325   212.799    fetch/p_1_out
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.124   212.923 f  fetch/data_reg[237][3]_i_2/O
                         net (fo=106, routed)         6.820   219.744    programCounter/data_reg[394][3]
    SLICE_X78Y13         LUT5 (Prop_lut5_I1_O)        0.124   219.868 r  programCounter/data_reg[240][3]_i_1/O
                         net (fo=4, routed)           1.023   220.890    ram/outputData_reg[3]_i_1135_0[0]
    SLICE_X90Y13         LDCE                                         r  ram/data_reg[240][3]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   199.976   420.866    
    SLICE_X90Y13                                      0.000   420.866 r  ram/data_reg[240][3]/D
    SLICE_X90Y13         LDCE (DToQ_ldce_D_Q)         0.479   421.345 r  ram/data_reg[240][3]/Q
                         net (fo=1, routed)           0.857   422.203    ram/data_reg_n_0_[240][3]
    SLICE_X83Y8          LUT6 (Prop_lut6_I5_O)        0.124   422.327 r  ram/outputData_reg[3]_i_1135/O
                         net (fo=1, routed)           0.000   422.327    ram/outputData_reg[3]_i_1135_n_0
    SLICE_X83Y8          MUXF7 (Prop_muxf7_I0_O)      0.238   422.565 r  ram/outputData_reg[3]_i_501/O
                         net (fo=1, routed)           0.000   422.565    ram/outputData_reg[3]_i_501_n_0
    SLICE_X83Y8          MUXF8 (Prop_muxf8_I0_O)      0.104   422.669 r  ram/outputData_reg[3]_i_183/O
                         net (fo=1, routed)           0.638   423.307    ram/outputData_reg[3]_i_183_n_0
    SLICE_X83Y7          LUT6 (Prop_lut6_I0_O)        0.316   423.623 r  ram/outputData_reg[3]_i_72/O
                         net (fo=1, routed)           0.000   423.623    ram/outputData_reg[3]_i_72_n_0
    SLICE_X83Y7          MUXF7 (Prop_muxf7_I1_O)      0.217   423.840 r  ram/outputData_reg[3]_i_32/O
                         net (fo=1, routed)           0.000   423.840    ram/outputData_reg[3]_i_32_n_0
    SLICE_X83Y7          MUXF8 (Prop_muxf8_I1_O)      0.094   423.934 r  ram/outputData_reg[3]_i_12/O
                         net (fo=1, routed)           1.865   425.798    ram/outputData_reg[3]_i_12_n_0
    SLICE_X51Y28         LUT6 (Prop_lut6_I5_O)        0.316   426.114 r  ram/outputData_reg[3]_i_5/O
                         net (fo=1, routed)           0.000   426.114    ram/outputData_reg[3]_i_5_n_0
    SLICE_X51Y28         MUXF7 (Prop_muxf7_I0_O)      0.238   426.352 r  ram/outputData_reg[3]_i_3/O
                         net (fo=1, routed)           0.000   426.352    ram/outputData_reg[3]_i_3_n_0
    SLICE_X51Y28         MUXF8 (Prop_muxf8_I0_O)      0.104   426.456 r  ram/outputData_reg[3]_i_1/O
                         net (fo=1, routed)           0.000   426.456    ram/data[3]
    SLICE_X51Y28         LDCE                                         r  ram/outputData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk fall edge)
                                                    200.000   200.000 f  
    Y9                                                0.000   200.000 f  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 f  clk_IBUF_inst/O
                         net (fo=2, routed)           5.580   206.999    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100   207.099 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.955   210.054    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.121   210.175 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.813   210.988    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X51Y28         LDCE                                         r  ram/outputData_reg[3]/G
                         clock pessimism              1.032   212.019    
                         time borrowed              200.238   412.257    
  -------------------------------------------------------------------
                         required time                        412.257    
                         arrival time                        -426.456    
  -------------------------------------------------------------------
                         slack                                -14.199    

Slack (VIOLATED) :        -13.773ns  (required time - arrival time)
  Source:                 ram/data_reg[239][2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            ram/outputData_reg[2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk fall@200.000ns - nibbler_clk fall@200.000ns)
  Data Path Delay:        5.503ns  (logic 2.203ns (40.031%)  route 3.300ns (59.969%))
  Logic Levels:           9  (LUT6=3 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -8.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.090ns = ( 211.090 - 200.000 ) 
    Source Clock Delay      (SCD):    20.699ns = ( 220.699 - 200.000 ) 
    Clock Pessimism Removal (CPR):    1.032ns
  Time Borrowing:         
    Nominal pulse width:              200.000ns
    Library setup time:               0.238ns
    Computed max time borrow:         200.238ns
    Time borrowed from endpoint:      200.238ns
    Time given to startpoint:         200.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    200.000   200.000 f  
    Y9                                                0.000   200.000 f  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   201.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.517   208.007    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   208.131 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.219   210.350    fetch/orNotChipSelect
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.124   210.474 r  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         2.325   212.799    fetch/p_1_out
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.124   212.923 f  fetch/data_reg[237][3]_i_2/O
                         net (fo=106, routed)         6.819   219.743    programCounter/data_reg[394][3]
    SLICE_X78Y13         LUT5 (Prop_lut5_I1_O)        0.124   219.867 r  programCounter/data_reg[239][3]_i_1/O
                         net (fo=4, routed)           0.833   220.699    ram/outputData_reg[3]_i_1142_3[0]
    SLICE_X81Y10         LDCE                                         r  ram/data_reg[239][2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   199.930   420.629    
    SLICE_X81Y10                                      0.000   420.629 r  ram/data_reg[239][2]/D
    SLICE_X81Y10         LDCE (DToQ_ldce_D_Q)         0.483   421.112 r  ram/data_reg[239][2]/Q
                         net (fo=1, routed)           0.823   421.935    ram/data_reg_n_0_[239][2]
    SLICE_X81Y8          LUT6 (Prop_lut6_I0_O)        0.124   422.059 r  ram/outputData_reg[2]_i_1138/O
                         net (fo=1, routed)           0.000   422.059    ram/outputData_reg[2]_i_1138_n_0
    SLICE_X81Y8          MUXF7 (Prop_muxf7_I1_O)      0.217   422.276 r  ram/outputData_reg[2]_i_501/O
                         net (fo=1, routed)           0.000   422.276    ram/outputData_reg[2]_i_501_n_0
    SLICE_X81Y8          MUXF8 (Prop_muxf8_I1_O)      0.094   422.370 r  ram/outputData_reg[2]_i_181/O
                         net (fo=1, routed)           0.934   423.305    ram/outputData_reg[2]_i_181_n_0
    SLICE_X81Y6          LUT6 (Prop_lut6_I1_O)        0.316   423.621 r  ram/outputData_reg[2]_i_71/O
                         net (fo=1, routed)           0.000   423.621    ram/outputData_reg[2]_i_71_n_0
    SLICE_X81Y6          MUXF7 (Prop_muxf7_I1_O)      0.217   423.838 r  ram/outputData_reg[2]_i_31/O
                         net (fo=1, routed)           0.000   423.838    ram/outputData_reg[2]_i_31_n_0
    SLICE_X81Y6          MUXF8 (Prop_muxf8_I1_O)      0.094   423.932 r  ram/outputData_reg[2]_i_11/O
                         net (fo=1, routed)           1.543   425.474    ram/outputData_reg[2]_i_11_n_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I5_O)        0.316   425.790 r  ram/outputData_reg[2]_i_4/O
                         net (fo=1, routed)           0.000   425.790    ram/outputData_reg[2]_i_4_n_0
    SLICE_X52Y29         MUXF7 (Prop_muxf7_I0_O)      0.238   426.028 r  ram/outputData_reg[2]_i_2/O
                         net (fo=1, routed)           0.000   426.028    ram/outputData_reg[2]_i_2_n_0
    SLICE_X52Y29         MUXF8 (Prop_muxf8_I0_O)      0.104   426.132 r  ram/outputData_reg[2]_i_1/O
                         net (fo=1, routed)           0.000   426.132    ram/data[2]
    SLICE_X52Y29         LDCE                                         r  ram/outputData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk fall edge)
                                                    200.000   200.000 f  
    Y9                                                0.000   200.000 f  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 f  clk_IBUF_inst/O
                         net (fo=2, routed)           5.580   206.999    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100   207.099 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.955   210.054    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.121   210.175 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.915   211.090    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X52Y29         LDCE                                         r  ram/outputData_reg[2]/G
                         clock pessimism              1.032   212.122    
                         time borrowed              200.238   412.360    
  -------------------------------------------------------------------
                         required time                        412.360    
                         arrival time                        -426.132    
  -------------------------------------------------------------------
                         slack                                -13.773    

Slack (VIOLATED) :        -13.066ns  (required time - arrival time)
  Source:                 ram/outputData_reg[2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            ram/data_reg[2535][2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk fall@200.000ns - nibbler_clk fall@200.000ns)
  Data Path Delay:        10.876ns  (logic 0.710ns (6.528%)  route 10.166ns (93.472%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -1.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.843ns = ( 209.843 - 200.000 ) 
    Source Clock Delay      (SCD):    12.803ns = ( 212.803 - 200.000 ) 
    Clock Pessimism Removal (CPR):    1.032ns
  Time Borrowing:         
    Nominal pulse width:              200.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         199.976ns
    Time borrowed from endpoint:      199.976ns
    Time given to startpoint:         199.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    200.000   200.000 f  
    Y9                                                0.000   200.000 f  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   201.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.517   208.007    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   208.131 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.453   211.584    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   211.734 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          1.069   212.803    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X52Y29         LDCE                                         r  ram/outputData_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   200.238   413.041    
    SLICE_X52Y29                                      0.000   413.041 r  ram/outputData_reg[2]/D
    SLICE_X52Y29         LDCE (DToQ_ldce_D_Q)         0.338   413.379 r  ram/outputData_reg[2]/Q
                         net (fo=1, routed)           2.276   415.655    fetch/dataBus_OBUFT[3]_inst_i_1_0[2]
    SLICE_X109Y29        LUT6 (Prop_lut6_I0_O)        0.124   415.779 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           1.453   417.233    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X112Y29        LUT2 (Prop_lut2_I0_O)        0.124   417.357 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=2, routed)           4.071   421.428    fetch/dataBus_OBUF[2]
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124   421.552 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4103, routed)        2.365   423.917    ram/D[2]
    SLICE_X58Y33         LDCE                                         r  ram/data_reg[2535][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk fall edge)
                                                    200.000   200.000 f  
    Y9                                                0.000   200.000 f  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 f  clk_IBUF_inst/O
                         net (fo=2, routed)           5.580   206.999    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100   207.099 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          0.584   207.684    fetch/orNotChipSelect
    SLICE_X108Y33        LUT2 (Prop_lut2_I0_O)        0.100   207.784 r  fetch/data_reg[2539][3]_i_3/O
                         net (fo=97, routed)          1.429   209.212    fetch/phaseOut_reg
    SLICE_X58Y33         LUT6 (Prop_lut6_I4_O)        0.100   209.312 r  fetch/data_reg[2535][3]_i_1/O
                         net (fo=4, routed)           0.530   209.843    ram/outputData_reg[3]_i_1590_3[0]
    SLICE_X58Y33         LDCE                                         r  ram/data_reg[2535][2]/G
                         clock pessimism              1.032   210.874    
                         time borrowed              199.976   410.850    
  -------------------------------------------------------------------
                         required time                        410.850    
                         arrival time                        -423.917    
  -------------------------------------------------------------------
                         slack                                -13.066    

Slack (VIOLATED) :        -12.999ns  (required time - arrival time)
  Source:                 ram/outputData_reg[2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            ram/data_reg[2543][2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk fall@200.000ns - nibbler_clk fall@200.000ns)
  Data Path Delay:        10.878ns  (logic 0.710ns (6.527%)  route 10.168ns (93.473%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -1.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.938ns = ( 209.938 - 200.000 ) 
    Source Clock Delay      (SCD):    12.803ns = ( 212.803 - 200.000 ) 
    Clock Pessimism Removal (CPR):    1.032ns
  Time Borrowing:         
    Nominal pulse width:              200.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         199.950ns
    Time borrowed from endpoint:      199.950ns
    Time given to startpoint:         199.950ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    200.000   200.000 f  
    Y9                                                0.000   200.000 f  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   201.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.517   208.007    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   208.131 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.453   211.584    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   211.734 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          1.069   212.803    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X52Y29         LDCE                                         r  ram/outputData_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   200.238   413.041    
    SLICE_X52Y29                                      0.000   413.041 r  ram/outputData_reg[2]/D
    SLICE_X52Y29         LDCE (DToQ_ldce_D_Q)         0.338   413.379 r  ram/outputData_reg[2]/Q
                         net (fo=1, routed)           2.276   415.655    fetch/dataBus_OBUFT[3]_inst_i_1_0[2]
    SLICE_X109Y29        LUT6 (Prop_lut6_I0_O)        0.124   415.779 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           1.453   417.233    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X112Y29        LUT2 (Prop_lut2_I0_O)        0.124   417.357 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=2, routed)           4.071   421.428    fetch/dataBus_OBUF[2]
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124   421.552 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4103, routed)        2.367   423.919    ram/D[2]
    SLICE_X57Y32         LDCE                                         r  ram/data_reg[2543][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk fall edge)
                                                    200.000   200.000 f  
    Y9                                                0.000   200.000 f  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 f  clk_IBUF_inst/O
                         net (fo=2, routed)           5.580   206.999    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100   207.099 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          0.584   207.684    fetch/orNotChipSelect
    SLICE_X108Y33        LUT2 (Prop_lut2_I0_O)        0.100   207.784 r  fetch/data_reg[2539][3]_i_3/O
                         net (fo=97, routed)          1.604   209.388    fetch/phaseOut_reg
    SLICE_X57Y32         LUT6 (Prop_lut6_I4_O)        0.100   209.488 r  fetch/data_reg[2543][3]_i_1/O
                         net (fo=4, routed)           0.451   209.938    ram/outputData_reg[3]_i_1592_3[0]
    SLICE_X57Y32         LDCE                                         r  ram/data_reg[2543][2]/G
                         clock pessimism              1.032   210.970    
                         time borrowed              199.950   410.920    
  -------------------------------------------------------------------
                         required time                        410.920    
                         arrival time                        -423.919    
  -------------------------------------------------------------------
                         slack                                -12.999    

Slack (VIOLATED) :        -12.983ns  (required time - arrival time)
  Source:                 ram/outputData_reg[2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            ram/data_reg[2530][2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk fall@200.000ns - nibbler_clk fall@200.000ns)
  Data Path Delay:        10.865ns  (logic 0.710ns (6.535%)  route 10.155ns (93.465%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -1.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.961ns = ( 209.961 - 200.000 ) 
    Source Clock Delay      (SCD):    12.803ns = ( 212.803 - 200.000 ) 
    Clock Pessimism Removal (CPR):    1.032ns
  Time Borrowing:         
    Nominal pulse width:              200.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         199.930ns
    Time borrowed from endpoint:      199.930ns
    Time given to startpoint:         199.930ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    200.000   200.000 f  
    Y9                                                0.000   200.000 f  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   201.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.517   208.007    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   208.131 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.453   211.584    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   211.734 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          1.069   212.803    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X52Y29         LDCE                                         r  ram/outputData_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   200.238   413.041    
    SLICE_X52Y29                                      0.000   413.041 r  ram/outputData_reg[2]/D
    SLICE_X52Y29         LDCE (DToQ_ldce_D_Q)         0.338   413.379 r  ram/outputData_reg[2]/Q
                         net (fo=1, routed)           2.276   415.655    fetch/dataBus_OBUFT[3]_inst_i_1_0[2]
    SLICE_X109Y29        LUT6 (Prop_lut6_I0_O)        0.124   415.779 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           1.453   417.233    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X112Y29        LUT2 (Prop_lut2_I0_O)        0.124   417.357 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=2, routed)           4.071   421.428    fetch/dataBus_OBUF[2]
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124   421.552 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4103, routed)        2.354   423.906    ram/D[2]
    SLICE_X59Y35         LDCE                                         r  ram/data_reg[2530][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk fall edge)
                                                    200.000   200.000 f  
    Y9                                                0.000   200.000 f  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 f  clk_IBUF_inst/O
                         net (fo=2, routed)           5.580   206.999    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100   207.099 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          0.584   207.684    fetch/orNotChipSelect
    SLICE_X108Y33        LUT2 (Prop_lut2_I0_O)        0.100   207.784 r  fetch/data_reg[2539][3]_i_3/O
                         net (fo=97, routed)          1.551   209.334    fetch/phaseOut_reg
    SLICE_X59Y35         LUT6 (Prop_lut6_I4_O)        0.100   209.434 r  fetch/data_reg[2530][3]_i_1/O
                         net (fo=4, routed)           0.527   209.961    ram/outputData_reg[3]_i_1589_2[0]
    SLICE_X59Y35         LDCE                                         r  ram/data_reg[2530][2]/G
                         clock pessimism              1.032   210.993    
                         time borrowed              199.930   410.923    
  -------------------------------------------------------------------
                         required time                        410.923    
                         arrival time                        -423.906    
  -------------------------------------------------------------------
                         slack                                -12.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.826ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            ram/data_reg[3752][1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        17.804ns  (logic 2.004ns (11.254%)  route 15.801ns (88.746%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        18.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    18.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.580     6.999    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     7.099 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.955    10.054    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.121    10.175 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          3.066    13.241    fetch/instr_reg[3]_0
    SLICE_X113Y28        LUT4 (Prop_lut4_I0_O)        0.263    13.504 r  fetch/dataBus_OBUFT[1]_inst_i_5/O
                         net (fo=2, routed)           1.515    15.018    fetch/dataBus_TRI[1]
    SLICE_X113Y28        LUT2 (Prop_lut2_I1_O)        0.100    15.118 f  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, routed)        2.686    17.804    ram/D[1]
    SLICE_X51Y23         LDCE                                         f  ram/data_reg[3752][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           6.517     8.007    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124     8.131 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.219    10.350    fetch/orNotChipSelect
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.474 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         0.991    11.466    fetch/p_1_out
    SLICE_X54Y36         LUT4 (Prop_lut4_I0_O)        0.124    11.590 f  fetch/data_reg[3870][3]_i_3/O
                         net (fo=175, routed)         6.019    17.609    programCounter/data_reg[3799][3]
    SLICE_X51Y23         LUT5 (Prop_lut5_I1_O)        0.124    17.733 f  programCounter/data_reg[3752][3]_i_1/O
                         net (fo=4, routed)           0.683    18.415    ram/outputData_reg[3]_i_1769_0[0]
    SLICE_X51Y23         LDCE                                         f  ram/data_reg[3752][1]/G
                         clock pessimism              0.000    18.415    
                         clock uncertainty            0.035    18.451    
    SLICE_X51Y23         LDCE (Hold_ldce_G_D)         0.180    18.631    ram/data_reg[3752][1]
  -------------------------------------------------------------------
                         required time                        -18.631    
                         arrival time                          17.804    
  -------------------------------------------------------------------
                         slack                                 -0.826    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            ram/data_reg[3712][3]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        17.895ns  (logic 2.162ns (12.080%)  route 15.733ns (87.920%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        17.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    17.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.580     6.999    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     7.099 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.955    10.054    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.121    10.175 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          3.441    13.617    fetch/instr_reg[3]_0
    SLICE_X113Y29        LUT4 (Prop_lut4_I0_O)        0.258    13.875 r  fetch/dataBus_OBUFT[3]_inst_i_5/O
                         net (fo=4, routed)           1.404    15.278    fetch/dataBus_TRI[3]
    SLICE_X112Y30        LUT2 (Prop_lut2_I1_O)        0.263    15.541 f  fetch/ffOut_OBUFT[3]_inst_i_1/O
                         net (fo=4097, routed)        2.354    17.895    ram/D[3]
    SLICE_X63Y24         LDCE                                         f  ram/data_reg[3712][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           6.517     8.007    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124     8.131 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.219    10.350    fetch/orNotChipSelect
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.474 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         0.991    11.466    fetch/p_1_out
    SLICE_X54Y36         LUT4 (Prop_lut4_I0_O)        0.124    11.590 f  fetch/data_reg[3870][3]_i_3/O
                         net (fo=175, routed)         5.401    16.990    programCounter/data_reg[3799][3]
    SLICE_X63Y24         LUT5 (Prop_lut5_I1_O)        0.124    17.114 f  programCounter/data_reg[3712][3]_i_1/O
                         net (fo=4, routed)           0.527    17.641    ram/outputData_reg[3]_i_1775_0[0]
    SLICE_X63Y24         LDCE                                         f  ram/data_reg[3712][3]/G
                         clock pessimism              0.000    17.641    
                         clock uncertainty            0.035    17.676    
    SLICE_X63Y24         LDCE (Hold_ldce_G_D)         0.199    17.875    ram/data_reg[3712][3]
  -------------------------------------------------------------------
                         required time                        -17.875    
                         arrival time                          17.895    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            ram/data_reg[2051][3]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        17.617ns  (logic 2.162ns (12.271%)  route 15.455ns (87.729%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        17.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    17.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.580     6.999    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     7.099 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.955    10.054    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.121    10.175 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          3.441    13.617    fetch/instr_reg[3]_0
    SLICE_X113Y29        LUT4 (Prop_lut4_I0_O)        0.258    13.875 r  fetch/dataBus_OBUFT[3]_inst_i_5/O
                         net (fo=4, routed)           1.404    15.278    fetch/dataBus_TRI[3]
    SLICE_X112Y30        LUT2 (Prop_lut2_I1_O)        0.263    15.541 f  fetch/ffOut_OBUFT[3]_inst_i_1/O
                         net (fo=4097, routed)        2.075    17.617    ram/D[3]
    SLICE_X95Y50         LDCE                                         f  ram/data_reg[2051][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           6.517     8.007    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124     8.131 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.219    10.350    fetch/orNotChipSelect
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.474 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         2.017    12.491    fetch/p_1_out
    SLICE_X85Y49         LUT4 (Prop_lut4_I1_O)        0.124    12.615 r  fetch/data_reg[2243][3]_i_2/O
                         net (fo=67, routed)          4.007    16.622    programCounter/data_reg[2243][3]
    SLICE_X95Y50         LUT5 (Prop_lut5_I4_O)        0.124    16.746 f  programCounter/data_reg[2051][3]_i_1/O
                         net (fo=4, routed)           0.614    17.360    ram/outputData_reg[3]_i_1613_0[0]
    SLICE_X95Y50         LDCE                                         f  ram/data_reg[2051][3]/G
                         clock pessimism              0.000    17.360    
                         clock uncertainty            0.035    17.395    
    SLICE_X95Y50         LDCE (Hold_ldce_G_D)         0.199    17.594    ram/data_reg[2051][3]
  -------------------------------------------------------------------
                         required time                        -17.594    
                         arrival time                          17.617    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            ram/data_reg[739][0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        18.188ns  (logic 2.162ns (11.885%)  route 16.026ns (88.115%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        17.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    17.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.580     6.999    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     7.099 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.955    10.054    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.121    10.175 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          3.066    13.241    fetch/instr_reg[3]_0
    SLICE_X113Y28        LUT4 (Prop_lut4_I0_O)        0.258    13.499 r  fetch/dataBus_OBUFT[0]_inst_i_5/O
                         net (fo=2, routed)           1.376    14.875    fetch/dataBus_TRI[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I1_O)        0.263    15.138 f  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        3.050    18.188    ram/D[0]
    SLICE_X22Y26         LDCE                                         f  ram/data_reg[739][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           6.517     8.007    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124     8.131 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.535    10.666    fetch/orNotChipSelect
    SLICE_X54Y27         LUT2 (Prop_lut2_I0_O)        0.149    10.815 f  fetch/data_reg[514][3]_i_2/O
                         net (fo=72, routed)          1.776    12.590    fetch/data_reg[514][3]_i_2_n_0
    SLICE_X42Y18         LUT4 (Prop_lut4_I1_O)        0.381    12.971 f  fetch/data_reg[551][3]_i_3/O
                         net (fo=120, routed)         3.781    16.752    programCounter/data_reg[959][3]
    SLICE_X25Y26         LUT6 (Prop_lut6_I4_O)        0.328    17.080 f  programCounter/data_reg[739][3]_i_1/O
                         net (fo=4, routed)           0.761    17.841    ram/outputData_reg[3]_i_1011_3[0]
    SLICE_X22Y26         LDCE                                         f  ram/data_reg[739][0]/G
                         clock pessimism              0.000    17.841    
                         clock uncertainty            0.035    17.877    
    SLICE_X22Y26         LDCE (Hold_ldce_G_D)         0.243    18.120    ram/data_reg[739][0]
  -------------------------------------------------------------------
                         required time                        -18.120    
                         arrival time                          18.188    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            ram/data_reg[907][0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        18.204ns  (logic 2.162ns (11.875%)  route 16.043ns (88.125%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        17.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    17.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.580     6.999    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     7.099 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.955    10.054    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.121    10.175 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          3.066    13.241    fetch/instr_reg[3]_0
    SLICE_X113Y28        LUT4 (Prop_lut4_I0_O)        0.258    13.499 r  fetch/dataBus_OBUFT[0]_inst_i_5/O
                         net (fo=2, routed)           1.376    14.875    fetch/dataBus_TRI[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I1_O)        0.263    15.138 f  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        3.067    18.204    ram/D[0]
    SLICE_X64Y6          LDCE                                         f  ram/data_reg[907][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           6.517     8.007    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124     8.131 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.535    10.666    fetch/orNotChipSelect
    SLICE_X54Y27         LUT2 (Prop_lut2_I0_O)        0.149    10.815 f  fetch/data_reg[514][3]_i_2/O
                         net (fo=72, routed)          1.776    12.590    fetch/data_reg[514][3]_i_2_n_0
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.355    12.945 f  fetch/data_reg[580][3]_i_2/O
                         net (fo=166, routed)         4.188    17.133    programCounter/data_reg[926][3]
    SLICE_X64Y6          LUT6 (Prop_lut6_I0_O)        0.124    17.257 f  programCounter/data_reg[907][3]_i_1/O
                         net (fo=4, routed)           0.648    17.905    ram/outputData_reg[3]_i_941_3[0]
    SLICE_X64Y6          LDCE                                         f  ram/data_reg[907][0]/G
                         clock pessimism              0.000    17.905    
                         clock uncertainty            0.035    17.941    
    SLICE_X64Y6          LDCE (Hold_ldce_G_D)         0.192    18.133    ram/data_reg[907][0]
  -------------------------------------------------------------------
                         required time                        -18.133    
                         arrival time                          18.204    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            ram/data_reg[454][3]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        18.545ns  (logic 2.162ns (11.656%)  route 16.384ns (88.344%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        18.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    18.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.580     6.999    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     7.099 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.955    10.054    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.121    10.175 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          3.441    13.617    fetch/instr_reg[3]_0
    SLICE_X113Y29        LUT4 (Prop_lut4_I0_O)        0.258    13.875 r  fetch/dataBus_OBUFT[3]_inst_i_5/O
                         net (fo=4, routed)           1.404    15.278    fetch/dataBus_TRI[3]
    SLICE_X112Y30        LUT2 (Prop_lut2_I1_O)        0.263    15.541 f  fetch/ffOut_OBUFT[3]_inst_i_1/O
                         net (fo=4097, routed)        3.004    18.545    ram/D[3]
    SLICE_X20Y33         LDCE                                         f  ram/data_reg[454][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           6.517     8.007    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124     8.131 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.219    10.350    fetch/orNotChipSelect
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.474 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         2.325    12.799    fetch/p_1_out
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.150    12.949 r  fetch/data_reg[267][3]_i_3/O
                         net (fo=145, routed)         4.132    17.081    programCounter/data_reg[504][3]
    SLICE_X20Y33         LUT5 (Prop_lut5_I1_O)        0.326    17.407 f  programCounter/data_reg[454][3]_i_1/O
                         net (fo=4, routed)           0.782    18.190    ram/outputData_reg[3]_i_1084_2[0]
    SLICE_X20Y33         LDCE                                         f  ram/data_reg[454][3]/G
                         clock pessimism              0.000    18.190    
                         clock uncertainty            0.035    18.225    
    SLICE_X20Y33         LDCE (Hold_ldce_G_D)         0.246    18.471    ram/data_reg[454][3]
  -------------------------------------------------------------------
                         required time                        -18.471    
                         arrival time                          18.545    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            ram/data_reg[901][0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        18.206ns  (logic 2.162ns (11.874%)  route 16.044ns (88.126%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        17.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    17.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.580     6.999    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     7.099 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.955    10.054    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.121    10.175 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          3.066    13.241    fetch/instr_reg[3]_0
    SLICE_X113Y28        LUT4 (Prop_lut4_I0_O)        0.258    13.499 r  fetch/dataBus_OBUFT[0]_inst_i_5/O
                         net (fo=2, routed)           1.376    14.875    fetch/dataBus_TRI[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I1_O)        0.263    15.138 f  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        3.068    18.206    ram/D[0]
    SLICE_X64Y5          LDCE                                         f  ram/data_reg[901][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           6.517     8.007    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124     8.131 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.535    10.666    fetch/orNotChipSelect
    SLICE_X54Y27         LUT2 (Prop_lut2_I0_O)        0.149    10.815 f  fetch/data_reg[514][3]_i_2/O
                         net (fo=72, routed)          1.776    12.590    fetch/data_reg[514][3]_i_2_n_0
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.355    12.945 f  fetch/data_reg[580][3]_i_2/O
                         net (fo=166, routed)         4.175    17.121    programCounter/data_reg[926][3]
    SLICE_X64Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.245 f  programCounter/data_reg[901][3]_i_1/O
                         net (fo=4, routed)           0.648    17.893    ram/outputData_reg[3]_i_940_1[0]
    SLICE_X64Y5          LDCE                                         f  ram/data_reg[901][0]/G
                         clock pessimism              0.000    17.893    
                         clock uncertainty            0.035    17.929    
    SLICE_X64Y5          LDCE (Hold_ldce_G_D)         0.192    18.121    ram/data_reg[901][0]
  -------------------------------------------------------------------
                         required time                        -18.121    
                         arrival time                          18.206    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            ram/data_reg[1153][0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        17.865ns  (logic 2.162ns (12.100%)  route 15.704ns (87.900%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        17.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    17.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.580     6.999    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     7.099 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.955    10.054    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.121    10.175 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          3.066    13.241    fetch/instr_reg[3]_0
    SLICE_X113Y28        LUT4 (Prop_lut4_I0_O)        0.258    13.499 r  fetch/dataBus_OBUFT[0]_inst_i_5/O
                         net (fo=2, routed)           1.376    14.875    fetch/dataBus_TRI[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I1_O)        0.263    15.138 f  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        2.728    17.865    ram/D[0]
    SLICE_X12Y29         LDCE                                         f  ram/data_reg[1153][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           6.517     8.007    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124     8.131 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.219    10.350    fetch/orNotChipSelect
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.474 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         2.453    12.927    fetch/p_1_out
    SLICE_X20Y46         LUT4 (Prop_lut4_I1_O)        0.124    13.051 r  fetch/data_reg[1152][3]_i_2/O
                         net (fo=64, routed)          3.653    16.704    programCounter/data_reg[1215][3]
    SLICE_X12Y29         LUT5 (Prop_lut5_I1_O)        0.124    16.828 f  programCounter/data_reg[1153][3]_i_1/O
                         net (fo=4, routed)           0.667    17.495    ram/outputData_reg[3]_i_1388_1[0]
    SLICE_X12Y29         LDCE                                         f  ram/data_reg[1153][0]/G
                         clock pessimism              0.000    17.495    
                         clock uncertainty            0.035    17.531    
    SLICE_X12Y29         LDCE (Hold_ldce_G_D)         0.243    17.774    ram/data_reg[1153][0]
  -------------------------------------------------------------------
                         required time                        -17.774    
                         arrival time                          17.865    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            ram/data_reg[2194][0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        17.910ns  (logic 2.162ns (12.070%)  route 15.748ns (87.930%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        17.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    17.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.580     6.999    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     7.099 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.955    10.054    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.121    10.175 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          3.066    13.241    fetch/instr_reg[3]_0
    SLICE_X113Y28        LUT4 (Prop_lut4_I0_O)        0.258    13.499 r  fetch/dataBus_OBUFT[0]_inst_i_5/O
                         net (fo=2, routed)           1.376    14.875    fetch/dataBus_TRI[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I1_O)        0.263    15.138 f  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        2.772    17.910    ram/D[0]
    SLICE_X92Y65         LDCE                                         f  ram/data_reg[2194][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           6.517     8.007    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124     8.131 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.219    10.350    fetch/orNotChipSelect
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.474 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         1.088    11.562    fetch/p_1_out
    SLICE_X52Y34         LUT4 (Prop_lut4_I1_O)        0.124    11.686 r  fetch/data_reg[2239][3]_i_4/O
                         net (fo=64, routed)          5.106    16.792    programCounter/data_reg[2239][3]
    SLICE_X92Y65         LUT5 (Prop_lut5_I4_O)        0.124    16.916 f  programCounter/data_reg[2194][3]_i_1/O
                         net (fo=4, routed)           0.619    17.535    ram/outputData_reg[3]_i_1641_1[0]
    SLICE_X92Y65         LDCE                                         f  ram/data_reg[2194][0]/G
                         clock pessimism              0.000    17.535    
                         clock uncertainty            0.035    17.570    
    SLICE_X92Y65         LDCE (Hold_ldce_G_D)         0.243    17.813    ram/data_reg[2194][0]
  -------------------------------------------------------------------
                         required time                        -17.813    
                         arrival time                          17.910    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            ram/data_reg[458][3]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        18.567ns  (logic 2.162ns (11.643%)  route 16.405ns (88.357%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        18.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    18.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.580     6.999    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     7.099 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.955    10.054    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.121    10.175 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          3.441    13.617    fetch/instr_reg[3]_0
    SLICE_X113Y29        LUT4 (Prop_lut4_I0_O)        0.258    13.875 r  fetch/dataBus_OBUFT[3]_inst_i_5/O
                         net (fo=4, routed)           1.404    15.278    fetch/dataBus_TRI[3]
    SLICE_X112Y30        LUT2 (Prop_lut2_I1_O)        0.263    15.541 f  fetch/ffOut_OBUFT[3]_inst_i_1/O
                         net (fo=4097, routed)        3.025    18.567    ram/D[3]
    SLICE_X22Y32         LDCE                                         f  ram/data_reg[458][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           6.517     8.007    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124     8.131 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.219    10.350    fetch/orNotChipSelect
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.474 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         2.325    12.799    fetch/p_1_out
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.150    12.949 r  fetch/data_reg[267][3]_i_3/O
                         net (fo=145, routed)         4.153    17.102    programCounter/data_reg[504][3]
    SLICE_X22Y32         LUT5 (Prop_lut5_I1_O)        0.326    17.428 f  programCounter/data_reg[458][3]_i_1/O
                         net (fo=4, routed)           0.759    18.187    ram/outputData_reg[3]_i_1085_2[0]
    SLICE_X22Y32         LDCE                                         f  ram/data_reg[458][3]/G
                         clock pessimism              0.000    18.187    
                         clock uncertainty            0.035    18.223    
    SLICE_X22Y32         LDCE (Hold_ldce_G_D)         0.246    18.469    ram/data_reg[458][3]
  -------------------------------------------------------------------
                         required time                        -18.469    
                         arrival time                          18.567    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nibbler_clk
Waveform(ns):       { 0.000 200.000 }
Period(ns):         400.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         400.000     397.845    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         400.000     399.000    SLICE_X110Y28  a/dataOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         400.000     399.000    SLICE_X108Y33  fetch/instr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         400.000     399.000    SLICE_X108Y33  fetch/instr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         400.000     399.000    SLICE_X108Y33  fetch/instr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         400.000     399.000    SLICE_X108Y33  fetch/instr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         400.000     399.000    SLICE_X50Y30   fetch/operand_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         400.000     399.000    SLICE_X56Y45   fetch/operand_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         400.000     399.000    SLICE_X59Y39   fetch/operand_reg[0]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         400.000     399.000    SLICE_X61Y55   fetch/operand_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         200.000     199.500    SLICE_X110Y28  a/dataOut_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         200.000     199.500    SLICE_X110Y28  a/dataOut_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         200.000     199.500    SLICE_X108Y33  fetch/instr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         200.000     199.500    SLICE_X108Y33  fetch/instr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         200.000     199.500    SLICE_X108Y33  fetch/instr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         200.000     199.500    SLICE_X108Y33  fetch/instr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         200.000     199.500    SLICE_X108Y33  fetch/instr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         200.000     199.500    SLICE_X108Y33  fetch/instr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         200.000     199.500    SLICE_X108Y33  fetch/instr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         200.000     199.500    SLICE_X108Y33  fetch/instr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         200.000     199.500    SLICE_X110Y28  a/dataOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         200.000     199.500    SLICE_X110Y28  a/dataOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         200.000     199.500    SLICE_X108Y33  fetch/instr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         200.000     199.500    SLICE_X108Y33  fetch/instr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         200.000     199.500    SLICE_X108Y33  fetch/instr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         200.000     199.500    SLICE_X108Y33  fetch/instr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         200.000     199.500    SLICE_X108Y33  fetch/instr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         200.000     199.500    SLICE_X108Y33  fetch/instr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         200.000     199.500    SLICE_X108Y33  fetch/instr_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         200.000     199.500    SLICE_X108Y33  fetch/instr_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            aluResult[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.398ns  (logic 4.351ns (28.258%)  route 11.047ns (71.742%))
  Logic Levels:           8  (IBUF=1 LUT2=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 f  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, routed)           2.181     3.156    fetch/pushbuttons_IBUF[2]
    SLICE_X109Y29        LUT6 (Prop_lut6_I2_O)        0.124     3.280 f  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           1.453     4.734    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X112Y29        LUT2 (Prop_lut2_I0_O)        0.124     4.858 f  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=2, routed)           4.071     8.929    fetch/dataBus_OBUF[2]
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124     9.053 f  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4103, routed)        0.670     9.723    fetch/ffOut_OBUF[2]
    SLICE_X109Y29        LUT2 (Prop_lut2_I1_O)        0.124     9.847 r  fetch/aluResult_OBUF[2]_inst_i_8/O
                         net (fo=1, routed)           0.814    10.661    fetch/aluResult_OBUF[2]_inst_i_8_n_0
    SLICE_X108Y27        LUT6 (Prop_lut6_I2_O)        0.124    10.785 r  fetch/aluResult_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.162    10.946    fetch/aluResult_OBUF[2]_inst_i_4_n_0
    SLICE_X108Y27        LUT6 (Prop_lut6_I2_O)        0.124    11.070 r  fetch/aluResult_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.696    12.767    aluResult_OBUF[2]
    Y18                  OBUF (Prop_obuf_I_O)         2.631    15.398 r  aluResult_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.398    aluResult[2]
    Y18                                                               r  aluResult[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            aluResult[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.328ns  (logic 4.230ns (27.595%)  route 11.098ns (72.405%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 f  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, routed)           2.181     3.156    fetch/pushbuttons_IBUF[2]
    SLICE_X109Y29        LUT6 (Prop_lut6_I2_O)        0.124     3.280 f  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           1.453     4.734    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X112Y29        LUT2 (Prop_lut2_I0_O)        0.124     4.858 f  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=2, routed)           4.071     8.929    fetch/dataBus_OBUF[2]
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124     9.053 f  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4103, routed)        1.260    10.313    fetch/ffOut_OBUF[2]
    SLICE_X106Y27        LUT6 (Prop_lut6_I1_O)        0.124    10.437 r  fetch/aluResult_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.448    10.886    fetch/aluResult_OBUF[3]_inst_i_4_n_0
    SLICE_X112Y27        LUT6 (Prop_lut6_I2_O)        0.124    11.010 r  fetch/aluResult_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           1.684    12.694    aluResult_OBUF[3]
    AA19                 OBUF (Prop_obuf_I_O)         2.634    15.328 r  aluResult_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.328    aluResult[3]
    AA19                                                              r  aluResult[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            aluResult[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.909ns  (logic 4.185ns (28.071%)  route 10.724ns (71.929%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, routed)           1.809     2.742    fetch/pushbuttons_IBUF[0]
    SLICE_X111Y28        LUT6 (Prop_lut6_I2_O)        0.124     2.866 f  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.331     4.196    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124     4.320 f  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           3.654     7.974    fetch/dataBus_OBUF[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.124     8.098 f  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        1.074     9.172    fetch/ffOut_OBUF[0]
    SLICE_X110Y27        LUT3 (Prop_lut3_I0_O)        0.124     9.296 r  fetch/aluResult_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.799    10.095    fetch/aluResult_OBUF[0]_inst_i_4_n_0
    SLICE_X110Y28        LUT6 (Prop_lut6_I2_O)        0.124    10.219 r  fetch/aluResult_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           2.058    12.277    aluResult_OBUF[0]
    W17                  OBUF (Prop_obuf_I_O)         2.632    14.909 r  aluResult_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.909    aluResult[0]
    W17                                                               r  aluResult[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            ffOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.897ns  (logic 3.988ns (26.768%)  route 10.909ns (73.232%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, routed)           2.181     3.156    fetch/pushbuttons_IBUF[2]
    SLICE_X109Y29        LUT6 (Prop_lut6_I2_O)        0.124     3.280 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           1.453     4.734    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X112Y29        LUT2 (Prop_lut2_I0_O)        0.124     4.858 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=2, routed)           4.071     8.929    fetch/dataBus_OBUF[2]
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124     9.053 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4103, routed)        3.204    12.257    ffOut_OBUF[2]
    AA21                 OBUFT (Prop_obuft_I_O)       2.640    14.897 r  ffOut_OBUFT[2]_inst/O
                         net (fo=0)                   0.000    14.897    ffOut[2]
    AA21                                                              r  ffOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            aluResult[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.829ns  (logic 4.305ns (29.032%)  route 10.524ns (70.968%))
  Logic Levels:           8  (IBUF=1 LUT2=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, routed)           1.809     2.742    fetch/pushbuttons_IBUF[0]
    SLICE_X111Y28        LUT6 (Prop_lut6_I2_O)        0.124     2.866 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.331     4.196    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124     4.320 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           3.654     7.974    fetch/dataBus_OBUF[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.124     8.098 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        0.550     8.648    a/ffOut_OBUF[0]
    SLICE_X113Y25        LUT2 (Prop_lut2_I1_O)        0.124     8.772 f  a/aluResult_OBUF[2]_inst_i_9/O
                         net (fo=3, routed)           0.634     9.406    fetch/aluResult_OBUF[0]_inst_i_1_0
    SLICE_X111Y27        LUT6 (Prop_lut6_I4_O)        0.124     9.530 r  fetch/aluResult_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.298     9.828    fetch/aluResult_OBUF[1]_inst_i_6_n_0
    SLICE_X109Y27        LUT6 (Prop_lut6_I5_O)        0.124     9.952 r  fetch/aluResult_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.249    12.201    aluResult_OBUF[1]
    AA18                 OBUF (Prop_obuf_I_O)         2.628    14.829 r  aluResult_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.829    aluResult[1]
    AA18                                                              r  aluResult[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[3]
                            (input port)
  Destination:            ffOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.653ns  (logic 3.966ns (27.067%)  route 10.687ns (72.933%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  pushbuttons[3] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  pushbuttons_IBUF[3]_inst/O
                         net (fo=1, routed)           3.541     4.485    fetch/pushbuttons_IBUF[3]
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.609 r  fetch/dataBus_OBUFT[3]_inst_i_3/O
                         net (fo=2, routed)           1.988     6.597    fetch/dataBus_OBUFT[3]_inst_i_3_n_0
    SLICE_X109Y28        LUT2 (Prop_lut2_I0_O)        0.124     6.721 r  fetch/dataBus_OBUFT[3]_inst_i_1_replica/O
                         net (fo=2, routed)           3.213     9.935    fetch/dataBus_OBUF[3]_repN
    SLICE_X112Y30        LUT2 (Prop_lut2_I0_O)        0.124    10.059 r  fetch/ffOut_OBUFT[3]_inst_i_1/O
                         net (fo=4097, routed)        1.944    12.003    ffOut_OBUF[3]
    AB22                 OBUFT (Prop_obuft_I_O)       2.650    14.653 r  ffOut_OBUFT[3]_inst/O
                         net (fo=0)                   0.000    14.653    ffOut[3]
    AB22                                                              r  ffOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            ffOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.528ns  (logic 3.929ns (29.042%)  route 9.599ns (70.958%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, routed)           1.809     2.742    fetch/pushbuttons_IBUF[0]
    SLICE_X111Y28        LUT6 (Prop_lut6_I2_O)        0.124     2.866 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.331     4.196    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124     4.320 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           3.654     7.974    fetch/dataBus_OBUF[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.124     8.098 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        2.806    10.904    ffOut_OBUF[0]
    Y20                  OBUFT (Prop_obuft_I_O)       2.624    13.528 r  ffOut_OBUFT[0]_inst/O
                         net (fo=0)                   0.000    13.528    ffOut[0]
    Y20                                                               r  ffOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[1]
                            (input port)
  Destination:            ffOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.135ns  (logic 3.981ns (30.308%)  route 9.154ns (69.692%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  pushbuttons[1] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  pushbuttons_IBUF[1]_inst/O
                         net (fo=1, routed)           1.654     2.612    fetch/pushbuttons_IBUF[1]
    SLICE_X112Y28        LUT6 (Prop_lut6_I2_O)        0.124     2.736 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           1.434     4.170    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X112Y28        LUT2 (Prop_lut2_I0_O)        0.124     4.294 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, routed)           3.547     7.841    fetch/dataBus_OBUF[1]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.124     7.965 r  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, routed)        2.519    10.484    ffOut_OBUF[1]
    AB21                 OBUFT (Prop_obuft_I_O)       2.651    13.135 r  ffOut_OBUFT[1]_inst/O
                         net (fo=0)                   0.000    13.135    ffOut[1]
    AB21                                                              r  ffOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            dataBus[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.365ns  (logic 3.853ns (33.905%)  route 7.512ns (66.095%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, routed)           2.181     3.156    fetch/pushbuttons_IBUF[2]
    SLICE_X109Y29        LUT6 (Prop_lut6_I2_O)        0.124     3.280 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           1.453     4.734    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X112Y29        LUT2 (Prop_lut2_I0_O)        0.124     4.858 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=2, routed)           3.878     8.735    dataBus_OBUF[2]
    AB19                 OBUFT (Prop_obuft_I_O)       2.630    11.365 r  dataBus_OBUFT[2]_inst/O
                         net (fo=0)                   0.000    11.365    dataBus[2]
    AB19                                                              r  dataBus[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[3]
                            (input port)
  Destination:            dataBus[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.334ns  (logic 3.818ns (33.684%)  route 7.516ns (66.316%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  pushbuttons[3] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  pushbuttons_IBUF[3]_inst/O
                         net (fo=1, routed)           3.541     4.485    fetch/pushbuttons_IBUF[3]
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.609 r  fetch/dataBus_OBUFT[3]_inst_i_3/O
                         net (fo=2, routed)           2.130     6.739    fetch/dataBus_OBUFT[3]_inst_i_3_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.124     6.863 r  fetch/dataBus_OBUFT[3]_inst_i_1/O
                         net (fo=2, routed)           1.845     8.708    dataBus_OBUF[3]
    Y21                  OBUFT (Prop_obuft_I_O)       2.625    11.334 r  dataBus_OBUFT[3]_inst/O
                         net (fo=0)                   0.000    11.334    dataBus[3]
    Y21                                                               r  dataBus[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pushbuttons[1]
                            (input port)
  Destination:            dataBus[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.579ns  (logic 1.434ns (40.064%)  route 2.145ns (59.936%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  pushbuttons[1] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  pushbuttons_IBUF[1]_inst/O
                         net (fo=1, routed)           0.665     0.852    fetch/pushbuttons_IBUF[1]
    SLICE_X112Y28        LUT6 (Prop_lut6_I2_O)        0.045     0.897 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           0.621     1.518    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X112Y28        LUT2 (Prop_lut2_I0_O)        0.045     1.563 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, routed)           0.859     2.422    dataBus_OBUF[1]
    AB20                 OBUFT (Prop_obuft_I_O)       1.157     3.579 r  dataBus_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     3.579    dataBus[1]
    AB20                                                              r  dataBus[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            dataBus[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.296ns  (logic 1.415ns (32.949%)  route 2.880ns (67.051%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, routed)           0.734     0.896    fetch/pushbuttons_IBUF[0]
    SLICE_X111Y28        LUT6 (Prop_lut6_I2_O)        0.045     0.941 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           0.574     1.515    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.045     1.560 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           1.573     3.132    dataBus_OBUF[0]
    Y19                  OBUFT (Prop_obuft_I_O)       1.163     4.296 r  dataBus_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     4.296    dataBus[0]
    Y19                                                               r  dataBus[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            dataBus[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.297ns  (logic 1.441ns (33.528%)  route 2.857ns (66.472%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, routed)           0.843     1.047    fetch/pushbuttons_IBUF[2]
    SLICE_X109Y29        LUT6 (Prop_lut6_I2_O)        0.045     1.092 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           0.630     1.722    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X112Y29        LUT2 (Prop_lut2_I0_O)        0.045     1.767 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=2, routed)           1.384     3.151    dataBus_OBUF[2]
    AB19                 OBUFT (Prop_obuft_I_O)       1.146     4.297 r  dataBus_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     4.297    dataBus[2]
    AB19                                                              r  dataBus[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[3]
                            (input port)
  Destination:            dataBus[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.391ns  (logic 1.405ns (32.012%)  route 2.985ns (67.988%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  pushbuttons[3] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  pushbuttons_IBUF[3]_inst/O
                         net (fo=1, routed)           1.605     1.778    fetch/pushbuttons_IBUF[3]
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.045     1.823 r  fetch/dataBus_OBUFT[3]_inst_i_3/O
                         net (fo=2, routed)           0.970     2.793    fetch/dataBus_OBUFT[3]_inst_i_3_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.045     2.838 r  fetch/dataBus_OBUFT[3]_inst_i_1/O
                         net (fo=2, routed)           0.410     3.248    dataBus_OBUF[3]
    Y21                  OBUFT (Prop_obuft_I_O)       1.142     4.391 r  dataBus_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     4.391    dataBus[3]
    Y21                                                               r  dataBus[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[3]
                            (input port)
  Destination:            aluResult[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.904ns  (logic 1.549ns (31.589%)  route 3.355ns (68.411%))
  Logic Levels:           7  (IBUF=1 LUT2=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  pushbuttons[3] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  pushbuttons_IBUF[3]_inst/O
                         net (fo=1, routed)           1.605     1.778    fetch/pushbuttons_IBUF[3]
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.045     1.823 f  fetch/dataBus_OBUFT[3]_inst_i_3/O
                         net (fo=2, routed)           0.911     2.734    fetch/dataBus_OBUFT[3]_inst_i_3_n_0
    SLICE_X109Y28        LUT2 (Prop_lut2_I0_O)        0.045     2.779 f  fetch/dataBus_OBUFT[3]_inst_i_1_replica/O
                         net (fo=2, routed)           0.153     2.932    fetch/dataBus_OBUF[3]_repN
    SLICE_X111Y29        LUT2 (Prop_lut2_I0_O)        0.045     2.977 f  fetch/ffOut_OBUFT[3]_inst_i_1_replica_1/O
                         net (fo=3, routed)           0.167     3.144    fetch/ffOut_OBUF[3]_repN_1
    SLICE_X110Y27        LUT2 (Prop_lut2_I1_O)        0.045     3.189 r  fetch/aluResult_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.168     3.357    fetch/aluResult_OBUF[3]_inst_i_7_n_0
    SLICE_X112Y27        LUT6 (Prop_lut6_I5_O)        0.045     3.402 r  fetch/aluResult_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.351     3.754    aluResult_OBUF[3]
    AA19                 OBUF (Prop_obuf_I_O)         1.151     4.904 r  aluResult_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.904    aluResult[3]
    AA19                                                              r  aluResult[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[1]
                            (input port)
  Destination:            aluResult[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.146ns  (logic 1.560ns (30.314%)  route 3.586ns (69.686%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  pushbuttons[1] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  pushbuttons_IBUF[1]_inst/O
                         net (fo=1, routed)           0.665     0.852    fetch/pushbuttons_IBUF[1]
    SLICE_X112Y28        LUT6 (Prop_lut6_I2_O)        0.045     0.897 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           0.621     1.518    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X112Y28        LUT2 (Prop_lut2_I0_O)        0.045     1.563 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, routed)           1.596     3.159    fetch/dataBus_OBUF[1]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.045     3.204 r  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, routed)        0.305     3.509    fetch/ffOut_OBUF[1]
    SLICE_X108Y27        LUT6 (Prop_lut6_I1_O)        0.045     3.554 r  fetch/aluResult_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.054     3.607    fetch/aluResult_OBUF[2]_inst_i_4_n_0
    SLICE_X108Y27        LUT6 (Prop_lut6_I2_O)        0.045     3.652 r  fetch/aluResult_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.345     3.998    aluResult_OBUF[2]
    Y18                  OBUF (Prop_obuf_I_O)         1.148     5.146 r  aluResult_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.146    aluResult[2]
    Y18                                                               r  aluResult[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[1]
                            (input port)
  Destination:            ffOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.149ns  (logic 1.490ns (28.931%)  route 3.659ns (71.069%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  pushbuttons[1] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  pushbuttons_IBUF[1]_inst/O
                         net (fo=1, routed)           0.665     0.852    fetch/pushbuttons_IBUF[1]
    SLICE_X112Y28        LUT6 (Prop_lut6_I2_O)        0.045     0.897 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           0.621     1.518    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X112Y28        LUT2 (Prop_lut2_I0_O)        0.045     1.563 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, routed)           1.596     3.159    fetch/dataBus_OBUF[1]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.045     3.204 r  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, routed)        0.777     3.981    ffOut_OBUF[1]
    AB21                 OBUFT (Prop_obuft_I_O)       1.168     5.149 r  ffOut_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     5.149    ffOut[1]
    AB21                                                              r  ffOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            ffOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.386ns  (logic 1.438ns (26.696%)  route 3.948ns (73.304%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, routed)           0.734     0.896    fetch/pushbuttons_IBUF[0]
    SLICE_X111Y28        LUT6 (Prop_lut6_I2_O)        0.045     0.941 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           0.574     1.515    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.045     1.560 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           1.700     3.259    fetch/dataBus_OBUF[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.045     3.304 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        0.941     4.246    ffOut_OBUF[0]
    Y20                  OBUFT (Prop_obuft_I_O)       1.141     5.386 r  ffOut_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     5.386    ffOut[0]
    Y20                                                               r  ffOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[1]
                            (input port)
  Destination:            aluResult[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.421ns  (logic 1.512ns (27.887%)  route 3.909ns (72.113%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  pushbuttons[1] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  pushbuttons_IBUF[1]_inst/O
                         net (fo=1, routed)           0.665     0.852    fetch/pushbuttons_IBUF[1]
    SLICE_X112Y28        LUT6 (Prop_lut6_I2_O)        0.045     0.897 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           0.621     1.518    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X112Y28        LUT2 (Prop_lut2_I0_O)        0.045     1.563 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, routed)           1.596     3.159    fetch/dataBus_OBUF[1]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.045     3.204 r  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, routed)        0.457     3.661    fetch/ffOut_OBUF[1]
    SLICE_X109Y27        LUT6 (Prop_lut6_I1_O)        0.045     3.706 r  fetch/aluResult_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.570     4.276    aluResult_OBUF[1]
    AA18                 OBUF (Prop_obuf_I_O)         1.145     5.421 r  aluResult_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.421    aluResult[1]
    AA18                                                              r  aluResult[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            aluResult[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.457ns  (logic 1.536ns (28.145%)  route 3.921ns (71.855%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, routed)           0.734     0.896    fetch/pushbuttons_IBUF[0]
    SLICE_X111Y28        LUT6 (Prop_lut6_I2_O)        0.045     0.941 f  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           0.574     1.515    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.045     1.560 f  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           1.700     3.259    fetch/dataBus_OBUF[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.045     3.304 f  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        0.198     3.503    fetch/ffOut_OBUF[0]
    SLICE_X110Y28        LUT6 (Prop_lut6_I1_O)        0.045     3.548 r  fetch/aluResult_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.197     3.745    fetch/aluResult_OBUF[0]_inst_i_2_n_0
    SLICE_X110Y28        LUT6 (Prop_lut6_I0_O)        0.045     3.790 r  fetch/aluResult_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.519     4.309    aluResult_OBUF[0]
    W17                  OBUF (Prop_obuf_I_O)         1.149     5.457 r  aluResult_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.457    aluResult[0]
    W17                                                               r  aluResult[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  nibbler_clk
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ram/outputData_reg[2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            aluResult[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.856ns  (logic 3.713ns (24.996%)  route 11.143ns (75.004%))
  Logic Levels:           7  (LUT2=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    200.000   200.000 f  
    Y9                                                0.000   200.000 f  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   201.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.517   208.007    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   208.131 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.453   211.584    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   211.734 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          1.069   212.803    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X52Y29         LDCE                                         r  ram/outputData_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   200.238   413.041    
    SLICE_X52Y29                                      0.000   413.041 f  ram/outputData_reg[2]/D
    SLICE_X52Y29         LDCE (DToQ_ldce_D_Q)         0.338   413.379 f  ram/outputData_reg[2]/Q
                         net (fo=1, routed)           2.276   415.655    fetch/dataBus_OBUFT[3]_inst_i_1_0[2]
    SLICE_X109Y29        LUT6 (Prop_lut6_I0_O)        0.124   415.779 f  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           1.453   417.233    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X112Y29        LUT2 (Prop_lut2_I0_O)        0.124   417.357 f  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=2, routed)           4.071   421.428    fetch/dataBus_OBUF[2]
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124   421.552 f  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4103, routed)        0.670   422.222    fetch/ffOut_OBUF[2]
    SLICE_X109Y29        LUT2 (Prop_lut2_I1_O)        0.124   422.346 r  fetch/aluResult_OBUF[2]_inst_i_8/O
                         net (fo=1, routed)           0.814   423.159    fetch/aluResult_OBUF[2]_inst_i_8_n_0
    SLICE_X108Y27        LUT6 (Prop_lut6_I2_O)        0.124   423.283 r  fetch/aluResult_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.162   423.445    fetch/aluResult_OBUF[2]_inst_i_4_n_0
    SLICE_X108Y27        LUT6 (Prop_lut6_I2_O)        0.124   423.569 r  fetch/aluResult_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.696   425.266    aluResult_OBUF[2]
    Y18                  OBUF (Prop_obuf_I_O)         2.631   427.897 r  aluResult_OBUF[2]_inst/O
                         net (fo=0)                   0.000   427.897    aluResult[2]
    Y18                                                               r  aluResult[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            aluResult[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.914ns  (logic 3.964ns (26.579%)  route 10.950ns (73.421%))
  Logic Levels:           9  (LUT2=5 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    200.000   200.000 f  
    Y9                                                0.000   200.000 f  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   201.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.517   208.007    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   208.131 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.453   211.584    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   211.734 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.943   212.676    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X50Y28         LDCE                                         r  ram/outputData_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   200.280   412.956    
    SLICE_X50Y28                                      0.000   412.956 f  ram/outputData_reg[0]/D
    SLICE_X50Y28         LDCE (DToQ_ldce_D_Q)         0.338   413.294 f  ram/outputData_reg[0]/Q
                         net (fo=1, routed)           2.340   415.634    fetch/dataBus_OBUFT[3]_inst_i_1_0[0]
    SLICE_X111Y28        LUT6 (Prop_lut6_I0_O)        0.124   415.758 f  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.331   417.089    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124   417.213 f  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           3.654   420.867    fetch/dataBus_OBUF[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.124   420.991 f  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        0.550   421.540    a/ffOut_OBUF[0]
    SLICE_X113Y25        LUT2 (Prop_lut2_I1_O)        0.124   421.664 r  a/aluResult_OBUF[2]_inst_i_9/O
                         net (fo=3, routed)           0.447   422.111    a/dataOut_reg_1
    SLICE_X111Y27        LUT2 (Prop_lut2_I0_O)        0.124   422.235 f  a/aluResult_OBUF[2]_inst_i_6/O
                         net (fo=4, routed)           0.336   422.571    fetch/flagsOut_reg_0
    SLICE_X106Y27        LUT2 (Prop_lut2_I1_O)        0.124   422.695 r  fetch/aluResult_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.161   422.856    fetch/aluResult_OBUF[3]_inst_i_6_n_0
    SLICE_X106Y27        LUT6 (Prop_lut6_I0_O)        0.124   422.980 r  fetch/aluResult_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.448   423.428    fetch/aluResult_OBUF[3]_inst_i_4_n_0
    SLICE_X112Y27        LUT6 (Prop_lut6_I2_O)        0.124   423.552 r  fetch/aluResult_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           1.684   425.237    aluResult_OBUF[3]
    AA19                 OBUF (Prop_obuf_I_O)         2.634   427.871 r  aluResult_OBUF[3]_inst/O
                         net (fo=0)                   0.000   427.871    aluResult[3]
    AA19                                                              r  aluResult[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            aluResult[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.845ns  (logic 3.590ns (24.183%)  route 11.255ns (75.817%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    200.000   200.000 f  
    Y9                                                0.000   200.000 f  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   201.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.517   208.007    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   208.131 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.453   211.584    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   211.734 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.943   212.676    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X50Y28         LDCE                                         r  ram/outputData_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   200.280   412.956    
    SLICE_X50Y28                                      0.000   412.956 f  ram/outputData_reg[0]/D
    SLICE_X50Y28         LDCE (DToQ_ldce_D_Q)         0.338   413.294 f  ram/outputData_reg[0]/Q
                         net (fo=1, routed)           2.340   415.634    fetch/dataBus_OBUFT[3]_inst_i_1_0[0]
    SLICE_X111Y28        LUT6 (Prop_lut6_I0_O)        0.124   415.758 f  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.331   417.089    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124   417.213 f  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           3.654   420.867    fetch/dataBus_OBUF[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.124   420.991 f  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        1.074   422.064    fetch/ffOut_OBUF[0]
    SLICE_X110Y27        LUT3 (Prop_lut3_I0_O)        0.124   422.188 r  fetch/aluResult_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.799   422.988    fetch/aluResult_OBUF[0]_inst_i_4_n_0
    SLICE_X110Y28        LUT6 (Prop_lut6_I2_O)        0.124   423.112 r  fetch/aluResult_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           2.058   425.169    aluResult_OBUF[0]
    W17                  OBUF (Prop_obuf_I_O)         2.632   427.801 r  aluResult_OBUF[0]_inst/O
                         net (fo=0)                   0.000   427.801    aluResult[0]
    W17                                                               r  aluResult[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            aluResult[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.766ns  (logic 3.710ns (25.127%)  route 11.056ns (74.873%))
  Logic Levels:           7  (LUT2=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    200.000   200.000 f  
    Y9                                                0.000   200.000 f  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   201.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.517   208.007    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   208.131 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.453   211.584    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   211.734 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.943   212.676    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X50Y28         LDCE                                         r  ram/outputData_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   200.280   412.956    
    SLICE_X50Y28                                      0.000   412.956 r  ram/outputData_reg[0]/D
    SLICE_X50Y28         LDCE (DToQ_ldce_D_Q)         0.338   413.294 r  ram/outputData_reg[0]/Q
                         net (fo=1, routed)           2.340   415.634    fetch/dataBus_OBUFT[3]_inst_i_1_0[0]
    SLICE_X111Y28        LUT6 (Prop_lut6_I0_O)        0.124   415.758 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.331   417.089    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124   417.213 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           3.654   420.867    fetch/dataBus_OBUF[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.124   420.991 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        0.550   421.540    a/ffOut_OBUF[0]
    SLICE_X113Y25        LUT2 (Prop_lut2_I1_O)        0.124   421.664 f  a/aluResult_OBUF[2]_inst_i_9/O
                         net (fo=3, routed)           0.634   422.299    fetch/aluResult_OBUF[0]_inst_i_1_0
    SLICE_X111Y27        LUT6 (Prop_lut6_I4_O)        0.124   422.423 r  fetch/aluResult_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.298   422.721    fetch/aluResult_OBUF[1]_inst_i_6_n_0
    SLICE_X109Y27        LUT6 (Prop_lut6_I5_O)        0.124   422.845 r  fetch/aluResult_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.249   425.094    aluResult_OBUF[1]
    AA18                 OBUF (Prop_obuf_I_O)         2.628   427.722 r  aluResult_OBUF[1]_inst/O
                         net (fo=0)                   0.000   427.722    aluResult[1]
    AA18                                                              r  aluResult[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            ffOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.355ns  (logic 3.350ns (23.336%)  route 11.005ns (76.664%))
  Logic Levels:           4  (LUT2=2 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    200.000   200.000 f  
    Y9                                                0.000   200.000 f  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   201.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.517   208.007    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   208.131 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.453   211.584    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   211.734 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          1.069   212.803    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X52Y29         LDCE                                         r  ram/outputData_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   200.238   413.041    
    SLICE_X52Y29                                      0.000   413.041 r  ram/outputData_reg[2]/D
    SLICE_X52Y29         LDCE (DToQ_ldce_D_Q)         0.338   413.379 r  ram/outputData_reg[2]/Q
                         net (fo=1, routed)           2.276   415.655    fetch/dataBus_OBUFT[3]_inst_i_1_0[2]
    SLICE_X109Y29        LUT6 (Prop_lut6_I0_O)        0.124   415.779 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           1.453   417.233    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X112Y29        LUT2 (Prop_lut2_I0_O)        0.124   417.357 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=2, routed)           4.071   421.428    fetch/dataBus_OBUF[2]
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124   421.552 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4103, routed)        3.204   424.756    ffOut_OBUF[2]
    AA21                 OBUFT (Prop_obuft_I_O)       2.640   427.396 r  ffOut_OBUFT[2]_inst/O
                         net (fo=0)                   0.000   427.396    ffOut[2]
    AA21                                                              r  ffOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            ffOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.465ns  (logic 3.334ns (24.760%)  route 10.131ns (75.240%))
  Logic Levels:           4  (LUT2=2 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    200.000   200.000 f  
    Y9                                                0.000   200.000 f  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   201.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.517   208.007    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   208.131 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.453   211.584    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   211.734 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.943   212.676    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X50Y28         LDCE                                         r  ram/outputData_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   200.280   412.956    
    SLICE_X50Y28                                      0.000   412.956 r  ram/outputData_reg[0]/D
    SLICE_X50Y28         LDCE (DToQ_ldce_D_Q)         0.338   413.294 r  ram/outputData_reg[0]/Q
                         net (fo=1, routed)           2.340   415.634    fetch/dataBus_OBUFT[3]_inst_i_1_0[0]
    SLICE_X111Y28        LUT6 (Prop_lut6_I0_O)        0.124   415.758 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.331   417.089    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124   417.213 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           3.654   420.867    fetch/dataBus_OBUF[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.124   420.991 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        2.806   423.797    ffOut_OBUF[0]
    Y20                  OBUFT (Prop_obuft_I_O)       2.624   426.421 r  ffOut_OBUFT[0]_inst/O
                         net (fo=0)                   0.000   426.421    ffOut[0]
    Y20                                                               r  ffOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            ffOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.217ns  (logic 3.361ns (25.433%)  route 9.855ns (74.567%))
  Logic Levels:           4  (LUT2=2 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    200.000   200.000 f  
    Y9                                                0.000   200.000 f  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   201.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.517   208.007    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   208.131 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.453   211.584    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   211.734 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.920   212.654    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X50Y27         LDCE                                         r  ram/outputData_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   200.280   412.934    
    SLICE_X50Y27                                      0.000   412.934 r  ram/outputData_reg[1]/D
    SLICE_X50Y27         LDCE (DToQ_ldce_D_Q)         0.338   413.272 r  ram/outputData_reg[1]/Q
                         net (fo=1, routed)           2.355   415.627    fetch/dataBus_OBUFT[3]_inst_i_1_0[1]
    SLICE_X112Y28        LUT6 (Prop_lut6_I0_O)        0.124   415.751 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           1.434   417.185    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X112Y28        LUT2 (Prop_lut2_I0_O)        0.124   417.309 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, routed)           3.547   420.856    fetch/dataBus_OBUF[1]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.124   420.980 r  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, routed)        2.519   423.499    ffOut_OBUF[1]
    AB21                 OBUFT (Prop_obuft_I_O)       2.651   426.151 r  ffOut_OBUFT[1]_inst/O
                         net (fo=0)                   0.000   426.151    ffOut[1]
    AB21                                                              r  ffOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            dataBus[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.203ns  (logic 3.232ns (28.853%)  route 7.971ns (71.147%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    200.000   200.000 f  
    Y9                                                0.000   200.000 f  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   201.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.517   208.007    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   208.131 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.453   211.584    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   211.734 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.943   212.676    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X50Y28         LDCE                                         r  ram/outputData_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   200.280   412.956    
    SLICE_X50Y28                                      0.000   412.956 r  ram/outputData_reg[0]/D
    SLICE_X50Y28         LDCE (DToQ_ldce_D_Q)         0.338   413.294 r  ram/outputData_reg[0]/Q
                         net (fo=1, routed)           2.340   415.634    fetch/dataBus_OBUFT[3]_inst_i_1_0[0]
    SLICE_X111Y28        LUT6 (Prop_lut6_I0_O)        0.124   415.758 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.331   417.089    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124   417.213 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           4.300   421.513    dataBus_OBUF[0]
    Y19                  OBUFT (Prop_obuft_I_O)       2.646   424.159 r  dataBus_OBUFT[0]_inst/O
                         net (fo=0)                   0.000   424.159    dataBus[0]
    Y19                                                               r  dataBus[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[3]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            ffOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.133ns  (logic 3.360ns (30.177%)  route 7.773ns (69.823%))
  Logic Levels:           4  (LUT2=2 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    200.000   200.000 f  
    Y9                                                0.000   200.000 f  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   201.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.517   208.007    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   208.131 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.453   211.584    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   211.734 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.943   212.676    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X51Y28         LDCE                                         r  ram/outputData_reg[3]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   200.238   412.914    
    SLICE_X51Y28                                      0.000   412.914 r  ram/outputData_reg[3]/D
    SLICE_X51Y28         LDCE (DToQ_ldce_D_Q)         0.338   413.252 r  ram/outputData_reg[3]/Q
                         net (fo=1, routed)           0.627   413.879    fetch/dataBus_OBUFT[3]_inst_i_1_0[3]
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.124   414.003 r  fetch/dataBus_OBUFT[3]_inst_i_3/O
                         net (fo=2, routed)           1.988   415.992    fetch/dataBus_OBUFT[3]_inst_i_3_n_0
    SLICE_X109Y28        LUT2 (Prop_lut2_I0_O)        0.124   416.116 r  fetch/dataBus_OBUFT[3]_inst_i_1_replica/O
                         net (fo=2, routed)           3.213   419.329    fetch/dataBus_OBUF[3]_repN
    SLICE_X112Y30        LUT2 (Prop_lut2_I0_O)        0.124   419.453 r  fetch/ffOut_OBUFT[3]_inst_i_1/O
                         net (fo=4097, routed)        1.944   421.398    ffOut_OBUF[3]
    AB22                 OBUFT (Prop_obuft_I_O)       2.650   424.047 r  ffOut_OBUFT[3]_inst/O
                         net (fo=0)                   0.000   424.047    ffOut[3]
    AB22                                                              r  ffOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            dataBus[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.823ns  (logic 3.216ns (29.711%)  route 7.607ns (70.289%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    200.000   200.000 f  
    Y9                                                0.000   200.000 f  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   201.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           6.517   208.007    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124   208.131 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.453   211.584    fetch/orNotChipSelect
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.150   211.734 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          1.069   212.803    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X52Y29         LDCE                                         r  ram/outputData_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   200.238   413.041    
    SLICE_X52Y29                                      0.000   413.041 r  ram/outputData_reg[2]/D
    SLICE_X52Y29         LDCE (DToQ_ldce_D_Q)         0.338   413.379 r  ram/outputData_reg[2]/Q
                         net (fo=1, routed)           2.276   415.655    fetch/dataBus_OBUFT[3]_inst_i_1_0[2]
    SLICE_X109Y29        LUT6 (Prop_lut6_I0_O)        0.124   415.779 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           1.453   417.233    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X112Y29        LUT2 (Prop_lut2_I0_O)        0.124   417.357 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=2, routed)           3.878   421.234    dataBus_OBUF[2]
    AB19                 OBUFT (Prop_obuft_I_O)       2.630   423.864 r  dataBus_OBUFT[2]_inst/O
                         net (fo=0)                   0.000   423.864    dataBus[2]
    AB19                                                              r  dataBus[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fetch/operand_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            operand[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 1.282ns (79.512%)  route 0.330ns (20.488%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.640     1.587    fetch/clk_IBUF_BUFG
    SLICE_X110Y43        FDRE                                         r  fetch/operand_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  fetch/operand_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.330     2.058    lopt_3
    W22                  OBUF (Prop_obuf_I_O)         1.141     3.199 r  operand_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.199    operand[3]
    W22                                                               r  operand[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 phaseModule/phaseOut_reg/C
                            (rising edge-triggered cell FDCE clocked by nibbler_clk  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            phase
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.674ns  (logic 1.281ns (76.517%)  route 0.393ns (23.483%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.639     1.586    phaseModule/clk_IBUF_BUFG
    SLICE_X110Y51        FDCE                                         r  phaseModule/phaseOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y51        FDCE (Prop_fdce_C_Q)         0.141     1.727 r  phaseModule/phaseOut_reg/Q
                         net (fo=90, routed)          0.393     2.120    phase_OBUF
    U21                  OBUF (Prop_obuf_I_O)         1.140     3.260 r  phase_OBUF_inst/O
                         net (fo=0)                   0.000     3.260    phase
    U21                                                               r  phase (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/operand_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            operand[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.784ns  (logic 1.309ns (73.356%)  route 0.475ns (26.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.611     1.558    fetch/clk_IBUF_BUFG
    SLICE_X104Y41        FDRE                                         r  fetch/operand_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y41        FDRE (Prop_fdre_C_Q)         0.164     1.722 r  fetch/operand_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           0.475     2.197    lopt_7
    W21                  OBUF (Prop_obuf_I_O)         1.145     3.342 r  operand_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.342    operand[1]
    W21                                                               r  operand[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/operand_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            operand[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.788ns  (logic 1.322ns (73.940%)  route 0.466ns (26.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.611     1.558    fetch/clk_IBUF_BUFG
    SLICE_X104Y41        FDRE                                         r  fetch/operand_reg[2]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y41        FDRE (Prop_fdre_C_Q)         0.164     1.722 r  fetch/operand_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           0.466     2.188    lopt_1
    W20                  OBUF (Prop_obuf_I_O)         1.158     3.346 r  operand_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.346    operand[2]
    W20                                                               r  operand[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/instr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            instr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.770ns  (logic 1.285ns (72.601%)  route 0.485ns (27.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.634     1.581    fetch/clk_IBUF_BUFG
    SLICE_X108Y33        FDRE                                         r  fetch/instr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y33        FDRE (Prop_fdre_C_Q)         0.164     1.745 r  fetch/instr_reg[1]/Q
                         net (fo=21, routed)          0.485     2.230    instr_OBUF[1]
    V19                  OBUF (Prop_obuf_I_O)         1.121     3.350 r  instr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.350    instr[1]
    V19                                                               r  instr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 programCounter/addressOut_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            address[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.292ns (71.189%)  route 0.523ns (28.811%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.627     1.574    programCounter/clk_IBUF_BUFG
    SLICE_X108Y23        FDRE                                         r  programCounter/addressOut_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y23        FDRE (Prop_fdre_C_Q)         0.164     1.738 r  programCounter/addressOut_reg[11]/Q
                         net (fo=2, routed)           0.523     2.261    address_OBUF[11]
    V15                  OBUF (Prop_obuf_I_O)         1.128     3.389 r  address_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.389    address[11]
    V15                                                               r  address[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/instr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            instr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.321ns (72.660%)  route 0.497ns (27.340%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.634     1.581    fetch/clk_IBUF_BUFG
    SLICE_X108Y33        FDRE                                         r  fetch/instr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y33        FDRE (Prop_fdre_C_Q)         0.164     1.745 r  fetch/instr_reg[0]/Q
                         net (fo=15, routed)          0.497     2.242    instr_OBUF[0]
    AA22                 OBUF (Prop_obuf_I_O)         1.157     3.398 r  instr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.398    instr[0]
    AA22                                                              r  instr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 programCounter/addressOut_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            address[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.846ns  (logic 1.314ns (71.178%)  route 0.532ns (28.822%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.627     1.574    programCounter/clk_IBUF_BUFG
    SLICE_X108Y23        FDRE                                         r  programCounter/addressOut_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y23        FDRE (Prop_fdre_C_Q)         0.164     1.738 r  programCounter/addressOut_reg[9]/Q
                         net (fo=2, routed)           0.532     2.270    address_OBUF[9]
    W13                  OBUF (Prop_obuf_I_O)         1.150     3.419 r  address_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.419    address[9]
    W13                                                               r  address[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flagsModule/flagsOut_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            flags[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.329ns (71.737%)  route 0.523ns (28.263%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.630     1.577    flagsModule/clk_IBUF_BUFG
    SLICE_X111Y28        FDRE                                         r  flagsModule/flagsOut_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y28        FDRE (Prop_fdre_C_Q)         0.128     1.705 r  flagsModule/flagsOut_reg_lopt_replica/Q
                         net (fo=1, routed)           0.523     2.228    lopt_8
    V22                  OBUF (Prop_obuf_I_O)         1.201     3.429 r  flags_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.429    flags[0]
    V22                                                               r  flags[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/instr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            instr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.857ns  (logic 1.303ns (70.139%)  route 0.555ns (29.861%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.634     1.581    fetch/clk_IBUF_BUFG
    SLICE_X108Y33        FDRE                                         r  fetch/instr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y33        FDRE (Prop_fdre_C_Q)         0.164     1.745 r  fetch/instr_reg[2]/Q
                         net (fo=21, routed)          0.555     2.299    instr_OBUF[2]
    V18                  OBUF (Prop_obuf_I_O)         1.139     3.438 r  instr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.438    instr[2]
    V18                                                               r  instr[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  nibbler_clk

Max Delay         16468 Endpoints
Min Delay         16468 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pushbuttons[3]
                            (input port)
  Destination:            ram/data_reg[240][3]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.470ns  (logic 1.316ns (7.127%)  route 17.153ns (92.873%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        17.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    17.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  pushbuttons[3] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  pushbuttons_IBUF[3]_inst/O
                         net (fo=1, routed)           3.541     4.485    fetch/pushbuttons_IBUF[3]
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.609 r  fetch/dataBus_OBUFT[3]_inst_i_3/O
                         net (fo=2, routed)           1.988     6.597    fetch/dataBus_OBUFT[3]_inst_i_3_n_0
    SLICE_X109Y28        LUT2 (Prop_lut2_I0_O)        0.124     6.721 r  fetch/dataBus_OBUFT[3]_inst_i_1_replica/O
                         net (fo=2, routed)           3.213     9.935    fetch/dataBus_OBUF[3]_repN
    SLICE_X112Y30        LUT2 (Prop_lut2_I0_O)        0.124    10.059 r  fetch/ffOut_OBUFT[3]_inst_i_1/O
                         net (fo=4097, routed)        8.411    18.470    ram/D[3]
    SLICE_X90Y13         LDCE                                         r  ram/data_reg[240][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.580     6.999    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     7.099 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.896     8.996    fetch/orNotChipSelect
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.100     9.096 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         1.995    11.091    fetch/p_1_out
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.100    11.191 r  fetch/data_reg[237][3]_i_2/O
                         net (fo=106, routed)         5.814    17.005    programCounter/data_reg[394][3]
    SLICE_X78Y13         LUT5 (Prop_lut5_I1_O)        0.100    17.105 f  programCounter/data_reg[240][3]_i_1/O
                         net (fo=4, routed)           0.888    17.993    ram/outputData_reg[3]_i_1135_0[0]
    SLICE_X90Y13         LDCE                                         f  ram/data_reg[240][3]/G

Slack:                    inf
  Source:                 pushbuttons[3]
                            (input port)
  Destination:            ram/data_reg[239][3]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.409ns  (logic 1.316ns (7.151%)  route 17.092ns (92.849%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        17.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    17.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  pushbuttons[3] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  pushbuttons_IBUF[3]_inst/O
                         net (fo=1, routed)           3.541     4.485    fetch/pushbuttons_IBUF[3]
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.609 r  fetch/dataBus_OBUFT[3]_inst_i_3/O
                         net (fo=2, routed)           1.988     6.597    fetch/dataBus_OBUFT[3]_inst_i_3_n_0
    SLICE_X109Y28        LUT2 (Prop_lut2_I0_O)        0.124     6.721 r  fetch/dataBus_OBUFT[3]_inst_i_1_replica/O
                         net (fo=2, routed)           3.213     9.935    fetch/dataBus_OBUF[3]_repN
    SLICE_X112Y30        LUT2 (Prop_lut2_I0_O)        0.124    10.059 r  fetch/ffOut_OBUFT[3]_inst_i_1/O
                         net (fo=4097, routed)        8.350    18.409    ram/D[3]
    SLICE_X81Y10         LDCE                                         r  ram/data_reg[239][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.580     6.999    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     7.099 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.896     8.996    fetch/orNotChipSelect
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.100     9.096 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         1.995    11.091    fetch/p_1_out
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.100    11.191 r  fetch/data_reg[237][3]_i_2/O
                         net (fo=106, routed)         5.814    17.005    programCounter/data_reg[394][3]
    SLICE_X78Y13         LUT5 (Prop_lut5_I1_O)        0.100    17.105 f  programCounter/data_reg[239][3]_i_1/O
                         net (fo=4, routed)           0.711    17.816    ram/outputData_reg[3]_i_1142_3[0]
    SLICE_X81Y10         LDCE                                         f  ram/data_reg[239][3]/G

Slack:                    inf
  Source:                 pushbuttons[3]
                            (input port)
  Destination:            ram/data_reg[238][3]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.329ns  (logic 1.316ns (7.182%)  route 17.013ns (92.818%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        17.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    17.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  pushbuttons[3] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  pushbuttons_IBUF[3]_inst/O
                         net (fo=1, routed)           3.541     4.485    fetch/pushbuttons_IBUF[3]
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.609 r  fetch/dataBus_OBUFT[3]_inst_i_3/O
                         net (fo=2, routed)           1.988     6.597    fetch/dataBus_OBUFT[3]_inst_i_3_n_0
    SLICE_X109Y28        LUT2 (Prop_lut2_I0_O)        0.124     6.721 r  fetch/dataBus_OBUFT[3]_inst_i_1_replica/O
                         net (fo=2, routed)           3.213     9.935    fetch/dataBus_OBUF[3]_repN
    SLICE_X112Y30        LUT2 (Prop_lut2_I0_O)        0.124    10.059 r  fetch/ffOut_OBUFT[3]_inst_i_1/O
                         net (fo=4097, routed)        8.271    18.329    ram/D[3]
    SLICE_X82Y10         LDCE                                         r  ram/data_reg[238][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.580     6.999    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     7.099 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.896     8.996    fetch/orNotChipSelect
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.100     9.096 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         1.995    11.091    fetch/p_1_out
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.100    11.191 r  fetch/data_reg[237][3]_i_2/O
                         net (fo=106, routed)         5.805    16.996    programCounter/data_reg[394][3]
    SLICE_X78Y13         LUT5 (Prop_lut5_I1_O)        0.100    17.096 f  programCounter/data_reg[238][3]_i_1/O
                         net (fo=4, routed)           0.664    17.760    ram/outputData_reg[3]_i_1142_2[0]
    SLICE_X82Y10         LDCE                                         f  ram/data_reg[238][3]/G

Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            ram/data_reg[237][0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.325ns  (logic 1.305ns (7.122%)  route 17.020ns (92.878%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        18.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    18.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, routed)           1.809     2.742    fetch/pushbuttons_IBUF[0]
    SLICE_X111Y28        LUT6 (Prop_lut6_I2_O)        0.124     2.866 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.331     4.196    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124     4.320 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           3.654     7.974    fetch/dataBus_OBUF[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.124     8.098 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)       10.227    18.325    ram/D[0]
    SLICE_X84Y7          LDCE                                         r  ram/data_reg[237][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.580     6.999    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     7.099 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.896     8.996    fetch/orNotChipSelect
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.100     9.096 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         1.995    11.091    fetch/p_1_out
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.100    11.191 r  fetch/data_reg[237][3]_i_2/O
                         net (fo=106, routed)         5.802    16.993    programCounter/data_reg[394][3]
    SLICE_X78Y13         LUT5 (Prop_lut5_I1_O)        0.100    17.093 f  programCounter/data_reg[237][3]_i_1/O
                         net (fo=4, routed)           0.973    18.066    ram/outputData_reg[3]_i_1142_1[0]
    SLICE_X84Y7          LDCE                                         f  ram/data_reg[237][0]/G

Slack:                    inf
  Source:                 pushbuttons[3]
                            (input port)
  Destination:            ram/data_reg[276][3]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.250ns  (logic 1.316ns (7.213%)  route 16.933ns (92.787%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        17.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    17.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  pushbuttons[3] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  pushbuttons_IBUF[3]_inst/O
                         net (fo=1, routed)           3.541     4.485    fetch/pushbuttons_IBUF[3]
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.609 r  fetch/dataBus_OBUFT[3]_inst_i_3/O
                         net (fo=2, routed)           1.988     6.597    fetch/dataBus_OBUFT[3]_inst_i_3_n_0
    SLICE_X109Y28        LUT2 (Prop_lut2_I0_O)        0.124     6.721 r  fetch/dataBus_OBUFT[3]_inst_i_1_replica/O
                         net (fo=2, routed)           3.213     9.935    fetch/dataBus_OBUF[3]_repN
    SLICE_X112Y30        LUT2 (Prop_lut2_I0_O)        0.124    10.059 r  fetch/ffOut_OBUFT[3]_inst_i_1/O
                         net (fo=4097, routed)        8.191    18.250    ram/D[3]
    SLICE_X21Y47         LDCE                                         r  ram/data_reg[276][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.580     6.999    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     7.099 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.896     8.996    fetch/orNotChipSelect
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.100     9.096 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         1.995    11.091    fetch/p_1_out
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.100    11.191 r  fetch/data_reg[237][3]_i_2/O
                         net (fo=106, routed)         5.622    16.813    programCounter/data_reg[394][3]
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.100    16.913 f  programCounter/data_reg[276][3]_i_1/O
                         net (fo=4, routed)           0.575    17.488    ram/outputData_reg[3]_i_1032_0[0]
    SLICE_X21Y47         LDCE                                         f  ram/data_reg[276][3]/G

Slack:                    inf
  Source:                 pushbuttons[3]
                            (input port)
  Destination:            ram/data_reg[237][3]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.181ns  (logic 1.316ns (7.241%)  route 16.864ns (92.759%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        17.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    17.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  pushbuttons[3] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  pushbuttons_IBUF[3]_inst/O
                         net (fo=1, routed)           3.541     4.485    fetch/pushbuttons_IBUF[3]
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.609 r  fetch/dataBus_OBUFT[3]_inst_i_3/O
                         net (fo=2, routed)           1.988     6.597    fetch/dataBus_OBUFT[3]_inst_i_3_n_0
    SLICE_X109Y28        LUT2 (Prop_lut2_I0_O)        0.124     6.721 r  fetch/dataBus_OBUFT[3]_inst_i_1_replica/O
                         net (fo=2, routed)           3.213     9.935    fetch/dataBus_OBUF[3]_repN
    SLICE_X112Y30        LUT2 (Prop_lut2_I0_O)        0.124    10.059 r  fetch/ffOut_OBUFT[3]_inst_i_1/O
                         net (fo=4097, routed)        8.122    18.181    ram/D[3]
    SLICE_X81Y7          LDCE                                         r  ram/data_reg[237][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.580     6.999    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     7.099 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.896     8.996    fetch/orNotChipSelect
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.100     9.096 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         1.995    11.091    fetch/p_1_out
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.100    11.191 r  fetch/data_reg[237][3]_i_2/O
                         net (fo=106, routed)         5.802    16.993    programCounter/data_reg[394][3]
    SLICE_X78Y13         LUT5 (Prop_lut5_I1_O)        0.100    17.093 f  programCounter/data_reg[237][3]_i_1/O
                         net (fo=4, routed)           0.717    17.811    ram/outputData_reg[3]_i_1142_1[0]
    SLICE_X81Y7          LDCE                                         f  ram/data_reg[237][3]/G

Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            ram/data_reg[240][0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.956ns  (logic 1.305ns (7.268%)  route 16.651ns (92.732%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        17.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    17.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, routed)           1.809     2.742    fetch/pushbuttons_IBUF[0]
    SLICE_X111Y28        LUT6 (Prop_lut6_I2_O)        0.124     2.866 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.331     4.196    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124     4.320 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           3.654     7.974    fetch/dataBus_OBUF[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.124     8.098 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        9.858    17.956    ram/D[0]
    SLICE_X90Y13         LDCE                                         r  ram/data_reg[240][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.580     6.999    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     7.099 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.896     8.996    fetch/orNotChipSelect
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.100     9.096 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         1.995    11.091    fetch/p_1_out
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.100    11.191 r  fetch/data_reg[237][3]_i_2/O
                         net (fo=106, routed)         5.814    17.005    programCounter/data_reg[394][3]
    SLICE_X78Y13         LUT5 (Prop_lut5_I1_O)        0.100    17.105 f  programCounter/data_reg[240][3]_i_1/O
                         net (fo=4, routed)           0.888    17.993    ram/outputData_reg[3]_i_1135_0[0]
    SLICE_X90Y13         LDCE                                         f  ram/data_reg[240][0]/G

Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            ram/data_reg[238][0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.930ns  (logic 1.305ns (7.279%)  route 16.625ns (92.721%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        17.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    17.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, routed)           1.809     2.742    fetch/pushbuttons_IBUF[0]
    SLICE_X111Y28        LUT6 (Prop_lut6_I2_O)        0.124     2.866 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.331     4.196    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124     4.320 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, routed)           3.654     7.974    fetch/dataBus_OBUF[0]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.124     8.098 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, routed)        9.832    17.930    ram/D[0]
    SLICE_X82Y10         LDCE                                         r  ram/data_reg[238][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.580     6.999    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     7.099 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.896     8.996    fetch/orNotChipSelect
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.100     9.096 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         1.995    11.091    fetch/p_1_out
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.100    11.191 r  fetch/data_reg[237][3]_i_2/O
                         net (fo=106, routed)         5.805    16.996    programCounter/data_reg[394][3]
    SLICE_X78Y13         LUT5 (Prop_lut5_I1_O)        0.100    17.096 f  programCounter/data_reg[238][3]_i_1/O
                         net (fo=4, routed)           0.664    17.760    ram/outputData_reg[3]_i_1142_2[0]
    SLICE_X82Y10         LDCE                                         f  ram/data_reg[238][0]/G

Slack:                    inf
  Source:                 pushbuttons[1]
                            (input port)
  Destination:            ram/data_reg[240][1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.661ns  (logic 1.330ns (7.530%)  route 16.331ns (92.470%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        17.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    17.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  pushbuttons[1] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  pushbuttons_IBUF[1]_inst/O
                         net (fo=1, routed)           1.654     2.612    fetch/pushbuttons_IBUF[1]
    SLICE_X112Y28        LUT6 (Prop_lut6_I2_O)        0.124     2.736 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           1.434     4.170    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X112Y28        LUT2 (Prop_lut2_I0_O)        0.124     4.294 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, routed)           3.547     7.841    fetch/dataBus_OBUF[1]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.124     7.965 r  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, routed)        9.696    17.661    ram/D[1]
    SLICE_X90Y13         LDCE                                         r  ram/data_reg[240][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.580     6.999    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     7.099 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.896     8.996    fetch/orNotChipSelect
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.100     9.096 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         1.995    11.091    fetch/p_1_out
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.100    11.191 r  fetch/data_reg[237][3]_i_2/O
                         net (fo=106, routed)         5.814    17.005    programCounter/data_reg[394][3]
    SLICE_X78Y13         LUT5 (Prop_lut5_I1_O)        0.100    17.105 f  programCounter/data_reg[240][3]_i_1/O
                         net (fo=4, routed)           0.888    17.993    ram/outputData_reg[3]_i_1135_0[0]
    SLICE_X90Y13         LDCE                                         f  ram/data_reg[240][1]/G

Slack:                    inf
  Source:                 pushbuttons[1]
                            (input port)
  Destination:            ram/data_reg[239][1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.518ns  (logic 1.330ns (7.591%)  route 16.189ns (92.409%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        17.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    17.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  pushbuttons[1] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  pushbuttons_IBUF[1]_inst/O
                         net (fo=1, routed)           1.654     2.612    fetch/pushbuttons_IBUF[1]
    SLICE_X112Y28        LUT6 (Prop_lut6_I2_O)        0.124     2.736 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           1.434     4.170    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X112Y28        LUT2 (Prop_lut2_I0_O)        0.124     4.294 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, routed)           3.547     7.841    fetch/dataBus_OBUF[1]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.124     7.965 r  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, routed)        9.553    17.518    ram/D[1]
    SLICE_X81Y10         LDCE                                         r  ram/data_reg[239][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           5.580     6.999    fetch/clk_IBUF
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.100     7.099 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.896     8.996    fetch/orNotChipSelect
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.100     9.096 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         1.995    11.091    fetch/p_1_out
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.100    11.191 r  fetch/data_reg[237][3]_i_2/O
                         net (fo=106, routed)         5.814    17.005    programCounter/data_reg[394][3]
    SLICE_X78Y13         LUT5 (Prop_lut5_I1_O)        0.100    17.105 f  programCounter/data_reg[239][3]_i_1/O
                         net (fo=4, routed)           0.711    17.816    ram/outputData_reg[3]_i_1142_3[0]
    SLICE_X81Y10         LDCE                                         f  ram/data_reg[239][1]/G





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            a/dataOut_reg/D
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.228ns (22.683%)  route 0.779ns (77.317%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  notReset_IBUF_inst/O
                         net (fo=3, routed)           0.779     0.962    fetch/notReset_IBUF
    SLICE_X110Y28        LUT4 (Prop_lut4_I3_O)        0.045     1.007 r  fetch/dataOut_i_1/O
                         net (fo=1, routed)           0.000     1.007    a/dataOut_reg_3
    SLICE_X110Y28        FDRE                                         r  a/dataOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.899     2.093    a/clk_IBUF_BUFG
    SLICE_X110Y28        FDRE                                         r  a/dataOut_reg/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            fetch/operand_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.228ns (22.202%)  route 0.801ns (77.798%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 f  notReset_IBUF_inst/O
                         net (fo=3, routed)           0.537     0.721    fetch/notReset_IBUF
    SLICE_X110Y51        LUT1 (Prop_lut1_I0_O)        0.045     0.766 r  fetch/phaseOut_i_2/O
                         net (fo=81, routed)          0.264     1.029    fetch/p_0_in
    SLICE_X110Y44        FDRE                                         r  fetch/operand_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.911     2.105    fetch/clk_IBUF_BUFG
    SLICE_X110Y44        FDRE                                         r  fetch/operand_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            phaseModule/phaseOut_reg/CLR
                            (removal check against rising-edge clock nibbler_clk  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.228ns (21.852%)  route 0.817ns (78.148%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  notReset_IBUF_inst/O
                         net (fo=3, routed)           0.537     0.721    fetch/notReset_IBUF
    SLICE_X110Y51        LUT1 (Prop_lut1_I0_O)        0.045     0.766 f  fetch/phaseOut_i_2/O
                         net (fo=81, routed)          0.280     1.046    phaseModule/SR[0]
    SLICE_X110Y51        FDCE                                         f  phaseModule/phaseOut_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.911     2.105    phaseModule/clk_IBUF_BUFG
    SLICE_X110Y51        FDCE                                         r  phaseModule/phaseOut_reg/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            flagsModule/flagsOut_reg/D
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.064ns  (logic 0.227ns (21.382%)  route 0.836ns (78.618%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  notReset_IBUF_inst/O
                         net (fo=3, routed)           0.836     1.020    fetch/notReset_IBUF
    SLICE_X111Y28        LUT5 (Prop_lut5_I4_O)        0.044     1.064 r  fetch/flagsOut_i_1/O
                         net (fo=2, routed)           0.000     1.064    flagsModule/flagsOut_reg_0
    SLICE_X111Y28        FDRE                                         r  flagsModule/flagsOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.899     2.093    flagsModule/clk_IBUF_BUFG
    SLICE_X111Y28        FDRE                                         r  flagsModule/flagsOut_reg/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            flagsModule/flagsOut_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.064ns  (logic 0.227ns (21.382%)  route 0.836ns (78.618%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  notReset_IBUF_inst/O
                         net (fo=3, routed)           0.836     1.020    fetch/notReset_IBUF
    SLICE_X111Y28        LUT5 (Prop_lut5_I4_O)        0.044     1.064 r  fetch/flagsOut_i_1/O
                         net (fo=2, routed)           0.000     1.064    flagsModule/flagsOut_reg_0
    SLICE_X111Y28        FDRE                                         r  flagsModule/flagsOut_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.899     2.093    flagsModule/clk_IBUF_BUFG
    SLICE_X111Y28        FDRE                                         r  flagsModule/flagsOut_reg_lopt_replica/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            fetch/operand_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.228ns (21.284%)  route 0.845ns (78.716%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 f  notReset_IBUF_inst/O
                         net (fo=3, routed)           0.537     0.721    fetch/notReset_IBUF
    SLICE_X110Y51        LUT1 (Prop_lut1_I0_O)        0.045     0.766 r  fetch/phaseOut_i_2/O
                         net (fo=81, routed)          0.308     1.073    fetch/p_0_in
    SLICE_X102Y50        FDRE                                         r  fetch/operand_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.881     2.075    fetch/clk_IBUF_BUFG
    SLICE_X102Y50        FDRE                                         r  fetch/operand_reg[1]/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            fetch/operand_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.228ns (21.284%)  route 0.845ns (78.716%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 f  notReset_IBUF_inst/O
                         net (fo=3, routed)           0.537     0.721    fetch/notReset_IBUF
    SLICE_X110Y51        LUT1 (Prop_lut1_I0_O)        0.045     0.766 r  fetch/phaseOut_i_2/O
                         net (fo=81, routed)          0.308     1.073    fetch/p_0_in
    SLICE_X102Y50        FDRE                                         r  fetch/operand_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.881     2.075    fetch/clk_IBUF_BUFG
    SLICE_X102Y50        FDRE                                         r  fetch/operand_reg[2]/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            fetch/operand_reg[3]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.228ns (21.097%)  route 0.855ns (78.903%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 f  notReset_IBUF_inst/O
                         net (fo=3, routed)           0.537     0.721    fetch/notReset_IBUF
    SLICE_X110Y51        LUT1 (Prop_lut1_I0_O)        0.045     0.766 r  fetch/phaseOut_i_2/O
                         net (fo=81, routed)          0.317     1.083    fetch/p_0_in
    SLICE_X110Y43        FDRE                                         r  fetch/operand_reg[3]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.911     2.105    fetch/clk_IBUF_BUFG
    SLICE_X110Y43        FDRE                                         r  fetch/operand_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            fetch/operand_reg[1]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.181ns  (logic 0.228ns (19.345%)  route 0.953ns (80.655%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 f  notReset_IBUF_inst/O
                         net (fo=3, routed)           0.537     0.721    fetch/notReset_IBUF
    SLICE_X110Y51        LUT1 (Prop_lut1_I0_O)        0.045     0.766 r  fetch/phaseOut_i_2/O
                         net (fo=81, routed)          0.416     1.181    fetch/p_0_in
    SLICE_X104Y57        FDRE                                         r  fetch/operand_reg[1]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.880     2.074    fetch/clk_IBUF_BUFG
    SLICE_X104Y57        FDRE                                         r  fetch/operand_reg[1]_lopt_replica/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            fetch/operand_reg[2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.228ns (18.195%)  route 1.027ns (81.805%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 f  notReset_IBUF_inst/O
                         net (fo=3, routed)           0.537     0.721    fetch/notReset_IBUF
    SLICE_X110Y51        LUT1 (Prop_lut1_I0_O)        0.045     0.766 r  fetch/phaseOut_i_2/O
                         net (fo=81, routed)          0.490     1.256    fetch/p_0_in
    SLICE_X104Y58        FDRE                                         r  fetch/operand_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.880     2.074    fetch/clk_IBUF_BUFG
    SLICE_X104Y58        FDRE                                         r  fetch/operand_reg[2]_lopt_replica/C





