<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3710" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3710{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3710{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3710{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3710{left:121px;bottom:1086px;}
#t5_3710{left:147px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t6_3710{left:121px;bottom:1061px;}
#t7_3710{left:147px;bottom:1063px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_3710{left:146px;bottom:1046px;letter-spacing:-0.23px;word-spacing:-0.41px;}
#t9_3710{left:121px;bottom:1020px;}
#ta_3710{left:147px;bottom:1022px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tb_3710{left:146px;bottom:1005px;letter-spacing:-0.21px;word-spacing:-0.44px;}
#tc_3710{left:121px;bottom:979px;}
#td_3710{left:147px;bottom:981px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#te_3710{left:121px;bottom:954px;}
#tf_3710{left:147px;bottom:956px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_3710{left:146px;bottom:940px;letter-spacing:-0.2px;word-spacing:-0.36px;}
#th_3710{left:95px;bottom:915px;}
#ti_3710{left:121px;bottom:915px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tj_3710{left:121px;bottom:889px;}
#tk_3710{left:147px;bottom:891px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tl_3710{left:95px;bottom:866px;}
#tm_3710{left:121px;bottom:866px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_3710{left:121px;bottom:840px;}
#to_3710{left:147px;bottom:842px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tp_3710{left:599px;bottom:842px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tq_3710{left:121px;bottom:815px;}
#tr_3710{left:147px;bottom:817px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_3710{left:121px;bottom:791px;}
#tt_3710{left:147px;bottom:793px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tu_3710{left:121px;bottom:766px;}
#tv_3710{left:147px;bottom:768px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tw_3710{left:557px;bottom:768px;letter-spacing:-0.13px;}
#tx_3710{left:121px;bottom:742px;}
#ty_3710{left:147px;bottom:744px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tz_3710{left:95px;bottom:719px;}
#t10_3710{left:121px;bottom:719px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_3710{left:121px;bottom:693px;}
#t12_3710{left:147px;bottom:695px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t13_3710{left:121px;bottom:669px;}
#t14_3710{left:147px;bottom:671px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t15_3710{left:631px;bottom:671px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t16_3710{left:121px;bottom:644px;}
#t17_3710{left:147px;bottom:646px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_3710{left:121px;bottom:620px;}
#t19_3710{left:147px;bottom:622px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t1a_3710{left:146px;bottom:605px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1b_3710{left:147px;bottom:578px;}
#t1c_3710{left:178px;bottom:580px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1d_3710{left:177px;bottom:564px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1e_3710{left:121px;bottom:537px;}
#t1f_3710{left:147px;bottom:539px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#t1g_3710{left:121px;bottom:513px;}
#t1h_3710{left:147px;bottom:515px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1i_3710{left:146px;bottom:498px;letter-spacing:-0.15px;}
#t1j_3710{left:121px;bottom:471px;}
#t1k_3710{left:147px;bottom:474px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1l_3710{left:121px;bottom:447px;}
#t1m_3710{left:147px;bottom:449px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1n_3710{left:121px;bottom:423px;}
#t1o_3710{left:147px;bottom:425px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1p_3710{left:95px;bottom:400px;}
#t1q_3710{left:121px;bottom:400px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1r_3710{left:95px;bottom:376px;}
#t1s_3710{left:121px;bottom:376px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1t_3710{left:95px;bottom:351px;}
#t1u_3710{left:121px;bottom:351px;letter-spacing:-0.21px;word-spacing:-0.4px;}
#t1v_3710{left:69px;bottom:283px;letter-spacing:0.15px;}
#t1w_3710{left:150px;bottom:283px;letter-spacing:0.22px;word-spacing:0.01px;}
#t1x_3710{left:69px;bottom:258px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1y_3710{left:69px;bottom:241px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#t1z_3710{left:69px;bottom:224px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t20_3710{left:69px;bottom:208px;letter-spacing:-0.16px;}
#t21_3710{left:69px;bottom:183px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t22_3710{left:69px;bottom:166px;letter-spacing:-0.15px;word-spacing:-0.72px;}
#t23_3710{left:69px;bottom:150px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t24_3710{left:69px;bottom:133px;letter-spacing:-0.14px;word-spacing:-0.5px;}

.s1_3710{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3710{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3710{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3710{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3710{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3710" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3710Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3710" style="-webkit-user-select: none;"><object width="935" height="1210" data="3710/3710.svg" type="image/svg+xml" id="pdf3710" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3710" class="t s1_3710">20-2 </span><span id="t2_3710" class="t s1_3710">Vol. 3B </span>
<span id="t3_3710" class="t s2_3710">PERFORMANCE MONITORING </span>
<span id="t4_3710" class="t s3_3710">• </span><span id="t5_3710" class="t s4_3710">Section 20.3.6, “4th Generation Intel® Core™ Processor Performance Monitoring Facility.” </span>
<span id="t6_3710" class="t s3_3710">• </span><span id="t7_3710" class="t s4_3710">Section 20.3.7, “5th Generation Intel® Core™ Processor and Intel® Core™ M Processor Performance </span>
<span id="t8_3710" class="t s4_3710">Monitoring Facility.” </span>
<span id="t9_3710" class="t s3_3710">• </span><span id="ta_3710" class="t s4_3710">Section 20.3.8, “6th Generation, 7th Generation and 8th Generation Intel® Core™ Processor </span>
<span id="tb_3710" class="t s4_3710">Performance Monitoring Facility.” </span>
<span id="tc_3710" class="t s3_3710">• </span><span id="td_3710" class="t s4_3710">Section 20.3.9, “10th Generation Intel® Core™ Processor Performance Monitoring Facility.” </span>
<span id="te_3710" class="t s3_3710">• </span><span id="tf_3710" class="t s4_3710">Section 20.3.10, “12th and 13th Generation Intel® Core™ Processors, and 4th Generation Intel® </span>
<span id="tg_3710" class="t s4_3710">Xeon® Scalable Processor Family Performance Monitoring Facility.” </span>
<span id="th_3710" class="t s4_3710">— </span><span id="ti_3710" class="t s4_3710">Section 20.4, “Performance monitoring (Intel® Xeon™ Phi Processors).” </span>
<span id="tj_3710" class="t s3_3710">• </span><span id="tk_3710" class="t s4_3710">Section 20.4.1, “Intel® Xeon Phi™ Processor 7200/5200/3200 Performance Monitoring.” </span>
<span id="tl_3710" class="t s4_3710">— </span><span id="tm_3710" class="t s4_3710">Section 20.5, “Performance Monitoring (Intel Atom® Processors).” </span>
<span id="tn_3710" class="t s3_3710">• </span><span id="to_3710" class="t s4_3710">Section 20.5.1, “Performance Monitoring (45 nm and 32 nm Intel </span><span id="tp_3710" class="t s4_3710">Atom® Processors).” </span>
<span id="tq_3710" class="t s3_3710">• </span><span id="tr_3710" class="t s4_3710">Section 20.5.2, “Performance Monitoring for Silvermont Microarchitecture.” </span>
<span id="ts_3710" class="t s3_3710">• </span><span id="tt_3710" class="t s4_3710">Section 20.5.3, “Performance Monitoring for Goldmont Microarchitecture.” </span>
<span id="tu_3710" class="t s3_3710">• </span><span id="tv_3710" class="t s4_3710">Section 20.5.4, “Performance Monitoring for Goldmont Plus </span><span id="tw_3710" class="t s4_3710">Microarchitecture.” </span>
<span id="tx_3710" class="t s3_3710">• </span><span id="ty_3710" class="t s4_3710">Section 20.5.5, “Performance Monitoring for Tremont Microarchitecture.” </span>
<span id="tz_3710" class="t s4_3710">— </span><span id="t10_3710" class="t s4_3710">Section 20.6, “Performance Monitoring (Legacy Intel Processors).” </span>
<span id="t11_3710" class="t s3_3710">• </span><span id="t12_3710" class="t s4_3710">Section 20.6.1, “Performance Monitoring (Intel® Core™ Solo and Intel® Core™ Duo Processors).” </span>
<span id="t13_3710" class="t s3_3710">• </span><span id="t14_3710" class="t s4_3710">Section 20.6.2, “Performance Monitoring (Processors Based on Intel® </span><span id="t15_3710" class="t s4_3710">Core™ Microarchitecture).” </span>
<span id="t16_3710" class="t s3_3710">• </span><span id="t17_3710" class="t s4_3710">Section 20.6.3, “Performance Monitoring (Processors Based on Intel NetBurst® Microarchitecture).” </span>
<span id="t18_3710" class="t s3_3710">• </span><span id="t19_3710" class="t s4_3710">Section 20.6.4, “Performance Monitoring and Intel® Hyper-Threading Technology in Processors Based </span>
<span id="t1a_3710" class="t s4_3710">on Intel NetBurst® Microarchitecture.” </span>
<span id="t1b_3710" class="t s3_3710">• </span><span id="t1c_3710" class="t s4_3710">Section 20.6.4.5, “Counting Clocks on systems with Intel® Hyper-Threading Technology in </span>
<span id="t1d_3710" class="t s4_3710">Processors Based on Intel NetBurst® Microarchitecture.” </span>
<span id="t1e_3710" class="t s3_3710">• </span><span id="t1f_3710" class="t s4_3710">Section 20.6.5, “Performance Monitoring and Dual-Core Technology.” </span>
<span id="t1g_3710" class="t s3_3710">• </span><span id="t1h_3710" class="t s4_3710">Section 20.6.6, “Performance Monitoring on 64-bit Intel® Xeon® Processor MP with Up to 8-MByte L3 </span>
<span id="t1i_3710" class="t s4_3710">Cache.” </span>
<span id="t1j_3710" class="t s3_3710">• </span><span id="t1k_3710" class="t s4_3710">Section 20.6.7, “Performance Monitoring on L3 and Caching Bus Controller Sub-Systems.” </span>
<span id="t1l_3710" class="t s3_3710">• </span><span id="t1m_3710" class="t s4_3710">Section 20.6.8, “Performance Monitoring (P6 Family Processor).” </span>
<span id="t1n_3710" class="t s3_3710">• </span><span id="t1o_3710" class="t s4_3710">Section 20.6.9, “Performance Monitoring (Pentium Processors).” </span>
<span id="t1p_3710" class="t s4_3710">— </span><span id="t1q_3710" class="t s4_3710">Section 20.7, “Counting Clocks.” </span>
<span id="t1r_3710" class="t s4_3710">— </span><span id="t1s_3710" class="t s4_3710">Section 20.8, “IA32_PERF_CAPABILITIES MSR Enumeration.” </span>
<span id="t1t_3710" class="t s4_3710">— </span><span id="t1u_3710" class="t s4_3710">Section 20.9, “PEBS Facility.” </span>
<span id="t1v_3710" class="t s5_3710">20.2 </span><span id="t1w_3710" class="t s5_3710">ARCHITECTURAL PERFORMANCE MONITORING </span>
<span id="t1x_3710" class="t s4_3710">Performance monitoring events are architectural when they behave consistently across microarchitectures. Intel </span>
<span id="t1y_3710" class="t s4_3710">Core Solo and Intel Core Duo processors introduced architectural performance monitoring. The feature provides a </span>
<span id="t1z_3710" class="t s4_3710">mechanism for software to enumerate performance events and provides configuration and counting facilities for </span>
<span id="t20_3710" class="t s4_3710">events. </span>
<span id="t21_3710" class="t s4_3710">Architectural performance monitoring does allow for enhancement across processor implementations. The </span>
<span id="t22_3710" class="t s4_3710">CPUID.0AH leaf provides version ID for each enhancement. Intel Core Solo and Intel Core Duo processors support </span>
<span id="t23_3710" class="t s4_3710">base level functionality identified by version ID of 1. Processors based on Intel Core microarchitecture support, at </span>
<span id="t24_3710" class="t s4_3710">a minimum, the base level functionality of architectural performance monitoring. Intel Core 2 Duo processor T </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
