# Configuration

set project_name 				project_1
set project_part 				xc7a100tfgg676-2
set proj_target_language	Verilog
set user_wrapper 				false
set run_synthesis				false
set run_implementation		false
set gen_bitstream				false

