iee


we can code here

----RNG-----
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity Random_Number_Generator is
    Port ( clk : in STD_LOGIC;
           reset : in STD_LOGIC;
           random_number : out STD_LOGIC_VECTOR(1 downto 0));
end Random_Number_Generator;

architecture Behavioral of Random_Number_Generator is
    signal rand : STD_LOGIC_VECTOR(1 downto 0);
begin
    process(clk, reset)
    begin
        if reset = '1' then
            rand <= (others => '0');
        elsif rising_edge(clk) then
            -- Generate random number on every clock cycle
            rand <= rand + 1;
            if rand = "11" then
                rand <= (others => '0');
            end if;
        end if;
    end process;

    -- Output the random number
    random_number <= rand;
end Behavioral;
