<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="qmxc6slx16.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clocks.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="clocks.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="clocks.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/pll1.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/pll1.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/pll1.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="joydecoder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="joydecoder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="joydecoder.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="qmxc6slx16_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="qmxc6slx16_top.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="qmxc6slx16_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="qmxc6slx16_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="qmxc6slx16_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="qmxc6slx16_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="qmxc6slx16_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="qmxc6slx16_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="qmxc6slx16_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="qmxc6slx16_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="qmxc6slx16_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="qmxc6slx16_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="qmxc6slx16_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="qmxc6slx16_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="qmxc6slx16_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="qmxc6slx16_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="qmxc6slx16_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="qmxc6slx16_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="qmxc6slx16_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="qmxc6slx16_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="qmxc6slx16_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="qmxc6slx16_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="qmxc6slx16_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="qmxc6slx16_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="qmxc6slx16_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="qmxc6slx16_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="qmxc6slx16_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="qmxc6slx16_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="qmxc6slx16_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="qmxc6slx16_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="qmxc6slx16_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="qmxc6slx16_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="qmxc6slx16_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="qmxc6slx16_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="qmxc6slx16_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="qmxc6slx16_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="qmxc6slx16_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="qmxc6slx16_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="qmxc6slx16_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1564887326" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1564887326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1564887326" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1160246275335812915" xil_pn:start_ts="1564887326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1564887327" xil_pn:in_ck="2640053158465561696" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5367911119043776873" xil_pn:start_ts="1564887326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/pll1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1564887327" xil_pn:in_ck="-5111966139184215345" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1564887327">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1564887327" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6007976371282860619" xil_pn:start_ts="1564887327">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1564887327" xil_pn:in_ck="-5111966139184215345" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426877399996" xil_pn:start_ts="1564887327">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1564887327" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8272318775771484941" xil_pn:start_ts="1564887327">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1567377185" xil_pn:in_ck="-2888579569229027003" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="2918088232144734893" xil_pn:start_ts="1567376668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="qmxc6slx16_top.lso"/>
      <outfile xil_pn:name="qmxc6slx16_top.ngc"/>
      <outfile xil_pn:name="qmxc6slx16_top.ngr"/>
      <outfile xil_pn:name="qmxc6slx16_top.prj"/>
      <outfile xil_pn:name="qmxc6slx16_top.stx"/>
      <outfile xil_pn:name="qmxc6slx16_top.syr"/>
      <outfile xil_pn:name="qmxc6slx16_top.xst"/>
      <outfile xil_pn:name="qmxc6slx16_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1565803369" xil_pn:in_ck="2910506139658637270" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6177992292717077578" xil_pn:start_ts="1565803369">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1567377211" xil_pn:in_ck="9132145226287240231" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1108069841495693908" xil_pn:start_ts="1567377185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="qmxc6slx16_top.bld"/>
      <outfile xil_pn:name="qmxc6slx16_top.ngd"/>
      <outfile xil_pn:name="qmxc6slx16_top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1567377511" xil_pn:in_ck="9132145226287240232" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="170182801565208134" xil_pn:start_ts="1567377211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="qmxc6slx16_top.pcf"/>
      <outfile xil_pn:name="qmxc6slx16_top_map.map"/>
      <outfile xil_pn:name="qmxc6slx16_top_map.mrp"/>
      <outfile xil_pn:name="qmxc6slx16_top_map.ncd"/>
      <outfile xil_pn:name="qmxc6slx16_top_map.ngm"/>
      <outfile xil_pn:name="qmxc6slx16_top_map.xrpt"/>
      <outfile xil_pn:name="qmxc6slx16_top_summary.xml"/>
      <outfile xil_pn:name="qmxc6slx16_top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1567377696" xil_pn:in_ck="-6859792705898940607" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1567377511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="qmxc6slx16_top.ncd"/>
      <outfile xil_pn:name="qmxc6slx16_top.pad"/>
      <outfile xil_pn:name="qmxc6slx16_top.par"/>
      <outfile xil_pn:name="qmxc6slx16_top.ptwx"/>
      <outfile xil_pn:name="qmxc6slx16_top.unroutes"/>
      <outfile xil_pn:name="qmxc6slx16_top.xpi"/>
      <outfile xil_pn:name="qmxc6slx16_top_pad.csv"/>
      <outfile xil_pn:name="qmxc6slx16_top_pad.txt"/>
      <outfile xil_pn:name="qmxc6slx16_top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1567377790" xil_pn:in_ck="8005965192086870946" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="6587536580693756888" xil_pn:start_ts="1567377696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="qmxc6slx16_top.bgn"/>
      <outfile xil_pn:name="qmxc6slx16_top.bin"/>
      <outfile xil_pn:name="qmxc6slx16_top.bit"/>
      <outfile xil_pn:name="qmxc6slx16_top.drc"/>
      <outfile xil_pn:name="qmxc6slx16_top.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1567377696" xil_pn:in_ck="9132145226287240100" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1567377654">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="qmxc6slx16_top.twr"/>
      <outfile xil_pn:name="qmxc6slx16_top.twx"/>
    </transform>
    <transform xil_pn:end_ts="1565799218" xil_pn:name="TRAN_postMapSimModel" xil_pn:prop_ck="-7253064093178436316" xil_pn:start_ts="1565799214">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1565799223" xil_pn:in_ck="-3008975051364381822" xil_pn:name="TRAN_preRouteTrce" xil_pn:prop_ck="722859607460791352" xil_pn:start_ts="1565799222">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1564885477" xil_pn:in_ck="9132145226287240232" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1564885477">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
  </transforms>

</generated_project>
