# ğŸš€ 4-bit Loadable Synchronous UP Counter (Verilog)

This project implements a **4-bit synchronous loadable up-counter**.  
 A **testbench** is included to **simulate and verify counter behavior**, including **load and reset functionality**.

---

## âœ¨ Features

- ğŸ”¹ **4-bit synchronous counter**
- ğŸ”„ **Up-counting** with wrap-around from 15 â†’ 0 (full 4-bit range)
- â± **Synchronous reset** to 0
- ğŸ“ **Load input** allows presetting the counter
- ğŸ§ª **Testbench included** for simulation and verification

---

## ğŸ“‚ Files Included

- `loadable_sync_up_counter_4b.v` â†’ RTL design of the 4-bit loadable synchronous up-counter
- `loadable_sync_up_counter_4b_tb.v` â†’ Testbench to verify functionality
- `README.md` â†’ Documentation (this file)

---

## ğŸ§© Design Details

### ğŸ”¹ Ports

| Port   | Direction | Width | Description                             |
| ------ | --------- | ----- | --------------------------------------- |
| `clk`  | input     | 1-bit | Clock signal                            |
| `rst`  | input     | 1-bit | Synchronous reset (resets counter to 0) |
| `load` | input     | 1-bit | Load enable for preset input            |
| `i`    | input     | 4-bit | Preset value to load into the counter   |
| `q`    | output    | 4-bit | Current counter value (0â€“15)            |

### ğŸ”¹ Functional Behavior

- **Reset**: When `rst = 1`, counter resets to 0
- **Load**: When `load = 1`, counter loads the value `i`
- **Counting**: On each positive clock edge, if not loading, counter increments by 1
- **Wrap-around**: After 15, counter rolls back to 0

---

## ğŸ“Š Simulation

The testbench verifies:

1. Counter **resets correctly** on `rst = 1`
2. **Load functionality** works at any 4-bit value
3. Proper **counting and wrap-around** from 15 â†’ 0

### Example Waveform

```text
Time   clk  rst  load  i   q
0      0    1    0     0   0
10     1    0    1     6   6
20     0    0    0     -   7
30     1    0    0     -   8
40     0    0    0     -   9
50     1    0    0     -  10
60     0    0    0     -  11
70     1    0    0     -  12
...
```

Tasks in the testbench handle **initialization** and **loading preset values**, while `$monitor` displays real-time counter outputs.

---

## ğŸ› ï¸ How to Run

### â–¶ï¸ Using ModelSim / QuestaSim

```tcl
vlog loadable_sync_up_counter_4b.v loadable_sync_up_counter_4b_tb.v
vsim -c loadable_sync_up_counter_4b_tb
run -all
```

The simulation demonstrates:

- Reset behavior
- Loading preset values
- Synchronous counting and wrap-around

---

## ğŸ”¹ License

MIT License â€“ see [LICENSE](../LICENSE) for details.

---

## ğŸ‘¨â€ğŸ’» Author

**Hithaishi S R**  
 ğŸ”— [LinkedIn](https://www.linkedin.com/in/hithaishisr)  
 âœ‰ï¸ hithaishisr2002@gmail.com