

================================================================
== Vivado HLS Report for 'scaleRange'
================================================================
* Date:           Wed May 29 00:35:22 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        RC_Receiver
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.625|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|     74|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      9|     217|     77|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      9|
|Register         |        -|      -|      63|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     12|     280|    160|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      5|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |rcReceiver_mul_43bkb_U1  |rcReceiver_mul_43bkb  |        0|      9|  217|  77|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|      9|  217|  77|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |p_Val2_1_fu_51_p2  |     *    |      3|  0|  40|          27|          16|
    |r_V_fu_42_p2       |     +    |      0|  0|  34|          27|          25|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      3|  0|  74|          54|          41|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   13|         26|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   13|         26|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_ce_reg          |   1|   0|    1|          0|
    |ap_return_int_reg  |  13|   0|   13|          0|
    |r_V_reg_94         |  11|   0|   27|         16|
    |tmp_1_reg_99       |  27|   0|   27|          0|
    |x_int_reg          |  11|   0|   11|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  63|   0|   79|         16|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  scaleRange  | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  scaleRange  | return value |
|ap_return  | out |   13| ap_ctrl_hs |  scaleRange  | return value |
|ap_ce      |  in |    1| ap_ctrl_hs |  scaleRange  | return value |
|x          |  in |   11|   ap_none  |       x      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

