/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [13:0] _03_;
  reg [13:0] _04_;
  wire [22:0] _05_;
  reg [14:0] _06_;
  wire [29:0] _07_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [14:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_39z;
  wire [6:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_95z;
  wire [9:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [31:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_17z = ~(celloutsig_0_9z[9] & celloutsig_0_5z);
  assign celloutsig_1_2z = !(in_data[130] ? 1'h1 : celloutsig_1_0z[0]);
  assign celloutsig_1_7z = !(celloutsig_1_0z[4] ? celloutsig_1_5z : celloutsig_1_5z);
  assign celloutsig_1_18z = !(celloutsig_1_2z ? celloutsig_1_11z : celloutsig_1_5z);
  assign celloutsig_0_15z = !(celloutsig_0_5z ? celloutsig_0_9z[7] : celloutsig_0_1z[0]);
  assign celloutsig_0_5z = ~(celloutsig_0_3z[5] | celloutsig_0_2z[3]);
  assign celloutsig_1_6z = ~(celloutsig_1_4z[0] | 1'h1);
  assign celloutsig_0_12z = ~((celloutsig_0_8z | celloutsig_0_9z[0]) & celloutsig_0_4z[1]);
  assign celloutsig_1_5z = ~((celloutsig_1_2z | _01_) & in_data[175]);
  assign celloutsig_0_18z = ~((celloutsig_0_12z | celloutsig_0_6z) & (celloutsig_0_9z[2] | celloutsig_0_12z));
  assign celloutsig_0_31z = ~((celloutsig_0_27z | celloutsig_0_12z) & (celloutsig_0_6z | celloutsig_0_30z));
  assign celloutsig_0_6z = celloutsig_0_1z[3] | ~(celloutsig_0_4z[3]);
  assign celloutsig_1_11z = celloutsig_1_6z | celloutsig_1_7z;
  assign celloutsig_0_0z = in_data[70] ^ in_data[53];
  assign celloutsig_0_16z = celloutsig_0_9z[6] ^ celloutsig_0_11z[13];
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 14'h0000;
    else _04_ <= { celloutsig_0_2z[4:2], celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_31z, celloutsig_0_31z, celloutsig_0_35z, _03_[4:2], _02_, celloutsig_0_15z };
  reg [22:0] _24_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _24_ <= 23'h000000;
    else _24_ <= { in_data[144:136], 14'h3fff };
  assign { _05_[22:1], _01_ } = _24_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _06_ <= 15'h0000;
    else _06_ <= { 7'h7f, celloutsig_1_0z, celloutsig_1_6z };
  reg [3:0] _26_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _26_ <= 4'h0;
    else _26_ <= { celloutsig_0_14z, celloutsig_0_16z };
  assign { _03_[4:2], _02_ } = _26_;
  reg [29:0] _27_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _27_ <= 30'h00000000;
    else _27_ <= { celloutsig_0_11z[10:3], celloutsig_0_24z, celloutsig_0_10z, celloutsig_0_11z[14:12], celloutsig_0_11z[13], celloutsig_0_11z[10:0] };
  assign { _07_[29:2], _00_, _07_[0] } = _27_;
  assign celloutsig_0_30z = { in_data[76:72], celloutsig_0_16z, celloutsig_0_26z, celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_27z } == { in_data[62:53], celloutsig_0_29z, celloutsig_0_10z };
  assign celloutsig_0_29z = celloutsig_0_11z[8:5] === { celloutsig_0_14z, celloutsig_0_18z };
  assign celloutsig_0_27z = celloutsig_0_4z <= celloutsig_0_2z[5:1];
  assign celloutsig_0_35z = { celloutsig_0_11z[13:12], celloutsig_0_11z[13], celloutsig_0_11z[10:5], celloutsig_0_8z } || { celloutsig_0_9z[3], celloutsig_0_17z, celloutsig_0_33z, celloutsig_0_18z, celloutsig_0_27z, celloutsig_0_29z };
  assign celloutsig_1_13z = { in_data[180:151], celloutsig_1_12z } || { celloutsig_1_10z[16:9], celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_7z, _05_[22:1], _01_ };
  assign celloutsig_0_1z = { in_data[49:48], celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[62], celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_10z = in_data[27:25] * celloutsig_0_1z[2:0];
  assign celloutsig_1_4z = _05_[15:12] * 4'hf;
  assign celloutsig_1_12z = celloutsig_1_0z[5:0] * celloutsig_1_0z[5:0];
  assign celloutsig_0_39z = celloutsig_0_5z ? { celloutsig_0_3z[5:4], celloutsig_0_16z } : { celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_15z };
  assign celloutsig_1_15z = celloutsig_1_0z[6] ? { celloutsig_1_4z[2:1], celloutsig_1_13z, celloutsig_1_14z } : { _05_[8:7], celloutsig_1_6z, celloutsig_1_13z };
  assign celloutsig_0_14z = celloutsig_0_2z[5] ? { celloutsig_0_2z[7:6], celloutsig_0_7z } : { celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_11z[5:3], celloutsig_0_5z } != { celloutsig_0_2z[8:6], celloutsig_0_8z };
  assign celloutsig_1_0z = - in_data[156:150];
  assign celloutsig_0_2z = ~ in_data[94:86];
  assign celloutsig_1_19z = & { celloutsig_1_18z, celloutsig_1_16z, celloutsig_1_14z, _06_[11:5], celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_28z = & { _02_, _03_[3:2], celloutsig_0_14z };
  assign celloutsig_0_95z = _07_[22] & celloutsig_0_62z;
  assign celloutsig_1_16z = celloutsig_1_15z[0] & _06_[1];
  assign celloutsig_0_7z = | { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z[2], celloutsig_0_1z };
  assign celloutsig_0_8z = | { celloutsig_0_2z, in_data[94:93] };
  assign celloutsig_1_14z = | { celloutsig_1_12z, celloutsig_1_5z };
  assign celloutsig_0_26z = ^ { celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_4z = { celloutsig_0_2z[4:1], celloutsig_0_0z } >> celloutsig_0_2z[6:2];
  assign celloutsig_0_3z = celloutsig_0_2z[6:0] >> in_data[84:78];
  assign celloutsig_0_33z = { celloutsig_0_1z, celloutsig_0_5z } >>> { celloutsig_0_14z[2:1], celloutsig_0_30z, celloutsig_0_29z, celloutsig_0_28z };
  assign celloutsig_0_9z = in_data[70:61] - { celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_24z = { celloutsig_0_11z[12], celloutsig_0_11z[13], celloutsig_0_11z[10:9] } ~^ { celloutsig_0_3z[6:4], celloutsig_0_13z };
  assign celloutsig_0_62z = ~((_04_[4] & celloutsig_0_18z) | (celloutsig_0_39z[1] & celloutsig_0_9z[6]));
  assign celloutsig_1_8z = ~((celloutsig_1_7z & celloutsig_1_2z) | (celloutsig_1_5z & celloutsig_1_4z[2]));
  assign { celloutsig_0_11z[9:0], celloutsig_0_11z[10], celloutsig_0_11z[12], celloutsig_0_11z[14:13] } = ~ { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_0z };
  assign { celloutsig_1_10z[14:0], celloutsig_1_10z[22:15] } = { _06_, celloutsig_1_2z, celloutsig_1_0z } ~^ { in_data[164:150], in_data[172:165] };
  assign { _03_[13:5], _03_[1:0] } = { celloutsig_0_2z[4:2], celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_31z, celloutsig_0_31z, celloutsig_0_35z, _02_, celloutsig_0_15z };
  assign _05_[0] = _01_;
  assign _07_[1] = _00_;
  assign celloutsig_0_11z[11] = celloutsig_0_11z[13];
  assign celloutsig_1_10z[31:23] = in_data[181:173];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_95z, 1'h1 };
endmodule
