name: SYSCON
description: LPC82x System configuration (SYSCON)
groupName: SYSCON
source: LPC824/LPC824.xml v1.0 (MCUX_2.16.100)
registers:
  - name: SYSMEMREMAP
    description: System Remap register
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 3
    fields:
      - name: MAP
        description: System memory remap. Value 0x3 is reserved.
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: BOOT_LOADER_MODE
            description: Boot Loader Mode. Interrupt vectors are re-mapped to Boot ROM.
            value: 0
          - name: USER_RAM_MODE
            description: User RAM Mode. Interrupt vectors are re-mapped to Static RAM.
            value: 1
          - name: USER_FLASH_MODE
            description: User Flash Mode. Interrupt vectors are not re-mapped and reside in Flash.
            value: 2
  - name: PRESETCTRL
    description: Peripheral reset control register
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 553771007
    resetMask: 553771007
    fields:
      - name: SPI0_RST_N
        description: SPI0 reset control.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: SPI0_RST_N_0
            description: Assert the SPI0 reset.
            value: 0
          - name: SPI0_RST_N_1
            description: Clear the SPI0 reset.
            value: 1
      - name: SPI1_RST_N
        description: SPI1 reset control.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: SPI1_RST_N_0
            description: Assert the SPI1 reset.
            value: 0
          - name: SPI1_RST_N_1
            description: Clear the SPI1 reset.
            value: 1
      - name: UARTFRG_RST_N
        description: USART fractional baud rate generator(UARTFRG) reset control.
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: UARTFRG_RST_N_0
            description: Assert the UARTFRG reset.
            value: 0
          - name: UARTFRG_RST_N_1
            description: Clear the UARTFRG reset.
            value: 1
      - name: UART0_RST_N
        description: USART0 reset control.
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: UART0_RST_N_0
            description: Assert the USART0 reset.
            value: 0
          - name: UART0_RST_N_1
            description: Clear the USART0 reset.
            value: 1
      - name: UART1_RST_N
        description: USART1 reset control.
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: UART1_RST_N_0
            description: Assert the USART1 reset.
            value: 0
          - name: UART1_RST_N_1
            description: Clear the USART1 reset.
            value: 1
      - name: UART2_RST_N
        description: USART2 reset control.
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: UART2_RST_N_0
            description: Assert the USART2 reset.
            value: 0
          - name: UART2_RST_N_1
            description: Clear the USART2 reset.
            value: 1
      - name: I2C0_RST_N
        description: I2C0 reset control.
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: I2C0_RST_N_0
            description: Assert the I2C0 reset.
            value: 0
          - name: I2C0_RST_N_1
            description: Clear the I2C0 reset.
            value: 1
      - name: MRT_RST_N
        description: Multi-rate timer (MRT) reset control.
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: MRT_RST_N_0
            description: Assert the MRT reset.
            value: 0
          - name: MRT_RST_N_1
            description: Clear the MRT reset.
            value: 1
      - name: SCT_RST_N
        description: SCT reset control.
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: SCT_RST_N_0
            description: Assert the SCT reset.
            value: 0
          - name: SCT_RST_N_1
            description: Clear the SCT reset.
            value: 1
      - name: WKT_RST_N
        description: Self-wake-up timer (WKT) reset control.
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: WKT_RST_N_0
            description: Assert the WKT reset.
            value: 0
          - name: WKT_RST_N_1
            description: Clear the WKT reset.
            value: 1
      - name: GPIO_RST_N
        description: GPIO and GPIO pin interrupt reset control.
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: GPIO_RST_N_0
            description: Assert the GPIO reset.
            value: 0
          - name: GPIO_RST_N_1
            description: Clear the GPIO reset.
            value: 1
      - name: FLASH_RST_N
        description: Flash controller reset control.
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: FLASH_RST_N_0
            description: Assert the flash controller reset.
            value: 0
          - name: FLASH_RST_N_1
            description: Clear the flash controller reset.
            value: 1
      - name: ACMP_RST_N
        description: Analog comparator reset control.
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ACMP_RST_N_0
            description: Assert the analog comparator reset.
            value: 0
          - name: ACMP_RST_N_1
            description: Clear the analog comparator controller reset.
            value: 1
      - name: I2C1_RST_N
        description: I2C1 reset control.
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: I2C1_RST_N_0
            description: Assert the I2C1 reset.
            value: 0
          - name: I2C1_RST_N_1
            description: Clear the I2C1 reset.
            value: 1
      - name: I2C2_RST_N
        description: I2C2 reset control.
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: I2C2_RST_N_0
            description: Assert the I2C2 reset.
            value: 0
          - name: I2C2_RST_N_1
            description: Clear the I2C2 reset.
            value: 1
      - name: I2C3_RST_N
        description: I2C3 reset control.
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: I2C3_RST_N_0
            description: Assert the I2C3 reset.
            value: 0
          - name: I2C3_RST_N_1
            description: Clear the I2C3 reset.
            value: 1
      - name: ADC_RST_N
        description: ADC reset control.
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ADC_RST_N_0
            description: Assert the ADC reset.
            value: 0
          - name: ADC_RST_N_1
            description: Clear the ADC reset.
            value: 1
      - name: DMA_RST_N
        description: DMA reset control.
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DMA_RST_N_0
            description: Assert the DMA reset.
            value: 0
          - name: DMA_RST_N_1
            description: Clear the DMA reset.
            value: 1
  - name: SYSPLLCTRL
    description: PLL control
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 127
    fields:
      - name: MSEL
        description: 'Feedback divider value. The division value M is the programmed MSEL value + 1. 00000: Division ratio M = 1 to 11111: Division ratio M = 32'
        bitOffset: 0
        bitWidth: 5
        access: read-write
      - name: PSEL
        description: Post divider ratio P. The division ratio is 2 x P.
        bitOffset: 5
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: PSEL_0
            description: P = 1
            value: 0
          - name: PSEL_1
            description: P = 2
            value: 1
          - name: PSEL_2
            description: P = 4
            value: 2
          - name: PSEL_3
            description: P = 8
            value: 3
  - name: SYSPLLSTAT
    description: PLL status
    addressOffset: 12
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 1
    fields:
      - name: LOCK
        description: PLL0 lock indicator
        bitOffset: 0
        bitWidth: 1
        access: read-only
  - name: SYSOSCCTRL
    description: system oscillator control
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BYPASS
        description: Bypass system oscillator
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: FREQ_RANGE
        description: "oscillator low / high transconductance selection input (Active High) 1-20MHz '0' : 15-50MHz '1'"
        bitOffset: 1
        bitWidth: 1
        access: read-write
  - name: WDTOSCCTRL
    description: Watchdog oscillator control
    addressOffset: 36
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DIVSEL
        description: 'Select divider for Fclkana. wdt_osc_clk = Fclkana/ (2 x (1 + DIVSEL)) 00000: 2 x (1 + DIVSEL) = 2 00001: 2 x (1 + DIVSEL) = 4 to 11111: 2 x (1 + DIVSEL) = 64'
        bitOffset: 0
        bitWidth: 5
        access: read-write
      - name: FREQSEL
        description: Frequency select. Selects the frequency of the oscillator. 0x00 = invalid setting when watchdog oscillator is running 0x1 = 0.6 MHz 0x2 = 1.05 MHz 0x3 = 1.4 MHz 0x4 = 1.75 MHz 0x5 = 2.1 MHz 0x6 = 2.4 MHz 0x7 = 2.7 MHz 0x8 = 3.0 MHz 0x9 = 3.25 MHz 0xA = 3.5 MHz 0xB = 3.75 MHz 0xC = 4.0 MHz 0xD = 4.2 MHz 0xE = 4.4 MHz 0xF = 4.6 MHz
        bitOffset: 5
        bitWidth: 4
        access: read-write
  - name: IRCCTRL
    description: IRC control
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 128
    resetMask: 255
    fields:
      - name: TRIM
        description: Trim value
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: SYSRSTSTAT
    description: System reset status register
    addressOffset: 48
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 31
    fields:
      - name: POR
        description: POR reset status.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: POR_0
            description: No POR detected.
            value: 0
          - name: POR_1
            description: POR detected. Writing a one clears this reset.
            value: 1
      - name: EXTRST
        description: Status of the external RESET pin. External reset status.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: EXTRST_0
            description: No reset event detected.
            value: 0
          - name: EXTRST_1
            description: Reset detected. Writing a one clears this reset.
            value: 1
      - name: WDT
        description: Status of the Watchdog reset.
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: WDT_0
            description: No WDT reset detected.
            value: 0
          - name: WDT_1
            description: WDT reset detected. Writing a one clears this reset.
            value: 1
      - name: BOD
        description: Status of the Brown-out detect reset.
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: BOD_0
            description: No BOD reset detected.
            value: 0
          - name: BOD_1
            description: BOD reset detected. Writing a one clears this reset.
            value: 1
      - name: SYSRST
        description: Status of the software system reset.
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: SYSRST_0
            description: No System reset detected.
            value: 0
          - name: SYSRST_1
            description: System reset detected. Writing a one clears this reset.
            value: 1
  - name: SYSPLLCLKSEL
    description: System PLL clock source select register
    addressOffset: 64
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 3
    fields:
      - name: SEL
        description: System PLL clock source
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: IRC
            description: IRC
            value: 0
          - name: SYSOSC
            description: Crystal Oscillator (SYSOSC)
            value: 1
          - name: CLKIN
            description: CLKIN. External clock input.
            value: 3
  - name: SYSPLLCLKUEN
    description: System PLL clock source update enable register
    addressOffset: 68
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 1
    fields:
      - name: ENA
        description: Enable system PLL clock source update
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: NO_CHANGE
            description: no change
            value: 0
          - name: UPDATED
            description: update clock source
            value: 1
  - name: MAINCLKSEL
    description: Main clock source select
    addressOffset: 112
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 3
    fields:
      - name: SEL
        description: Clock source for main clock.
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: IRC_Osc
            description: IRC Oscillator.
            value: 0
          - name: PLL_in
            description: PLL input.
            value: 1
          - name: WDTOSC
            description: Watchdog oscillator.
            value: 2
          - name: PLL_out
            description: PLL output.
            value: 3
  - name: MAINCLKUEN
    description: Main clock source update enable
    addressOffset: 116
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 1
    fields:
      - name: ENA
        description: Enable main clock source update.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ENA_0
            description: No change.
            value: 0
          - name: ENA_1
            description: Update clock source.
            value: 1
  - name: SYSAHBCLKDIV
    description: System clock divider
    addressOffset: 120
    size: 32
    access: read-write
    resetValue: 1
    resetMask: 255
    fields:
      - name: DIV
        description: 'System AHB clock divider values 0: System clock disabled. 1: Divide by 1. to 255: Divide by 255.'
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: SYSAHBCLKCTRL
    description: System clock control
    addressOffset: 128
    size: 32
    access: read-write
    resetValue: 223
    resetMask: 636485631
    fields:
      - name: SYS
        description: Enables the clock for the AHB, the APB bridge, the Cortex-M0+ core clocks, SYSCON, and the PMU. This bit is read only and always reads as 1.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: ROM
        description: Enables clock for ROM.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ROM_0
            description: Disable.
            value: 0
          - name: ROM_1
            description: Enable.
            value: 1
      - name: RAM0_1
        description: Enables clock for SRAM0 and SRAM1.
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: RAM0_1_0
            description: Disable.
            value: 0
          - name: RAM0_1_1
            description: Enable.
            value: 1
      - name: FLASHREG
        description: Enables clock for flash register interface.
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: FLASHREG_0
            description: Disable.
            value: 0
          - name: FLASHREG_1
            description: Enable.
            value: 1
      - name: FLASH
        description: Enables clock for flash.
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: FLASH_0
            description: Disable.
            value: 0
          - name: FLASH_1
            description: Enable.
            value: 1
      - name: I2C0
        description: Enables clock for I2C0.
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: I2C0_0
            description: Disable.
            value: 0
          - name: I2C0_1
            description: Enable.
            value: 1
      - name: GPIO
        description: Enables clock for GPIO port registers and GPIO pin interrupt registers.
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: GPIO_0
            description: Disable.
            value: 0
          - name: GPIO_1
            description: Enable.
            value: 1
      - name: SWM
        description: Enables clock for switch matrix.
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: SWM_0
            description: Disable.
            value: 0
          - name: SWM_1
            description: Enable.
            value: 1
      - name: SCT
        description: Enables clock for state configurable timer SCTimer/PWM.
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: SCT_0
            description: Disable.
            value: 0
          - name: SCT_1
            description: Enable.
            value: 1
      - name: WKT
        description: Enables clock for self-wake-up timer.
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: WKT_0
            description: Disable.
            value: 0
          - name: WKT_1
            description: Enable.
            value: 1
      - name: MRT
        description: Enables clock for multi-rate timer.
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: MRT_0
            description: Disable.
            value: 0
          - name: MRT_1
            description: Enable.
            value: 1
      - name: SPI0
        description: Enables clock for SPI0.
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: SPI0_0
            description: Disable.
            value: 0
          - name: SPI0_1
            description: Enable.
            value: 1
      - name: SPI1
        description: Enables clock for SPI1.
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: SPI1_0
            description: Disable.
            value: 0
          - name: SPI1_1
            description: Enable.
            value: 1
      - name: CRC
        description: Enables clock for CRC.
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: CRC_0
            description: Disable.
            value: 0
          - name: CRC_1
            description: Enable.
            value: 1
      - name: UART0
        description: Enables clock for USART0.
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: UART0_0
            description: Disable.
            value: 0
          - name: UART0_1
            description: Enable.
            value: 1
      - name: UART1
        description: Enables clock for USART1.
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: UART1_0
            description: Disable.
            value: 0
          - name: UART1_1
            description: Enable.
            value: 1
      - name: UART2
        description: Enables clock for USART2.
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: UART2_0
            description: Disable.
            value: 0
          - name: UART2_1
            description: Enable.
            value: 1
      - name: WWDT
        description: Enables clock for WWDT.
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: WWDT_0
            description: Disable.
            value: 0
          - name: WWDT_1
            description: Enable.
            value: 1
      - name: IOCON
        description: Enables clock for IOCON block.
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: IOCON_0
            description: Disable.
            value: 0
          - name: IOCON_1
            description: Enable.
            value: 1
      - name: ACMP
        description: Enables clock to analog comparator.
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ACMP_0
            description: Disable.
            value: 0
          - name: ACMP_1
            description: Enable.
            value: 1
      - name: I2C1
        description: Enables clock to I2C1.
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: I2C1_0
            description: Disable.
            value: 0
          - name: I2C1_1
            description: Enable.
            value: 1
      - name: I2C2
        description: Enables clock to I2C2.
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: I2C2_0
            description: Disable.
            value: 0
          - name: I2C2_1
            description: Enable.
            value: 1
      - name: I2C3
        description: Enables clock to I2C3.
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: I2C3_0
            description: Disable.
            value: 0
          - name: I2C3_1
            description: Enable.
            value: 1
      - name: ADC
        description: Enables clock to ADC.
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ADC_0
            description: Disable.
            value: 0
          - name: ADC_1
            description: Enable.
            value: 1
      - name: MTB
        description: Enables clock to micro-trace buffer control registers.Turn on this clock when using the micro-trace buffer for debug purposes.
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: MTB_0
            description: Disable.
            value: 0
          - name: MTB_1
            description: Enable.
            value: 1
      - name: DMA
        description: Enables clock to DMA.
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DMA_0
            description: Disable.
            value: 0
          - name: DMA_1
            description: Enable.
            value: 1
  - name: UARTCLKDIV
    description: USART clock divider
    addressOffset: 148
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 255
    fields:
      - name: DIV
        description: 'USART fractional baud rate generator clock divider values. 0: Clock disabled. 1: Divide by 1. to 255: Divide by 255.'
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: CLKOUTSEL
    description: CLKOUT clock source select
    addressOffset: 224
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEL
        description: CLKOUT clock source.
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: IRC_osc
            description: IRC oscillator
            value: 0
          - name: SYSOSC
            description: Crystal oscillator (SYSOSC)
            value: 1
          - name: WDTOSC
            description: Watchdog oscillator
            value: 2
          - name: MAIN_CLK
            description: Main clock
            value: 3
  - name: CLKOUTUEN
    description: CLKOUT clock source update enable
    addressOffset: 228
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 1
    fields:
      - name: ENA
        description: Enable CLKOUT clock source update.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ENA_0
            description: No change
            value: 0
          - name: ENA_1
            description: Update clock source
            value: 1
  - name: CLKOUTDIV
    description: PLL control
    addressOffset: 232
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 255
    fields:
      - name: DIV
        description: 'CLKOUT clock divider values. 0: Disable CLKOUT clock divider 1: Divide by 1 to 255: Divide by 255'
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: UARTFRGDIV
    description: USART1 to USART4 common fractional generator divider value
    addressOffset: 240
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 255
    fields:
      - name: DIV
        description: Denominator of the fractional divider. DIV is equal to the programmed value +1. Always set to 0xFF to use with the fractional baud rate generator.
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: UARTFRGMULT
    description: USART common fractional generator divider value
    addressOffset: 244
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 255
    fields:
      - name: MULT
        description: Numerator of the fractional divider. MULT is equal to the programmed value.
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: EXTTRACECMD
    description: External trace buffer command register
    addressOffset: 252
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 3
    fields:
      - name: START
        description: Trace start command. Writing a one to this bit sets the TSTART signal to the MTB to HIGH and starts tracing if the TSTARTEN bit in the MTB master register is set to one as well.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: STOP
        description: Trace stop command. Writing a one to this bit sets the TSTOP signal in the MTB to HIGH and stops tracing if the TSTOPEN bit in the MTB master register is set to one as well.
        bitOffset: 1
        bitWidth: 1
        access: read-write
  - name: PIOPORCAP0
    description: POR captured PIO status 0
    addressOffset: 256
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 0
    fields:
      - name: PIOSTAT
        description: State of PIO0_17 through PIO0_0 at power-on reset
        bitOffset: 0
        bitWidth: 18
        access: read-only
  - name: IOCONCLKDIV6
    description: Peripheral clock 6 to the IOCON block for programmable glitch filter
    addressOffset: 308
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DIV
        description: 'IOCON glitch filter clock divider values 0: Disable IOCONFILTR_PCLK. 1: Divide by 1. to 255: Divide by 255.'
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: IOCONCLKDIV5
    description: Peripheral clock 6 to the IOCON block for programmable glitch filter
    addressOffset: 312
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DIV
        description: 'IOCON glitch filter clock divider values 0: Disable IOCONFILTR_PCLK. 1: Divide by 1. to 255: Divide by 255.'
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: IOCONCLKDIV4
    description: Peripheral clock 4 to the IOCON block for programmable glitch filter
    addressOffset: 316
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DIV
        description: 'IOCON glitch filter clock divider values 0: Disable IOCONFILTR_PCLK. 1: Divide by 1. to 255: Divide by 255.'
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: IOCONCLKDIV3
    description: Peripheral clock 3 to the IOCON block for programmable glitch filter
    addressOffset: 320
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DIV
        description: 'IOCON glitch filter clock divider values 0: Disable IOCONFILTR_PCLK. 1: Divide by 1. to 255: Divide by 255.'
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: IOCONCLKDIV2
    description: Peripheral clock 2 to the IOCON block for programmable glitch filter
    addressOffset: 324
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DIV
        description: 'IOCON glitch filter clock divider values 0: Disable IOCONFILTR_PCLK. 1: Divide by 1. to 255: Divide by 255.'
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: IOCONCLKDIV1
    description: Peripheral clock 1 to the IOCON block for programmable glitch filter
    addressOffset: 328
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DIV
        description: 'IOCON glitch filter clock divider values 0: Disable IOCONFILTR_PCLK. 1: Divide by 1. to 255: Divide by 255.'
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: IOCONCLKDIV0
    description: Peripheral clock 0 to the IOCON block for programmable glitch filter
    addressOffset: 332
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DIV
        description: 'IOCON glitch filter clock divider values 0: Disable IOCONFILTR_PCLK. 1: Divide by 1. to 255: Divide by 255.'
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: BODCTRL
    description: BOD control register
    addressOffset: 336
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 31
    fields:
      - name: BODRSTLEV
        description: BOD reset level
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: LEVEL_1
            description: Level 1
            value: 1
          - name: LEVEL_2
            description: Level 2
            value: 2
          - name: LEVEL_3
            description: Level 3
            value: 3
      - name: BODINTVAL
        description: BOD interrupt level
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: LEVEL_1
            description: Level 1
            value: 1
          - name: LEVEL_2
            description: Level 2
            value: 2
          - name: LEVEL_3
            description: Level 3
            value: 3
      - name: BODRSTENA
        description: BOD reset enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLE
            description: Disable reset function.
            value: 0
          - name: ENABLE
            description: Enable reset function.
            value: 1
  - name: SYSTCKCAL
    description: System tick timer calibration register
    addressOffset: 340
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 67108863
    fields:
      - name: CAL
        description: System tick timer calibration value.
        bitOffset: 0
        bitWidth: 26
        access: read-write
  - name: IRQLATENCY
    description: IRQ latency register
    addressOffset: 368
    size: 32
    access: read-write
    resetValue: 16
    resetMask: 255
    fields:
      - name: LATENCY
        description: 8-bit latency value.
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: NMISRC
    description: NMI source selection register
    addressOffset: 372
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 2147483679
    fields:
      - name: IRQN
        description: The IRQ number of the interrupt that acts as the Non-Maskable Interrupt (NMI) if bit 31 is 1
        bitOffset: 0
        bitWidth: 5
        access: read-write
      - name: NMIEN
        description: Write a 1 to this bit to enable the Non-Maskable Interrupt (NMI) source selected by bits 4:0.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - dim: 8
    dimIncrement: 4
    name: PINTSEL[%s]
    description: Pin interrupt select registers N
    addressOffset: 376
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 63
    fields:
      - name: INTPIN
        description: Pin number select for pin interrupt or pattern match engine input. (PIO0_0 to PIO0_28 correspond to numbers 0 to 28).
        bitOffset: 0
        bitWidth: 6
        access: read-write
  - name: STARTERP0
    description: Start logic 0 pin wake-up enable register 0
    addressOffset: 516
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 255
    fields:
      - name: PINT0
        description: GPIO pin interrupt 0 wake-up
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: PINT1
        description: GPIO pin interrupt 1 wake-up
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: PINT2
        description: GPIO pin interrupt 2 wake-up
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: PINT3
        description: GPIO pin interrupt 3 wake-up
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: PINT4
        description: GPIO pin interrupt 4 wake-up
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: PINT5
        description: GPIO pin interrupt 5 wake-up
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: PINT6
        description: GPIO pin interrupt 6 wake-up
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: PINT7
        description: GPIO pin interrupt 7 wake-up
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
  - name: STARTERP1
    description: Start logic 1 interrupt wake-up enable register
    addressOffset: 532
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 6336955
    fields:
      - name: SPI0
        description: SPI0 interrupt wake-up
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: SPI1
        description: SPI1 interrupt wake-up
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: USART0
        description: USART0 interrupt wake-up. Configure USART in synchronous slave mode.
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: USART1
        description: USART1 interrupt wake-up. Configure USART in synchronous slave mode.
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: USART2
        description: USART2 interrupt wake-up. Configure USART in synchronous slave mode.
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: I2C1
        description: I2C1 interrupt wake-up.
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: I2C0
        description: I2C0 interrupt wake-up.
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: WWDT
        description: WWDT interrupt wake-up
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: BOD
        description: BOD interrupt wake-up
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: WKT
        description: Self-wake-up timer interrupt wake-up
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: I2C2
        description: I2C2 interrupt wake-up
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: I2C3
        description: I2C3 interrupt wake-up
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
  - name: PDSLEEPCFG
    description: Deep-sleep configuration register
    addressOffset: 560
    size: 32
    access: read-write
    resetValue: 65535
    resetMask: 65535
    fields:
      - name: BOD_PD
        description: BOD power-down control for Deep-sleep and Power-down mode
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: POWERED
            description: powered
            value: 0
          - name: POWERED_DOWN
            description: powered down
            value: 1
      - name: WDTOSC_PD
        description: Watchdog oscillator power-down control for Deep-sleep and Power-down mode. Changing this bit to powered-down has no effect when the LOCK bit in the WWDT MOD register is set. In this case, the watchdog oscillator is always running.
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
  - name: PDAWAKECFG
    description: Wake-up configuration register
    addressOffset: 564
    size: 32
    access: read-write
    resetValue: 60912
    resetMask: 65535
    fields:
      - name: IRCOUT_PD
        description: IRC oscillator output wake-up configuration
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: POWERED
            description: powered
            value: 0
          - name: POWERED_DOWN
            description: powered down
            value: 1
      - name: IRC_PD
        description: IRC oscillator power-down wake-up configuration
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: POWERED
            description: powered
            value: 0
          - name: POWERED_DOWN
            description: powered down
            value: 1
      - name: FLASH_PD
        description: Flash wake-up configuration
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: POWERED
            description: powered
            value: 0
          - name: POWERED_DOWN
            description: powered down
            value: 1
      - name: BOD_PD
        description: BOD wake-up configuration
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: POWERED
            description: powered
            value: 0
          - name: POWERED_DOWN
            description: powered down
            value: 1
      - name: ADC_PD
        description: ADC wake-up configuration
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: POWERED
            description: powered
            value: 0
          - name: POWERED_DOWN
            description: powered down
            value: 1
      - name: SYSOSC_PD
        description: Crystal oscillator wake-up configuration
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: POWERED
            description: powered
            value: 0
          - name: POWERED_DOWN
            description: powered down
            value: 1
      - name: WDTOSC_PD
        description: Watchdog oscillator wake-up configuration. Changing this bit to powered-down has no effect when the LOCK bit in the WWDT MOD register is set. In this case, the watchdog oscillator is always running
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: SYSPLL_PD
        description: System PLL wake-up configuration
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
      - name: ACMP
        description: Analog comparator wake-up configuration
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled
            value: 0
          - name: ENABLED
            description: Enabled
            value: 1
  - name: PDRUNCFG
    description: Power configuration register
    addressOffset: 568
    size: 32
    access: read-write
    resetValue: 60912
    resetMask: 4294967295
    fields:
      - name: IRCOUT_PD
        description: IRC oscillator output wake-up configuration
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: POWERED
            description: powered
            value: 0
          - name: POWERED_DOWN
            description: powered down
            value: 1
      - name: IRC_PD
        description: IRC oscillator power-down wake-up configuration
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: POWERED
            description: powered
            value: 0
          - name: POWERED_DOWN
            description: powered down
            value: 1
      - name: FLASH_PD
        description: Flash wake-up configuration
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: POWERED
            description: powered
            value: 0
          - name: POWERED_DOWN
            description: powered down
            value: 1
      - name: BOD_PD
        description: BOD wake-up configuration
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: POWERED
            description: powered
            value: 0
          - name: POWERED_DOWN
            description: powered down
            value: 1
      - name: ADC_PD
        description: ADC wake-up configuration
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: POWERED
            description: powered
            value: 0
          - name: POWERED_DOWN
            description: powered down
            value: 1
      - name: SYSOSC_PD
        description: Crystal oscillator wake-up configuration
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: POWERED
            description: powered
            value: 0
          - name: POWERED_DOWN
            description: powered down
            value: 1
      - name: WDTOSC_PD
        description: Watchdog oscillator wake-up configuration. Changing this bit to powered-down has no effect when the LOCK bit in the WWDT MOD register is set. In this case, the watchdog oscillator is always running
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: POWERED
            description: Disabled
            value: 0
          - name: POWERED_DOWN
            description: Enabled
            value: 1
      - name: SYSPLL_PD
        description: System PLL wake-up configuration
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: POWERED
            description: Disabled
            value: 0
          - name: POWERED_DOWN
            description: Enabled
            value: 1
      - name: ACMP
        description: Analog comparator wake-up configuration
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: POWERED
            description: Disabled
            value: 0
          - name: POWERED_DOWN
            description: Enabled
            value: 1
  - name: DEVICE_ID
    description: Part ID register
    addressOffset: 1016
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DEVICEID
        description: Part ID
        bitOffset: 0
        bitWidth: 32
        access: read-only
addressBlocks:
  - offset: 0
    size: 1020
    usage: registers
interrupts:
  - name: BOD
