// Seed: 3633712488
module module_0 (
    output uwire module_0,
    input tri id_1,
    output wor id_2,
    input tri0 id_3,
    input wor id_4,
    input tri1 id_5,
    output supply1 id_6,
    output uwire id_7,
    output wor id_8,
    output uwire id_9,
    output wire id_10,
    output tri id_11,
    input tri id_12,
    output wand id_13,
    input wire id_14,
    input tri1 id_15,
    input tri0 id_16,
    input wire id_17,
    input wor id_18
    , id_21,
    input wor id_19
);
  assign id_21 = id_1;
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    input supply0 id_2,
    output wire id_3,
    input wire id_4,
    output tri0 id_5,
    input wor id_6,
    input tri0 id_7,
    input wire id_8
);
  wire id_10;
  module_0(
      id_5,
      id_7,
      id_5,
      id_8,
      id_4,
      id_7,
      id_0,
      id_5,
      id_0,
      id_5,
      id_3,
      id_0,
      id_2,
      id_0,
      id_8,
      id_2,
      id_7,
      id_2,
      id_7,
      id_6
  );
endmodule
