
*** Running vivado
    with args -log design_1_finger_detection_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_finger_detection_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_finger_detection_0_0.tcl -notrace
Command: synth_design -top design_1_finger_detection_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17864 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 465.738 ; gain = 101.957
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_finger_detection_0_0' [c:/ECE532/ECE532_Group5/camera_to_vga/camera_to_vga.srcs/sources_1/bd/design_1/ip/design_1_finger_detection_0_0/synth/design_1_finger_detection_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'finger_detection' [c:/ECE532/ECE532_Group5/camera_to_vga/camera_to_vga.srcs/sources_1/bd/design_1/ipshared/6dbc/src/finger_detection.v:23]
WARNING: [Synth 8-6014] Unused sequential element red_reg was removed.  [c:/ECE532/ECE532_Group5/camera_to_vga/camera_to_vga.srcs/sources_1/bd/design_1/ipshared/6dbc/src/finger_detection.v:28]
WARNING: [Synth 8-6014] Unused sequential element final_count_reg was removed.  [c:/ECE532/ECE532_Group5/camera_to_vga/camera_to_vga.srcs/sources_1/bd/design_1/ipshared/6dbc/src/finger_detection.v:34]
INFO: [Synth 8-6155] done synthesizing module 'finger_detection' (1#1) [c:/ECE532/ECE532_Group5/camera_to_vga/camera_to_vga.srcs/sources_1/bd/design_1/ipshared/6dbc/src/finger_detection.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'detect' does not match port width (1) of module 'finger_detection' [c:/ECE532/ECE532_Group5/camera_to_vga/camera_to_vga.srcs/sources_1/bd/design_1/ip/design_1_finger_detection_0_0/synth/design_1_finger_detection_0_0.v:75]
INFO: [Synth 8-6155] done synthesizing module 'design_1_finger_detection_0_0' (2#1) [c:/ECE532/ECE532_Group5/camera_to_vga/camera_to_vga.srcs/sources_1/bd/design_1/ip/design_1_finger_detection_0_0/synth/design_1_finger_detection_0_0.v:57]
INFO: [Synth 8-3917] design design_1_finger_detection_0_0 has port detect[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_finger_detection_0_0 has port detect[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_finger_detection_0_0 has port detect[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_finger_detection_0_0 has port detect[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_finger_detection_0_0 has port detect[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_finger_detection_0_0 has port detect[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_finger_detection_0_0 has port detect[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_finger_detection_0_0 has port detect[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_finger_detection_0_0 has port detect[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_finger_detection_0_0 has port detect[1] driven by constant 0
WARNING: [Synth 8-3331] design finger_detection has unconnected port dout[11]
WARNING: [Synth 8-3331] design finger_detection has unconnected port dout[10]
WARNING: [Synth 8-3331] design finger_detection has unconnected port dout[9]
WARNING: [Synth 8-3331] design finger_detection has unconnected port dout[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 520.613 ; gain = 156.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 520.613 ; gain = 156.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 520.613 ; gain = 156.832
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 836.766 ; gain = 0.012
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:45 . Memory (MB): peak = 836.766 ; gain = 472.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:45 . Memory (MB): peak = 836.766 ; gain = 472.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:45 . Memory (MB): peak = 836.766 ; gain = 472.984
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "not_white" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 836.766 ; gain = 472.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module finger_detection 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "inst/not_white" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3917] design design_1_finger_detection_0_0 has port detect[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_finger_detection_0_0 has port detect[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_finger_detection_0_0 has port detect[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_finger_detection_0_0 has port detect[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_finger_detection_0_0 has port detect[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_finger_detection_0_0 has port detect[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_finger_detection_0_0 has port detect[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_finger_detection_0_0 has port detect[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_finger_detection_0_0 has port detect[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_finger_detection_0_0 has port detect[1] driven by constant 0
WARNING: [Synth 8-3331] design design_1_finger_detection_0_0 has unconnected port dout[11]
WARNING: [Synth 8-3331] design design_1_finger_detection_0_0 has unconnected port dout[10]
WARNING: [Synth 8-3331] design design_1_finger_detection_0_0 has unconnected port dout[9]
WARNING: [Synth 8-3331] design design_1_finger_detection_0_0 has unconnected port dout[8]
INFO: [Synth 8-3332] Sequential element (inst/green_reg[1]) is unused and will be removed from module design_1_finger_detection_0_0.
INFO: [Synth 8-3332] Sequential element (inst/green_reg[0]) is unused and will be removed from module design_1_finger_detection_0_0.
INFO: [Synth 8-3332] Sequential element (inst/blue_reg[1]) is unused and will be removed from module design_1_finger_detection_0_0.
INFO: [Synth 8-3332] Sequential element (inst/blue_reg[0]) is unused and will be removed from module design_1_finger_detection_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:46 . Memory (MB): peak = 836.766 ; gain = 472.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:58 . Memory (MB): peak = 850.777 ; gain = 486.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:58 . Memory (MB): peak = 850.926 ; gain = 487.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:58 . Memory (MB): peak = 860.969 ; gain = 497.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:59 . Memory (MB): peak = 860.969 ; gain = 497.188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:59 . Memory (MB): peak = 860.969 ; gain = 497.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:59 . Memory (MB): peak = 860.969 ; gain = 497.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:59 . Memory (MB): peak = 860.969 ; gain = 497.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:59 . Memory (MB): peak = 860.969 ; gain = 497.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:59 . Memory (MB): peak = 860.969 ; gain = 497.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    10|
|2     |LUT1   |     2|
|3     |LUT4   |     5|
|4     |LUT5   |     1|
|5     |LUT6   |     5|
|6     |FDRE   |    41|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |    64|
|2     |  inst   |finger_detection |    64|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:59 . Memory (MB): peak = 860.969 ; gain = 497.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 860.969 ; gain = 181.035
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:59 . Memory (MB): peak = 860.969 ; gain = 497.188
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:01:01 . Memory (MB): peak = 874.340 ; gain = 522.035
INFO: [Common 17-1381] The checkpoint 'C:/ECE532/ECE532_Group5/camera_to_vga/camera_to_vga.runs/design_1_finger_detection_0_0_synth_1/design_1_finger_detection_0_0.dcp' has been generated.
