
cv3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000003e4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  080004a4  080004a4  000104a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800051c  0800051c  00010524  2**0
                  CONTENTS
  4 .ARM          00000000  0800051c  0800051c  00010524  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800051c  08000524  00010524  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800051c  0800051c  0001051c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000520  08000520  00010520  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010524  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000524  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000524  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00010524  2**0
                  CONTENTS, READONLY
 12 .debug_info   000006d2  00000000  00000000  0001054c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000030a  00000000  00000000  00010c1e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000000a0  00000000  00000000  00010f28  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000068  00000000  00000000  00010fc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000853f  00000000  00000000  00011030  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00000e1e  00000000  00000000  0001956f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0002c381  00000000  00000000  0001a38d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0004670e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000134  00000000  00000000  0004678c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000000 	.word	0x20000000
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800048c 	.word	0x0800048c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000004 	.word	0x20000004
 8000104:	0800048c 	.word	0x0800048c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
#include "sct.h"



int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
	sct_init();
 8000226:	f000 f8ab 	bl	8000380 <sct_init>
	sct_led(0x7A5C36DE);
 800022a:	4b14      	ldr	r3, [pc, #80]	; (800027c <main+0x5c>)
 800022c:	0018      	movs	r0, r3
 800022e:	f000 f879 	bl	8000324 <sct_led>
	for (volatile uint32_t i = 0; i < 1000000; i++);
 8000232:	2300      	movs	r3, #0
 8000234:	60bb      	str	r3, [r7, #8]
 8000236:	e002      	b.n	800023e <main+0x1e>
 8000238:	68bb      	ldr	r3, [r7, #8]
 800023a:	3301      	adds	r3, #1
 800023c:	60bb      	str	r3, [r7, #8]
 800023e:	68bb      	ldr	r3, [r7, #8]
 8000240:	4a0f      	ldr	r2, [pc, #60]	; (8000280 <main+0x60>)
 8000242:	4293      	cmp	r3, r2
 8000244:	d9f8      	bls.n	8000238 <main+0x18>
	for(int i=111; i<=999; i+=111) {
 8000246:	236f      	movs	r3, #111	; 0x6f
 8000248:	60fb      	str	r3, [r7, #12]
 800024a:	e011      	b.n	8000270 <main+0x50>
		sct_value(i);
 800024c:	68fb      	ldr	r3, [r7, #12]
 800024e:	b29b      	uxth	r3, r3
 8000250:	0018      	movs	r0, r3
 8000252:	f000 f819 	bl	8000288 <sct_value>
		for (volatile uint32_t i = 0; i < 1000000; i++);
 8000256:	2300      	movs	r3, #0
 8000258:	607b      	str	r3, [r7, #4]
 800025a:	e002      	b.n	8000262 <main+0x42>
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	3301      	adds	r3, #1
 8000260:	607b      	str	r3, [r7, #4]
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	4a06      	ldr	r2, [pc, #24]	; (8000280 <main+0x60>)
 8000266:	4293      	cmp	r3, r2
 8000268:	d9f8      	bls.n	800025c <main+0x3c>
	for(int i=111; i<=999; i+=111) {
 800026a:	68fb      	ldr	r3, [r7, #12]
 800026c:	336f      	adds	r3, #111	; 0x6f
 800026e:	60fb      	str	r3, [r7, #12]
 8000270:	68fb      	ldr	r3, [r7, #12]
 8000272:	4a04      	ldr	r2, [pc, #16]	; (8000284 <main+0x64>)
 8000274:	4293      	cmp	r3, r2
 8000276:	dde9      	ble.n	800024c <main+0x2c>
	}


	while(1) {
 8000278:	e7fe      	b.n	8000278 <main+0x58>
 800027a:	46c0      	nop			; (mov r8, r8)
 800027c:	7a5c36de 	.word	0x7a5c36de
 8000280:	000f423f 	.word	0x000f423f
 8000284:	000003e7 	.word	0x000003e7

08000288 <sct_value>:
#define sct_nla(x) do { if (x) GPIOB->BSRR = (1 << 5); else GPIOB->BRR = (1 << 5); } while (0)
#define sct_sdi(x) do { if (x) GPIOB->BSRR = (1 << 4); else GPIOB->BRR = (1 << 4); } while (0)
#define sct_clk(x) do { if (x) GPIOB->BSRR = (1 << 3); else GPIOB->BRR = (1 << 3); } while (0)
#define sct_noe(x) do { if (x) GPIOB->BSRR = (1 << 10); else GPIOB->BRR = (1 << 10); } while (0)

void sct_value(uint16_t value) {
 8000288:	b580      	push	{r7, lr}
 800028a:	b084      	sub	sp, #16
 800028c:	af00      	add	r7, sp, #0
 800028e:	0002      	movs	r2, r0
 8000290:	1dbb      	adds	r3, r7, #6
 8000292:	801a      	strh	r2, [r3, #0]
	uint32_t reg = 0;
 8000294:	2300      	movs	r3, #0
 8000296:	60fb      	str	r3, [r7, #12]
					0b0111000000001111 << 0,
					0b0110000000001111 << 0,
			},
	};

	reg |= reg_values[0][value / 100 % 10];
 8000298:	1dbb      	adds	r3, r7, #6
 800029a:	881b      	ldrh	r3, [r3, #0]
 800029c:	2164      	movs	r1, #100	; 0x64
 800029e:	0018      	movs	r0, r3
 80002a0:	f7ff ff32 	bl	8000108 <__udivsi3>
 80002a4:	0003      	movs	r3, r0
 80002a6:	b29b      	uxth	r3, r3
 80002a8:	210a      	movs	r1, #10
 80002aa:	0018      	movs	r0, r3
 80002ac:	f7ff ffb2 	bl	8000214 <__aeabi_uidivmod>
 80002b0:	000b      	movs	r3, r1
 80002b2:	b29b      	uxth	r3, r3
 80002b4:	001a      	movs	r2, r3
 80002b6:	4b1a      	ldr	r3, [pc, #104]	; (8000320 <sct_value+0x98>)
 80002b8:	0092      	lsls	r2, r2, #2
 80002ba:	58d3      	ldr	r3, [r2, r3]
 80002bc:	68fa      	ldr	r2, [r7, #12]
 80002be:	4313      	orrs	r3, r2
 80002c0:	60fb      	str	r3, [r7, #12]
	reg |= reg_values[1][value / 10 % 10];
 80002c2:	1dbb      	adds	r3, r7, #6
 80002c4:	881b      	ldrh	r3, [r3, #0]
 80002c6:	210a      	movs	r1, #10
 80002c8:	0018      	movs	r0, r3
 80002ca:	f7ff ff1d 	bl	8000108 <__udivsi3>
 80002ce:	0003      	movs	r3, r0
 80002d0:	b29b      	uxth	r3, r3
 80002d2:	210a      	movs	r1, #10
 80002d4:	0018      	movs	r0, r3
 80002d6:	f7ff ff9d 	bl	8000214 <__aeabi_uidivmod>
 80002da:	000b      	movs	r3, r1
 80002dc:	b29b      	uxth	r3, r3
 80002de:	001a      	movs	r2, r3
 80002e0:	4b0f      	ldr	r3, [pc, #60]	; (8000320 <sct_value+0x98>)
 80002e2:	320a      	adds	r2, #10
 80002e4:	0092      	lsls	r2, r2, #2
 80002e6:	58d3      	ldr	r3, [r2, r3]
 80002e8:	68fa      	ldr	r2, [r7, #12]
 80002ea:	4313      	orrs	r3, r2
 80002ec:	60fb      	str	r3, [r7, #12]
	reg |= reg_values[2][value % 10];
 80002ee:	1dbb      	adds	r3, r7, #6
 80002f0:	881b      	ldrh	r3, [r3, #0]
 80002f2:	210a      	movs	r1, #10
 80002f4:	0018      	movs	r0, r3
 80002f6:	f7ff ff8d 	bl	8000214 <__aeabi_uidivmod>
 80002fa:	000b      	movs	r3, r1
 80002fc:	b29b      	uxth	r3, r3
 80002fe:	001a      	movs	r2, r3
 8000300:	4b07      	ldr	r3, [pc, #28]	; (8000320 <sct_value+0x98>)
 8000302:	3214      	adds	r2, #20
 8000304:	0092      	lsls	r2, r2, #2
 8000306:	58d3      	ldr	r3, [r2, r3]
 8000308:	68fa      	ldr	r2, [r7, #12]
 800030a:	4313      	orrs	r3, r2
 800030c:	60fb      	str	r3, [r7, #12]

	sct_led(reg);
 800030e:	68fb      	ldr	r3, [r7, #12]
 8000310:	0018      	movs	r0, r3
 8000312:	f000 f807 	bl	8000324 <sct_led>


}
 8000316:	46c0      	nop			; (mov r8, r8)
 8000318:	46bd      	mov	sp, r7
 800031a:	b004      	add	sp, #16
 800031c:	bd80      	pop	{r7, pc}
 800031e:	46c0      	nop			; (mov r8, r8)
 8000320:	080004a4 	.word	0x080004a4

08000324 <sct_led>:

void sct_led(uint32_t value)
{
 8000324:	b580      	push	{r7, lr}
 8000326:	b084      	sub	sp, #16
 8000328:	af00      	add	r7, sp, #0
 800032a:	6078      	str	r0, [r7, #4]
	for(int i=0; i<32; i++) {
 800032c:	2300      	movs	r3, #0
 800032e:	60fb      	str	r3, [r7, #12]
 8000330:	e016      	b.n	8000360 <sct_led+0x3c>

		sct_sdi(value & 1); // set
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	2201      	movs	r2, #1
 8000336:	4013      	ands	r3, r2
 8000338:	d003      	beq.n	8000342 <sct_led+0x1e>
 800033a:	4b10      	ldr	r3, [pc, #64]	; (800037c <sct_led+0x58>)
 800033c:	2210      	movs	r2, #16
 800033e:	619a      	str	r2, [r3, #24]
 8000340:	e002      	b.n	8000348 <sct_led+0x24>
 8000342:	4b0e      	ldr	r3, [pc, #56]	; (800037c <sct_led+0x58>)
 8000344:	2210      	movs	r2, #16
 8000346:	629a      	str	r2, [r3, #40]	; 0x28
		sct_clk(1);
 8000348:	4b0c      	ldr	r3, [pc, #48]	; (800037c <sct_led+0x58>)
 800034a:	2208      	movs	r2, #8
 800034c:	619a      	str	r2, [r3, #24]
		sct_clk(0);
 800034e:	4b0b      	ldr	r3, [pc, #44]	; (800037c <sct_led+0x58>)
 8000350:	2208      	movs	r2, #8
 8000352:	629a      	str	r2, [r3, #40]	; 0x28
		value >>= 1;
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	085b      	lsrs	r3, r3, #1
 8000358:	607b      	str	r3, [r7, #4]
	for(int i=0; i<32; i++) {
 800035a:	68fb      	ldr	r3, [r7, #12]
 800035c:	3301      	adds	r3, #1
 800035e:	60fb      	str	r3, [r7, #12]
 8000360:	68fb      	ldr	r3, [r7, #12]
 8000362:	2b1f      	cmp	r3, #31
 8000364:	dde5      	ble.n	8000332 <sct_led+0xe>
	}

	sct_nla(1);
 8000366:	4b05      	ldr	r3, [pc, #20]	; (800037c <sct_led+0x58>)
 8000368:	2220      	movs	r2, #32
 800036a:	619a      	str	r2, [r3, #24]
	sct_nla(0);
 800036c:	4b03      	ldr	r3, [pc, #12]	; (800037c <sct_led+0x58>)
 800036e:	2220      	movs	r2, #32
 8000370:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000372:	46c0      	nop			; (mov r8, r8)
 8000374:	46bd      	mov	sp, r7
 8000376:	b004      	add	sp, #16
 8000378:	bd80      	pop	{r7, pc}
 800037a:	46c0      	nop			; (mov r8, r8)
 800037c:	48000400 	.word	0x48000400

08000380 <sct_init>:

void sct_init(void)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOBEN; // enable
 8000384:	4b15      	ldr	r3, [pc, #84]	; (80003dc <sct_init+0x5c>)
 8000386:	695a      	ldr	r2, [r3, #20]
 8000388:	4b14      	ldr	r3, [pc, #80]	; (80003dc <sct_init+0x5c>)
 800038a:	2180      	movs	r1, #128	; 0x80
 800038c:	02c9      	lsls	r1, r1, #11
 800038e:	430a      	orrs	r2, r1
 8000390:	615a      	str	r2, [r3, #20]
	GPIOB -> MODER |= GPIO_MODER_MODER3_0;
 8000392:	4b13      	ldr	r3, [pc, #76]	; (80003e0 <sct_init+0x60>)
 8000394:	681a      	ldr	r2, [r3, #0]
 8000396:	4b12      	ldr	r3, [pc, #72]	; (80003e0 <sct_init+0x60>)
 8000398:	2140      	movs	r1, #64	; 0x40
 800039a:	430a      	orrs	r2, r1
 800039c:	601a      	str	r2, [r3, #0]
	GPIOB -> MODER |= GPIO_MODER_MODER4_0;
 800039e:	4b10      	ldr	r3, [pc, #64]	; (80003e0 <sct_init+0x60>)
 80003a0:	681a      	ldr	r2, [r3, #0]
 80003a2:	4b0f      	ldr	r3, [pc, #60]	; (80003e0 <sct_init+0x60>)
 80003a4:	2180      	movs	r1, #128	; 0x80
 80003a6:	0049      	lsls	r1, r1, #1
 80003a8:	430a      	orrs	r2, r1
 80003aa:	601a      	str	r2, [r3, #0]
	GPIOB -> MODER |= GPIO_MODER_MODER5_0;
 80003ac:	4b0c      	ldr	r3, [pc, #48]	; (80003e0 <sct_init+0x60>)
 80003ae:	681a      	ldr	r2, [r3, #0]
 80003b0:	4b0b      	ldr	r3, [pc, #44]	; (80003e0 <sct_init+0x60>)
 80003b2:	2180      	movs	r1, #128	; 0x80
 80003b4:	00c9      	lsls	r1, r1, #3
 80003b6:	430a      	orrs	r2, r1
 80003b8:	601a      	str	r2, [r3, #0]
	GPIOB -> MODER |= GPIO_MODER_MODER10_0;
 80003ba:	4b09      	ldr	r3, [pc, #36]	; (80003e0 <sct_init+0x60>)
 80003bc:	681a      	ldr	r2, [r3, #0]
 80003be:	4b08      	ldr	r3, [pc, #32]	; (80003e0 <sct_init+0x60>)
 80003c0:	2180      	movs	r1, #128	; 0x80
 80003c2:	0349      	lsls	r1, r1, #13
 80003c4:	430a      	orrs	r2, r1
 80003c6:	601a      	str	r2, [r3, #0]
	sct_noe(0);
 80003c8:	4b05      	ldr	r3, [pc, #20]	; (80003e0 <sct_init+0x60>)
 80003ca:	2280      	movs	r2, #128	; 0x80
 80003cc:	00d2      	lsls	r2, r2, #3
 80003ce:	629a      	str	r2, [r3, #40]	; 0x28
	sct_led(0);
 80003d0:	2000      	movs	r0, #0
 80003d2:	f7ff ffa7 	bl	8000324 <sct_led>

}
 80003d6:	46c0      	nop			; (mov r8, r8)
 80003d8:	46bd      	mov	sp, r7
 80003da:	bd80      	pop	{r7, pc}
 80003dc:	40021000 	.word	0x40021000
 80003e0:	48000400 	.word	0x48000400

080003e4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80003e8:	46c0      	nop			; (mov r8, r8)
 80003ea:	46bd      	mov	sp, r7
 80003ec:	bd80      	pop	{r7, pc}
	...

080003f0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003f0:	480d      	ldr	r0, [pc, #52]	; (8000428 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003f2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003f4:	480d      	ldr	r0, [pc, #52]	; (800042c <LoopForever+0x6>)
  ldr r1, =_edata
 80003f6:	490e      	ldr	r1, [pc, #56]	; (8000430 <LoopForever+0xa>)
  ldr r2, =_sidata
 80003f8:	4a0e      	ldr	r2, [pc, #56]	; (8000434 <LoopForever+0xe>)
  movs r3, #0
 80003fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003fc:	e002      	b.n	8000404 <LoopCopyDataInit>

080003fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000400:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000402:	3304      	adds	r3, #4

08000404 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000404:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000406:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000408:	d3f9      	bcc.n	80003fe <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800040a:	4a0b      	ldr	r2, [pc, #44]	; (8000438 <LoopForever+0x12>)
  ldr r4, =_ebss
 800040c:	4c0b      	ldr	r4, [pc, #44]	; (800043c <LoopForever+0x16>)
  movs r3, #0
 800040e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000410:	e001      	b.n	8000416 <LoopFillZerobss>

08000412 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000412:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000414:	3204      	adds	r2, #4

08000416 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000416:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000418:	d3fb      	bcc.n	8000412 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800041a:	f7ff ffe3 	bl	80003e4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800041e:	f000 f811 	bl	8000444 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000422:	f7ff fefd 	bl	8000220 <main>

08000426 <LoopForever>:

LoopForever:
    b LoopForever
 8000426:	e7fe      	b.n	8000426 <LoopForever>
  ldr   r0, =_estack
 8000428:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800042c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000430:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000434:	08000524 	.word	0x08000524
  ldr r2, =_sbss
 8000438:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 800043c:	2000001c 	.word	0x2000001c

08000440 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000440:	e7fe      	b.n	8000440 <ADC_IRQHandler>
	...

08000444 <__libc_init_array>:
 8000444:	b570      	push	{r4, r5, r6, lr}
 8000446:	2600      	movs	r6, #0
 8000448:	4d0c      	ldr	r5, [pc, #48]	; (800047c <__libc_init_array+0x38>)
 800044a:	4c0d      	ldr	r4, [pc, #52]	; (8000480 <__libc_init_array+0x3c>)
 800044c:	1b64      	subs	r4, r4, r5
 800044e:	10a4      	asrs	r4, r4, #2
 8000450:	42a6      	cmp	r6, r4
 8000452:	d109      	bne.n	8000468 <__libc_init_array+0x24>
 8000454:	2600      	movs	r6, #0
 8000456:	f000 f819 	bl	800048c <_init>
 800045a:	4d0a      	ldr	r5, [pc, #40]	; (8000484 <__libc_init_array+0x40>)
 800045c:	4c0a      	ldr	r4, [pc, #40]	; (8000488 <__libc_init_array+0x44>)
 800045e:	1b64      	subs	r4, r4, r5
 8000460:	10a4      	asrs	r4, r4, #2
 8000462:	42a6      	cmp	r6, r4
 8000464:	d105      	bne.n	8000472 <__libc_init_array+0x2e>
 8000466:	bd70      	pop	{r4, r5, r6, pc}
 8000468:	00b3      	lsls	r3, r6, #2
 800046a:	58eb      	ldr	r3, [r5, r3]
 800046c:	4798      	blx	r3
 800046e:	3601      	adds	r6, #1
 8000470:	e7ee      	b.n	8000450 <__libc_init_array+0xc>
 8000472:	00b3      	lsls	r3, r6, #2
 8000474:	58eb      	ldr	r3, [r5, r3]
 8000476:	4798      	blx	r3
 8000478:	3601      	adds	r6, #1
 800047a:	e7f2      	b.n	8000462 <__libc_init_array+0x1e>
 800047c:	0800051c 	.word	0x0800051c
 8000480:	0800051c 	.word	0x0800051c
 8000484:	0800051c 	.word	0x0800051c
 8000488:	08000520 	.word	0x08000520

0800048c <_init>:
 800048c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800048e:	46c0      	nop			; (mov r8, r8)
 8000490:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000492:	bc08      	pop	{r3}
 8000494:	469e      	mov	lr, r3
 8000496:	4770      	bx	lr

08000498 <_fini>:
 8000498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800049a:	46c0      	nop			; (mov r8, r8)
 800049c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800049e:	bc08      	pop	{r3}
 80004a0:	469e      	mov	lr, r3
 80004a2:	4770      	bx	lr
