// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2023.1.0.43.3
// Netlist written on Tue Oct 15 18:39:33 2024
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v"
// file 1 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd"
// file 2 "z:/es4/lab5/source/impl_1/alu.vhd"
// file 3 "z:/es4/lab5/source/impl_1/sevenseg.vhd"
// file 4 "z:/es4/lab5/source/impl_1/top.vhd"
// file 5 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 6 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 7 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 8 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 9 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 10 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 11 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 12 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/ib.v"
// file 13 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 14 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 15 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 16 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/ob.v"
// file 17 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 18 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 19 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 20 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/rgb.v"
// file 21 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 22 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 23 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/legacy.v"
// file 24 "c:/lscc/radiant/2023.1/ip/avant/fifo/rtl/lscc_fifo.v"
// file 25 "c:/lscc/radiant/2023.1/ip/avant/fifo_dc/rtl/lscc_fifo_dc.v"
// file 26 "c:/lscc/radiant/2023.1/ip/avant/ram_dp/rtl/lscc_ram_dp.v"
// file 27 "c:/lscc/radiant/2023.1/ip/avant/ram_dq/rtl/lscc_ram_dq.v"
// file 28 "c:/lscc/radiant/2023.1/ip/avant/rom/rtl/lscc_rom.v"
// file 29 "c:/lscc/radiant/2023.1/ip/common/adder/rtl/lscc_adder.v"
// file 30 "c:/lscc/radiant/2023.1/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 31 "c:/lscc/radiant/2023.1/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 32 "c:/lscc/radiant/2023.1/ip/common/counter/rtl/lscc_cntr.v"
// file 33 "c:/lscc/radiant/2023.1/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 34 "c:/lscc/radiant/2023.1/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 35 "c:/lscc/radiant/2023.1/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 36 "c:/lscc/radiant/2023.1/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 37 "c:/lscc/radiant/2023.1/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 38 "c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v"
// file 39 "c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v"
// file 40 "c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v"
// file 41 "c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v"
// file 42 "c:/lscc/radiant/2023.1/ip/pmi/pmi_dsp.v"
// file 43 "c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v"
// file 44 "c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v"
// file 45 "c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v"
// file 46 "c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v"
// file 47 "c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v"
// file 48 "c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v"
// file 49 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v"
// file 50 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v"
// file 51 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v"
// file 52 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v"
// file 53 "c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v"
// file 54 "c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input [3:0]signalA, input [3:0]signalB, input [1:0]signalC, 
            output [6:0]finalResult);
    
    
    wire signalA_c_3, signalA_c_2, signalA_c_1, signalA_c_0, signalB_c_3, 
        signalB_c_2, signalB_c_1, signalB_c_0, finalResult_c_6, finalResult_c_5, 
        finalResult_c_4, finalResult_c_3, finalResult_c_2, finalResult_c_1, 
        finalResult_c_0;
    (* lineinfo="@4(31[8],31[17])" *) wire [3:0]aluresult;
    
    wire VCC_net, GND_net, finalResult_c_0_N_23;
    
    VLO i601 (.Z(GND_net));
    (* lineinfo="@4(35[13],35[21])" *) sevenseg sevenseg1 (finalResult_c_0_N_23, 
            aluresult[1], aluresult[2], aluresult[3], finalResult_c_1, 
            finalResult_c_2, finalResult_c_3, finalResult_c_5, finalResult_c_0, 
            finalResult_c_4, finalResult_c_6);
    (* lineinfo="@4(8[3],8[10])" *) IB \signalB_pad[0]  (.I(signalB[0]), .O(signalB_c_0));
    (* lineinfo="@4(8[3],8[10])" *) IB \signalB_pad[1]  (.I(signalB[1]), .O(signalB_c_1));
    (* lineinfo="@4(8[3],8[10])" *) IB \signalB_pad[2]  (.I(signalB[2]), .O(signalB_c_2));
    (* lineinfo="@4(8[3],8[10])" *) IB \signalB_pad[3]  (.I(signalB[3]), .O(signalB_c_3));
    (* lineinfo="@4(7[3],7[10])" *) IB \signalA_pad[0]  (.I(signalA[0]), .O(signalA_c_0));
    (* lineinfo="@4(7[3],7[10])" *) IB \signalA_pad[1]  (.I(signalA[1]), .O(signalA_c_1));
    (* lineinfo="@4(7[3],7[10])" *) IB \signalA_pad[2]  (.I(signalA[2]), .O(signalA_c_2));
    (* lineinfo="@4(7[3],7[10])" *) IB \signalA_pad[3]  (.I(signalA[3]), .O(signalA_c_3));
    (* lineinfo="@4(10[3],10[14])" *) OB \finalResult_pad[0]  (.I(finalResult_c_0), 
            .O(finalResult[0]));
    (* lineinfo="@4(10[3],10[14])" *) OB \finalResult_pad[1]  (.I(finalResult_c_1), 
            .O(finalResult[1]));
    (* lineinfo="@4(10[3],10[14])" *) OB \finalResult_pad[2]  (.I(finalResult_c_2), 
            .O(finalResult[2]));
    (* lineinfo="@4(10[3],10[14])" *) OB \finalResult_pad[3]  (.I(finalResult_c_3), 
            .O(finalResult[3]));
    (* lineinfo="@4(10[3],10[14])" *) OB \finalResult_pad[4]  (.I(finalResult_c_4), 
            .O(finalResult[4]));
    (* lineinfo="@4(10[3],10[14])" *) OB \finalResult_pad[5]  (.I(finalResult_c_5), 
            .O(finalResult[5]));
    (* lineinfo="@4(10[3],10[14])" *) OB \finalResult_pad[6]  (.I(finalResult_c_6), 
            .O(finalResult[6]));
    (* lineinfo="@4(34[9],34[12])" *) alu alu1 (aluresult[2], signalB_c_2, 
            signalA_c_2, signalB_c_1, signalA_c_1, signalA_c_3, signalB_c_3, 
            aluresult[3], signalA_c_0, signalB_c_0, finalResult_c_0_N_23, 
            {signalC}, aluresult[1]);
    VHI i602 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module sevenseg
//

module sevenseg (input finalResult_c_0_N_23, input \aluresult[1] , input \aluresult[2] , 
            input \aluresult[3] , output finalResult_c_1, output finalResult_c_2, 
            output finalResult_c_3, output finalResult_c_5, output finalResult_c_0, 
            output finalResult_c_4, output finalResult_c_6);
    
    
    (* lut_function="(!(A ((C+(D))+!B)+!A (B (D)+!B !(C (D)+!C !(D)))))", lineinfo="@3(17[7],35[16])" *) LUT4 finalResult_c_1_I_0_4_lut (.A(finalResult_c_0_N_23), 
            .B(\aluresult[1] ), .C(\aluresult[2] ), .D(\aluresult[3] ), 
            .Z(finalResult_c_1));
    defparam finalResult_c_1_I_0_4_lut.INIT = "0x104d";
    (* lut_function="(!(A (C+(D))+!A (B (D)+!B (C))))", lineinfo="@3(17[7],35[16])" *) LUT4 finalResult_c_2_I_0_4_lut (.A(\aluresult[1] ), 
            .B(\aluresult[2] ), .C(finalResult_c_0_N_23), .D(\aluresult[3] ), 
            .Z(finalResult_c_2));
    defparam finalResult_c_2_I_0_4_lut.INIT = "0x014f";
    (* lut_function="(!(A (B (C+!(D))+!B ((D)+!C))+!A !(B (C)+!B !(C))))", lineinfo="@3(17[7],35[16])" *) LUT4 finalResult_c_3_I_0_4_lut (.A(finalResult_c_0_N_23), 
            .B(\aluresult[1] ), .C(\aluresult[2] ), .D(\aluresult[3] ), 
            .Z(finalResult_c_3));
    defparam finalResult_c_3_I_0_4_lut.INIT = "0x4961";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (B (D)+!B !((D)+!C)))", lineinfo="@3(17[7],35[16])" *) LUT4 finalResult_c_5_I_0_4_lut (.A(finalResult_c_0_N_23), 
            .B(\aluresult[1] ), .C(\aluresult[2] ), .D(\aluresult[3] ), 
            .Z(finalResult_c_5));
    defparam finalResult_c_5_I_0_4_lut.INIT = "0xe490";
    (* lut_function="(!(A (B+(C+!(D)))+!A !(B (C (D)+!C !(D))+!B !(C+(D)))))", lineinfo="@3(17[7],35[16])" *) LUT4 aluresult_1__I_0 (.A(\aluresult[1] ), 
            .B(finalResult_c_0_N_23), .C(\aluresult[3] ), .D(\aluresult[2] ), 
            .Z(finalResult_c_0));
    defparam aluresult_1__I_0.INIT = "0x4205";
    (* lut_function="(A (B (C (D)+!C !(D))+!B (C (D)))+!A (B (C (D))))", lineinfo="@3(17[7],35[16])" *) LUT4 finalResult_c_4_I_0_4_lut (.A(finalResult_c_0_N_23), 
            .B(\aluresult[1] ), .C(\aluresult[3] ), .D(\aluresult[2] ), 
            .Z(finalResult_c_4));
    defparam finalResult_c_4_I_0_4_lut.INIT = "0xe008";
    (* lut_function="(!(A (B+(C+!(D)))+!A (B ((D)+!C)+!B !(C (D)+!C !(D)))))", lineinfo="@3(17[7],35[16])" *) LUT4 finalResult_c_6_I_0 (.A(finalResult_c_0_N_23), 
            .B(\aluresult[1] ), .C(\aluresult[3] ), .D(\aluresult[2] ), 
            .Z(finalResult_c_6));
    defparam finalResult_c_6_I_0.INIT = "0x1241";
    
endmodule

//
// Verilog Description of module alu
//

module alu (output \aluresult[2] , input signalB_c_2, input signalA_c_2, 
            input signalB_c_1, input signalA_c_1, input signalA_c_3, input signalB_c_3, 
            output \aluresult[3] , input signalA_c_0, input signalB_c_0, 
            output finalResult_c_0_N_23, input [1:0]signalC, output \aluresult[1] );
    
    
    wire aluresult_2__N_4, aluresult_2__N_5, signalC_c_1, aluresult_2__N_6, 
        signalC_c_0, aluresult_3__N_3, aluresult_1__N_9, aluresult_3__N_2, 
        aluresult_3__N_1, aluresult_1__N_8, aluresult_1__N_7;
    
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A (B ((D)+!C)+!B !(C (D)))))" *) LUT4 aluresult_2__I_0 (.A(aluresult_2__N_4), 
            .B(aluresult_2__N_5), .C(signalC_c_1), .D(aluresult_2__N_6), 
            .Z(\aluresult[2] ));
    defparam aluresult_2__I_0.INIT = "0x3aca";
    (* lut_function="(!(A (B (C (D))+!B !(C+(D)))+!A (B (C+(D))+!B !(C (D)))))", lineinfo="@2(17[7],20[27])" *) LUT4 i2_4_lut_4_lut (.A(signalB_c_2), 
            .B(signalC_c_0), .C(aluresult_2__N_6), .D(signalA_c_2), .Z(aluresult_3__N_3));
    defparam i2_4_lut_4_lut.INIT = "0x3aac";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i61_3_lut (.A(signalA_c_2), 
            .B(signalB_c_2), .C(signalC_c_0), .Z(aluresult_2__N_5));
    defparam i61_3_lut.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i588_3_lut (.A(signalB_c_2), 
            .B(signalA_c_2), .C(signalC_c_0), .Z(aluresult_2__N_4));
    defparam i588_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C (D))+!B (C+(D)))+!A (B (C+(D))+!B (C (D))))", lineinfo="@2(17[7],20[27])" *) LUT4 i77_3_lut_4_lut (.A(signalB_c_1), 
            .B(signalC_c_0), .C(aluresult_1__N_9), .D(signalA_c_1), .Z(aluresult_2__N_6));
    defparam i77_3_lut_4_lut.INIT = "0xf660";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@2(17[7],20[27])" *) LUT4 i1_2_lut (.A(signalA_c_3), 
            .B(signalB_c_3), .Z(aluresult_3__N_2));
    defparam i1_2_lut.INIT = "0x6666";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i548_3_lut (.A(signalA_c_3), 
            .B(signalC_c_0), .C(signalB_c_3), .Z(aluresult_3__N_1));
    defparam i548_3_lut.INIT = "0xe8e8";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A (B ((D)+!C)+!B !(C (D)))))" *) LUT4 aluresult_3__I_0 (.A(aluresult_3__N_1), 
            .B(aluresult_3__N_2), .C(signalC_c_1), .D(aluresult_3__N_3), 
            .Z(\aluresult[3] ));
    defparam aluresult_3__I_0.INIT = "0x3aca";
    (* lut_function="(A (B (C (D))+!B (C (D)+!C !(D)))+!A !(B (D)+!B (C (D))))" *) LUT4 i1_4_lut (.A(signalA_c_0), 
            .B(signalC_c_0), .C(signalC_c_1), .D(signalB_c_0), .Z(finalResult_c_0_N_23));
    defparam i1_4_lut.INIT = "0xa157";
    (* lineinfo="@4(9[3],9[10])" *) IB \signalC_pad[0]  (.I(signalC[0]), .O(signalC_c_0));
    (* lineinfo="@4(9[3],9[10])" *) IB \signalC_pad[1]  (.I(signalC[1]), .O(signalC_c_1));
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i61_3_lut_adj_1 (.A(signalA_c_1), 
            .B(signalB_c_1), .C(signalC_c_0), .Z(aluresult_1__N_8));
    defparam i61_3_lut_adj_1.INIT = "0x9696";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(17[7],20[27])" *) LUT4 i11_3_lut (.A(signalC_c_0), 
            .B(signalA_c_0), .C(signalB_c_0), .Z(aluresult_1__N_9));
    defparam i11_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i579_3_lut (.A(signalB_c_1), 
            .B(signalA_c_1), .C(signalC_c_0), .Z(aluresult_1__N_7));
    defparam i579_3_lut.INIT = "0xe8e8";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A (B ((D)+!C)+!B !(C (D)))))" *) LUT4 aluresult_1__I_0_2 (.A(aluresult_1__N_7), 
            .B(aluresult_1__N_8), .C(signalC_c_1), .D(aluresult_1__N_9), 
            .Z(\aluresult[1] ));
    defparam aluresult_1__I_0_2.INIT = "0x3aca";
    
endmodule
