$date
	Fri Sep 22 19:12:06 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ringcounter_tb $end
$var wire 6 ! count [5:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module cntr01 $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 6 $ count [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
0#
0"
b1 !
$end
#1000
1"
#2000
0"
#3000
1"
#4000
0"
#5000
1"
#6000
0"
#7000
1"
#8000
0"
#9000
1"
#10000
0"
#11000
1"
#12000
0"
#13000
1"
#14000
0"
#15000
1"
#16000
0"
#17000
1"
#18000
0"
#19000
1"
#20000
b10 !
b10 $
0"
1#
#21000
b100 !
b100 $
1"
#22000
0"
#23000
b1000 !
b1000 $
1"
#24000
0"
#25000
b10000 !
b10000 $
1"
#26000
0"
#27000
b100000 !
b100000 $
1"
#28000
0"
#29000
b1 !
b1 $
1"
#30000
0"
#31000
b10 !
b10 $
1"
#32000
0"
#33000
b100 !
b100 $
1"
#34000
0"
#35000
b1000 !
b1000 $
1"
#36000
0"
#37000
b10000 !
b10000 $
1"
#38000
0"
#39000
b100000 !
b100000 $
1"
#40000
0"
0#
#41000
b1 !
b1 $
1"
#42000
0"
#43000
1"
#44000
0"
#45000
1"
#46000
0"
#47000
1"
#48000
0"
#49000
1"
#50000
0"
#51000
1"
#52000
0"
#53000
1"
#54000
0"
#55000
1"
#56000
0"
#57000
1"
#58000
0"
#59000
1"
#60000
0"
