("lab4_sim:/\tlab4_sim ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_sim schematic }:a"))) (((2.15625 -2.71875) (9.05625 0.54375)) "a" "Schematics" 14))("lab4_alu:/\tlab4_alu ece4740 av_extracted" (("open" (nil hierarchy "/{ece4740 lab4_alu av_extracted }:a"))) (((-1.8535 -23.524) (113.2915 33.637)) "a" "Layout" 13))("lab4_xor_1bit:/\tlab4_xor_1bit ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_xor_1bit schematic }:r"))) (((-26.78125 -1.23125) (-12.73125 5.85625)) "r" "Schematics XL" 9))("lab4_xor_1bit:/\tlab4_xor_1bit ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_xor_1bit layout }:a"))) (((-1.397 -0.249) (5.772 3.129)) "a" "Virtuoso XL" 6))("lab4_adder_1bit:/\tlab4_adder_1bit ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_adder_1bit schematic }:r"))) (((0.61875 -2.9375) (10.75625 2.175)) "r" "Schematics XL" 7))("lab4_adder_1bit:/\tlab4_adder_1bit ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_adder_1bit layout }:a"))) (((-0.4515 -0.687) (8.5765 3.567)) "a" "Virtuoso XL" 6))("lab4_alu:/\tlab4_alu ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_alu schematic }:r"))) (((3.23125 -4.6625) (14.50625 0.86875)) "r" "Schematics XL" 14))("lab4_alu:/\tlab4_alu ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_alu layout }:a"))) (((0.185 7.296) (14.4115 14.143)) "a" "Virtuoso XL" 23))("lab4_adder_top:/\tlab4_adder_top ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_adder_top layout }:a"))) (((0.735 -34.461) (109.31 22.168)) "a" "Virtuoso XL" 68))("lab4_xor_8bit:/\tlab4_xor_8bit ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_xor_8bit schematic }:a"))) (((-0.125 -6.0375) (7.1 -0.46875)) "a" "Schematics XL" 51))