(pcb "C:\Users\Andrew\Desktop\System CD Updates\data\duodyne\GitHub\05 input-output.Zilog, V1.0\input-output.Zilog.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(6.0.11)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  265436 -70019  265868 -70076  266294 -70170.4  266710 -70301.5
            267113 -70468.5  267500 -70669.9  267868 -70904.2  268214 -71169.8
            268536 -71464.5  268830 -71786.1  269096 -72132.1  269330 -72500
            269532 -72886.9  269698 -73289.9  269830 -73705.9  269924 -74131.8
            269981 -74564.2  270000 -75000  270000 -225000  269981 -225436
            269924 -225868  269830 -226294  269698 -226710  269532 -227113
            269330 -227500  269096 -227868  268830 -228214  268536 -228536
            268214 -228830  267868 -229096  267500 -229330  267113 -229532
            266710 -229698  266294 -229830  265868 -229924  265436 -229981
            265000 -230000  40000 -230000  39564.2 -229981  39131.8 -229924
            38705.9 -229830  38289.9 -229698  37886.9 -229532  37500 -229330
            37132.1 -229096  36786.1 -228830  36464.5 -228536  36169.8 -228214
            35904.2 -227868  35669.9 -227500  35468.5 -227113  35301.5 -226710
            35170.4 -226294  35076 -225868  35019 -225436  35000 -225000
            35000 -75000  35019 -74564.2  35076 -74131.8  35170.4 -73705.9
            35301.5 -73289.9  35468.5 -72886.9  35669.9 -72500  35904.2 -72132.1
            36169.8 -71786.1  36464.5 -71464.5  36786.1 -71169.8  37132.1 -70904.2
            37500 -70669.9  37886.9 -70468.5  38289.9 -70301.5  38705.9 -70170.4
            39131.8 -70076  39564.2 -70019  40000 -70000  265000 -70000
            265436 -70019)
    )
    (keepout "" (polygon F.Cu 0  40000 -225000  35000 -225000  35000 -80000  40000 -80000
            40000 -225000))
    (keepout "" (polygon B.Cu 0  40000 -225000  35000 -225000  35000 -80000  40000 -80000
            40000 -225000))
    (keepout "" (polygon F.Cu 0  270000 -225000  265000 -225000  265000 -80000  270000 -80000
            270000 -225000))
    (keepout "" (polygon B.Cu 0  270000 -225000  265000 -225000  265000 -80000  270000 -80000
            270000 -225000))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Connector_IDC:IDC-Header_2x25_P2.54mm_Horizontal"
      (place P1 108000.000000 -223000.000000 front -90.000000 (PN CONN_02X25))
    )
    (component LED_THT:LED_D3.0mm_Horizontal_O3.81mm_Z2.0mm
      (place D5 50000.000000 -81000.000000 front 180.000000 (PN LED))
    )
    (component MountingHole:MountingHole_3.2mm_M3_Pad
      (place H1 40000.000000 -75000.000000 front 0.000000 (PN MountingHole))
      (place H2 265000.000000 -75000.000000 front 0.000000 (PN MountingHole))
    )
    (component "Connector_IDC:IDC-Header_2x25_P2.54mm_Horizontal::1"
      (place P3 258000.000000 -223000.000000 front -90.000000 (PN CONN_02X25))
    )
    (component "Connector_IDC:IDC-Header_2x25_P2.54mm_Horizontal::2"
      (place P2 182000.000000 -223000.000000 front -90.000000 (PN CONN_02X25))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (place C1 105000.000000 -108000.000000 front 0.000000 (PN 0.1u))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Vertical
      (place JP2 160000.000000 -192000.000000 front 90.000000 (PN "IO PORT ADDR"))
    )
    (component Resistor_THT:R_Array_SIP9
      (place RN2 155000.000000 -210000.000000 front 0.000000 (PN 10K))
    )
    (component "Package_DIP:DIP-20_W7.62mm"
      (place U24 155000.000000 -205000.000000 front 90.000000 (PN 74LS688))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::1
      (place C2 80000.000000 -200000.000000 front -90.000000 (PN 0.1u))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::2
      (place C3 105000.000000 -155000.000000 front -90.000000 (PN 0.1u))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::3
      (place C7 172000.000000 -155000.000000 front -90.000000 (PN 0.1u))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::4
      (place C8 212000.000000 -130000.000000 front 90.000000 (PN 0.1u))
    )
    (component Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (place C10 46000.000000 -215000.000000 front 0.000000 (PN 10u))
    )
    (component Capacitor_THT:CP_Radial_D5.0mm_P2.50mm::1
      (place C11 115000.000000 -215000.000000 front 0.000000 (PN 10u))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::5
      (place C12 173000.000000 -119000.000000 front 90.000000 (PN 0.1u))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::6
      (place C13 150000.000000 -200000.000000 front -90.000000 (PN 0.1u))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::7
      (place C24 145000.000000 -155000.000000 front -90.000000 (PN 0.1u))
    )
    (component LED_THT:LED_D3.0mm_Horizontal_O3.81mm_Z2.0mm::1
      (place D1 60000.000000 -81000.000000 front 180.000000 (PN LED))
    )
    (component LED_THT:LED_D3.0mm_Horizontal_O3.81mm_Z2.0mm::2
      (place D3 80000.000000 -81000.000000 front 180.000000 (PN LED))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (place J1 191000.000000 -143000.000000 front 0.000000 (PN "AUX TIMER"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x02_P2.54mm_Vertical
      (place J2 160000.000000 -101000.000000 front 90.000000 (PN TTLSERPWR))
    )
    (component "Connector_IDC:IDC-Header_2x06_P2.54mm_Horizontal"
      (place X8 103650.000000 -84000.000000 front 90.000000 (PN "TTL SERIAL"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x08_P2.54mm_Vertical
      (place X5 150000.000000 -145000.000000 front 90.000000 (PN OSC_DIV))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical::1
      (place P4 177000.000000 -143000.000000 front 0.000000 (PN TIMER2))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R10 200000.000000 -160000.000000 front 90.000000 (PN 2200))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (place R11 200000.000000 -150000.000000 front 90.000000 (PN 4700))
    )
    (component "Package_DIP:DIP-20_W7.62mm::1"
      (place U2 120000.000000 -205000.000000 front 90.000000 (PN 74LS241))
    )
    (component "Package_DIP:DIP-20_W7.62mm::2"
      (place U3 235000.000000 -205000.000000 front 90.000000 (PN 74LS245))
    )
    (component "Package_DIP:DIP-14_W7.62mm"
      (place U8 75000.000000 -140000.000000 front 90.000000 (PN "BASE CLOCK"))
    )
    (component "Package_LCC:PLCC-44_THT-Socket"
      (place U14 236000.000000 -116000.000000 front 0.000000 (PN "2PIO-PLCC-44"))
    )
    (component "Package_LCC:PLCC-44_THT-Socket::1"
      (place U18 198000.000000 -116000.000000 front 0.000000 (PN "1PIO-PLCC-44"))
    )
    (component "Connector_IDC:IDC-Header_2x13_P2.54mm_Horizontal"
      (place X1 178000.000000 -84000.000000 front 90.000000 (PN "PIO-1"))
    )
    (component "Connector_IDC:IDC-Header_2x13_P2.54mm_Horizontal::1"
      (place X2 222000.000000 -84000.000000 front 90.000000 (PN "PIO-2"))
    )
    (component "Connector_IDC:IDC-Header_2x05_P2.54mm_Horizontal"
      (place X3 154000.000000 -84000.000000 front 90.000000 (PN "RS-232 B"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x13_P2.54mm_Vertical
      (place X4 102220.000000 -101000.000000 front 90.000000 (PN "SIO-CTC_TTL"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x05_P2.54mm_Vertical
      (place X6 140000.000000 -101000.000000 front 90.000000 (PN BAUD_CLK))
    )
    (component "Connector_IDC:IDC-Header_2x05_P2.54mm_Horizontal::1"
      (place X7 130000.000000 -84000.000000 front 90.000000 (PN "RS-232 A"))
    )
    (component "Package_LCC:PLCC-44_THT-Socket::2"
      (place U7 160000.000000 -116000.000000 front 0.000000 (PN "1CTC-PLCC-44"))
    )
    (component "Package_DIP:DIP-20_W7.62mm::3"
      (place U4 85000.000000 -205000.000000 front 90.000000 (PN 74LS241))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::8
      (place C9 115000.000000 -200000.000000 front -90.000000 (PN 0.1u))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::9
      (place C18 83000.000000 -148000.000000 front 0.000000 (PN 0.1u))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::10
      (place C16 75000.000000 -148000.000000 front 0.000000 (PN 0.1u))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::11
      (place C14 75000.000000 -165000.000000 front 0.000000 (PN 0.1u))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::12
      (place C17 70000.000000 -155000.000000 front -90.000000 (PN 0.1u))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::13
      (place C19 75000.000000 -125000.000000 front 0.000000 (PN 0.1u))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::14
      (place C20 83000.000000 -125000.000000 front 0.000000 (PN 0.1u))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::15
      (place C21 75000.000000 -108000.000000 front 0.000000 (PN 0.1u))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::16
      (place C22 70000.000000 -115000.000000 front -90.000000 (PN 0.1u))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::17
      (place C23 83000.000000 -108000.000000 front 0.000000 (PN 0.1u))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::18
      (place C15 83000.000000 -165000.000000 front 0.000000 (PN 0.1u))
    )
    (component "Package_DIP:DIP-16_W7.62mm"
      (place U11 75000.000000 -120000.000000 front 90.000000 (PN MAX232))
    )
    (component "Package_DIP:DIP-16_W7.62mm::1"
      (place U10 75000.000000 -160000.000000 front 90.000000 (PN MAX232))
    )
    (component Capacitor_THT:CP_Radial_D5.0mm_P2.50mm::2
      (place C27 190000.000000 -215000.000000 front 0.000000 (PN 10u))
    )
    (component "Package_LCC:PLCC-44_THT-Socket::3"
      (place U9 121000.000000 -116000.000000 front 0.000000 (PN "SIO4-PLCC-44"))
    )
    (component "Package_DIP:DIP-14_W7.62mm::1"
      (place U13 177000.000000 -160000.000000 front 90.000000 (PN 74LS09))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::19
      (place C4 190000.000000 -200000.000000 front -90.000000 (PN 0.1u))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::20
      (place C6 250000.000000 -130000.000000 front 90.000000 (PN 0.1u))
    )
    (component "Package_DIP:DIP-14_W7.62mm::2"
      (place U12 150000.000000 -160000.000000 front 90.000000 (PN 74LS393))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::21
      (place C5 70000.000000 -135000.000000 front -90.000000 (PN 0.1u))
    )
    (component "Package_DIP:DIP-24_W7.62mm"
      (place U1 110000.000000 -160000.000000 front 90.000000 (PN GAL22V10))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical::2
      (place P5 135000.000000 -142000.000000 front 0.000000 (PN "DCDB GND"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical::3
      (place P10 142000.000000 -142000.000000 front 0.000000 (PN TIMER3))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x02_P2.54mm_Vertical::1
      (place J3 224000.000000 -192000.000000 front 90.000000 (PN "AUX INT A"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x02_P2.54mm_Vertical::2
      (place J4 239000.000000 -192000.000000 front 90.000000 (PN "AUX INT B"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x06_P2.54mm_Vertical
      (place JP1 200000.000000 -192000.000000 front 90.000000 (PN "IO PORT ADDR"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical::4
      (place P6 128000.000000 -142000.000000 front 0.000000 (PN RxTxCB))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical::5
      (place P7 184000.000000 -143000.000000 front 0.000000 (PN "INT0 EN"))
    )
    (component "Package_DIP:DIP-20_W7.62mm::4"
      (place U5 195000.000000 -205000.000000 front 90.000000 (PN 74LS688))
    )
    (component "Package_LCC:PLCC-44_THT-Socket::4"
      (place U6 236000.000000 -148000.000000 front 0.000000 (PN "2CTC-PLCC-44"))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::22
      (place C25 250000.000000 -151000.000000 front -90.000000 (PN 0.1u))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::23
      (place C26 230000.000000 -200000.000000 front -90.000000 (PN 0.1u))
    )
    (component "Package_DIP:DIP-14_W7.62mm::3"
      (place J5 43000.000000 -160000.000000 front 90.000000 (PN DIL14))
    )
    (component "Package_DIP:DIP-14_W7.62mm::4"
      (place J6 43000.000000 -148500.000000 front 90.000000 (PN DIL14))
    )
    (component "Package_DIP:DIP-16_W7.62mm::2"
      (place J7 43000.000000 -137000.000000 front 90.000000 (PN DIL16))
    )
    (component "Package_DIP:DIP-16_W7.62mm::3"
      (place J8 43000.000000 -125500.000000 front 90.000000 (PN DIL16))
    )
    (component "Package_DIP:DIP-20_W7.62mm::5"
      (place J9 43000.000000 -114000.000000 front 90.000000 (PN DIL20))
    )
    (component "Package_DIP:DIP-20_W7.62mm::6"
      (place J10 43000.000000 -102500.000000 front 90.000000 (PN DIL20))
    )
    (component Resistor_THT:R_Array_SIP9::1
      (place RN1 195000.000000 -210000.000000 front 0.000000 (PN 10K))
    )
    (component "Package_DIP:DIP-24_W7.62mm::1"
      (place U15 110000.000000 -175000.000000 front 90.000000 (PN GAL22V10))
    )
    (component LED_THT:LED_D3.0mm_Horizontal_O3.81mm_Z2.0mm::3
      (place D2 70000.000000 -81000.000000 front 180.000000 (PN LED))
    )
    (component Resistor_THT:R_Array_SIP9::2
      (place RN3 55000.000000 -210000.000000 front 0.000000 (PN 10K))
    )
    (component "Package_DIP:DIP-16_W7.62mm::4"
      (place U17 55000.000000 -205000.000000 front 90.000000 (PN 74LS191))
    )
    (component "Package_DIP:DIP-14_W7.62mm::5"
      (place U20 47000.000000 -189000.000000 front 90.000000 (PN 74LS07))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Vertical::1
      (place JP3 42000.000000 -197000.000000 front 0.000000 (PN "IA WS"))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::24
      (place C28 42000.000000 -184000.000000 front -90.000000 (PN 0.1u))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::25
      (place C29 50000.000000 -200000.000000 front -90.000000 (PN 0.1u))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::26
      (place C31 104000.000000 -184000.000000 front -90.000000 (PN 0.1u))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::27
      (place C30 69000.000000 -184000.000000 front -90.000000 (PN 0.1u))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical::6
      (place JP4 50000.000000 -193500.000000 front 0.000000 (PN "WAIT EN"))
    )
    (component "Package_DIP:DIP-20_W7.62mm::7"
      (place U21 74000.000000 -189000.000000 front 90.000000 (PN GAL16V8))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical::7
      (place P8 121000.000000 -142000.000000 front 0.000000 (PN "MAX CLK"))
    )
    (component Resistor_THT:R_Array_SIP9::3
      (place RN4 62500.000000 -88000.000000 front 0.000000 (PN 470))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (place P9 52000.000000 -218500.000000 front 90.000000 (PN BYPASS))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::2
      (place R5 97000.000000 -193000.000000 front 0.000000 (PN 4700))
    )
    (component "NetTie:NetTie-2_THT_Pad0.3mm"
      (place NT3 135000.000000 -117650.000000 front -90.000000 (PN NetTie_2))
    )
    (component MountingHole:MountingHole_2.2mm_M2_DIN965_Pad
      (place H3 171000.000000 -100000.000000 front 0.000000 (PN MountingHole))
      (place H4 150000.000000 -191000.000000 front 0.000000 (PN MountingHole))
    )
    (component "NetTie:NetTie-2_THT_Pad0.3mm::1"
      (place NT2 104000.000000 -114650.000000 front -90.000000 (PN NetTie_2))
    )
    (component "NetTie:NetTie-2_THT_Pad0.3mm::2"
      (place NT1 175500.000000 -191600.000000 front 90.000000 (PN NetTie_2))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (place J11 83000.000000 -210000.000000 front 90.000000 (PN "RESET SEL"))
    )
  )
  (library
    (image "Connector_IDC:IDC-Header_2x25_P2.54mm_Horizontal"
      (outline (path signal 120  13390 -66170  4270 -66170))
      (outline (path signal 120  4270 -32530  13390 -32530))
      (outline (path signal 120  4270 -66170  4270 5210))
      (outline (path signal 120  -2350 -500  -1350 0))
      (outline (path signal 120  4270 5210  13390 5210))
      (outline (path signal 120  13390 5210  13390 -66170))
      (outline (path signal 120  -2350 500  -2350 -500))
      (outline (path signal 120  -1350 0  -2350 500))
      (outline (path signal 120  4270 -28430  13390 -28430))
      (outline (path signal 50  -1350 5600  -1350 -66560))
      (outline (path signal 50  13780 -66560  13780 5600))
      (outline (path signal 50  -1350 -66560  13780 -66560))
      (outline (path signal 50  13780 5600  -1350 5600))
      (outline (path signal 100  -320 -28260  4380 -28260))
      (outline (path signal 100  -320 -37780  -320 -38420))
      (outline (path signal 100  4380 -12380  -320 -12380))
      (outline (path signal 100  -320 -53660  4380 -53660))
      (outline (path signal 100  -320 -25720  4380 -25720))
      (outline (path signal 100  4380 -27620  -320 -27620))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  4380 -53020  -320 -53020))
      (outline (path signal 100  -320 -23180  4380 -23180))
      (outline (path signal 100  4380 -37780  -320 -37780))
      (outline (path signal 100  -320 -58100  -320 -58740))
      (outline (path signal 100  4380 -20000  -320 -20000))
      (outline (path signal 100  -320 -60640  -320 -61280))
      (outline (path signal 100  -320 -43500  4380 -43500))
      (outline (path signal 100  -320 -33340  4380 -33340))
      (outline (path signal 100  -320 -35880  4380 -35880))
      (outline (path signal 100  -320 -10480  4380 -10480))
      (outline (path signal 100  -320 -15560  4380 -15560))
      (outline (path signal 100  4380 4100  5380 5100))
      (outline (path signal 100  4380 -30160  -320 -30160))
      (outline (path signal 100  4380 -22540  -320 -22540))
      (outline (path signal 100  -320 -51120  4380 -51120))
      (outline (path signal 100  4380 -60640  -320 -60640))
      (outline (path signal 100  -320 -17460  -320 -18100))
      (outline (path signal 100  -320 -61280  4380 -61280))
      (outline (path signal 100  -320 -42860  -320 -43500))
      (outline (path signal 100  -320 -50480  -320 -51120))
      (outline (path signal 100  4380 -28430  13280 -28430))
      (outline (path signal 100  13280 5100  13280 -66060))
      (outline (path signal 100  -320 -30160  -320 -30800))
      (outline (path signal 100  -320 -56200  4380 -56200))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -18100  4380 -18100))
      (outline (path signal 100  -320 -32700  -320 -33340))
      (outline (path signal 100  -320 -53020  -320 -53660))
      (outline (path signal 100  -320 -14920  -320 -15560))
      (outline (path signal 100  -320 -2860  4380 -2860))
      (outline (path signal 100  -320 -12380  -320 -13020))
      (outline (path signal 100  -320 -40320  -320 -40960))
      (outline (path signal 100  -320 -48580  4380 -48580))
      (outline (path signal 100  -320 -30800  4380 -30800))
      (outline (path signal 100  4380 -2220  -320 -2220))
      (outline (path signal 100  4380 -9840  -320 -9840))
      (outline (path signal 100  -320 -55560  -320 -56200))
      (outline (path signal 100  4380 -25080  -320 -25080))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  -320 -35240  -320 -35880))
      (outline (path signal 100  4380 -4760  -320 -4760))
      (outline (path signal 100  5380 5100  13280 5100))
      (outline (path signal 100  4380 -55560  -320 -55560))
      (outline (path signal 100  -320 -47940  -320 -48580))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  -320 -40960  4380 -40960))
      (outline (path signal 100  4380 -58100  -320 -58100))
      (outline (path signal 100  4380 -7300  -320 -7300))
      (outline (path signal 100  -320 -38420  4380 -38420))
      (outline (path signal 100  4380 320  -320 320))
      (outline (path signal 100  -320 -45400  -320 -46040))
      (outline (path signal 100  -320 -46040  4380 -46040))
      (outline (path signal 100  4380 -32530  13280 -32530))
      (outline (path signal 100  -320 -58740  4380 -58740))
      (outline (path signal 100  13280 -66060  4380 -66060))
      (outline (path signal 100  4380 -35240  -320 -35240))
      (outline (path signal 100  4380 -66060  4380 4100))
      (outline (path signal 100  4380 -45400  -320 -45400))
      (outline (path signal 100  -320 -5400  4380 -5400))
      (outline (path signal 100  4380 -50480  -320 -50480))
      (outline (path signal 100  -320 -22540  -320 -23180))
      (outline (path signal 100  -320 -7940  4380 -7940))
      (outline (path signal 100  -320 -25080  -320 -25720))
      (outline (path signal 100  4380 -47940  -320 -47940))
      (outline (path signal 100  -320 -13020  4380 -13020))
      (outline (path signal 100  -320 -320  4380 -320))
      (outline (path signal 100  4380 -32700  -320 -32700))
      (outline (path signal 100  4380 -40320  -320 -40320))
      (outline (path signal 100  -320 -27620  -320 -28260))
      (outline (path signal 100  4380 -17460  -320 -17460))
      (outline (path signal 100  -320 -20640  4380 -20640))
      (outline (path signal 100  -320 -20000  -320 -20640))
      (outline (path signal 100  4380 -14920  -320 -14920))
      (outline (path signal 100  4380 -42860  -320 -42860))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (pin RoundRect[A]Pad_1700x1700_250.951_um_0.000000_0 1 0 0)
      (pin Round[A]Pad_1700_um 2 2540 0)
      (pin Round[A]Pad_1700_um 3 0 -2540)
      (pin Round[A]Pad_1700_um 4 2540 -2540)
      (pin Round[A]Pad_1700_um 5 0 -5080)
      (pin Round[A]Pad_1700_um 6 2540 -5080)
      (pin Round[A]Pad_1700_um 7 0 -7620)
      (pin Round[A]Pad_1700_um 8 2540 -7620)
      (pin Round[A]Pad_1700_um 9 0 -10160)
      (pin Round[A]Pad_1700_um 10 2540 -10160)
      (pin Round[A]Pad_1700_um 11 0 -12700)
      (pin Round[A]Pad_1700_um 12 2540 -12700)
      (pin Round[A]Pad_1700_um 13 0 -15240)
      (pin Round[A]Pad_1700_um 14 2540 -15240)
      (pin Round[A]Pad_1700_um 15 0 -17780)
      (pin Round[A]Pad_1700_um 16 2540 -17780)
      (pin Round[A]Pad_1700_um 17 0 -20320)
      (pin Round[A]Pad_1700_um 18 2540 -20320)
      (pin Round[A]Pad_1700_um 19 0 -22860)
      (pin Round[A]Pad_1700_um 20 2540 -22860)
      (pin Round[A]Pad_1700_um 21 0 -25400)
      (pin Round[A]Pad_1700_um 22 2540 -25400)
      (pin Round[A]Pad_1700_um 23 0 -27940)
      (pin Round[A]Pad_1700_um 24 2540 -27940)
      (pin Round[A]Pad_1700_um 25 0 -30480)
      (pin Round[A]Pad_1700_um 26 2540 -30480)
      (pin Round[A]Pad_1700_um 27 0 -33020)
      (pin Round[A]Pad_1700_um 28 2540 -33020)
      (pin Round[A]Pad_1700_um 29 0 -35560)
      (pin Round[A]Pad_1700_um 30 2540 -35560)
      (pin Round[A]Pad_1700_um 31 0 -38100)
      (pin Round[A]Pad_1700_um 32 2540 -38100)
      (pin Round[A]Pad_1700_um 33 0 -40640)
      (pin Round[A]Pad_1700_um 34 2540 -40640)
      (pin Round[A]Pad_1700_um 35 0 -43180)
      (pin Round[A]Pad_1700_um 36 2540 -43180)
      (pin Round[A]Pad_1700_um 37 0 -45720)
      (pin Round[A]Pad_1700_um 38 2540 -45720)
      (pin Round[A]Pad_1700_um 39 0 -48260)
      (pin Round[A]Pad_1700_um 40 2540 -48260)
      (pin Round[A]Pad_1700_um 41 0 -50800)
      (pin Round[A]Pad_1700_um 42 2540 -50800)
      (pin Round[A]Pad_1700_um 43 0 -53340)
      (pin Round[A]Pad_1700_um 44 2540 -53340)
      (pin Round[A]Pad_1700_um 45 0 -55880)
      (pin Round[A]Pad_1700_um 46 2540 -55880)
      (pin Round[A]Pad_1700_um 47 0 -58420)
      (pin Round[A]Pad_1700_um 48 2540 -58420)
      (pin Round[A]Pad_1700_um 49 0 -60960)
      (pin Round[A]Pad_1700_um 50 2540 -60960)
    )
    (image LED_THT:LED_D3.0mm_Horizontal_O3.81mm_Z2.0mm
      (outline (path signal 120  2830 -3750  2830 -7610))
      (outline (path signal 120  2830 -4870  2830 -3750))
      (outline (path signal 120  -290 -3750  -290 -7610))
      (outline (path signal 120  2830 -3750  3230 -3750))
      (outline (path signal 120  0 -3750  0 -3750))
      (outline (path signal 120  3230 -4870  2830 -4870))
      (outline (path signal 120  0 -3750  0 -1080))
      (outline (path signal 120  -290 -3750  2830 -3750))
      (outline (path signal 120  2540 -3750  2540 -3750))
      (outline (path signal 120  0 -1080  0 -3750))
      (outline (path signal 120  2540 -3750  2540 -1080))
      (outline (path signal 120  2540 -1080  2540 -1080))
      (outline (path signal 120  2540 -1080  2540 -3750))
      (outline (path signal 120  0 -1080  0 -1080))
      (outline (path signal 120  3230 -3750  3230 -4870))
      (outline (path signal 0  2696.59 -7146.48  2606.51 -6929.01  2483.53 -6728.32  2330.66 -6549.34
            2151.68 -6396.48  1950.99 -6273.49  1733.53 -6183.41  1504.65 -6128.47
            1270 -6110  1035.35 -6128.47  806.475 -6183.41  589.014 -6273.49
            388.322 -6396.48  209.34 -6549.34  56.475 -6728.32  -66.51 -6929.01
            -156.585 -7146.48  -211.533 -7375.35  -230 -7610  -247.574 -7652.43
            -290 -7670  -332.426 -7652.43  -350 -7610  -331.906 -7368.55
            -278.028 -7132.5  -189.57 -6907.11  -68.507 -6697.42  82.456 -6508.12
            259.947 -6343.43  460 -6207.04  678.148 -6101.98  909.516 -6030.62
            1148.94 -5994.53  1391.06 -5994.53  1630.48 -6030.62  1861.85 -6101.98
            2080 -6207.04  2280.05 -6343.43  2457.54 -6508.12  2608.51 -6697.42
            2729.57 -6907.11  2818.03 -7132.5  2871.91 -7368.55  2890 -7610
            2872.43 -7652.43  2830 -7670  2787.57 -7652.43  2770 -7610  2751.53 -7375.35))
      (outline (path signal 50  -1250 -9450  3750 -9450))
      (outline (path signal 50  -1250 1250  -1250 -9450))
      (outline (path signal 50  3750 -9450  3750 1250))
      (outline (path signal 50  3750 1250  -1250 1250))
      (outline (path signal 100  2540 -3810  2540 0))
      (outline (path signal 100  0 -3810  0 0))
      (outline (path signal 100  -230 -3810  -230 -7610))
      (outline (path signal 100  2540 -3810  2540 -3810))
      (outline (path signal 100  0 0  0 -3810))
      (outline (path signal 100  2770 -3810  3170 -3810))
      (outline (path signal 100  2540 0  2540 0))
      (outline (path signal 100  2540 0  2540 -3810))
      (outline (path signal 100  3170 -4810  2770 -4810))
      (outline (path signal 100  0 0  0 0))
      (outline (path signal 100  -230 -3810  2770 -3810))
      (outline (path signal 100  2770 -3810  2770 -7610))
      (outline (path signal 100  2770 -4810  2770 -3810))
      (outline (path signal 100  3170 -3810  3170 -4810))
      (outline (path signal 100  0 -3810  0 -3810))
      (outline (path signal 0  2649.03 -7161.93  2561.96 -6951.71  2443.07 -6757.71  2295.3 -6584.69
            2122.29 -6436.93  1928.29 -6318.04  1718.08 -6230.97  1496.83 -6177.85
            1270 -6160  1043.17 -6177.85  821.925 -6230.97  611.714 -6318.04
            417.711 -6436.93  244.695 -6584.69  96.925 -6757.71  -21.959 -6951.71
            -109.032 -7161.93  -162.148 -7383.17  -180 -7610  -194.645 -7645.35
            -230 -7660  -265.355 -7645.35  -280 -7610  -262.688 -7378.98
            -211.138 -7153.13  -126.502 -6937.48  -10.67 -6736.85  133.77 -6555.73
            303.591 -6398.16  495 -6267.66  703.721 -6167.15  925.093 -6098.86
            1154.17 -6064.33  1385.83 -6064.33  1614.91 -6098.86  1836.28 -6167.15
            2045 -6267.66  2236.41 -6398.16  2406.23 -6555.73  2550.67 -6736.85
            2666.5 -6937.48  2751.14 -7153.13  2802.69 -7378.98  2820 -7610
            2805.36 -7645.35  2770 -7660  2734.64 -7645.35  2720 -7610  2702.15 -7383.17))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image MountingHole:MountingHole_3.2mm_M3_Pad
      (outline (path signal 150  3200 0  3180.58 -352.026  3122.55 -699.779  3026.61 -1039.04
            2893.94 -1365.68  2726.14 -1675.75  2525.25 -1965.48  2293.7 -2231.35
            2034.32 -2470.13  1750.23 -2678.93  1444.91 -2855.21  1122.04 -2996.84
            785.554 -3102.08  439.531 -3169.67  88.174 -3198.78  -264.254 -3189.07
            -613.474 -3140.64  -955.247 -3054.1  -1285.42 -2930.47  -1600 -2771.28
            -1895.15 -2578.45  -2167.3 -2354.32  -2413.14 -2101.61  -2629.69 -1823.39
            -2814.32 -1523.03  -2964.78 -1204.19  -3079.26 -870.731  -3156.36 -526.703
            -3195.14 -176.281  -3195.14 176.281  -3156.36 526.703  -3079.26 870.731
            -2964.78 1204.19  -2814.32 1523.03  -2629.69 1823.39  -2413.14 2101.61
            -2167.3 2354.32  -1895.15 2578.45  -1600 2771.28  -1285.42 2930.47
            -955.247 3054.1  -613.474 3140.64  -264.254 3189.07  88.174 3198.78
            439.531 3169.67  785.554 3102.08  1122.04 2996.84  1444.91 2855.21
            1750.23 2678.93  2034.32 2470.13  2293.7 2231.35  2525.25 1965.48
            2726.14 1675.75  2893.94 1365.68  3026.61 1039.04  3122.55 699.779
            3180.58 352.026  3200 0))
      (outline (path signal 50  3450 0  3430.45 -366.713  3372.04 -729.27  3275.42 -1083.57
            3141.69 -1425.58  2972.36 -1751.45  2769.36 -2057.47  2534.97 -2340.18
            2271.86 -2596.37  1983.02 -2823.14  1671.7 -3017.93  1341.44 -3178.53
            995.987 -3303.11  639.246 -3390.26  275.262 -3439  -91.841 -3448.78
            -457.903 -3419.48  -818.777 -3351.43  -1170.37 -3245.42  -1508.71 -3102.63
            -1829.95 -2924.68  -2130.46 -2713.6  -2406.83 -2471.78  -2655.93 -2201.94
            -2874.93 -1907.16  -3061.36 -1590.77  -3213.11 -1256.35  -3328.45 -907.704
            -3406.08 -548.769  -3445.11 -183.617  -3445.11 183.617  -3406.08 548.769
            -3328.45 907.704  -3213.11 1256.35  -3061.36 1590.77  -2874.93 1907.16
            -2655.93 2201.94  -2406.83 2471.78  -2130.46 2713.6  -1829.95 2924.68
            -1508.71 3102.63  -1170.37 3245.42  -818.777 3351.43  -457.903 3419.48
            -91.841 3448.78  275.262 3439  639.246 3390.26  995.987 3303.11
            1341.44 3178.53  1671.7 3017.93  1983.02 2823.14  2271.86 2596.37
            2534.97 2340.18  2769.36 2057.47  2972.36 1751.45  3141.69 1425.58
            3275.42 1083.57  3372.04 729.27  3430.45 366.713  3450 0))
      (pin Round[A]Pad_6400_um 1 0 0)
    )
    (image "Connector_IDC:IDC-Header_2x25_P2.54mm_Horizontal::1"
      (outline (path signal 120  -2350 -500  -1350 0))
      (outline (path signal 120  4270 -32530  13390 -32530))
      (outline (path signal 120  4270 5210  13390 5210))
      (outline (path signal 120  13390 5210  13390 -66170))
      (outline (path signal 120  4270 -28430  13390 -28430))
      (outline (path signal 120  -2350 500  -2350 -500))
      (outline (path signal 120  -1350 0  -2350 500))
      (outline (path signal 120  13390 -66170  4270 -66170))
      (outline (path signal 120  4270 -66170  4270 5210))
      (outline (path signal 50  -1350 -66560  13780 -66560))
      (outline (path signal 50  -1350 5600  -1350 -66560))
      (outline (path signal 50  13780 5600  -1350 5600))
      (outline (path signal 50  13780 -66560  13780 5600))
      (outline (path signal 100  -320 -38420  4380 -38420))
      (outline (path signal 100  4380 -20000  -320 -20000))
      (outline (path signal 100  -320 -320  4380 -320))
      (outline (path signal 100  -320 -22540  -320 -23180))
      (outline (path signal 100  4380 -9840  -320 -9840))
      (outline (path signal 100  4380 -7300  -320 -7300))
      (outline (path signal 100  13280 -66060  4380 -66060))
      (outline (path signal 100  4380 -2220  -320 -2220))
      (outline (path signal 100  -320 -60640  -320 -61280))
      (outline (path signal 100  4380 -17460  -320 -17460))
      (outline (path signal 100  4380 -53020  -320 -53020))
      (outline (path signal 100  -320 -56200  4380 -56200))
      (outline (path signal 100  4380 -40320  -320 -40320))
      (outline (path signal 100  -320 -45400  -320 -46040))
      (outline (path signal 100  4380 -35240  -320 -35240))
      (outline (path signal 100  -320 -58740  4380 -58740))
      (outline (path signal 100  -320 -43500  4380 -43500))
      (outline (path signal 100  -320 -58100  -320 -58740))
      (outline (path signal 100  4380 -55560  -320 -55560))
      (outline (path signal 100  -320 -23180  4380 -23180))
      (outline (path signal 100  -320 -15560  4380 -15560))
      (outline (path signal 100  -320 -40320  -320 -40960))
      (outline (path signal 100  4380 -25080  -320 -25080))
      (outline (path signal 100  -320 -46040  4380 -46040))
      (outline (path signal 100  -320 -30160  -320 -30800))
      (outline (path signal 100  -320 -40960  4380 -40960))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  4380 -37780  -320 -37780))
      (outline (path signal 100  4380 -42860  -320 -42860))
      (outline (path signal 100  4380 -30160  -320 -30160))
      (outline (path signal 100  -320 -35880  4380 -35880))
      (outline (path signal 100  -320 -2860  4380 -2860))
      (outline (path signal 100  4380 -27620  -320 -27620))
      (outline (path signal 100  4380 -32530  13280 -32530))
      (outline (path signal 100  4380 4100  5380 5100))
      (outline (path signal 100  -320 -28260  4380 -28260))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  4380 -12380  -320 -12380))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  -320 -13020  4380 -13020))
      (outline (path signal 100  -320 -35240  -320 -35880))
      (outline (path signal 100  4380 -60640  -320 -60640))
      (outline (path signal 100  -320 -18100  4380 -18100))
      (outline (path signal 100  -320 -12380  -320 -13020))
      (outline (path signal 100  -320 -53660  4380 -53660))
      (outline (path signal 100  -320 -33340  4380 -33340))
      (outline (path signal 100  5380 5100  13280 5100))
      (outline (path signal 100  13280 5100  13280 -66060))
      (outline (path signal 100  -320 -25720  4380 -25720))
      (outline (path signal 100  4380 -47940  -320 -47940))
      (outline (path signal 100  4380 -58100  -320 -58100))
      (outline (path signal 100  -320 -53020  -320 -53660))
      (outline (path signal 100  4380 -45400  -320 -45400))
      (outline (path signal 100  4380 -4760  -320 -4760))
      (outline (path signal 100  4380 -28430  13280 -28430))
      (outline (path signal 100  -320 -48580  4380 -48580))
      (outline (path signal 100  4380 -66060  4380 4100))
      (outline (path signal 100  -320 -37780  -320 -38420))
      (outline (path signal 100  -320 -20000  -320 -20640))
      (outline (path signal 100  -320 -27620  -320 -28260))
      (outline (path signal 100  -320 -14920  -320 -15560))
      (outline (path signal 100  4380 320  -320 320))
      (outline (path signal 100  -320 -17460  -320 -18100))
      (outline (path signal 100  -320 -51120  4380 -51120))
      (outline (path signal 100  -320 -20640  4380 -20640))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  -320 -10480  4380 -10480))
      (outline (path signal 100  -320 -42860  -320 -43500))
      (outline (path signal 100  4380 -14920  -320 -14920))
      (outline (path signal 100  4380 -32700  -320 -32700))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  4380 -22540  -320 -22540))
      (outline (path signal 100  -320 -50480  -320 -51120))
      (outline (path signal 100  -320 -55560  -320 -56200))
      (outline (path signal 100  -320 -32700  -320 -33340))
      (outline (path signal 100  -320 -47940  -320 -48580))
      (outline (path signal 100  -320 -5400  4380 -5400))
      (outline (path signal 100  -320 -30800  4380 -30800))
      (outline (path signal 100  -320 -25080  -320 -25720))
      (outline (path signal 100  -320 -7940  4380 -7940))
      (outline (path signal 100  4380 -50480  -320 -50480))
      (outline (path signal 100  -320 -61280  4380 -61280))
      (pin RoundRect[A]Pad_1700x1700_250.951_um_0.000000_0 1 0 0)
      (pin Round[A]Pad_1700_um 2 2540 0)
      (pin Round[A]Pad_1700_um 3 0 -2540)
      (pin Round[A]Pad_1700_um 4 2540 -2540)
      (pin Round[A]Pad_1700_um 5 0 -5080)
      (pin Round[A]Pad_1700_um 6 2540 -5080)
      (pin Round[A]Pad_1700_um 7 0 -7620)
      (pin Round[A]Pad_1700_um 8 2540 -7620)
      (pin Round[A]Pad_1700_um 9 0 -10160)
      (pin Round[A]Pad_1700_um 10 2540 -10160)
      (pin Round[A]Pad_1700_um 11 0 -12700)
      (pin Round[A]Pad_1700_um 12 2540 -12700)
      (pin Round[A]Pad_1700_um 13 0 -15240)
      (pin Round[A]Pad_1700_um 14 2540 -15240)
      (pin Round[A]Pad_1700_um 15 0 -17780)
      (pin Round[A]Pad_1700_um 16 2540 -17780)
      (pin Round[A]Pad_1700_um 17 0 -20320)
      (pin Round[A]Pad_1700_um 18 2540 -20320)
      (pin Round[A]Pad_1700_um 19 0 -22860)
      (pin Round[A]Pad_1700_um 20 2540 -22860)
      (pin Round[A]Pad_1700_um 21 0 -25400)
      (pin Round[A]Pad_1700_um 22 2540 -25400)
      (pin Round[A]Pad_1700_um 23 0 -27940)
      (pin Round[A]Pad_1700_um 24 2540 -27940)
      (pin Round[A]Pad_1700_um 25 0 -30480)
      (pin Round[A]Pad_1700_um 26 2540 -30480)
      (pin Round[A]Pad_1700_um 27 0 -33020)
      (pin Round[A]Pad_1700_um 28 2540 -33020)
      (pin Round[A]Pad_1700_um 29 0 -35560)
      (pin Round[A]Pad_1700_um 30 2540 -35560)
      (pin Round[A]Pad_1700_um 31 0 -38100)
      (pin Round[A]Pad_1700_um 32 2540 -38100)
      (pin Round[A]Pad_1700_um 33 0 -40640)
      (pin Round[A]Pad_1700_um 34 2540 -40640)
      (pin Round[A]Pad_1700_um 35 0 -43180)
      (pin Round[A]Pad_1700_um 36 2540 -43180)
      (pin Round[A]Pad_1700_um 37 0 -45720)
      (pin Round[A]Pad_1700_um 38 2540 -45720)
      (pin Round[A]Pad_1700_um 39 0 -48260)
      (pin Round[A]Pad_1700_um 40 2540 -48260)
      (pin Round[A]Pad_1700_um 41 0 -50800)
      (pin Round[A]Pad_1700_um 42 2540 -50800)
      (pin Round[A]Pad_1700_um 43 0 -53340)
      (pin Round[A]Pad_1700_um 44 2540 -53340)
      (pin Round[A]Pad_1700_um 45 0 -55880)
      (pin Round[A]Pad_1700_um 46 2540 -55880)
      (pin Round[A]Pad_1700_um 47 0 -58420)
      (pin Round[A]Pad_1700_um 48 2540 -58420)
      (pin Round[A]Pad_1700_um 49 0 -60960)
      (pin Round[A]Pad_1700_um 50 2540 -60960)
    )
    (image "Connector_IDC:IDC-Header_2x25_P2.54mm_Horizontal::2"
      (outline (path signal 120  4270 -28430  13390 -28430))
      (outline (path signal 120  13390 -66170  4270 -66170))
      (outline (path signal 120  4270 -32530  13390 -32530))
      (outline (path signal 120  -2350 500  -2350 -500))
      (outline (path signal 120  -1350 0  -2350 500))
      (outline (path signal 120  13390 5210  13390 -66170))
      (outline (path signal 120  4270 -66170  4270 5210))
      (outline (path signal 120  -2350 -500  -1350 0))
      (outline (path signal 120  4270 5210  13390 5210))
      (outline (path signal 50  13780 -66560  13780 5600))
      (outline (path signal 50  13780 5600  -1350 5600))
      (outline (path signal 50  -1350 -66560  13780 -66560))
      (outline (path signal 50  -1350 5600  -1350 -66560))
      (outline (path signal 100  -320 -61280  4380 -61280))
      (outline (path signal 100  -320 -18100  4380 -18100))
      (outline (path signal 100  4380 -58100  -320 -58100))
      (outline (path signal 100  -320 -51120  4380 -51120))
      (outline (path signal 100  -320 -35240  -320 -35880))
      (outline (path signal 100  4380 -37780  -320 -37780))
      (outline (path signal 100  4380 -27620  -320 -27620))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  -320 -15560  4380 -15560))
      (outline (path signal 100  4380 -28430  13280 -28430))
      (outline (path signal 100  -320 -46040  4380 -46040))
      (outline (path signal 100  4380 -50480  -320 -50480))
      (outline (path signal 100  -320 -47940  -320 -48580))
      (outline (path signal 100  4380 -55560  -320 -55560))
      (outline (path signal 100  -320 -30160  -320 -30800))
      (outline (path signal 100  4380 -12380  -320 -12380))
      (outline (path signal 100  -320 -12380  -320 -13020))
      (outline (path signal 100  -320 -10480  4380 -10480))
      (outline (path signal 100  4380 -53020  -320 -53020))
      (outline (path signal 100  4380 -45400  -320 -45400))
      (outline (path signal 100  -320 -40960  4380 -40960))
      (outline (path signal 100  -320 -22540  -320 -23180))
      (outline (path signal 100  4380 320  -320 320))
      (outline (path signal 100  -320 -43500  4380 -43500))
      (outline (path signal 100  -320 -25720  4380 -25720))
      (outline (path signal 100  -320 -33340  4380 -33340))
      (outline (path signal 100  4380 -32700  -320 -32700))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  4380 -22540  -320 -22540))
      (outline (path signal 100  4380 -25080  -320 -25080))
      (outline (path signal 100  4380 -7300  -320 -7300))
      (outline (path signal 100  4380 -17460  -320 -17460))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -14920  -320 -15560))
      (outline (path signal 100  -320 -60640  -320 -61280))
      (outline (path signal 100  -320 -7940  4380 -7940))
      (outline (path signal 100  -320 -56200  4380 -56200))
      (outline (path signal 100  5380 5100  13280 5100))
      (outline (path signal 100  4380 -32530  13280 -32530))
      (outline (path signal 100  -320 -20640  4380 -20640))
      (outline (path signal 100  4380 -4760  -320 -4760))
      (outline (path signal 100  -320 -58100  -320 -58740))
      (outline (path signal 100  4380 -2220  -320 -2220))
      (outline (path signal 100  -320 -30800  4380 -30800))
      (outline (path signal 100  -320 -20000  -320 -20640))
      (outline (path signal 100  4380 -66060  4380 4100))
      (outline (path signal 100  4380 -42860  -320 -42860))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  -320 -38420  4380 -38420))
      (outline (path signal 100  -320 -50480  -320 -51120))
      (outline (path signal 100  -320 -28260  4380 -28260))
      (outline (path signal 100  -320 -5400  4380 -5400))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  -320 -320  4380 -320))
      (outline (path signal 100  -320 -13020  4380 -13020))
      (outline (path signal 100  13280 5100  13280 -66060))
      (outline (path signal 100  -320 -2860  4380 -2860))
      (outline (path signal 100  -320 -25080  -320 -25720))
      (outline (path signal 100  4380 -40320  -320 -40320))
      (outline (path signal 100  -320 -37780  -320 -38420))
      (outline (path signal 100  4380 -60640  -320 -60640))
      (outline (path signal 100  4380 -14920  -320 -14920))
      (outline (path signal 100  -320 -27620  -320 -28260))
      (outline (path signal 100  4380 -47940  -320 -47940))
      (outline (path signal 100  -320 -45400  -320 -46040))
      (outline (path signal 100  -320 -53020  -320 -53660))
      (outline (path signal 100  -320 -55560  -320 -56200))
      (outline (path signal 100  -320 -40320  -320 -40960))
      (outline (path signal 100  4380 -35240  -320 -35240))
      (outline (path signal 100  -320 -35880  4380 -35880))
      (outline (path signal 100  -320 -17460  -320 -18100))
      (outline (path signal 100  4380 -30160  -320 -30160))
      (outline (path signal 100  -320 -53660  4380 -53660))
      (outline (path signal 100  -320 -58740  4380 -58740))
      (outline (path signal 100  -320 -32700  -320 -33340))
      (outline (path signal 100  13280 -66060  4380 -66060))
      (outline (path signal 100  -320 -42860  -320 -43500))
      (outline (path signal 100  -320 -48580  4380 -48580))
      (outline (path signal 100  4380 4100  5380 5100))
      (outline (path signal 100  4380 -9840  -320 -9840))
      (outline (path signal 100  4380 -20000  -320 -20000))
      (outline (path signal 100  -320 -23180  4380 -23180))
      (pin RoundRect[A]Pad_1700x1700_250.951_um_0.000000_0 1 0 0)
      (pin Round[A]Pad_1700_um 2 2540 0)
      (pin Round[A]Pad_1700_um 3 0 -2540)
      (pin Round[A]Pad_1700_um 4 2540 -2540)
      (pin Round[A]Pad_1700_um 5 0 -5080)
      (pin Round[A]Pad_1700_um 6 2540 -5080)
      (pin Round[A]Pad_1700_um 7 0 -7620)
      (pin Round[A]Pad_1700_um 8 2540 -7620)
      (pin Round[A]Pad_1700_um 9 0 -10160)
      (pin Round[A]Pad_1700_um 10 2540 -10160)
      (pin Round[A]Pad_1700_um 11 0 -12700)
      (pin Round[A]Pad_1700_um 12 2540 -12700)
      (pin Round[A]Pad_1700_um 13 0 -15240)
      (pin Round[A]Pad_1700_um 14 2540 -15240)
      (pin Round[A]Pad_1700_um 15 0 -17780)
      (pin Round[A]Pad_1700_um 16 2540 -17780)
      (pin Round[A]Pad_1700_um 17 0 -20320)
      (pin Round[A]Pad_1700_um 18 2540 -20320)
      (pin Round[A]Pad_1700_um 19 0 -22860)
      (pin Round[A]Pad_1700_um 20 2540 -22860)
      (pin Round[A]Pad_1700_um 21 0 -25400)
      (pin Round[A]Pad_1700_um 22 2540 -25400)
      (pin Round[A]Pad_1700_um 23 0 -27940)
      (pin Round[A]Pad_1700_um 24 2540 -27940)
      (pin Round[A]Pad_1700_um 25 0 -30480)
      (pin Round[A]Pad_1700_um 26 2540 -30480)
      (pin Round[A]Pad_1700_um 27 0 -33020)
      (pin Round[A]Pad_1700_um 28 2540 -33020)
      (pin Round[A]Pad_1700_um 29 0 -35560)
      (pin Round[A]Pad_1700_um 30 2540 -35560)
      (pin Round[A]Pad_1700_um 31 0 -38100)
      (pin Round[A]Pad_1700_um 32 2540 -38100)
      (pin Round[A]Pad_1700_um 33 0 -40640)
      (pin Round[A]Pad_1700_um 34 2540 -40640)
      (pin Round[A]Pad_1700_um 35 0 -43180)
      (pin Round[A]Pad_1700_um 36 2540 -43180)
      (pin Round[A]Pad_1700_um 37 0 -45720)
      (pin Round[A]Pad_1700_um 38 2540 -45720)
      (pin Round[A]Pad_1700_um 39 0 -48260)
      (pin Round[A]Pad_1700_um 40 2540 -48260)
      (pin Round[A]Pad_1700_um 41 0 -50800)
      (pin Round[A]Pad_1700_um 42 2540 -50800)
      (pin Round[A]Pad_1700_um 43 0 -53340)
      (pin Round[A]Pad_1700_um 44 2540 -53340)
      (pin Round[A]Pad_1700_um 45 0 -55880)
      (pin Round[A]Pad_1700_um 46 2540 -55880)
      (pin Round[A]Pad_1700_um 47 0 -58420)
      (pin Round[A]Pad_1700_um 48 2540 -58420)
      (pin Round[A]Pad_1700_um 49 0 -60960)
      (pin Round[A]Pad_1700_um 50 2540 -60960)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Vertical
      (outline (path signal 120  3870 1330  3870 -8950))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -8950  3870 -8950))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 50  4350 -9400  4350 1800))
      (outline (path signal 50  -1800 -9400  4350 -9400))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 100  3810 -8890  -1270 -8890))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -8890  -1270 0))
      (outline (path signal 100  3810 1270  3810 -8890))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
    )
    (image Resistor_THT:R_Array_SIP9
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 50  22050 1650  -1700 1650))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm"
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 0  3750 330  3767.57 372.426  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4731.94 1513.38  4678.45 1689.72
            4591.58 1852.24  4474.68 1994.68  4332.24 2111.58  4169.72 2198.45
            3993.39 2251.94  3810 2270  3767.57 2287.57  3750 2330  3767.57 2372.43
            3810 2390  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23
            4524.12 2113.35  4655.9 1968.79  4758.87 1802.48  4829.53 1620.08
            4865.48 1427.8  4865.48 1232.2  4829.53 1039.92  4758.87 857.517
            4655.9 691.207  4524.12 546.651  4368.02 428.77  4192.92 341.579
            4004.77 288.049  3810 270  3767.57 287.574))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -24400  8700 1550))
      (outline (path signal 50  -1100 1550  -1100 -24400))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::1
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  0 1250  0 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::2
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  0 1250  0 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::3
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::4
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  0 1250  0 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (outline (path signal 120  1971 2480  1971 1040))
      (outline (path signal 120  2731 -1040  2731 -2122))
      (outline (path signal 120  3171 1743  3171 1040))
      (outline (path signal 120  1450 2573  1450 -2573))
      (outline (path signal 120  1930 -1040  1930 -2491))
      (outline (path signal 120  1890 -1040  1890 -2501))
      (outline (path signal 120  2891 2004  2891 1040))
      (outline (path signal 120  2731 2122  2731 1040))
      (outline (path signal 120  3811 518  3811 -518))
      (outline (path signal 120  1770 2528  1770 1040))
      (outline (path signal 120  3011 1901  3011 1040))
      (outline (path signal 120  3691 915  3691 -915))
      (outline (path signal 120  1370 2578  1370 -2578))
      (outline (path signal 120  1690 2543  1690 1040))
      (outline (path signal 120  2771 -1040  2771 -2095))
      (outline (path signal 120  1850 -1040  1850 -2511))
      (outline (path signal 120  3731 805  3731 -805))
      (outline (path signal 120  1530 2565  1530 1040))
      (outline (path signal 120  3131 -1040  3131 -1785))
      (outline (path signal 120  2931 -1040  2931 -1971))
      (outline (path signal 120  3411 1443  3411 1040))
      (outline (path signal 120  1250 2580  1250 -2580))
      (outline (path signal 120  3851 284  3851 -284))
      (outline (path signal 120  3371 -1040  3371 -1500))
      (outline (path signal 120  1690 -1040  1690 -2543))
      (outline (path signal 120  3091 1826  3091 1040))
      (outline (path signal 120  3651 1011  3651 -1011))
      (outline (path signal 120  3571 1178  3571 -1178))
      (outline (path signal 120  2491 2268  2491 1040))
      (outline (path signal 120  1810 2520  1810 1040))
      (outline (path signal 120  2051 2455  2051 1040))
      (outline (path signal 120  3531 -1040  3531 -1251))
      (outline (path signal 120  1770 -1040  1770 -2528))
      (outline (path signal 120  2691 2149  2691 1040))
      (outline (path signal 120  2291 -1040  2291 -2365))
      (outline (path signal 120  2611 2200  2611 1040))
      (outline (path signal 120  2891 -1040  2891 -2004))
      (outline (path signal 120  2211 2398  2211 1040))
      (outline (path signal 120  3211 -1040  3211 -1699))
      (outline (path signal 120  2931 1971  2931 1040))
      (outline (path signal 120  1570 -1040  1570 -2561))
      (outline (path signal 120  2451 -1040  2451 -2290))
      (outline (path signal 120  2571 -1040  2571 -2224))
      (outline (path signal 120  2611 -1040  2611 -2200))
      (outline (path signal 120  3291 -1040  3291 -1605))
      (outline (path signal 120  2091 -1040  2091 -2442))
      (outline (path signal 120  2851 2035  2851 1040))
      (outline (path signal 120  3091 -1040  3091 -1826))
      (outline (path signal 120  2411 2310  2411 1040))
      (outline (path signal 120  3411 -1040  3411 -1443))
      (outline (path signal 120  2531 2247  2531 1040))
      (outline (path signal 120  2491 -1040  2491 -2268))
      (outline (path signal 120  3051 1864  3051 1040))
      (outline (path signal 120  3491 1319  3491 1040))
      (outline (path signal 120  3171 -1040  3171 -1743))
      (outline (path signal 120  1650 -1040  1650 -2550))
      (outline (path signal 120  2651 -1040  2651 -2175))
      (outline (path signal 120  2011 -1040  2011 -2468))
      (outline (path signal 120  2691 -1040  2691 -2149))
      (outline (path signal 120  3211 1699  3211 1040))
      (outline (path signal 120  2331 2348  2331 1040))
      (outline (path signal 120  2851 -1040  2851 -2035))
      (outline (path signal 120  2131 2428  2131 1040))
      (outline (path signal 120  2331 -1040  2331 -2348))
      (outline (path signal 120  1610 2556  1610 1040))
      (outline (path signal 120  1570 2561  1570 1040))
      (outline (path signal 120  -1304.78 1725  -1304.78 1225))
      (outline (path signal 120  3611 1098  3611 -1098))
      (outline (path signal 120  2171 2414  2171 1040))
      (outline (path signal 120  2651 2175  2651 1040))
      (outline (path signal 120  1810 -1040  1810 -2520))
      (outline (path signal 120  1290 2580  1290 -2580))
      (outline (path signal 120  3291 1605  3291 1040))
      (outline (path signal 120  2971 -1040  2971 -1937))
      (outline (path signal 120  3251 1653  3251 1040))
      (outline (path signal 120  2091 2442  2091 1040))
      (outline (path signal 120  2411 -1040  2411 -2310))
      (outline (path signal 120  1490 -1040  1490 -2569))
      (outline (path signal 120  2291 2365  2291 1040))
      (outline (path signal 120  1730 2536  1730 1040))
      (outline (path signal 120  2171 -1040  2171 -2414))
      (outline (path signal 120  3451 1383  3451 1040))
      (outline (path signal 120  2251 2382  2251 1040))
      (outline (path signal 120  2811 2065  2811 1040))
      (outline (path signal 120  1530 -1040  1530 -2565))
      (outline (path signal 120  2131 -1040  2131 -2428))
      (outline (path signal 120  3451 -1040  3451 -1383))
      (outline (path signal 120  3131 1785  3131 1040))
      (outline (path signal 120  3331 1554  3331 1040))
      (outline (path signal 120  2011 2468  2011 1040))
      (outline (path signal 120  3331 -1040  3331 -1554))
      (outline (path signal 120  2371 -1040  2371 -2329))
      (outline (path signal 120  2051 -1040  2051 -2455))
      (outline (path signal 120  2251 -1040  2251 -2382))
      (outline (path signal 120  1330 2579  1330 -2579))
      (outline (path signal 120  3051 -1040  3051 -1864))
      (outline (path signal 120  3531 1251  3531 1040))
      (outline (path signal 120  2531 -1040  2531 -2247))
      (outline (path signal 120  2211 -1040  2211 -2398))
      (outline (path signal 120  2451 2290  2451 1040))
      (outline (path signal 120  -1554.78 1475  -1054.78 1475))
      (outline (path signal 120  2371 2329  2371 1040))
      (outline (path signal 120  3251 -1040  3251 -1653))
      (outline (path signal 120  3491 -1040  3491 -1319))
      (outline (path signal 120  1410 2576  1410 -2576))
      (outline (path signal 120  3771 677  3771 -677))
      (outline (path signal 120  2571 2224  2571 1040))
      (outline (path signal 120  1971 -1040  1971 -2480))
      (outline (path signal 120  1890 2501  1890 1040))
      (outline (path signal 120  2771 2095  2771 1040))
      (outline (path signal 120  3011 -1040  3011 -1901))
      (outline (path signal 120  1850 2511  1850 1040))
      (outline (path signal 120  1730 -1040  1730 -2536))
      (outline (path signal 120  3371 1500  3371 1040))
      (outline (path signal 120  1490 2569  1490 1040))
      (outline (path signal 120  2971 1937  2971 1040))
      (outline (path signal 120  1650 2550  1650 1040))
      (outline (path signal 120  1930 2491  1930 1040))
      (outline (path signal 120  1610 -1040  1610 -2556))
      (outline (path signal 120  2811 -1040  2811 -2065))
      (outline (path signal 120  3870 0  3850.9 -315.806  3793.87 -627.007  3699.74 -929.065
            3569.89 -1217.58  3406.22 -1488.33  3211.1 -1737.38  2987.38 -1961.1
            2738.33 -2156.22  2467.57 -2319.89  2179.07 -2449.74  1877.01 -2543.87
            1565.81 -2600.9  1250 -2620  934.194 -2600.9  622.993 -2543.87
            320.935 -2449.74  32.425 -2319.89  -238.33 -2156.22  -487.381 -1961.1
            -711.098 -1737.38  -906.218 -1488.33  -1069.89 -1217.58  -1199.74 -929.065
            -1293.87 -627.007  -1350.9 -315.806  -1370 0  -1350.9 315.806
            -1293.87 627.007  -1199.74 929.065  -1069.89 1217.58  -906.218 1488.33
            -711.098 1737.38  -487.381 1961.1  -238.33 2156.22  32.425 2319.89
            320.935 2449.74  622.993 2543.87  934.194 2600.9  1250 2620
            1565.81 2600.9  1877.01 2543.87  2179.07 2449.74  2467.57 2319.89
            2738.33 2156.22  2987.38 1961.1  3211.1 1737.38  3406.22 1488.33
            3569.89 1217.58  3699.74 929.065  3793.87 627.007  3850.9 315.806
            3870 0))
      (outline (path signal 50  4000 0  3980.7 -325.251  3923.06 -645.937  3827.9 -957.554
            3696.56 -1255.73  3530.87 -1536.28  3333.16 -1795.26  3106.2 -2029.04
            2853.19 -2234.34  2577.68 -2408.27  2283.53 -2548.4  1974.87 -2652.75
            1656.03 -2719.86  1331.49 -2748.79  1005.81 -2739.14  683.559 -2691.03
            369.258 -2605.15  67.321 -2482.69  -218.014 -2325.39  -482.742 -2135.44
            -723.145 -1915.52  -935.85 -1668.7  -1117.87 -1398.46  -1266.65 -1108.59
            -1380.1 -803.156  -1456.63 -486.448  -1495.17 -162.912  -1495.17 162.912
            -1456.63 486.448  -1380.1 803.156  -1266.65 1108.59  -1117.87 1398.46
            -935.85 1668.7  -723.145 1915.52  -482.742 2135.44  -218.014 2325.39
            67.321 2482.69  369.258 2605.15  683.559 2691.03  1005.81 2739.14
            1331.49 2748.79  1656.03 2719.86  1974.87 2652.75  2283.53 2548.4
            2577.68 2408.27  2853.19 2234.34  3106.2 2029.04  3333.16 1795.26
            3530.87 1536.28  3696.56 1255.73  3827.9 957.554  3923.06 645.937
            3980.7 325.251  4000 0))
      (outline (path signal 100  -633.605 1337.5  -633.605 837.5))
      (outline (path signal 100  -883.605 1087.5  -383.605 1087.5))
      (outline (path signal 100  3750 0  3731.05 -307.221  3674.49 -609.784  3581.18 -903.104
            3452.53 -1182.73  3290.49 -1444.43  3097.52 -1684.24  2876.55 -1898.51
            2630.91 -2084.01  2364.35 -2237.91  2080.89 -2357.89  1784.83 -2442.12
            1480.67 -2489.34  1173.01 -2498.81  866.521 -2470.41  565.843 -2404.56
            275.535 -2302.26  0 -2165.06  -256.587 -1995.04  -490.335 -1794.78
            -697.701 -1567.31  -875.543 -1316.08  -1021.16 -1044.9  -1132.36 -757.882
            -1207.43 -459.374  -1245.26 -153.902  -1245.26 153.902  -1207.43 459.374
            -1132.36 757.882  -1021.16 1044.9  -875.543 1316.08  -697.701 1567.31
            -490.335 1794.78  -256.587 1995.04  0 2165.06  275.535 2302.26
            565.843 2404.56  866.521 2470.41  1173.01 2498.81  1480.67 2489.34
            1784.83 2442.12  2080.89 2357.89  2364.35 2237.91  2630.91 2084.01
            2876.55 1898.51  3097.52 1684.24  3290.49 1444.43  3452.53 1182.73
            3581.18 903.104  3674.49 609.784  3731.05 307.221  3750 0))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitor_THT:CP_Radial_D5.0mm_P2.50mm::1
      (outline (path signal 120  3171 -1040  3171 -1743))
      (outline (path signal 120  3531 1251  3531 1040))
      (outline (path signal 120  2691 -1040  2691 -2149))
      (outline (path signal 120  3731 805  3731 -805))
      (outline (path signal 120  2251 -1040  2251 -2382))
      (outline (path signal 120  3291 -1040  3291 -1605))
      (outline (path signal 120  1490 2569  1490 1040))
      (outline (path signal 120  3091 -1040  3091 -1826))
      (outline (path signal 120  3371 1500  3371 1040))
      (outline (path signal 120  2291 -1040  2291 -2365))
      (outline (path signal 120  2611 -1040  2611 -2200))
      (outline (path signal 120  3131 -1040  3131 -1785))
      (outline (path signal 120  2091 2442  2091 1040))
      (outline (path signal 120  2531 2247  2531 1040))
      (outline (path signal 120  2131 -1040  2131 -2428))
      (outline (path signal 120  1810 2520  1810 1040))
      (outline (path signal 120  2931 1971  2931 1040))
      (outline (path signal 120  2451 2290  2451 1040))
      (outline (path signal 120  2651 -1040  2651 -2175))
      (outline (path signal 120  3371 -1040  3371 -1500))
      (outline (path signal 120  1930 2491  1930 1040))
      (outline (path signal 120  2571 -1040  2571 -2224))
      (outline (path signal 120  3331 -1040  3331 -1554))
      (outline (path signal 120  1650 -1040  1650 -2550))
      (outline (path signal 120  2811 -1040  2811 -2065))
      (outline (path signal 120  1290 2580  1290 -2580))
      (outline (path signal 120  2451 -1040  2451 -2290))
      (outline (path signal 120  2371 2329  2371 1040))
      (outline (path signal 120  2411 2310  2411 1040))
      (outline (path signal 120  2251 2382  2251 1040))
      (outline (path signal 120  1971 -1040  1971 -2480))
      (outline (path signal 120  1770 2528  1770 1040))
      (outline (path signal 120  1250 2580  1250 -2580))
      (outline (path signal 120  2411 -1040  2411 -2310))
      (outline (path signal 120  2331 -1040  2331 -2348))
      (outline (path signal 120  3411 1443  3411 1040))
      (outline (path signal 120  2771 -1040  2771 -2095))
      (outline (path signal 120  1690 -1040  1690 -2543))
      (outline (path signal 120  3251 1653  3251 1040))
      (outline (path signal 120  2011 -1040  2011 -2468))
      (outline (path signal 120  1450 2573  1450 -2573))
      (outline (path signal 120  2651 2175  2651 1040))
      (outline (path signal 120  3451 1383  3451 1040))
      (outline (path signal 120  2051 2455  2051 1040))
      (outline (path signal 120  1610 -1040  1610 -2556))
      (outline (path signal 120  3091 1826  3091 1040))
      (outline (path signal 120  3291 1605  3291 1040))
      (outline (path signal 120  -1304.78 1725  -1304.78 1225))
      (outline (path signal 120  2971 -1040  2971 -1937))
      (outline (path signal 120  1730 2536  1730 1040))
      (outline (path signal 120  2171 -1040  2171 -2414))
      (outline (path signal 120  3571 1178  3571 -1178))
      (outline (path signal 120  1850 -1040  1850 -2511))
      (outline (path signal 120  3491 -1040  3491 -1319))
      (outline (path signal 120  1410 2576  1410 -2576))
      (outline (path signal 120  1530 -1040  1530 -2565))
      (outline (path signal 120  1650 2550  1650 1040))
      (outline (path signal 120  2571 2224  2571 1040))
      (outline (path signal 120  1690 2543  1690 1040))
      (outline (path signal 120  1810 -1040  1810 -2520))
      (outline (path signal 120  2731 -1040  2731 -2122))
      (outline (path signal 120  3771 677  3771 -677))
      (outline (path signal 120  3611 1098  3611 -1098))
      (outline (path signal 120  2491 2268  2491 1040))
      (outline (path signal 120  2891 2004  2891 1040))
      (outline (path signal 120  3051 1864  3051 1040))
      (outline (path signal 120  1490 -1040  1490 -2569))
      (outline (path signal 120  3171 1743  3171 1040))
      (outline (path signal 120  2051 -1040  2051 -2455))
      (outline (path signal 120  2211 2398  2211 1040))
      (outline (path signal 120  1570 2561  1570 1040))
      (outline (path signal 120  1971 2480  1971 1040))
      (outline (path signal 120  1730 -1040  1730 -2536))
      (outline (path signal 120  2771 2095  2771 1040))
      (outline (path signal 120  2131 2428  2131 1040))
      (outline (path signal 120  3451 -1040  3451 -1383))
      (outline (path signal 120  2011 2468  2011 1040))
      (outline (path signal 120  3691 915  3691 -915))
      (outline (path signal 120  1330 2579  1330 -2579))
      (outline (path signal 120  2531 -1040  2531 -2247))
      (outline (path signal 120  3051 -1040  3051 -1864))
      (outline (path signal 120  2851 2035  2851 1040))
      (outline (path signal 120  3651 1011  3651 -1011))
      (outline (path signal 120  1890 -1040  1890 -2501))
      (outline (path signal 120  1850 2511  1850 1040))
      (outline (path signal 120  1930 -1040  1930 -2491))
      (outline (path signal 120  2611 2200  2611 1040))
      (outline (path signal 120  3251 -1040  3251 -1653))
      (outline (path signal 120  3131 1785  3131 1040))
      (outline (path signal 120  2891 -1040  2891 -2004))
      (outline (path signal 120  3491 1319  3491 1040))
      (outline (path signal 120  2931 -1040  2931 -1971))
      (outline (path signal 120  3211 1699  3211 1040))
      (outline (path signal 120  3331 1554  3331 1040))
      (outline (path signal 120  1570 -1040  1570 -2561))
      (outline (path signal 120  2971 1937  2971 1040))
      (outline (path signal 120  1370 2578  1370 -2578))
      (outline (path signal 120  3011 1901  3011 1040))
      (outline (path signal 120  2091 -1040  2091 -2442))
      (outline (path signal 120  2331 2348  2331 1040))
      (outline (path signal 120  2491 -1040  2491 -2268))
      (outline (path signal 120  3851 284  3851 -284))
      (outline (path signal 120  2371 -1040  2371 -2329))
      (outline (path signal 120  3411 -1040  3411 -1443))
      (outline (path signal 120  3811 518  3811 -518))
      (outline (path signal 120  2731 2122  2731 1040))
      (outline (path signal 120  1890 2501  1890 1040))
      (outline (path signal 120  2171 2414  2171 1040))
      (outline (path signal 120  -1554.78 1475  -1054.78 1475))
      (outline (path signal 120  2811 2065  2811 1040))
      (outline (path signal 120  3531 -1040  3531 -1251))
      (outline (path signal 120  3011 -1040  3011 -1901))
      (outline (path signal 120  1610 2556  1610 1040))
      (outline (path signal 120  2851 -1040  2851 -2035))
      (outline (path signal 120  1530 2565  1530 1040))
      (outline (path signal 120  3211 -1040  3211 -1699))
      (outline (path signal 120  2291 2365  2291 1040))
      (outline (path signal 120  1770 -1040  1770 -2528))
      (outline (path signal 120  2211 -1040  2211 -2398))
      (outline (path signal 120  2691 2149  2691 1040))
      (outline (path signal 120  3870 0  3850.9 -315.806  3793.87 -627.007  3699.74 -929.065
            3569.89 -1217.58  3406.22 -1488.33  3211.1 -1737.38  2987.38 -1961.1
            2738.33 -2156.22  2467.57 -2319.89  2179.07 -2449.74  1877.01 -2543.87
            1565.81 -2600.9  1250 -2620  934.194 -2600.9  622.993 -2543.87
            320.935 -2449.74  32.425 -2319.89  -238.33 -2156.22  -487.381 -1961.1
            -711.098 -1737.38  -906.218 -1488.33  -1069.89 -1217.58  -1199.74 -929.065
            -1293.87 -627.007  -1350.9 -315.806  -1370 0  -1350.9 315.806
            -1293.87 627.007  -1199.74 929.065  -1069.89 1217.58  -906.218 1488.33
            -711.098 1737.38  -487.381 1961.1  -238.33 2156.22  32.425 2319.89
            320.935 2449.74  622.993 2543.87  934.194 2600.9  1250 2620
            1565.81 2600.9  1877.01 2543.87  2179.07 2449.74  2467.57 2319.89
            2738.33 2156.22  2987.38 1961.1  3211.1 1737.38  3406.22 1488.33
            3569.89 1217.58  3699.74 929.065  3793.87 627.007  3850.9 315.806
            3870 0))
      (outline (path signal 50  4000 0  3980.7 -325.251  3923.06 -645.937  3827.9 -957.554
            3696.56 -1255.73  3530.87 -1536.28  3333.16 -1795.26  3106.2 -2029.04
            2853.19 -2234.34  2577.68 -2408.27  2283.53 -2548.4  1974.87 -2652.75
            1656.03 -2719.86  1331.49 -2748.79  1005.81 -2739.14  683.559 -2691.03
            369.258 -2605.15  67.321 -2482.69  -218.014 -2325.39  -482.742 -2135.44
            -723.145 -1915.52  -935.85 -1668.7  -1117.87 -1398.46  -1266.65 -1108.59
            -1380.1 -803.156  -1456.63 -486.448  -1495.17 -162.912  -1495.17 162.912
            -1456.63 486.448  -1380.1 803.156  -1266.65 1108.59  -1117.87 1398.46
            -935.85 1668.7  -723.145 1915.52  -482.742 2135.44  -218.014 2325.39
            67.321 2482.69  369.258 2605.15  683.559 2691.03  1005.81 2739.14
            1331.49 2748.79  1656.03 2719.86  1974.87 2652.75  2283.53 2548.4
            2577.68 2408.27  2853.19 2234.34  3106.2 2029.04  3333.16 1795.26
            3530.87 1536.28  3696.56 1255.73  3827.9 957.554  3923.06 645.937
            3980.7 325.251  4000 0))
      (outline (path signal 100  -883.605 1087.5  -383.605 1087.5))
      (outline (path signal 100  -633.605 1337.5  -633.605 837.5))
      (outline (path signal 100  3750 0  3731.05 -307.221  3674.49 -609.784  3581.18 -903.104
            3452.53 -1182.73  3290.49 -1444.43  3097.52 -1684.24  2876.55 -1898.51
            2630.91 -2084.01  2364.35 -2237.91  2080.89 -2357.89  1784.83 -2442.12
            1480.67 -2489.34  1173.01 -2498.81  866.521 -2470.41  565.843 -2404.56
            275.535 -2302.26  0 -2165.06  -256.587 -1995.04  -490.335 -1794.78
            -697.701 -1567.31  -875.543 -1316.08  -1021.16 -1044.9  -1132.36 -757.882
            -1207.43 -459.374  -1245.26 -153.902  -1245.26 153.902  -1207.43 459.374
            -1132.36 757.882  -1021.16 1044.9  -875.543 1316.08  -697.701 1567.31
            -490.335 1794.78  -256.587 1995.04  0 2165.06  275.535 2302.26
            565.843 2404.56  866.521 2470.41  1173.01 2498.81  1480.67 2489.34
            1784.83 2442.12  2080.89 2357.89  2364.35 2237.91  2630.91 2084.01
            2876.55 1898.51  3097.52 1684.24  3290.49 1444.43  3452.53 1182.73
            3581.18 903.104  3674.49 609.784  3731.05 307.221  3750 0))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::5
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::6
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::7
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image LED_THT:LED_D3.0mm_Horizontal_O3.81mm_Z2.0mm::1
      (outline (path signal 120  -290 -3750  -290 -7610))
      (outline (path signal 120  0 -3750  0 -3750))
      (outline (path signal 120  2540 -3750  2540 -1080))
      (outline (path signal 120  0 -1080  0 -1080))
      (outline (path signal 120  0 -3750  0 -1080))
      (outline (path signal 120  2830 -3750  3230 -3750))
      (outline (path signal 120  2540 -1080  2540 -3750))
      (outline (path signal 120  2830 -4870  2830 -3750))
      (outline (path signal 120  -290 -3750  2830 -3750))
      (outline (path signal 120  3230 -4870  2830 -4870))
      (outline (path signal 120  0 -1080  0 -3750))
      (outline (path signal 120  3230 -3750  3230 -4870))
      (outline (path signal 120  2540 -1080  2540 -1080))
      (outline (path signal 120  2540 -3750  2540 -3750))
      (outline (path signal 120  2830 -3750  2830 -7610))
      (outline (path signal 0  2696.59 -7146.48  2606.51 -6929.01  2483.53 -6728.32  2330.66 -6549.34
            2151.68 -6396.48  1950.99 -6273.49  1733.53 -6183.41  1504.65 -6128.47
            1270 -6110  1035.35 -6128.47  806.475 -6183.41  589.014 -6273.49
            388.322 -6396.48  209.34 -6549.34  56.475 -6728.32  -66.51 -6929.01
            -156.585 -7146.48  -211.533 -7375.35  -230 -7610  -247.574 -7652.43
            -290 -7670  -332.426 -7652.43  -350 -7610  -331.906 -7368.55
            -278.028 -7132.5  -189.57 -6907.11  -68.507 -6697.42  82.456 -6508.12
            259.947 -6343.43  460 -6207.04  678.148 -6101.98  909.516 -6030.62
            1148.94 -5994.53  1391.06 -5994.53  1630.48 -6030.62  1861.85 -6101.98
            2080 -6207.04  2280.05 -6343.43  2457.54 -6508.12  2608.51 -6697.42
            2729.57 -6907.11  2818.03 -7132.5  2871.91 -7368.55  2890 -7610
            2872.43 -7652.43  2830 -7670  2787.57 -7652.43  2770 -7610  2751.53 -7375.35))
      (outline (path signal 50  -1250 1250  -1250 -9450))
      (outline (path signal 50  -1250 -9450  3750 -9450))
      (outline (path signal 50  3750 -9450  3750 1250))
      (outline (path signal 50  3750 1250  -1250 1250))
      (outline (path signal 100  2770 -3810  2770 -7610))
      (outline (path signal 100  3170 -4810  2770 -4810))
      (outline (path signal 100  2770 -4810  2770 -3810))
      (outline (path signal 100  -230 -3810  -230 -7610))
      (outline (path signal 100  0 -3810  0 0))
      (outline (path signal 100  0 0  0 0))
      (outline (path signal 100  -230 -3810  2770 -3810))
      (outline (path signal 100  0 0  0 -3810))
      (outline (path signal 100  2540 0  2540 0))
      (outline (path signal 100  2540 0  2540 -3810))
      (outline (path signal 100  3170 -3810  3170 -4810))
      (outline (path signal 100  2540 -3810  2540 -3810))
      (outline (path signal 100  0 -3810  0 -3810))
      (outline (path signal 100  2540 -3810  2540 0))
      (outline (path signal 100  2770 -3810  3170 -3810))
      (outline (path signal 0  2649.03 -7161.93  2561.96 -6951.71  2443.07 -6757.71  2295.3 -6584.69
            2122.29 -6436.93  1928.29 -6318.04  1718.08 -6230.97  1496.83 -6177.85
            1270 -6160  1043.17 -6177.85  821.925 -6230.97  611.714 -6318.04
            417.711 -6436.93  244.695 -6584.69  96.925 -6757.71  -21.959 -6951.71
            -109.032 -7161.93  -162.148 -7383.17  -180 -7610  -194.645 -7645.35
            -230 -7660  -265.355 -7645.35  -280 -7610  -262.688 -7378.98
            -211.138 -7153.13  -126.502 -6937.48  -10.67 -6736.85  133.77 -6555.73
            303.591 -6398.16  495 -6267.66  703.721 -6167.15  925.093 -6098.86
            1154.17 -6064.33  1385.83 -6064.33  1614.91 -6098.86  1836.28 -6167.15
            2045 -6267.66  2236.41 -6398.16  2406.23 -6555.73  2550.67 -6736.85
            2666.5 -6937.48  2751.14 -7153.13  2802.69 -7378.98  2820 -7610
            2805.36 -7645.35  2770 -7660  2734.64 -7645.35  2720 -7610  2702.15 -7383.17))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image LED_THT:LED_D3.0mm_Horizontal_O3.81mm_Z2.0mm::2
      (outline (path signal 120  2830 -4870  2830 -3750))
      (outline (path signal 120  2830 -3750  3230 -3750))
      (outline (path signal 120  -290 -3750  -290 -7610))
      (outline (path signal 120  2830 -3750  2830 -7610))
      (outline (path signal 120  0 -3750  0 -1080))
      (outline (path signal 120  3230 -3750  3230 -4870))
      (outline (path signal 120  0 -1080  0 -1080))
      (outline (path signal 120  0 -1080  0 -3750))
      (outline (path signal 120  -290 -3750  2830 -3750))
      (outline (path signal 120  3230 -4870  2830 -4870))
      (outline (path signal 120  2540 -1080  2540 -1080))
      (outline (path signal 120  2540 -3750  2540 -3750))
      (outline (path signal 120  2540 -1080  2540 -3750))
      (outline (path signal 120  2540 -3750  2540 -1080))
      (outline (path signal 120  0 -3750  0 -3750))
      (outline (path signal 0  2696.59 -7146.48  2606.51 -6929.01  2483.53 -6728.32  2330.66 -6549.34
            2151.68 -6396.48  1950.99 -6273.49  1733.53 -6183.41  1504.65 -6128.47
            1270 -6110  1035.35 -6128.47  806.475 -6183.41  589.014 -6273.49
            388.322 -6396.48  209.34 -6549.34  56.475 -6728.32  -66.51 -6929.01
            -156.585 -7146.48  -211.533 -7375.35  -230 -7610  -247.574 -7652.43
            -290 -7670  -332.426 -7652.43  -350 -7610  -331.906 -7368.55
            -278.028 -7132.5  -189.57 -6907.11  -68.507 -6697.42  82.456 -6508.12
            259.947 -6343.43  460 -6207.04  678.148 -6101.98  909.516 -6030.62
            1148.94 -5994.53  1391.06 -5994.53  1630.48 -6030.62  1861.85 -6101.98
            2080 -6207.04  2280.05 -6343.43  2457.54 -6508.12  2608.51 -6697.42
            2729.57 -6907.11  2818.03 -7132.5  2871.91 -7368.55  2890 -7610
            2872.43 -7652.43  2830 -7670  2787.57 -7652.43  2770 -7610  2751.53 -7375.35))
      (outline (path signal 50  -1250 1250  -1250 -9450))
      (outline (path signal 50  -1250 -9450  3750 -9450))
      (outline (path signal 50  3750 1250  -1250 1250))
      (outline (path signal 50  3750 -9450  3750 1250))
      (outline (path signal 100  2770 -3810  2770 -7610))
      (outline (path signal 100  2540 0  2540 -3810))
      (outline (path signal 100  3170 -3810  3170 -4810))
      (outline (path signal 100  -230 -3810  -230 -7610))
      (outline (path signal 100  0 -3810  0 0))
      (outline (path signal 100  2770 -3810  3170 -3810))
      (outline (path signal 100  2770 -4810  2770 -3810))
      (outline (path signal 100  0 0  0 -3810))
      (outline (path signal 100  2540 0  2540 0))
      (outline (path signal 100  2540 -3810  2540 -3810))
      (outline (path signal 100  3170 -4810  2770 -4810))
      (outline (path signal 100  2540 -3810  2540 0))
      (outline (path signal 100  -230 -3810  2770 -3810))
      (outline (path signal 100  0 -3810  0 -3810))
      (outline (path signal 100  0 0  0 0))
      (outline (path signal 0  2649.03 -7161.93  2561.96 -6951.71  2443.07 -6757.71  2295.3 -6584.69
            2122.29 -6436.93  1928.29 -6318.04  1718.08 -6230.97  1496.83 -6177.85
            1270 -6160  1043.17 -6177.85  821.925 -6230.97  611.714 -6318.04
            417.711 -6436.93  244.695 -6584.69  96.925 -6757.71  -21.959 -6951.71
            -109.032 -7161.93  -162.148 -7383.17  -180 -7610  -194.645 -7645.35
            -230 -7660  -265.355 -7645.35  -280 -7610  -262.688 -7378.98
            -211.138 -7153.13  -126.502 -6937.48  -10.67 -6736.85  133.77 -6555.73
            303.591 -6398.16  495 -6267.66  703.721 -6167.15  925.093 -6098.86
            1154.17 -6064.33  1385.83 -6064.33  1614.91 -6098.86  1836.28 -6167.15
            2045 -6267.66  2236.41 -6398.16  2406.23 -6555.73  2550.67 -6736.85
            2666.5 -6937.48  2751.14 -7153.13  2802.69 -7378.98  2820 -7610
            2805.36 -7645.35  2770 -7660  2734.64 -7645.35  2720 -7610  2702.15 -7383.17))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -3810))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x02_P2.54mm_Vertical
      (outline (path signal 120  -1330 -3870  3870 -3870))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  3870 1330  3870 -3870))
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  -1800 -4350  4350 -4350))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  4350 -4350  4350 1800))
      (outline (path signal 100  3810 1270  3810 -3810))
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 -3810  -1270 -3810))
      (outline (path signal 100  -1270 -3810  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
    )
    (image "Connector_IDC:IDC-Header_2x06_P2.54mm_Horizontal"
      (outline (path signal 120  13390 -17910  4270 -17910))
      (outline (path signal 120  4270 -4300  13390 -4300))
      (outline (path signal 120  4270 -17910  4270 5210))
      (outline (path signal 120  13390 5210  13390 -17910))
      (outline (path signal 120  -2350 -500  -1350 0))
      (outline (path signal 120  4270 5210  13390 5210))
      (outline (path signal 120  -2350 500  -2350 -500))
      (outline (path signal 120  4270 -8400  13390 -8400))
      (outline (path signal 120  -1350 0  -2350 500))
      (outline (path signal 50  13780 5600  -1350 5600))
      (outline (path signal 50  -1350 5600  -1350 -18300))
      (outline (path signal 50  13780 -18300  13780 5600))
      (outline (path signal 50  -1350 -18300  13780 -18300))
      (outline (path signal 100  4380 -4300  13280 -4300))
      (outline (path signal 100  5380 5100  13280 5100))
      (outline (path signal 100  4380 -2220  -320 -2220))
      (outline (path signal 100  4380 -8400  13280 -8400))
      (outline (path signal 100  13280 -17800  4380 -17800))
      (outline (path signal 100  -320 -13020  4380 -13020))
      (outline (path signal 100  4380 -4760  -320 -4760))
      (outline (path signal 100  4380 -7300  -320 -7300))
      (outline (path signal 100  -320 -5400  4380 -5400))
      (outline (path signal 100  -320 -7940  4380 -7940))
      (outline (path signal 100  4380 320  -320 320))
      (outline (path signal 100  -320 -320  4380 -320))
      (outline (path signal 100  4380 -12380  -320 -12380))
      (outline (path signal 100  4380 4100  5380 5100))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  4380 -17800  4380 4100))
      (outline (path signal 100  -320 -10480  4380 -10480))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  4380 -9840  -320 -9840))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  -320 -2860  4380 -2860))
      (outline (path signal 100  -320 -12380  -320 -13020))
      (outline (path signal 100  13280 5100  13280 -17800))
      (pin RoundRect[A]Pad_1700x1700_250.951_um_0.000000_0 1 0 0)
      (pin Round[A]Pad_1700_um 2 2540 0)
      (pin Round[A]Pad_1700_um 3 0 -2540)
      (pin Round[A]Pad_1700_um 4 2540 -2540)
      (pin Round[A]Pad_1700_um 5 0 -5080)
      (pin Round[A]Pad_1700_um 6 2540 -5080)
      (pin Round[A]Pad_1700_um 7 0 -7620)
      (pin Round[A]Pad_1700_um 8 2540 -7620)
      (pin Round[A]Pad_1700_um 9 0 -10160)
      (pin Round[A]Pad_1700_um 10 2540 -10160)
      (pin Round[A]Pad_1700_um 11 0 -12700)
      (pin Round[A]Pad_1700_um 12 2540 -12700)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x08_P2.54mm_Vertical
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 -19110  3870 -19110))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  3870 1330  3870 -19110))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -19110))
      (outline (path signal 50  -1800 -19550  4350 -19550))
      (outline (path signal 50  4350 -19550  4350 1800))
      (outline (path signal 50  -1800 1800  -1800 -19550))
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  3810 -19050  -1270 -19050))
      (outline (path signal 100  3810 1270  3810 -19050))
      (outline (path signal 100  -1270 -19050  -1270 0))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical::1
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  1270 1270  1270 -3810))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  7620 0  6960 0))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 1250  660 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm::1"
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 0  3750 330  3767.57 372.426  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4731.94 1513.38  4678.45 1689.72
            4591.58 1852.24  4474.68 1994.68  4332.24 2111.58  4169.72 2198.45
            3993.39 2251.94  3810 2270  3767.57 2287.57  3750 2330  3767.57 2372.43
            3810 2390  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23
            4524.12 2113.35  4655.9 1968.79  4758.87 1802.48  4829.53 1620.08
            4865.48 1427.8  4865.48 1232.2  4829.53 1039.92  4758.87 857.517
            4655.9 691.207  4524.12 546.651  4368.02 428.77  4192.92 341.579
            4004.77 288.049  3810 270  3767.57 287.574))
      (outline (path signal 50  -1100 1550  -1100 -24400))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 50  8700 -24400  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm::2"
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 0  3750 330  3767.57 372.426  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4731.94 1513.38  4678.45 1689.72
            4591.58 1852.24  4474.68 1994.68  4332.24 2111.58  4169.72 2198.45
            3993.39 2251.94  3810 2270  3767.57 2287.57  3750 2330  3767.57 2372.43
            3810 2390  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23
            4524.12 2113.35  4655.9 1968.79  4758.87 1802.48  4829.53 1620.08
            4865.48 1427.8  4865.48 1232.2  4829.53 1039.92  4758.87 857.517
            4655.9 691.207  4524.12 546.651  4368.02 428.77  4192.92 341.579
            4004.77 288.049  3810 270  3767.57 287.574))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -24400  8700 1550))
      (outline (path signal 50  -1100 1550  -1100 -24400))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm"
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 0  3750 330  3767.57 372.426  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4731.94 1513.38  4678.45 1689.72
            4591.58 1852.24  4474.68 1994.68  4332.24 2111.58  4169.72 2198.45
            3993.39 2251.94  3810 2270  3767.57 2287.57  3750 2330  3767.57 2372.43
            3810 2390  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23
            4524.12 2113.35  4655.9 1968.79  4758.87 1802.48  4829.53 1620.08
            4865.48 1427.8  4865.48 1232.2  4829.53 1039.92  4758.87 857.517
            4655.9 691.207  4524.12 546.651  4368.02 428.77  4192.92 341.579
            4004.77 288.049  3810 270  3767.57 287.574))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image "Package_LCC:PLCC-44_THT-Socket"
      (outline (path signal 120  10580 -18200  10580 5500))
      (outline (path signal 120  -2270 5500  -12120 5500))
      (outline (path signal 120  -13120 4500  -13120 -18200))
      (outline (path signal 120  10580 5500  -270 5500))
      (outline (path signal 120  -12120 5500  -13120 4500))
      (outline (path signal 120  -13120 -18200  10580 -18200))
      (outline (path signal 50  10980 5900  -13520 5900))
      (outline (path signal 50  10980 -18600  10980 5900))
      (outline (path signal 50  -13520 -18600  10980 -18600))
      (outline (path signal 50  -13520 5900  -13520 -18600))
      (outline (path signal 100  -13020 -18100  10480 -18100))
      (outline (path signal 100  7940 -15560  7940 2860))
      (outline (path signal 100  7940 2860  -10480 2860))
      (outline (path signal 100  -13020 4400  -13020 -18100))
      (outline (path signal 100  -12020 5400  -13020 4400))
      (outline (path signal 100  -1770 5400  -1270 4400))
      (outline (path signal 100  -10480 -15560  7940 -15560))
      (outline (path signal 100  -10480 2860  -10480 -15560))
      (outline (path signal 100  10480 5400  -12020 5400))
      (outline (path signal 100  10480 -18100  10480 5400))
      (outline (path signal 100  -1270 4400  -770 5400))
      (pin Rect[A]Pad_1422.4x1422.4_um 1 0 0)
      (pin Round[A]Pad_1422.4_um 2 -2540 2540)
      (pin Round[A]Pad_1422.4_um 3 -2540 0)
      (pin Round[A]Pad_1422.4_um 4 -5080 2540)
      (pin Round[A]Pad_1422.4_um 5 -5080 0)
      (pin Round[A]Pad_1422.4_um 6 -7620 2540)
      (pin Round[A]Pad_1422.4_um 7 -10160 0)
      (pin Round[A]Pad_1422.4_um 8 -7620 0)
      (pin Round[A]Pad_1422.4_um 9 -10160 -2540)
      (pin Round[A]Pad_1422.4_um 10 -7620 -2540)
      (pin Round[A]Pad_1422.4_um 11 -10160 -5080)
      (pin Round[A]Pad_1422.4_um 12 -7620 -5080)
      (pin Round[A]Pad_1422.4_um 13 -10160 -7620)
      (pin Round[A]Pad_1422.4_um 14 -7620 -7620)
      (pin Round[A]Pad_1422.4_um 15 -10160 -10160)
      (pin Round[A]Pad_1422.4_um 16 -7620 -10160)
      (pin Round[A]Pad_1422.4_um 17 -10160 -12700)
      (pin Round[A]Pad_1422.4_um 18 -7620 -15240)
      (pin Round[A]Pad_1422.4_um 19 -7620 -12700)
      (pin Round[A]Pad_1422.4_um 20 -5080 -15240)
      (pin Round[A]Pad_1422.4_um 21 -5080 -12700)
      (pin Round[A]Pad_1422.4_um 22 -2540 -15240)
      (pin Round[A]Pad_1422.4_um 23 -2540 -12700)
      (pin Round[A]Pad_1422.4_um 24 0 -15240)
      (pin Round[A]Pad_1422.4_um 25 0 -12700)
      (pin Round[A]Pad_1422.4_um 26 2540 -15240)
      (pin Round[A]Pad_1422.4_um 27 2540 -12700)
      (pin Round[A]Pad_1422.4_um 28 5080 -15240)
      (pin Round[A]Pad_1422.4_um 29 7620 -12700)
      (pin Round[A]Pad_1422.4_um 30 5080 -12700)
      (pin Round[A]Pad_1422.4_um 31 7620 -10160)
      (pin Round[A]Pad_1422.4_um 32 5080 -10160)
      (pin Round[A]Pad_1422.4_um 33 7620 -7620)
      (pin Round[A]Pad_1422.4_um 34 5080 -7620)
      (pin Round[A]Pad_1422.4_um 35 7620 -5080)
      (pin Round[A]Pad_1422.4_um 36 5080 -5080)
      (pin Round[A]Pad_1422.4_um 37 7620 -2540)
      (pin Round[A]Pad_1422.4_um 38 5080 -2540)
      (pin Round[A]Pad_1422.4_um 39 7620 0)
      (pin Round[A]Pad_1422.4_um 40 5080 2540)
      (pin Round[A]Pad_1422.4_um 41 5080 0)
      (pin Round[A]Pad_1422.4_um 42 2540 2540)
      (pin Round[A]Pad_1422.4_um 43 2540 0)
      (pin Round[A]Pad_1422.4_um 44 0 2540)
    )
    (image "Package_LCC:PLCC-44_THT-Socket::1"
      (outline (path signal 120  10580 5500  -270 5500))
      (outline (path signal 120  -13120 -18200  10580 -18200))
      (outline (path signal 120  10580 -18200  10580 5500))
      (outline (path signal 120  -13120 4500  -13120 -18200))
      (outline (path signal 120  -12120 5500  -13120 4500))
      (outline (path signal 120  -2270 5500  -12120 5500))
      (outline (path signal 50  10980 5900  -13520 5900))
      (outline (path signal 50  10980 -18600  10980 5900))
      (outline (path signal 50  -13520 5900  -13520 -18600))
      (outline (path signal 50  -13520 -18600  10980 -18600))
      (outline (path signal 100  10480 5400  -12020 5400))
      (outline (path signal 100  -10480 -15560  7940 -15560))
      (outline (path signal 100  7940 -15560  7940 2860))
      (outline (path signal 100  -13020 4400  -13020 -18100))
      (outline (path signal 100  -13020 -18100  10480 -18100))
      (outline (path signal 100  -12020 5400  -13020 4400))
      (outline (path signal 100  10480 -18100  10480 5400))
      (outline (path signal 100  -1770 5400  -1270 4400))
      (outline (path signal 100  -10480 2860  -10480 -15560))
      (outline (path signal 100  7940 2860  -10480 2860))
      (outline (path signal 100  -1270 4400  -770 5400))
      (pin Rect[A]Pad_1422.4x1422.4_um 1 0 0)
      (pin Round[A]Pad_1422.4_um 2 -2540 2540)
      (pin Round[A]Pad_1422.4_um 3 -2540 0)
      (pin Round[A]Pad_1422.4_um 4 -5080 2540)
      (pin Round[A]Pad_1422.4_um 5 -5080 0)
      (pin Round[A]Pad_1422.4_um 6 -7620 2540)
      (pin Round[A]Pad_1422.4_um 7 -10160 0)
      (pin Round[A]Pad_1422.4_um 8 -7620 0)
      (pin Round[A]Pad_1422.4_um 9 -10160 -2540)
      (pin Round[A]Pad_1422.4_um 10 -7620 -2540)
      (pin Round[A]Pad_1422.4_um 11 -10160 -5080)
      (pin Round[A]Pad_1422.4_um 12 -7620 -5080)
      (pin Round[A]Pad_1422.4_um 13 -10160 -7620)
      (pin Round[A]Pad_1422.4_um 14 -7620 -7620)
      (pin Round[A]Pad_1422.4_um 15 -10160 -10160)
      (pin Round[A]Pad_1422.4_um 16 -7620 -10160)
      (pin Round[A]Pad_1422.4_um 17 -10160 -12700)
      (pin Round[A]Pad_1422.4_um 18 -7620 -15240)
      (pin Round[A]Pad_1422.4_um 19 -7620 -12700)
      (pin Round[A]Pad_1422.4_um 20 -5080 -15240)
      (pin Round[A]Pad_1422.4_um 21 -5080 -12700)
      (pin Round[A]Pad_1422.4_um 22 -2540 -15240)
      (pin Round[A]Pad_1422.4_um 23 -2540 -12700)
      (pin Round[A]Pad_1422.4_um 24 0 -15240)
      (pin Round[A]Pad_1422.4_um 25 0 -12700)
      (pin Round[A]Pad_1422.4_um 26 2540 -15240)
      (pin Round[A]Pad_1422.4_um 27 2540 -12700)
      (pin Round[A]Pad_1422.4_um 28 5080 -15240)
      (pin Round[A]Pad_1422.4_um 29 7620 -12700)
      (pin Round[A]Pad_1422.4_um 30 5080 -12700)
      (pin Round[A]Pad_1422.4_um 31 7620 -10160)
      (pin Round[A]Pad_1422.4_um 32 5080 -10160)
      (pin Round[A]Pad_1422.4_um 33 7620 -7620)
      (pin Round[A]Pad_1422.4_um 34 5080 -7620)
      (pin Round[A]Pad_1422.4_um 35 7620 -5080)
      (pin Round[A]Pad_1422.4_um 36 5080 -5080)
      (pin Round[A]Pad_1422.4_um 37 7620 -2540)
      (pin Round[A]Pad_1422.4_um 38 5080 -2540)
      (pin Round[A]Pad_1422.4_um 39 7620 0)
      (pin Round[A]Pad_1422.4_um 40 5080 2540)
      (pin Round[A]Pad_1422.4_um 41 5080 0)
      (pin Round[A]Pad_1422.4_um 42 2540 2540)
      (pin Round[A]Pad_1422.4_um 43 2540 0)
      (pin Round[A]Pad_1422.4_um 44 0 2540)
    )
    (image "Connector_IDC:IDC-Header_2x13_P2.54mm_Horizontal"
      (outline (path signal 120  13390 -35690  4270 -35690))
      (outline (path signal 120  13390 5210  13390 -35690))
      (outline (path signal 120  4270 5210  13390 5210))
      (outline (path signal 120  4270 -35690  4270 5210))
      (outline (path signal 120  -2350 -500  -1350 0))
      (outline (path signal 120  -1350 0  -2350 500))
      (outline (path signal 120  4270 -13190  13390 -13190))
      (outline (path signal 120  4270 -17290  13390 -17290))
      (outline (path signal 120  -2350 500  -2350 -500))
      (outline (path signal 50  13780 -36080  13780 5600))
      (outline (path signal 50  13780 5600  -1350 5600))
      (outline (path signal 50  -1350 5600  -1350 -36080))
      (outline (path signal 50  -1350 -36080  13780 -36080))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  4380 -12380  -320 -12380))
      (outline (path signal 100  -320 -25720  4380 -25720))
      (outline (path signal 100  -320 -10480  4380 -10480))
      (outline (path signal 100  4380 -4760  -320 -4760))
      (outline (path signal 100  -320 -28260  4380 -28260))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  5380 5100  13280 5100))
      (outline (path signal 100  4380 4100  5380 5100))
      (outline (path signal 100  -320 -20640  4380 -20640))
      (outline (path signal 100  4380 -17290  13280 -17290))
      (outline (path signal 100  -320 -30160  -320 -30800))
      (outline (path signal 100  -320 -320  4380 -320))
      (outline (path signal 100  13280 -35580  4380 -35580))
      (outline (path signal 100  -320 -15560  4380 -15560))
      (outline (path signal 100  4380 -20000  -320 -20000))
      (outline (path signal 100  -320 -25080  -320 -25720))
      (outline (path signal 100  -320 -5400  4380 -5400))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  13280 5100  13280 -35580))
      (outline (path signal 100  -320 -18100  4380 -18100))
      (outline (path signal 100  -320 -14920  -320 -15560))
      (outline (path signal 100  -320 -17460  -320 -18100))
      (outline (path signal 100  -320 -7940  4380 -7940))
      (outline (path signal 100  -320 -30800  4380 -30800))
      (outline (path signal 100  4380 320  -320 320))
      (outline (path signal 100  4380 -27620  -320 -27620))
      (outline (path signal 100  4380 -25080  -320 -25080))
      (outline (path signal 100  -320 -23180  4380 -23180))
      (outline (path signal 100  -320 -12380  -320 -13020))
      (outline (path signal 100  -320 -22540  -320 -23180))
      (outline (path signal 100  4380 -22540  -320 -22540))
      (outline (path signal 100  4380 -14920  -320 -14920))
      (outline (path signal 100  4380 -13190  13280 -13190))
      (outline (path signal 100  -320 -27620  -320 -28260))
      (outline (path signal 100  -320 -2860  4380 -2860))
      (outline (path signal 100  -320 -13020  4380 -13020))
      (outline (path signal 100  4380 -9840  -320 -9840))
      (outline (path signal 100  4380 -35580  4380 4100))
      (outline (path signal 100  4380 -7300  -320 -7300))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  4380 -17460  -320 -17460))
      (outline (path signal 100  4380 -30160  -320 -30160))
      (outline (path signal 100  4380 -2220  -320 -2220))
      (outline (path signal 100  -320 -20000  -320 -20640))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (pin RoundRect[A]Pad_1700x1700_250.951_um_0.000000_0 1 0 0)
      (pin Round[A]Pad_1700_um 2 2540 0)
      (pin Round[A]Pad_1700_um 3 0 -2540)
      (pin Round[A]Pad_1700_um 4 2540 -2540)
      (pin Round[A]Pad_1700_um 5 0 -5080)
      (pin Round[A]Pad_1700_um 6 2540 -5080)
      (pin Round[A]Pad_1700_um 7 0 -7620)
      (pin Round[A]Pad_1700_um 8 2540 -7620)
      (pin Round[A]Pad_1700_um 9 0 -10160)
      (pin Round[A]Pad_1700_um 10 2540 -10160)
      (pin Round[A]Pad_1700_um 11 0 -12700)
      (pin Round[A]Pad_1700_um 12 2540 -12700)
      (pin Round[A]Pad_1700_um 13 0 -15240)
      (pin Round[A]Pad_1700_um 14 2540 -15240)
      (pin Round[A]Pad_1700_um 15 0 -17780)
      (pin Round[A]Pad_1700_um 16 2540 -17780)
      (pin Round[A]Pad_1700_um 17 0 -20320)
      (pin Round[A]Pad_1700_um 18 2540 -20320)
      (pin Round[A]Pad_1700_um 19 0 -22860)
      (pin Round[A]Pad_1700_um 20 2540 -22860)
      (pin Round[A]Pad_1700_um 21 0 -25400)
      (pin Round[A]Pad_1700_um 22 2540 -25400)
      (pin Round[A]Pad_1700_um 23 0 -27940)
      (pin Round[A]Pad_1700_um 24 2540 -27940)
      (pin Round[A]Pad_1700_um 25 0 -30480)
      (pin Round[A]Pad_1700_um 26 2540 -30480)
    )
    (image "Connector_IDC:IDC-Header_2x13_P2.54mm_Horizontal::1"
      (outline (path signal 120  13390 5210  13390 -35690))
      (outline (path signal 120  4270 -17290  13390 -17290))
      (outline (path signal 120  4270 -35690  4270 5210))
      (outline (path signal 120  4270 5210  13390 5210))
      (outline (path signal 120  -1350 0  -2350 500))
      (outline (path signal 120  4270 -13190  13390 -13190))
      (outline (path signal 120  -2350 500  -2350 -500))
      (outline (path signal 120  -2350 -500  -1350 0))
      (outline (path signal 120  13390 -35690  4270 -35690))
      (outline (path signal 50  -1350 5600  -1350 -36080))
      (outline (path signal 50  13780 5600  -1350 5600))
      (outline (path signal 50  13780 -36080  13780 5600))
      (outline (path signal 50  -1350 -36080  13780 -36080))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  4380 -27620  -320 -27620))
      (outline (path signal 100  -320 -320  4380 -320))
      (outline (path signal 100  -320 -20000  -320 -20640))
      (outline (path signal 100  -320 -10480  4380 -10480))
      (outline (path signal 100  -320 -15560  4380 -15560))
      (outline (path signal 100  -320 -17460  -320 -18100))
      (outline (path signal 100  4380 -30160  -320 -30160))
      (outline (path signal 100  13280 5100  13280 -35580))
      (outline (path signal 100  13280 -35580  4380 -35580))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -2860  4380 -2860))
      (outline (path signal 100  -320 -13020  4380 -13020))
      (outline (path signal 100  4380 -4760  -320 -4760))
      (outline (path signal 100  -320 -22540  -320 -23180))
      (outline (path signal 100  5380 5100  13280 5100))
      (outline (path signal 100  4380 -14920  -320 -14920))
      (outline (path signal 100  4380 -20000  -320 -20000))
      (outline (path signal 100  -320 -5400  4380 -5400))
      (outline (path signal 100  -320 -25080  -320 -25720))
      (outline (path signal 100  -320 -14920  -320 -15560))
      (outline (path signal 100  4380 -12380  -320 -12380))
      (outline (path signal 100  -320 -23180  4380 -23180))
      (outline (path signal 100  4380 4100  5380 5100))
      (outline (path signal 100  -320 -18100  4380 -18100))
      (outline (path signal 100  4380 -13190  13280 -13190))
      (outline (path signal 100  -320 -25720  4380 -25720))
      (outline (path signal 100  4380 -35580  4380 4100))
      (outline (path signal 100  -320 -30160  -320 -30800))
      (outline (path signal 100  -320 -27620  -320 -28260))
      (outline (path signal 100  -320 -28260  4380 -28260))
      (outline (path signal 100  4380 -25080  -320 -25080))
      (outline (path signal 100  4380 -17290  13280 -17290))
      (outline (path signal 100  -320 -20640  4380 -20640))
      (outline (path signal 100  4380 -22540  -320 -22540))
      (outline (path signal 100  4380 -7300  -320 -7300))
      (outline (path signal 100  -320 -12380  -320 -13020))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  4380 320  -320 320))
      (outline (path signal 100  -320 -7940  4380 -7940))
      (outline (path signal 100  -320 -30800  4380 -30800))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  4380 -9840  -320 -9840))
      (outline (path signal 100  4380 -17460  -320 -17460))
      (outline (path signal 100  4380 -2220  -320 -2220))
      (outline (path signal 100  -320 320  -320 -320))
      (pin RoundRect[A]Pad_1700x1700_250.951_um_0.000000_0 1 0 0)
      (pin Round[A]Pad_1700_um 2 2540 0)
      (pin Round[A]Pad_1700_um 3 0 -2540)
      (pin Round[A]Pad_1700_um 4 2540 -2540)
      (pin Round[A]Pad_1700_um 5 0 -5080)
      (pin Round[A]Pad_1700_um 6 2540 -5080)
      (pin Round[A]Pad_1700_um 7 0 -7620)
      (pin Round[A]Pad_1700_um 8 2540 -7620)
      (pin Round[A]Pad_1700_um 9 0 -10160)
      (pin Round[A]Pad_1700_um 10 2540 -10160)
      (pin Round[A]Pad_1700_um 11 0 -12700)
      (pin Round[A]Pad_1700_um 12 2540 -12700)
      (pin Round[A]Pad_1700_um 13 0 -15240)
      (pin Round[A]Pad_1700_um 14 2540 -15240)
      (pin Round[A]Pad_1700_um 15 0 -17780)
      (pin Round[A]Pad_1700_um 16 2540 -17780)
      (pin Round[A]Pad_1700_um 17 0 -20320)
      (pin Round[A]Pad_1700_um 18 2540 -20320)
      (pin Round[A]Pad_1700_um 19 0 -22860)
      (pin Round[A]Pad_1700_um 20 2540 -22860)
      (pin Round[A]Pad_1700_um 21 0 -25400)
      (pin Round[A]Pad_1700_um 22 2540 -25400)
      (pin Round[A]Pad_1700_um 23 0 -27940)
      (pin Round[A]Pad_1700_um 24 2540 -27940)
      (pin Round[A]Pad_1700_um 25 0 -30480)
      (pin Round[A]Pad_1700_um 26 2540 -30480)
    )
    (image "Connector_IDC:IDC-Header_2x05_P2.54mm_Horizontal"
      (outline (path signal 120  4270 -3030  13390 -3030))
      (outline (path signal 120  4270 -7130  13390 -7130))
      (outline (path signal 120  4270 -15370  4270 5210))
      (outline (path signal 120  13390 -15370  4270 -15370))
      (outline (path signal 120  -2350 500  -2350 -500))
      (outline (path signal 120  13390 5210  13390 -15370))
      (outline (path signal 120  4270 5210  13390 5210))
      (outline (path signal 120  -1350 0  -2350 500))
      (outline (path signal 120  -2350 -500  -1350 0))
      (outline (path signal 50  13780 -15760  13780 5600))
      (outline (path signal 50  -1350 -15760  13780 -15760))
      (outline (path signal 50  -1350 5600  -1350 -15760))
      (outline (path signal 50  13780 5600  -1350 5600))
      (outline (path signal 100  -320 -320  4380 -320))
      (outline (path signal 100  4380 -3030  13280 -3030))
      (outline (path signal 100  4380 -15260  4380 4100))
      (outline (path signal 100  -320 -5400  4380 -5400))
      (outline (path signal 100  4380 320  -320 320))
      (outline (path signal 100  4380 -7130  13280 -7130))
      (outline (path signal 100  4380 -9840  -320 -9840))
      (outline (path signal 100  -320 -2860  4380 -2860))
      (outline (path signal 100  5380 5100  13280 5100))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  4380 -7300  -320 -7300))
      (outline (path signal 100  13280 -15260  4380 -15260))
      (outline (path signal 100  13280 5100  13280 -15260))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  4380 -2220  -320 -2220))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  -320 -7940  4380 -7940))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  -320 -10480  4380 -10480))
      (outline (path signal 100  4380 4100  5380 5100))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  4380 -4760  -320 -4760))
      (pin RoundRect[A]Pad_1700x1700_250.951_um_0.000000_0 1 0 0)
      (pin Round[A]Pad_1700_um 2 2540 0)
      (pin Round[A]Pad_1700_um 3 0 -2540)
      (pin Round[A]Pad_1700_um 4 2540 -2540)
      (pin Round[A]Pad_1700_um 5 0 -5080)
      (pin Round[A]Pad_1700_um 6 2540 -5080)
      (pin Round[A]Pad_1700_um 7 0 -7620)
      (pin Round[A]Pad_1700_um 8 2540 -7620)
      (pin Round[A]Pad_1700_um 9 0 -10160)
      (pin Round[A]Pad_1700_um 10 2540 -10160)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x13_P2.54mm_Vertical
      (outline (path signal 120  -1330 -31810  3870 -31810))
      (outline (path signal 120  -1330 -1270  -1330 -31810))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  3870 1330  3870 -31810))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 50  4350 -32250  4350 1800))
      (outline (path signal 50  -1800 1800  -1800 -32250))
      (outline (path signal 50  -1800 -32250  4350 -32250))
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 100  3810 -31750  -1270 -31750))
      (outline (path signal 100  3810 1270  3810 -31750))
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  -1270 -31750  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x05_P2.54mm_Vertical
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 -1270  -1330 -11490))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -11490  3870 -11490))
      (outline (path signal 120  3870 1330  3870 -11490))
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -11950  4350 1800))
      (outline (path signal 50  -1800 -11950  4350 -11950))
      (outline (path signal 50  -1800 1800  -1800 -11950))
      (outline (path signal 100  3810 1270  3810 -11430))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  3810 -11430  -1270 -11430))
      (outline (path signal 100  -1270 -11430  -1270 0))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
    )
    (image "Connector_IDC:IDC-Header_2x05_P2.54mm_Horizontal::1"
      (outline (path signal 120  13390 5210  13390 -15370))
      (outline (path signal 120  13390 -15370  4270 -15370))
      (outline (path signal 120  4270 -7130  13390 -7130))
      (outline (path signal 120  4270 -3030  13390 -3030))
      (outline (path signal 120  4270 -15370  4270 5210))
      (outline (path signal 120  4270 5210  13390 5210))
      (outline (path signal 120  -2350 500  -2350 -500))
      (outline (path signal 120  -1350 0  -2350 500))
      (outline (path signal 120  -2350 -500  -1350 0))
      (outline (path signal 50  -1350 5600  -1350 -15760))
      (outline (path signal 50  -1350 -15760  13780 -15760))
      (outline (path signal 50  13780 -15760  13780 5600))
      (outline (path signal 50  13780 5600  -1350 5600))
      (outline (path signal 100  -320 -10480  4380 -10480))
      (outline (path signal 100  4380 -4760  -320 -4760))
      (outline (path signal 100  13280 5100  13280 -15260))
      (outline (path signal 100  -320 -2860  4380 -2860))
      (outline (path signal 100  -320 -7940  4380 -7940))
      (outline (path signal 100  4380 -2220  -320 -2220))
      (outline (path signal 100  -320 -5400  4380 -5400))
      (outline (path signal 100  5380 5100  13280 5100))
      (outline (path signal 100  4380 -7300  -320 -7300))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  -320 -320  4380 -320))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  4380 -7130  13280 -7130))
      (outline (path signal 100  4380 -15260  4380 4100))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  13280 -15260  4380 -15260))
      (outline (path signal 100  4380 -3030  13280 -3030))
      (outline (path signal 100  4380 4100  5380 5100))
      (outline (path signal 100  4380 -9840  -320 -9840))
      (outline (path signal 100  4380 320  -320 320))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (pin RoundRect[A]Pad_1700x1700_250.951_um_0.000000_0 1 0 0)
      (pin Round[A]Pad_1700_um 2 2540 0)
      (pin Round[A]Pad_1700_um 3 0 -2540)
      (pin Round[A]Pad_1700_um 4 2540 -2540)
      (pin Round[A]Pad_1700_um 5 0 -5080)
      (pin Round[A]Pad_1700_um 6 2540 -5080)
      (pin Round[A]Pad_1700_um 7 0 -7620)
      (pin Round[A]Pad_1700_um 8 2540 -7620)
      (pin Round[A]Pad_1700_um 9 0 -10160)
      (pin Round[A]Pad_1700_um 10 2540 -10160)
    )
    (image "Package_LCC:PLCC-44_THT-Socket::2"
      (outline (path signal 120  -2270 5500  -12120 5500))
      (outline (path signal 120  -13120 -18200  10580 -18200))
      (outline (path signal 120  -12120 5500  -13120 4500))
      (outline (path signal 120  -13120 4500  -13120 -18200))
      (outline (path signal 120  10580 5500  -270 5500))
      (outline (path signal 120  10580 -18200  10580 5500))
      (outline (path signal 50  -13520 5900  -13520 -18600))
      (outline (path signal 50  -13520 -18600  10980 -18600))
      (outline (path signal 50  10980 -18600  10980 5900))
      (outline (path signal 50  10980 5900  -13520 5900))
      (outline (path signal 100  -1770 5400  -1270 4400))
      (outline (path signal 100  -1270 4400  -770 5400))
      (outline (path signal 100  -12020 5400  -13020 4400))
      (outline (path signal 100  10480 -18100  10480 5400))
      (outline (path signal 100  -13020 4400  -13020 -18100))
      (outline (path signal 100  -10480 2860  -10480 -15560))
      (outline (path signal 100  7940 -15560  7940 2860))
      (outline (path signal 100  7940 2860  -10480 2860))
      (outline (path signal 100  -13020 -18100  10480 -18100))
      (outline (path signal 100  10480 5400  -12020 5400))
      (outline (path signal 100  -10480 -15560  7940 -15560))
      (pin Rect[A]Pad_1422.4x1422.4_um 1 0 0)
      (pin Round[A]Pad_1422.4_um 2 -2540 2540)
      (pin Round[A]Pad_1422.4_um 3 -2540 0)
      (pin Round[A]Pad_1422.4_um 4 -5080 2540)
      (pin Round[A]Pad_1422.4_um 5 -5080 0)
      (pin Round[A]Pad_1422.4_um 6 -7620 2540)
      (pin Round[A]Pad_1422.4_um 7 -10160 0)
      (pin Round[A]Pad_1422.4_um 8 -7620 0)
      (pin Round[A]Pad_1422.4_um 9 -10160 -2540)
      (pin Round[A]Pad_1422.4_um 10 -7620 -2540)
      (pin Round[A]Pad_1422.4_um 11 -10160 -5080)
      (pin Round[A]Pad_1422.4_um 12 -7620 -5080)
      (pin Round[A]Pad_1422.4_um 13 -10160 -7620)
      (pin Round[A]Pad_1422.4_um 14 -7620 -7620)
      (pin Round[A]Pad_1422.4_um 15 -10160 -10160)
      (pin Round[A]Pad_1422.4_um 16 -7620 -10160)
      (pin Round[A]Pad_1422.4_um 17 -10160 -12700)
      (pin Round[A]Pad_1422.4_um 18 -7620 -15240)
      (pin Round[A]Pad_1422.4_um 19 -7620 -12700)
      (pin Round[A]Pad_1422.4_um 20 -5080 -15240)
      (pin Round[A]Pad_1422.4_um 21 -5080 -12700)
      (pin Round[A]Pad_1422.4_um 22 -2540 -15240)
      (pin Round[A]Pad_1422.4_um 23 -2540 -12700)
      (pin Round[A]Pad_1422.4_um 24 0 -15240)
      (pin Round[A]Pad_1422.4_um 25 0 -12700)
      (pin Round[A]Pad_1422.4_um 26 2540 -15240)
      (pin Round[A]Pad_1422.4_um 27 2540 -12700)
      (pin Round[A]Pad_1422.4_um 28 5080 -15240)
      (pin Round[A]Pad_1422.4_um 29 7620 -12700)
      (pin Round[A]Pad_1422.4_um 30 5080 -12700)
      (pin Round[A]Pad_1422.4_um 31 7620 -10160)
      (pin Round[A]Pad_1422.4_um 32 5080 -10160)
      (pin Round[A]Pad_1422.4_um 33 7620 -7620)
      (pin Round[A]Pad_1422.4_um 34 5080 -7620)
      (pin Round[A]Pad_1422.4_um 35 7620 -5080)
      (pin Round[A]Pad_1422.4_um 36 5080 -5080)
      (pin Round[A]Pad_1422.4_um 37 7620 -2540)
      (pin Round[A]Pad_1422.4_um 38 5080 -2540)
      (pin Round[A]Pad_1422.4_um 39 7620 0)
      (pin Round[A]Pad_1422.4_um 40 5080 2540)
      (pin Round[A]Pad_1422.4_um 41 5080 0)
      (pin Round[A]Pad_1422.4_um 42 2540 2540)
      (pin Round[A]Pad_1422.4_um 43 2540 0)
      (pin Round[A]Pad_1422.4_um 44 0 2540)
    )
    (image "Package_DIP:DIP-20_W7.62mm::3"
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 0  3750 330  3767.57 372.426  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4731.94 1513.38  4678.45 1689.72
            4591.58 1852.24  4474.68 1994.68  4332.24 2111.58  4169.72 2198.45
            3993.39 2251.94  3810 2270  3767.57 2287.57  3750 2330  3767.57 2372.43
            3810 2390  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23
            4524.12 2113.35  4655.9 1968.79  4758.87 1802.48  4829.53 1620.08
            4865.48 1427.8  4865.48 1232.2  4829.53 1039.92  4758.87 857.517
            4655.9 691.207  4524.12 546.651  4368.02 428.77  4192.92 341.579
            4004.77 288.049  3810 270  3767.57 287.574))
      (outline (path signal 50  8700 -24400  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  -1100 1550  -1100 -24400))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::8
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  0 1250  0 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::9
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::10
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  5000 1250  0 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::11
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::12
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::13
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  5000 1250  0 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::14
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::15
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  5000 1250  0 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::16
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  5000 1250  0 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::17
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::18
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm"
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 0  3750 330  3767.57 372.426  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4731.94 1513.38  4678.45 1689.72
            4591.58 1852.24  4474.68 1994.68  4332.24 2111.58  4169.72 2198.45
            3993.39 2251.94  3810 2270  3767.57 2287.57  3750 2330  3767.57 2372.43
            3810 2390  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23
            4524.12 2113.35  4655.9 1968.79  4758.87 1802.48  4829.53 1620.08
            4865.48 1427.8  4865.48 1232.2  4829.53 1039.92  4758.87 857.517
            4655.9 691.207  4524.12 546.651  4368.02 428.77  4192.92 341.579
            4004.77 288.049  3810 270  3767.57 287.574))
      (outline (path signal 50  -1100 1550  -1100 -19300))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  -1100 -19300  8700 -19300))
      (outline (path signal 50  8700 -19300  8700 1550))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm::1"
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 0  3750 330  3767.57 372.426  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4731.94 1513.38  4678.45 1689.72
            4591.58 1852.24  4474.68 1994.68  4332.24 2111.58  4169.72 2198.45
            3993.39 2251.94  3810 2270  3767.57 2287.57  3750 2330  3767.57 2372.43
            3810 2390  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23
            4524.12 2113.35  4655.9 1968.79  4758.87 1802.48  4829.53 1620.08
            4865.48 1427.8  4865.48 1232.2  4829.53 1039.92  4758.87 857.517
            4655.9 691.207  4524.12 546.651  4368.02 428.77  4192.92 341.579
            4004.77 288.049  3810 270  3767.57 287.574))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  -1100 1550  -1100 -19300))
      (outline (path signal 50  -1100 -19300  8700 -19300))
      (outline (path signal 50  8700 -19300  8700 1550))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image Capacitor_THT:CP_Radial_D5.0mm_P2.50mm::2
      (outline (path signal 120  3291 1605  3291 1040))
      (outline (path signal 120  2731 -1040  2731 -2122))
      (outline (path signal 120  3451 -1040  3451 -1383))
      (outline (path signal 120  1890 2501  1890 1040))
      (outline (path signal 120  3091 1826  3091 1040))
      (outline (path signal 120  2651 -1040  2651 -2175))
      (outline (path signal 120  2411 2310  2411 1040))
      (outline (path signal 120  2211 -1040  2211 -2398))
      (outline (path signal 120  2531 2247  2531 1040))
      (outline (path signal 120  3491 1319  3491 1040))
      (outline (path signal 120  1610 -1040  1610 -2556))
      (outline (path signal 120  -1554.78 1475  -1054.78 1475))
      (outline (path signal 120  2171 -1040  2171 -2414))
      (outline (path signal 120  2011 -1040  2011 -2468))
      (outline (path signal 120  1890 -1040  1890 -2501))
      (outline (path signal 120  2411 -1040  2411 -2310))
      (outline (path signal 120  2131 2428  2131 1040))
      (outline (path signal 120  3011 1901  3011 1040))
      (outline (path signal 120  2051 2455  2051 1040))
      (outline (path signal 120  2931 -1040  2931 -1971))
      (outline (path signal 120  3011 -1040  3011 -1901))
      (outline (path signal 120  2251 2382  2251 1040))
      (outline (path signal 120  2171 2414  2171 1040))
      (outline (path signal 120  1370 2578  1370 -2578))
      (outline (path signal 120  1971 -1040  1971 -2480))
      (outline (path signal 120  3171 1743  3171 1040))
      (outline (path signal 120  1570 2561  1570 1040))
      (outline (path signal 120  1530 -1040  1530 -2565))
      (outline (path signal 120  2531 -1040  2531 -2247))
      (outline (path signal 120  1850 -1040  1850 -2511))
      (outline (path signal 120  2611 2200  2611 1040))
      (outline (path signal 120  1410 2576  1410 -2576))
      (outline (path signal 120  2851 2035  2851 1040))
      (outline (path signal 120  3371 -1040  3371 -1500))
      (outline (path signal 120  3211 -1040  3211 -1699))
      (outline (path signal 120  1770 2528  1770 1040))
      (outline (path signal 120  3051 -1040  3051 -1864))
      (outline (path signal 120  3411 1443  3411 1040))
      (outline (path signal 120  3251 -1040  3251 -1653))
      (outline (path signal 120  3131 1785  3131 1040))
      (outline (path signal 120  2811 2065  2811 1040))
      (outline (path signal 120  1250 2580  1250 -2580))
      (outline (path signal 120  1490 -1040  1490 -2569))
      (outline (path signal 120  3611 1098  3611 -1098))
      (outline (path signal 120  2851 -1040  2851 -2035))
      (outline (path signal 120  3531 -1040  3531 -1251))
      (outline (path signal 120  3531 1251  3531 1040))
      (outline (path signal 120  1850 2511  1850 1040))
      (outline (path signal 120  2571 -1040  2571 -2224))
      (outline (path signal 120  3371 1500  3371 1040))
      (outline (path signal 120  1690 2543  1690 1040))
      (outline (path signal 120  1730 2536  1730 1040))
      (outline (path signal 120  2491 -1040  2491 -2268))
      (outline (path signal 120  3171 -1040  3171 -1743))
      (outline (path signal 120  2331 2348  2331 1040))
      (outline (path signal 120  3211 1699  3211 1040))
      (outline (path signal 120  1971 2480  1971 1040))
      (outline (path signal 120  2211 2398  2211 1040))
      (outline (path signal 120  2691 2149  2691 1040))
      (outline (path signal 120  3771 677  3771 -677))
      (outline (path signal 120  2691 -1040  2691 -2149))
      (outline (path signal 120  2251 -1040  2251 -2382))
      (outline (path signal 120  2371 -1040  2371 -2329))
      (outline (path signal 120  3811 518  3811 -518))
      (outline (path signal 120  3331 1554  3331 1040))
      (outline (path signal 120  3731 805  3731 -805))
      (outline (path signal 120  2331 -1040  2331 -2348))
      (outline (path signal 120  2971 1937  2971 1040))
      (outline (path signal 120  2291 -1040  2291 -2365))
      (outline (path signal 120  -1304.78 1725  -1304.78 1225))
      (outline (path signal 120  2291 2365  2291 1040))
      (outline (path signal 120  2771 2095  2771 1040))
      (outline (path signal 120  3251 1653  3251 1040))
      (outline (path signal 120  3051 1864  3051 1040))
      (outline (path signal 120  1490 2569  1490 1040))
      (outline (path signal 120  2371 2329  2371 1040))
      (outline (path signal 120  1930 -1040  1930 -2491))
      (outline (path signal 120  2091 -1040  2091 -2442))
      (outline (path signal 120  1450 2573  1450 -2573))
      (outline (path signal 120  1330 2579  1330 -2579))
      (outline (path signal 120  2051 -1040  2051 -2455))
      (outline (path signal 120  3851 284  3851 -284))
      (outline (path signal 120  3451 1383  3451 1040))
      (outline (path signal 120  2731 2122  2731 1040))
      (outline (path signal 120  2651 2175  2651 1040))
      (outline (path signal 120  2891 2004  2891 1040))
      (outline (path signal 120  2451 -1040  2451 -2290))
      (outline (path signal 120  2971 -1040  2971 -1937))
      (outline (path signal 120  1730 -1040  1730 -2536))
      (outline (path signal 120  1610 2556  1610 1040))
      (outline (path signal 120  3691 915  3691 -915))
      (outline (path signal 120  1810 2520  1810 1040))
      (outline (path signal 120  3091 -1040  3091 -1826))
      (outline (path signal 120  2491 2268  2491 1040))
      (outline (path signal 120  1650 2550  1650 1040))
      (outline (path signal 120  1530 2565  1530 1040))
      (outline (path signal 120  3331 -1040  3331 -1554))
      (outline (path signal 120  2011 2468  2011 1040))
      (outline (path signal 120  2091 2442  2091 1040))
      (outline (path signal 120  2811 -1040  2811 -2065))
      (outline (path signal 120  3491 -1040  3491 -1319))
      (outline (path signal 120  2131 -1040  2131 -2428))
      (outline (path signal 120  3651 1011  3651 -1011))
      (outline (path signal 120  3291 -1040  3291 -1605))
      (outline (path signal 120  3131 -1040  3131 -1785))
      (outline (path signal 120  1570 -1040  1570 -2561))
      (outline (path signal 120  3411 -1040  3411 -1443))
      (outline (path signal 120  1810 -1040  1810 -2520))
      (outline (path signal 120  2771 -1040  2771 -2095))
      (outline (path signal 120  2451 2290  2451 1040))
      (outline (path signal 120  1290 2580  1290 -2580))
      (outline (path signal 120  1690 -1040  1690 -2543))
      (outline (path signal 120  1770 -1040  1770 -2528))
      (outline (path signal 120  2571 2224  2571 1040))
      (outline (path signal 120  3571 1178  3571 -1178))
      (outline (path signal 120  2931 1971  2931 1040))
      (outline (path signal 120  1650 -1040  1650 -2550))
      (outline (path signal 120  1930 2491  1930 1040))
      (outline (path signal 120  2891 -1040  2891 -2004))
      (outline (path signal 120  2611 -1040  2611 -2200))
      (outline (path signal 120  3870 0  3850.9 -315.806  3793.87 -627.007  3699.74 -929.065
            3569.89 -1217.58  3406.22 -1488.33  3211.1 -1737.38  2987.38 -1961.1
            2738.33 -2156.22  2467.57 -2319.89  2179.07 -2449.74  1877.01 -2543.87
            1565.81 -2600.9  1250 -2620  934.194 -2600.9  622.993 -2543.87
            320.935 -2449.74  32.425 -2319.89  -238.33 -2156.22  -487.381 -1961.1
            -711.098 -1737.38  -906.218 -1488.33  -1069.89 -1217.58  -1199.74 -929.065
            -1293.87 -627.007  -1350.9 -315.806  -1370 0  -1350.9 315.806
            -1293.87 627.007  -1199.74 929.065  -1069.89 1217.58  -906.218 1488.33
            -711.098 1737.38  -487.381 1961.1  -238.33 2156.22  32.425 2319.89
            320.935 2449.74  622.993 2543.87  934.194 2600.9  1250 2620
            1565.81 2600.9  1877.01 2543.87  2179.07 2449.74  2467.57 2319.89
            2738.33 2156.22  2987.38 1961.1  3211.1 1737.38  3406.22 1488.33
            3569.89 1217.58  3699.74 929.065  3793.87 627.007  3850.9 315.806
            3870 0))
      (outline (path signal 50  4000 0  3980.7 -325.251  3923.06 -645.937  3827.9 -957.554
            3696.56 -1255.73  3530.87 -1536.28  3333.16 -1795.26  3106.2 -2029.04
            2853.19 -2234.34  2577.68 -2408.27  2283.53 -2548.4  1974.87 -2652.75
            1656.03 -2719.86  1331.49 -2748.79  1005.81 -2739.14  683.559 -2691.03
            369.258 -2605.15  67.321 -2482.69  -218.014 -2325.39  -482.742 -2135.44
            -723.145 -1915.52  -935.85 -1668.7  -1117.87 -1398.46  -1266.65 -1108.59
            -1380.1 -803.156  -1456.63 -486.448  -1495.17 -162.912  -1495.17 162.912
            -1456.63 486.448  -1380.1 803.156  -1266.65 1108.59  -1117.87 1398.46
            -935.85 1668.7  -723.145 1915.52  -482.742 2135.44  -218.014 2325.39
            67.321 2482.69  369.258 2605.15  683.559 2691.03  1005.81 2739.14
            1331.49 2748.79  1656.03 2719.86  1974.87 2652.75  2283.53 2548.4
            2577.68 2408.27  2853.19 2234.34  3106.2 2029.04  3333.16 1795.26
            3530.87 1536.28  3696.56 1255.73  3827.9 957.554  3923.06 645.937
            3980.7 325.251  4000 0))
      (outline (path signal 100  -883.605 1087.5  -383.605 1087.5))
      (outline (path signal 100  -633.605 1337.5  -633.605 837.5))
      (outline (path signal 100  3750 0  3731.05 -307.221  3674.49 -609.784  3581.18 -903.104
            3452.53 -1182.73  3290.49 -1444.43  3097.52 -1684.24  2876.55 -1898.51
            2630.91 -2084.01  2364.35 -2237.91  2080.89 -2357.89  1784.83 -2442.12
            1480.67 -2489.34  1173.01 -2498.81  866.521 -2470.41  565.843 -2404.56
            275.535 -2302.26  0 -2165.06  -256.587 -1995.04  -490.335 -1794.78
            -697.701 -1567.31  -875.543 -1316.08  -1021.16 -1044.9  -1132.36 -757.882
            -1207.43 -459.374  -1245.26 -153.902  -1245.26 153.902  -1207.43 459.374
            -1132.36 757.882  -1021.16 1044.9  -875.543 1316.08  -697.701 1567.31
            -490.335 1794.78  -256.587 1995.04  0 2165.06  275.535 2302.26
            565.843 2404.56  866.521 2470.41  1173.01 2498.81  1480.67 2489.34
            1784.83 2442.12  2080.89 2357.89  2364.35 2237.91  2630.91 2084.01
            2876.55 1898.51  3097.52 1684.24  3290.49 1444.43  3452.53 1182.73
            3581.18 903.104  3674.49 609.784  3731.05 307.221  3750 0))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image "Package_LCC:PLCC-44_THT-Socket::3"
      (outline (path signal 120  -13120 -18200  10580 -18200))
      (outline (path signal 120  10580 5500  -270 5500))
      (outline (path signal 120  -2270 5500  -12120 5500))
      (outline (path signal 120  -12120 5500  -13120 4500))
      (outline (path signal 120  -13120 4500  -13120 -18200))
      (outline (path signal 120  10580 -18200  10580 5500))
      (outline (path signal 50  10980 5900  -13520 5900))
      (outline (path signal 50  -13520 5900  -13520 -18600))
      (outline (path signal 50  -13520 -18600  10980 -18600))
      (outline (path signal 50  10980 -18600  10980 5900))
      (outline (path signal 100  -1270 4400  -770 5400))
      (outline (path signal 100  -10480 -15560  7940 -15560))
      (outline (path signal 100  7940 -15560  7940 2860))
      (outline (path signal 100  -13020 4400  -13020 -18100))
      (outline (path signal 100  -10480 2860  -10480 -15560))
      (outline (path signal 100  -12020 5400  -13020 4400))
      (outline (path signal 100  10480 5400  -12020 5400))
      (outline (path signal 100  -1770 5400  -1270 4400))
      (outline (path signal 100  -13020 -18100  10480 -18100))
      (outline (path signal 100  7940 2860  -10480 2860))
      (outline (path signal 100  10480 -18100  10480 5400))
      (pin Rect[A]Pad_1422.4x1422.4_um 1 0 0)
      (pin Round[A]Pad_1422.4_um 2 -2540 2540)
      (pin Round[A]Pad_1422.4_um 3 -2540 0)
      (pin Round[A]Pad_1422.4_um 4 -5080 2540)
      (pin Round[A]Pad_1422.4_um 5 -5080 0)
      (pin Round[A]Pad_1422.4_um 6 -7620 2540)
      (pin Round[A]Pad_1422.4_um 7 -10160 0)
      (pin Round[A]Pad_1422.4_um 8 -7620 0)
      (pin Round[A]Pad_1422.4_um 9 -10160 -2540)
      (pin Round[A]Pad_1422.4_um 10 -7620 -2540)
      (pin Round[A]Pad_1422.4_um 11 -10160 -5080)
      (pin Round[A]Pad_1422.4_um 12 -7620 -5080)
      (pin Round[A]Pad_1422.4_um 13 -10160 -7620)
      (pin Round[A]Pad_1422.4_um 14 -7620 -7620)
      (pin Round[A]Pad_1422.4_um 15 -10160 -10160)
      (pin Round[A]Pad_1422.4_um 16 -7620 -10160)
      (pin Round[A]Pad_1422.4_um 17 -10160 -12700)
      (pin Round[A]Pad_1422.4_um 18 -7620 -15240)
      (pin Round[A]Pad_1422.4_um 19 -7620 -12700)
      (pin Round[A]Pad_1422.4_um 20 -5080 -15240)
      (pin Round[A]Pad_1422.4_um 21 -5080 -12700)
      (pin Round[A]Pad_1422.4_um 22 -2540 -15240)
      (pin Round[A]Pad_1422.4_um 23 -2540 -12700)
      (pin Round[A]Pad_1422.4_um 24 0 -15240)
      (pin Round[A]Pad_1422.4_um 25 0 -12700)
      (pin Round[A]Pad_1422.4_um 26 2540 -15240)
      (pin Round[A]Pad_1422.4_um 27 2540 -12700)
      (pin Round[A]Pad_1422.4_um 28 5080 -15240)
      (pin Round[A]Pad_1422.4_um 29 7620 -12700)
      (pin Round[A]Pad_1422.4_um 30 5080 -12700)
      (pin Round[A]Pad_1422.4_um 31 7620 -10160)
      (pin Round[A]Pad_1422.4_um 32 5080 -10160)
      (pin Round[A]Pad_1422.4_um 33 7620 -7620)
      (pin Round[A]Pad_1422.4_um 34 5080 -7620)
      (pin Round[A]Pad_1422.4_um 35 7620 -5080)
      (pin Round[A]Pad_1422.4_um 36 5080 -5080)
      (pin Round[A]Pad_1422.4_um 37 7620 -2540)
      (pin Round[A]Pad_1422.4_um 38 5080 -2540)
      (pin Round[A]Pad_1422.4_um 39 7620 0)
      (pin Round[A]Pad_1422.4_um 40 5080 2540)
      (pin Round[A]Pad_1422.4_um 41 5080 0)
      (pin Round[A]Pad_1422.4_um 42 2540 2540)
      (pin Round[A]Pad_1422.4_um 43 2540 0)
      (pin Round[A]Pad_1422.4_um 44 0 2540)
    )
    (image "Package_DIP:DIP-14_W7.62mm::1"
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 0  3750 330  3767.57 372.426  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4731.94 1513.38  4678.45 1689.72
            4591.58 1852.24  4474.68 1994.68  4332.24 2111.58  4169.72 2198.45
            3993.39 2251.94  3810 2270  3767.57 2287.57  3750 2330  3767.57 2372.43
            3810 2390  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23
            4524.12 2113.35  4655.9 1968.79  4758.87 1802.48  4829.53 1620.08
            4865.48 1427.8  4865.48 1232.2  4829.53 1039.92  4758.87 857.517
            4655.9 691.207  4524.12 546.651  4368.02 428.77  4192.92 341.579
            4004.77 288.049  3810 270  3767.57 287.574))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  635 -16510  635 270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::19
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::20
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm::2"
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 0  3750 330  3767.57 372.426  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4731.94 1513.38  4678.45 1689.72
            4591.58 1852.24  4474.68 1994.68  4332.24 2111.58  4169.72 2198.45
            3993.39 2251.94  3810 2270  3767.57 2287.57  3750 2330  3767.57 2372.43
            3810 2390  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23
            4524.12 2113.35  4655.9 1968.79  4758.87 1802.48  4829.53 1620.08
            4865.48 1427.8  4865.48 1232.2  4829.53 1039.92  4758.87 857.517
            4655.9 691.207  4524.12 546.651  4368.02 428.77  4192.92 341.579
            4004.77 288.049  3810 270  3767.57 287.574))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::21
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image "Package_DIP:DIP-24_W7.62mm"
      (outline (path signal 120  6460 -29270  6460 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -29270))
      (outline (path signal 120  1160 -29270  6460 -29270))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 0  3750 330  3767.57 372.426  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4731.94 1513.38  4678.45 1689.72
            4591.58 1852.24  4474.68 1994.68  4332.24 2111.58  4169.72 2198.45
            3993.39 2251.94  3810 2270  3767.57 2287.57  3750 2330  3767.57 2372.43
            3810 2390  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23
            4524.12 2113.35  4655.9 1968.79  4758.87 1802.48  4829.53 1620.08
            4865.48 1427.8  4865.48 1232.2  4829.53 1039.92  4758.87 857.517
            4655.9 691.207  4524.12 546.651  4368.02 428.77  4192.92 341.579
            4004.77 288.049  3810 270  3767.57 287.574))
      (outline (path signal 50  -1100 -29500  8700 -29500))
      (outline (path signal 50  -1100 1550  -1100 -29500))
      (outline (path signal 50  8700 -29500  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 100  635 -29210  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 -29210  635 -29210))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  6985 1270  6985 -29210))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -27940)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -25400)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 20 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 21 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 22 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 23 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 24 7620 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical::2
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical::3
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x02_P2.54mm_Vertical::1
      (outline (path signal 120  -1330 -3870  3870 -3870))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  3870 1330  3870 -3870))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 -4350  4350 -4350))
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -4350  4350 1800))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 100  3810 -3810  -1270 -3810))
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  3810 1270  3810 -3810))
      (outline (path signal 100  -1270 -3810  -1270 0))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x02_P2.54mm_Vertical::2
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  3870 1330  3870 -3870))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -3870  3870 -3870))
      (outline (path signal 50  4350 -4350  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  4350 -4350))
      (outline (path signal 100  -1270 -3810  -1270 0))
      (outline (path signal 100  3810 1270  3810 -3810))
      (outline (path signal 100  3810 -3810  -1270 -3810))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x06_P2.54mm_Vertical
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  -1330 -14030  3870 -14030))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  3870 1330  3870 -14030))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -14500  4350 1800))
      (outline (path signal 50  -1800 -14500  4350 -14500))
      (outline (path signal 50  -1800 1800  -1800 -14500))
      (outline (path signal 100  3810 1270  3810 -13970))
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  -1270 -13970  -1270 0))
      (outline (path signal 100  3810 -13970  -1270 -13970))
      (outline (path signal 100  -1270 0  0 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical::4
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  -1270 635  -635 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical::5
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image "Package_DIP:DIP-20_W7.62mm::4"
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 0  3750 330  3767.57 372.426  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4731.94 1513.38  4678.45 1689.72
            4591.58 1852.24  4474.68 1994.68  4332.24 2111.58  4169.72 2198.45
            3993.39 2251.94  3810 2270  3767.57 2287.57  3750 2330  3767.57 2372.43
            3810 2390  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23
            4524.12 2113.35  4655.9 1968.79  4758.87 1802.48  4829.53 1620.08
            4865.48 1427.8  4865.48 1232.2  4829.53 1039.92  4758.87 857.517
            4655.9 691.207  4524.12 546.651  4368.02 428.77  4192.92 341.579
            4004.77 288.049  3810 270  3767.57 287.574))
      (outline (path signal 50  -1100 1550  -1100 -24400))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 50  8700 -24400  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image "Package_LCC:PLCC-44_THT-Socket::4"
      (outline (path signal 120  -2270 5500  -12120 5500))
      (outline (path signal 120  -13120 4500  -13120 -18200))
      (outline (path signal 120  10580 -18200  10580 5500))
      (outline (path signal 120  -13120 -18200  10580 -18200))
      (outline (path signal 120  10580 5500  -270 5500))
      (outline (path signal 120  -12120 5500  -13120 4500))
      (outline (path signal 50  10980 -18600  10980 5900))
      (outline (path signal 50  -13520 5900  -13520 -18600))
      (outline (path signal 50  10980 5900  -13520 5900))
      (outline (path signal 50  -13520 -18600  10980 -18600))
      (outline (path signal 100  -10480 -15560  7940 -15560))
      (outline (path signal 100  -12020 5400  -13020 4400))
      (outline (path signal 100  -13020 4400  -13020 -18100))
      (outline (path signal 100  10480 -18100  10480 5400))
      (outline (path signal 100  -10480 2860  -10480 -15560))
      (outline (path signal 100  -1270 4400  -770 5400))
      (outline (path signal 100  -1770 5400  -1270 4400))
      (outline (path signal 100  7940 -15560  7940 2860))
      (outline (path signal 100  7940 2860  -10480 2860))
      (outline (path signal 100  -13020 -18100  10480 -18100))
      (outline (path signal 100  10480 5400  -12020 5400))
      (pin Rect[A]Pad_1422.4x1422.4_um 1 0 0)
      (pin Round[A]Pad_1422.4_um 2 -2540 2540)
      (pin Round[A]Pad_1422.4_um 3 -2540 0)
      (pin Round[A]Pad_1422.4_um 4 -5080 2540)
      (pin Round[A]Pad_1422.4_um 5 -5080 0)
      (pin Round[A]Pad_1422.4_um 6 -7620 2540)
      (pin Round[A]Pad_1422.4_um 7 -10160 0)
      (pin Round[A]Pad_1422.4_um 8 -7620 0)
      (pin Round[A]Pad_1422.4_um 9 -10160 -2540)
      (pin Round[A]Pad_1422.4_um 10 -7620 -2540)
      (pin Round[A]Pad_1422.4_um 11 -10160 -5080)
      (pin Round[A]Pad_1422.4_um 12 -7620 -5080)
      (pin Round[A]Pad_1422.4_um 13 -10160 -7620)
      (pin Round[A]Pad_1422.4_um 14 -7620 -7620)
      (pin Round[A]Pad_1422.4_um 15 -10160 -10160)
      (pin Round[A]Pad_1422.4_um 16 -7620 -10160)
      (pin Round[A]Pad_1422.4_um 17 -10160 -12700)
      (pin Round[A]Pad_1422.4_um 18 -7620 -15240)
      (pin Round[A]Pad_1422.4_um 19 -7620 -12700)
      (pin Round[A]Pad_1422.4_um 20 -5080 -15240)
      (pin Round[A]Pad_1422.4_um 21 -5080 -12700)
      (pin Round[A]Pad_1422.4_um 22 -2540 -15240)
      (pin Round[A]Pad_1422.4_um 23 -2540 -12700)
      (pin Round[A]Pad_1422.4_um 24 0 -15240)
      (pin Round[A]Pad_1422.4_um 25 0 -12700)
      (pin Round[A]Pad_1422.4_um 26 2540 -15240)
      (pin Round[A]Pad_1422.4_um 27 2540 -12700)
      (pin Round[A]Pad_1422.4_um 28 5080 -15240)
      (pin Round[A]Pad_1422.4_um 29 7620 -12700)
      (pin Round[A]Pad_1422.4_um 30 5080 -12700)
      (pin Round[A]Pad_1422.4_um 31 7620 -10160)
      (pin Round[A]Pad_1422.4_um 32 5080 -10160)
      (pin Round[A]Pad_1422.4_um 33 7620 -7620)
      (pin Round[A]Pad_1422.4_um 34 5080 -7620)
      (pin Round[A]Pad_1422.4_um 35 7620 -5080)
      (pin Round[A]Pad_1422.4_um 36 5080 -5080)
      (pin Round[A]Pad_1422.4_um 37 7620 -2540)
      (pin Round[A]Pad_1422.4_um 38 5080 -2540)
      (pin Round[A]Pad_1422.4_um 39 7620 0)
      (pin Round[A]Pad_1422.4_um 40 5080 2540)
      (pin Round[A]Pad_1422.4_um 41 5080 0)
      (pin Round[A]Pad_1422.4_um 42 2540 2540)
      (pin Round[A]Pad_1422.4_um 43 2540 0)
      (pin Round[A]Pad_1422.4_um 44 0 2540)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::22
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::23
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm::3"
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 0  3750 330  3767.57 372.426  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4731.94 1513.38  4678.45 1689.72
            4591.58 1852.24  4474.68 1994.68  4332.24 2111.58  4169.72 2198.45
            3993.39 2251.94  3810 2270  3767.57 2287.57  3750 2330  3767.57 2372.43
            3810 2390  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23
            4524.12 2113.35  4655.9 1968.79  4758.87 1802.48  4829.53 1620.08
            4865.48 1427.8  4865.48 1232.2  4829.53 1039.92  4758.87 857.517
            4655.9 691.207  4524.12 546.651  4368.02 428.77  4192.92 341.579
            4004.77 288.049  3810 270  3767.57 287.574))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm::4"
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 0  3750 330  3767.57 372.426  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4731.94 1513.38  4678.45 1689.72
            4591.58 1852.24  4474.68 1994.68  4332.24 2111.58  4169.72 2198.45
            3993.39 2251.94  3810 2270  3767.57 2287.57  3750 2330  3767.57 2372.43
            3810 2390  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23
            4524.12 2113.35  4655.9 1968.79  4758.87 1802.48  4829.53 1620.08
            4865.48 1427.8  4865.48 1232.2  4829.53 1039.92  4758.87 857.517
            4655.9 691.207  4524.12 546.651  4368.02 428.77  4192.92 341.579
            4004.77 288.049  3810 270  3767.57 287.574))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm::2"
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 0  3750 330  3767.57 372.426  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4731.94 1513.38  4678.45 1689.72
            4591.58 1852.24  4474.68 1994.68  4332.24 2111.58  4169.72 2198.45
            3993.39 2251.94  3810 2270  3767.57 2287.57  3750 2330  3767.57 2372.43
            3810 2390  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23
            4524.12 2113.35  4655.9 1968.79  4758.87 1802.48  4829.53 1620.08
            4865.48 1427.8  4865.48 1232.2  4829.53 1039.92  4758.87 857.517
            4655.9 691.207  4524.12 546.651  4368.02 428.77  4192.92 341.579
            4004.77 288.049  3810 270  3767.57 287.574))
      (outline (path signal 50  -1100 1550  -1100 -19300))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -19300  8700 1550))
      (outline (path signal 50  -1100 -19300  8700 -19300))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 270  1635 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm::3"
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 0  3750 330  3767.57 372.426  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4731.94 1513.38  4678.45 1689.72
            4591.58 1852.24  4474.68 1994.68  4332.24 2111.58  4169.72 2198.45
            3993.39 2251.94  3810 2270  3767.57 2287.57  3750 2330  3767.57 2372.43
            3810 2390  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23
            4524.12 2113.35  4655.9 1968.79  4758.87 1802.48  4829.53 1620.08
            4865.48 1427.8  4865.48 1232.2  4829.53 1039.92  4758.87 857.517
            4655.9 691.207  4524.12 546.651  4368.02 428.77  4192.92 341.579
            4004.77 288.049  3810 270  3767.57 287.574))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  -1100 1550  -1100 -19300))
      (outline (path signal 50  8700 -19300  8700 1550))
      (outline (path signal 50  -1100 -19300  8700 -19300))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 270  1635 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm::5"
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 0  3750 330  3767.57 372.426  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4731.94 1513.38  4678.45 1689.72
            4591.58 1852.24  4474.68 1994.68  4332.24 2111.58  4169.72 2198.45
            3993.39 2251.94  3810 2270  3767.57 2287.57  3750 2330  3767.57 2372.43
            3810 2390  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23
            4524.12 2113.35  4655.9 1968.79  4758.87 1802.48  4829.53 1620.08
            4865.48 1427.8  4865.48 1232.2  4829.53 1039.92  4758.87 857.517
            4655.9 691.207  4524.12 546.651  4368.02 428.77  4192.92 341.579
            4004.77 288.049  3810 270  3767.57 287.574))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  -1100 1550  -1100 -24400))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 50  8700 -24400  8700 1550))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  635 270  1635 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm::6"
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 0  3750 330  3767.57 372.426  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4731.94 1513.38  4678.45 1689.72
            4591.58 1852.24  4474.68 1994.68  4332.24 2111.58  4169.72 2198.45
            3993.39 2251.94  3810 2270  3767.57 2287.57  3750 2330  3767.57 2372.43
            3810 2390  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23
            4524.12 2113.35  4655.9 1968.79  4758.87 1802.48  4829.53 1620.08
            4865.48 1427.8  4865.48 1232.2  4829.53 1039.92  4758.87 857.517
            4655.9 691.207  4524.12 546.651  4368.02 428.77  4192.92 341.579
            4004.77 288.049  3810 270  3767.57 287.574))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 50  8700 -24400  8700 1550))
      (outline (path signal 50  -1100 1550  -1100 -24400))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image Resistor_THT:R_Array_SIP9::1
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 50  22050 1650  -1700 1650))
      (outline (path signal 100  21610 -1250  21610 1250))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (outline (path signal 100  1270 1250  1270 -1250))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
    )
    (image "Package_DIP:DIP-24_W7.62mm::1"
      (outline (path signal 120  1160 -29270  6460 -29270))
      (outline (path signal 120  6460 -29270  6460 1330))
      (outline (path signal 120  1160 1330  1160 -29270))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 0  3750 330  3767.57 372.426  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4731.94 1513.38  4678.45 1689.72
            4591.58 1852.24  4474.68 1994.68  4332.24 2111.58  4169.72 2198.45
            3993.39 2251.94  3810 2270  3767.57 2287.57  3750 2330  3767.57 2372.43
            3810 2390  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23
            4524.12 2113.35  4655.9 1968.79  4758.87 1802.48  4829.53 1620.08
            4865.48 1427.8  4865.48 1232.2  4829.53 1039.92  4758.87 857.517
            4655.9 691.207  4524.12 546.651  4368.02 428.77  4192.92 341.579
            4004.77 288.049  3810 270  3767.57 287.574))
      (outline (path signal 50  -1100 -29500  8700 -29500))
      (outline (path signal 50  -1100 1550  -1100 -29500))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -29500  8700 1550))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  6985 1270  6985 -29210))
      (outline (path signal 100  6985 -29210  635 -29210))
      (outline (path signal 100  635 -29210  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -27940)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -25400)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 20 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 21 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 22 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 23 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 24 7620 0)
    )
    (image LED_THT:LED_D3.0mm_Horizontal_O3.81mm_Z2.0mm::3
      (outline (path signal 120  0 -3750  0 -1080))
      (outline (path signal 120  2540 -3750  2540 -3750))
      (outline (path signal 120  -290 -3750  2830 -3750))
      (outline (path signal 120  2540 -3750  2540 -1080))
      (outline (path signal 120  2830 -3750  3230 -3750))
      (outline (path signal 120  2830 -4870  2830 -3750))
      (outline (path signal 120  3230 -3750  3230 -4870))
      (outline (path signal 120  2540 -1080  2540 -1080))
      (outline (path signal 120  -290 -3750  -290 -7610))
      (outline (path signal 120  0 -1080  0 -1080))
      (outline (path signal 120  0 -1080  0 -3750))
      (outline (path signal 120  2830 -3750  2830 -7610))
      (outline (path signal 120  0 -3750  0 -3750))
      (outline (path signal 120  2540 -1080  2540 -3750))
      (outline (path signal 120  3230 -4870  2830 -4870))
      (outline (path signal 0  2696.59 -7146.48  2606.51 -6929.01  2483.53 -6728.32  2330.66 -6549.34
            2151.68 -6396.48  1950.99 -6273.49  1733.53 -6183.41  1504.65 -6128.47
            1270 -6110  1035.35 -6128.47  806.475 -6183.41  589.014 -6273.49
            388.322 -6396.48  209.34 -6549.34  56.475 -6728.32  -66.51 -6929.01
            -156.585 -7146.48  -211.533 -7375.35  -230 -7610  -247.574 -7652.43
            -290 -7670  -332.426 -7652.43  -350 -7610  -331.906 -7368.55
            -278.028 -7132.5  -189.57 -6907.11  -68.507 -6697.42  82.456 -6508.12
            259.947 -6343.43  460 -6207.04  678.148 -6101.98  909.516 -6030.62
            1148.94 -5994.53  1391.06 -5994.53  1630.48 -6030.62  1861.85 -6101.98
            2080 -6207.04  2280.05 -6343.43  2457.54 -6508.12  2608.51 -6697.42
            2729.57 -6907.11  2818.03 -7132.5  2871.91 -7368.55  2890 -7610
            2872.43 -7652.43  2830 -7670  2787.57 -7652.43  2770 -7610  2751.53 -7375.35))
      (outline (path signal 50  -1250 -9450  3750 -9450))
      (outline (path signal 50  -1250 1250  -1250 -9450))
      (outline (path signal 50  3750 -9450  3750 1250))
      (outline (path signal 50  3750 1250  -1250 1250))
      (outline (path signal 100  2540 0  2540 -3810))
      (outline (path signal 100  0 -3810  0 -3810))
      (outline (path signal 100  0 0  0 0))
      (outline (path signal 100  0 0  0 -3810))
      (outline (path signal 100  0 -3810  0 0))
      (outline (path signal 100  -230 -3810  2770 -3810))
      (outline (path signal 100  2770 -3810  2770 -7610))
      (outline (path signal 100  3170 -4810  2770 -4810))
      (outline (path signal 100  2770 -4810  2770 -3810))
      (outline (path signal 100  2540 -3810  2540 -3810))
      (outline (path signal 100  2540 -3810  2540 0))
      (outline (path signal 100  2540 0  2540 0))
      (outline (path signal 100  2770 -3810  3170 -3810))
      (outline (path signal 100  -230 -3810  -230 -7610))
      (outline (path signal 100  3170 -3810  3170 -4810))
      (outline (path signal 0  2649.03 -7161.93  2561.96 -6951.71  2443.07 -6757.71  2295.3 -6584.69
            2122.29 -6436.93  1928.29 -6318.04  1718.08 -6230.97  1496.83 -6177.85
            1270 -6160  1043.17 -6177.85  821.925 -6230.97  611.714 -6318.04
            417.711 -6436.93  244.695 -6584.69  96.925 -6757.71  -21.959 -6951.71
            -109.032 -7161.93  -162.148 -7383.17  -180 -7610  -194.645 -7645.35
            -230 -7660  -265.355 -7645.35  -280 -7610  -262.688 -7378.98
            -211.138 -7153.13  -126.502 -6937.48  -10.67 -6736.85  133.77 -6555.73
            303.591 -6398.16  495 -6267.66  703.721 -6167.15  925.093 -6098.86
            1154.17 -6064.33  1385.83 -6064.33  1614.91 -6098.86  1836.28 -6167.15
            2045 -6267.66  2236.41 -6398.16  2406.23 -6555.73  2550.67 -6736.85
            2666.5 -6937.48  2751.14 -7153.13  2802.69 -7378.98  2820 -7610
            2805.36 -7645.35  2770 -7660  2734.64 -7645.35  2720 -7610  2702.15 -7383.17))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image Resistor_THT:R_Array_SIP9::2
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 50  22050 1650  -1700 1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 100  21610 1250  -1290 1250))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm::4"
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 0  3750 330  3767.57 372.426  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4731.94 1513.38  4678.45 1689.72
            4591.58 1852.24  4474.68 1994.68  4332.24 2111.58  4169.72 2198.45
            3993.39 2251.94  3810 2270  3767.57 2287.57  3750 2330  3767.57 2372.43
            3810 2390  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23
            4524.12 2113.35  4655.9 1968.79  4758.87 1802.48  4829.53 1620.08
            4865.48 1427.8  4865.48 1232.2  4829.53 1039.92  4758.87 857.517
            4655.9 691.207  4524.12 546.651  4368.02 428.77  4192.92 341.579
            4004.77 288.049  3810 270  3767.57 287.574))
      (outline (path signal 50  -1100 -19300  8700 -19300))
      (outline (path signal 50  -1100 1550  -1100 -19300))
      (outline (path signal 50  8700 -19300  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm::5"
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 0  3750 330  3767.57 372.426  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4731.94 1513.38  4678.45 1689.72
            4591.58 1852.24  4474.68 1994.68  4332.24 2111.58  4169.72 2198.45
            3993.39 2251.94  3810 2270  3767.57 2287.57  3750 2330  3767.57 2372.43
            3810 2390  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23
            4524.12 2113.35  4655.9 1968.79  4758.87 1802.48  4829.53 1620.08
            4865.48 1427.8  4865.48 1232.2  4829.53 1039.92  4758.87 857.517
            4655.9 691.207  4524.12 546.651  4368.02 428.77  4192.92 341.579
            4004.77 288.049  3810 270  3767.57 287.574))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Vertical::1
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -8950  3870 -8950))
      (outline (path signal 120  3870 1330  3870 -8950))
      (outline (path signal 50  -1800 -9400  4350 -9400))
      (outline (path signal 50  4350 -9400  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  3810 -8890  -1270 -8890))
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -8890))
      (outline (path signal 100  -1270 -8890  -1270 0))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::24
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::25
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::26
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  0 1250  0 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::27
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  5000 1250  0 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical::6
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  1270 1270  1270 -3810))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image "Package_DIP:DIP-20_W7.62mm::7"
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 0  3750 330  3767.57 372.426  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4731.94 1513.38  4678.45 1689.72
            4591.58 1852.24  4474.68 1994.68  4332.24 2111.58  4169.72 2198.45
            3993.39 2251.94  3810 2270  3767.57 2287.57  3750 2330  3767.57 2372.43
            3810 2390  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23
            4524.12 2113.35  4655.9 1968.79  4758.87 1802.48  4829.53 1620.08
            4865.48 1427.8  4865.48 1232.2  4829.53 1039.92  4758.87 857.517
            4655.9 691.207  4524.12 546.651  4368.02 428.77  4192.92 341.579
            4004.77 288.049  3810 270  3767.57 287.574))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  -1100 1550  -1100 -24400))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 50  8700 -24400  8700 1550))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical::7
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  1270 1270  1270 -3810))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image Resistor_THT:R_Array_SIP9::3
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 50  22050 1650  -1700 1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 100  21610 1250  -1290 1250))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (outline (path signal 120  1330 -1270  1330 -8950))
      (outline (path signal 120  -1330 -8950  1330 -8950))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 50  -1800 -9400  1800 -9400))
      (outline (path signal 50  1800 -9400  1800 1800))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 100  1270 -8890  -1270 -8890))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  -1270 -8890  -1270 635))
      (outline (path signal 100  1270 1270  1270 -8890))
      (outline (path signal 100  -1270 635  -635 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::2
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  6960 -1250  6960 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image "NetTie:NetTie-2_THT_Pad0.3mm"
      (outline (path signal 50  -550 550  1750 550))
      (outline (path signal 50  -550 -550  -550 550))
      (outline (path signal 50  1750 550  1750 -550))
      (outline (path signal 50  1750 -550  -550 -550))
      (pin Round[A]Pad_600_um 1 0 0)
      (pin Round[A]Pad_600_um 2 1200 0)
    )
    (image MountingHole:MountingHole_2.2mm_M2_DIN965_Pad
      (outline (path signal 150  1900 0  1880.66 -270.398  1823.04 -535.292  1728.3 -789.289
            1598.38 -1027.22  1435.92 -1244.23  1244.23 -1435.92  1027.22 -1598.38
            789.289 -1728.3  535.292 -1823.04  270.398 -1880.66  0 -1900
            -270.398 -1880.66  -535.292 -1823.04  -789.289 -1728.3  -1027.22 -1598.38
            -1244.23 -1435.92  -1435.92 -1244.23  -1598.38 -1027.22  -1728.3 -789.289
            -1823.04 -535.292  -1880.66 -270.398  -1900 0  -1880.66 270.398
            -1823.04 535.292  -1728.3 789.289  -1598.38 1027.22  -1435.92 1244.23
            -1244.23 1435.92  -1027.22 1598.38  -789.289 1728.3  -535.292 1823.04
            -270.398 1880.66  0 1900  270.398 1880.66  535.292 1823.04  789.289 1728.3
            1027.22 1598.38  1244.23 1435.92  1435.92 1244.23  1598.38 1027.22
            1728.3 789.289  1823.04 535.292  1880.66 270.398  1900 0))
      (outline (path signal 50  2150 0  2130.82 -286.567  2073.61 -568.02  1979.4 -839.337
            1849.86 -1095.68  1687.32 -1332.46  1494.66 -1545.47  1275.34 -1730.9
            1033.25 -1885.44  772.727 -2006.34  498.413 -2091.43  215.206 -2139.2
            -71.842 -2148.8  -357.608 -2120.05  -636.992 -2053.47  -905.01 -1950.24
            -1156.88 -1812.22  -1388.1 -1641.85  -1594.55 -1442.19  -1772.55 -1216.79
            -1918.91 -969.672  -2031.04 -705.253  -2106.92 -428.25  -2145.2 -143.604
            -2145.2 143.604  -2106.92 428.25  -2031.04 705.253  -1918.91 969.672
            -1772.55 1216.79  -1594.55 1442.19  -1388.1 1641.85  -1156.88 1812.22
            -905.01 1950.24  -636.992 2053.47  -357.608 2120.05  -71.842 2148.8
            215.206 2139.2  498.413 2091.43  772.727 2006.34  1033.25 1885.44
            1275.34 1730.9  1494.66 1545.47  1687.32 1332.46  1849.86 1095.68
            1979.4 839.337  2073.61 568.02  2130.82 286.567  2150 0))
      (pin Round[A]Pad_3800_um 1 0 0)
    )
    (image "NetTie:NetTie-2_THT_Pad0.3mm::1"
      (outline (path signal 50  -550 550  1750 550))
      (outline (path signal 50  1750 550  1750 -550))
      (outline (path signal 50  -550 -550  -550 550))
      (outline (path signal 50  1750 -550  -550 -550))
      (pin Round[A]Pad_600_um 1 0 0)
      (pin Round[A]Pad_600_um 2 1200 0)
    )
    (image "NetTie:NetTie-2_THT_Pad0.3mm::2"
      (outline (path signal 50  1750 -550  -550 -550))
      (outline (path signal 50  -550 550  1750 550))
      (outline (path signal 50  1750 550  1750 -550))
      (outline (path signal 50  -550 -550  -550 550))
      (pin Round[A]Pad_600_um 1 0 0)
      (pin Round[A]Pad_600_um 2 1200 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
    )
    (padstack Round[A]Pad_1422.4_um
      (shape (circle F.Cu 1422.4))
      (shape (circle B.Cu 1422.4))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1700_um
      (shape (circle F.Cu 1700))
      (shape (circle B.Cu 1700))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_3800_um
      (shape (circle F.Cu 3800))
      (shape (circle B.Cu 3800))
      (attach off)
    )
    (padstack Round[A]Pad_600_um
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
    (padstack Round[A]Pad_6400_um
      (shape (circle F.Cu 6400))
      (shape (circle B.Cu 6400))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1700x1700_250.951_um_0.000000_0
      (shape (polygon F.Cu 0  -850.951 600  -831.848 696.035  -777.449 777.449  -696.035 831.848
            -599.999 850.95  600 850.951  696.035 831.848  777.449 777.449
            831.848 696.035  850.95 599.999  850.951 -600  831.848 -696.035
            777.449 -777.449  696.035 -831.848  599.999 -850.95  -600 -850.951
            -696.035 -831.848  -777.449 -777.449  -831.848 -696.035  -850.95 -599.999
            -850.951 600))
      (shape (polygon B.Cu 0  -850.951 600  -831.848 696.035  -777.449 777.449  -696.035 831.848
            -599.999 850.95  600 850.951  696.035 831.848  777.449 777.449
            831.848 696.035  850.95 599.999  850.951 -600  831.848 -696.035
            777.449 -777.449  696.035 -831.848  599.999 -850.95  -600 -850.951
            -696.035 -831.848  -777.449 -777.449  -831.848 -696.035  -850.95 -599.999
            -850.951 600))
      (attach off)
    )
    (padstack Rect[A]Pad_1422.4x1422.4_um
      (shape (rect F.Cu -711.2 -711.2 711.2 711.2))
      (shape (rect B.Cu -711.2 -711.2 711.2 711.2))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins P1-49 P1-50 D5-1 H1-1 P3-49 P3-50 P2-49 P2-50 C1-2 H2-1 U24-10 C2-2 C3-2
        C7-2 C8-2 C10-2 C11-2 C12-2 C13-2 C24-2 X8-1 X8-2 U2-10 U3-10 U8-4 U8-7 U14-13
        U18-13 X1-25 X1-26 X2-25 X2-26 X3-9 X4-25 X4-26 X7-9 U7-7 U4-10 C9-2 C18-2
        C17-2 C22-2 C23-2 U11-15 U10-15 C27-2 U13-7 C4-2 C6-2 U12-7 C5-2 U1-12 U5-10
        U6-7 C25-2 C26-2 U15-12 U17-8 U20-7 C28-2 C29-2 C31-2 C30-2 U21-10 NT3-1 NT1-1)
    )
    (net VCC
      (pins P1-1 P1-2 P3-1 P3-2 P2-1 P2-2 C1-1 RN2-1 U24-20 C2-1 C3-1 C7-1 C8-1 C10-1
        C11-1 C12-1 C13-1 C24-1 J2-1 J2-3 R10-2 R11-2 U2-20 U3-20 U8-1 U8-14 U14-30
        U18-30 X1-1 X1-2 X2-1 X2-2 X4-1 X4-2 U7-37 U4-20 C9-1 C16-1 C17-1 C21-1 C22-1
        U11-16 U10-16 C27-1 U13-14 C4-1 C6-1 U12-14 C5-1 U1-24 U5-20 U6-37 C25-1 C26-1
        RN1-1 U15-24 RN3-1 U17-16 U20-14 C28-1 C29-1 C31-1 C30-1 U21-20 RN4-1 R5-2
        NT2-1)
    )
    (net "Net-(C14-Pad2)"
      (pins C14-2 U10-3)
    )
    (net "Net-(C14-Pad1)"
      (pins C14-1 U10-1)
    )
    (net "Net-(C15-Pad2)"
      (pins C15-2 U10-5)
    )
    (net "Net-(C15-Pad1)"
      (pins C15-1 U10-4)
    )
    (net "Net-(C16-Pad2)"
      (pins C16-2 U10-2)
    )
    (net "Net-(C18-Pad1)"
      (pins C18-1 U10-6)
    )
    (net "Net-(C19-Pad2)"
      (pins C19-2 U11-3)
    )
    (net "Net-(C19-Pad1)"
      (pins C19-1 U11-1)
    )
    (net "Net-(C20-Pad2)"
      (pins C20-2 U11-5)
    )
    (net "Net-(C20-Pad1)"
      (pins C20-1 U11-4)
    )
    (net "Net-(C21-Pad2)"
      (pins C21-2 U11-2)
    )
    (net "Net-(C23-Pad1)"
      (pins C23-1 U11-6)
    )
    (net "Net-(D1-Pad1)"
      (pins D1-1 U4-9)
    )
    (net "Net-(JP2-Pad8)"
      (pins JP2-8 RN2-5 U24-12)
    )
    (net "Net-(JP2-Pad6)"
      (pins JP2-6 RN2-4 U24-14)
    )
    (net "Net-(JP2-Pad4)"
      (pins JP2-4 RN2-3 U24-16)
    )
    (net "Net-(JP2-Pad2)"
      (pins JP2-2 RN2-2 U24-18)
    )
    (net "Net-(RN2-Pad9)"
      (pins RN2-9 U24-4 U24-5 U24-6 U24-7 U24-8 U24-9)
    )
    (net "/CTC-SIO/1PWRB"
      (pins J2-4 X8-6)
    )
    (net "/CTC-SIO/1PWRA"
      (pins J2-2 X8-5)
    )
    (net "~{INT2}"
      (pins P1-10 J3-4 J4-4)
    )
    (net "~{INT1}"
      (pins P1-12 J3-2 J4-2)
    )
    (net "~{INT0}"
      (pins P1-17 P7-2)
    )
    (net "Net-(JP1-Pad12)"
      (pins JP1-12 U5-7 RN1-7)
    )
    (net "Net-(JP1-Pad10)"
      (pins JP1-10 U5-9 RN1-6)
    )
    (net "Net-(JP1-Pad8)"
      (pins JP1-8 U5-12 RN1-5)
    )
    (net "Net-(JP1-Pad6)"
      (pins JP1-6 U5-14 RN1-4)
    )
    (net "Net-(JP1-Pad4)"
      (pins JP1-4 U5-16 RN1-3)
    )
    (net "Net-(JP1-Pad2)"
      (pins JP1-2 U5-18 RN1-2)
    )
    (net "~{IEO}"
      (pins P1-46 R10-1 U13-3 U13-6 U13-11 U1-5 P9-1)
    )
    (net "~{IEI}"
      (pins P1-44 U4-17 P9-2 R5-1)
    )
    (net -12V
      (pins P2-37 P2-38)
    )
    (net /bus/CRUCLK
      (pins P1-14)
    )
    (net CLK
      (pins P1-15 U4-2)
    )
    (net "~{M1}"
      (pins P1-11 U4-13)
    )
    (net "~{IORQ}"
      (pins P1-7 U4-4)
    )
    (net "~{RD}"
      (pins P1-3 U4-8)
    )
    (net A0
      (pins P2-35 U2-2)
    )
    (net A1
      (pins P2-33 U2-4)
    )
    (net A2
      (pins P2-31 U2-6)
    )
    (net A3
      (pins P2-29 U2-8)
    )
    (net A4
      (pins P2-27 U2-11)
    )
    (net A5
      (pins P2-25 U2-13)
    )
    (net A6
      (pins P2-23 U2-15)
    )
    (net A7
      (pins P2-21 U2-17)
    )
    (net +12V
      (pins P2-19 P2-20)
    )
    (net D0
      (pins P3-33 U3-2)
    )
    (net D1
      (pins P3-31 U3-3)
    )
    (net D2
      (pins P3-29 U3-4)
    )
    (net D3
      (pins P3-27 U3-5)
    )
    (net D4
      (pins P3-25 U3-6)
    )
    (net D5
      (pins P3-23 U3-7)
    )
    (net D6
      (pins P3-21 U3-8)
    )
    (net D7
      (pins P3-19 U3-9)
    )
    (net "/CTC-SIO/1CTC_TG2"
      (pins P4-2 X4-7 U7-32)
    )
    (net "/CTC-SIO/1PHI_X"
      (pins X5-3 X5-8 X5-11 X6-3 X6-4 X6-7 X6-8 P8-2)
    )
    (net "/CTC-SIO/GND-SIO4"
      (pins U9-36 P5-2 NT3-2)
    )
    (net "/CTC-SIO/~{1DCDB}"
      (pins X4-15 U9-24 P5-1)
    )
    (net "/CTC-SIO/~{1TXCB}"
      (pins X4-10 U9-31 P6-2)
    )
    (net "/CTC-SIO/~{1RxCB}"
      (pins X6-10 U9-32 P6-1)
    )
    (net "unconnected-(J5-Pad1)"
      (pins J5-1)
    )
    (net "/CTC-SIO/1CTC_TG3"
      (pins X4-9 U7-31 P10-2)
    )
    (net "/CTC-SIO/1CTC_ZC2"
      (pins X4-8 U7-13 P10-1)
    )
    (net "~{bINT}"
      (pins D3-1 R11-1 U14-27 U18-27 U7-19 U9-6 U13-9 U13-10 U6-19)
    )
    (net "/CTC-SIO/VCC-SIO4"
      (pins U9-10 NT2-2)
    )
    (net "Net-(RN1-Pad9)"
      (pins U5-4 U5-5 RN1-9)
    )
    (net "~{PM1}"
      (pins U14-41 U18-41 U1-23)
    )
    (net BASE_CLK
      (pins U8-8 U8-11 U1-11)
    )
    (net DATA_DIR
      (pins U3-1 U1-22)
    )
    (net bA3
      (pins U2-12 U1-10 U5-8)
    )
    (net "~{CS_CTC1}"
      (pins U7-25 U1-21)
    )
    (net bA2
      (pins U2-14 U1-9 U5-6)
    )
    (net "~{CS_SIO1}"
      (pins U9-40 U1-20)
    )
    (net "~{bIORQ}"
      (pins U24-2 U14-40 U18-40 U7-14 U9-41 U1-8 U5-2 U6-14 U21-19)
    )
    (net "~{CS_PIO1}"
      (pins U18-4 U1-19)
    )
    (net "~{bIEI}"
      (pins U4-3 U13-1 U1-7 U6-21)
    )
    (net "~{CS_PIO2}"
      (pins U14-4 U1-18)
    )
    (net "~{bM1}"
      (pins U7-22 U4-7 U9-9 U1-6 U6-22 U21-4)
    )
    (net "~{CS1}"
      (pins U24-19 U4-11 U1-4)
    )
    (net "~{bRD}"
      (pins U14-39 U18-39 U7-9 U4-12 U9-37 U1-3 U6-9)
    )
    (net "~{bRESET}"
      (pins U7-26 U4-5 U9-23 U1-2 U6-26)
    )
    (net bA4
      (pins U24-11 U2-9 U5-11)
    )
    (net bA0
      (pins U2-18 U14-7 U18-7 U7-27 U9-39 U6-27)
    )
    (net bA5
      (pins U24-13 U2-7 U5-13)
    )
    (net bA1
      (pins U2-16 U14-5 U18-5 U7-29 U9-38 U6-29)
    )
    (net bA6
      (pins U24-15 U2-5 U5-15)
    )
    (net bA7
      (pins U24-17 U2-3 U5-17)
    )
    (net bD0
      (pins U3-18 U14-21 U18-21 U7-41 U9-1 U6-41)
    )
    (net bD1
      (pins U3-17 U14-22 U18-22 U7-42 U9-2 U6-42)
    )
    (net bD2
      (pins U3-16 U14-1 U18-1 U7-43 U9-44 U6-43)
    )
    (net bD3
      (pins U3-15 U14-44 U18-44 U7-44 U9-3 U6-44)
    )
    (net bD4
      (pins U3-14 U14-43 U18-43 U7-1 U9-43 U6-1)
    )
    (net bD5
      (pins U3-13 U14-3 U14-42 U18-3 U18-42 U7-2 U9-4 U6-2)
    )
    (net bD6
      (pins U3-12 U7-4 U9-42 U6-4)
    )
    (net bD7
      (pins U3-11 U14-2 U18-2 U7-5 U9-5 U6-5)
    )
    (net bCLK
      (pins X5-14 U14-29 U18-29 U7-24 U4-18 U9-22 U6-24 U21-5)
    )
    (net "~{CS2}"
      (pins U4-6 U1-13 U5-19 U6-25)
    )
    (net "/CTC-SIO/1CTC_TG0"
      (pins X4-3 X6-2 U7-35)
    )
    (net "/CTC-SIO/1CTC_TG1"
      (pins X4-5 X6-1 U7-33)
    )
    (net "/CTC-SIO/1CTC_ZC1"
      (pins X4-6 X6-9 U7-12)
    )
    (net "/CTC-SIO/1CTC_ZC0"
      (pins X4-4 X6-6 U7-10)
    )
    (net "/CTC-SIO/~{1W-RDYB}"
      (pins X4-13 U9-35)
    )
    (net "/CTC-SIO/1RXDB"
      (pins X8-8 U10-12 U9-33)
    )
    (net "/CTC-SIO/~{1RIB}"
      (pins X4-14 U9-34)
    )
    (net "/CTC-SIO/1TXDB"
      (pins X8-10 U10-11 U9-30)
    )
    (net "/CTC-SIO/~{1RTSB}"
      (pins X8-4 U10-10 U9-26)
    )
    (net "/CTC-SIO/~{1CTSA}"
      (pins X8-11 X4-21 U11-9 U9-20)
    )
    (net "/CTC-SIO/~{1DTRA}"
      (pins X4-24 U9-18)
    )
    (net "/CTC-SIO/~{1DTRB}"
      (pins X4-16 U9-27)
    )
    (net "/CTC-SIO/~{1CTSB}"
      (pins X8-12 U10-9 U9-25)
    )
    (net "/CTC-SIO/~{1DCDA}"
      (pins X4-23 U9-21)
    )
    (net "/CTC-SIO/~{1RTSA}"
      (pins X8-3 X4-22 U11-10 U9-19)
    )
    (net "/CTC-SIO/~{1TXCA}"
      (pins X4-11 X6-5 U9-15)
    )
    (net "/CTC-SIO/1RXDA"
      (pins X8-7 X4-19 U11-12 U9-13)
    )
    (net "/CTC-SIO/~{1W-RDYA}"
      (pins X4-17 U9-11)
    )
    (net "/CTC-SIO/1TXDA"
      (pins X8-9 X4-20 U11-11 U9-16)
    )
    (net "/CTC-SIO/~{1RXCA}"
      (pins X4-12 U9-14)
    )
    (net "/CTC-SIO/~{1RIA}"
      (pins X4-18 U9-12)
    )
    (net "/CTC-SIO/1CTSB_IN"
      (pins X3-6 U10-8)
    )
    (net "/CTC-SIO/1RTSB_OUT"
      (pins X3-4 U10-7)
    )
    (net "/CTC-SIO/~{1TXDB_OUT}"
      (pins X3-5 U10-14)
    )
    (net "/CTC-SIO/~{1RXDB_IN}"
      (pins X3-3 U10-13)
    )
    (net "/CTC-SIO/1CTSA_IN"
      (pins X7-6 U11-8)
    )
    (net "/CTC-SIO/1RTSA_OUT"
      (pins X7-4 U11-7)
    )
    (net "/CTC-SIO/~{1TXDA_OUT}"
      (pins X7-5 U11-14)
    )
    (net "/CTC-SIO/~{1RXDA_IN}"
      (pins X7-3 U11-13)
    )
    (net "/CTC-SIO/1Q3A"
      (pins X5-10 U12-6 U12-13)
    )
    (net "/CTC-SIO/1Q2A"
      (pins X5-9 P4-1 U12-5)
    )
    (net "/CTC-SIO/1Q0B"
      (pins X5-7 U12-11)
    )
    (net "/CTC-SIO/1Q1A"
      (pins X5-12 U12-4)
    )
    (net "/CTC-SIO/1Q1B"
      (pins X5-6 U12-10)
    )
    (net "/CTC-SIO/1Q0A"
      (pins X5-13 U12-3)
    )
    (net "/CTC-SIO/1Q2B"
      (pins X5-5 U12-9)
    )
    (net "/CTC-SIO/1Q3B"
      (pins X5-4 U12-8)
    )
    (net "/CTC-SIO/1CPA"
      (pins X5-16 U12-1)
    )
    (net /dualPIO/2PB6
      (pins U14-37 X2-19)
    )
    (net /dualPIO/2PB4
      (pins U14-35 X2-15)
    )
    (net /dualPIO/2PB2
      (pins U14-33 X2-11)
    )
    (net /dualPIO/2PB0
      (pins U14-31 X2-7)
    )
    (net /dualPIO/2PB7
      (pins U14-38 X2-21)
    )
    (net /dualPIO/2PB5
      (pins U14-36 X2-17)
    )
    (net /dualPIO/2PB3
      (pins U14-34 X2-13)
    )
    (net /dualPIO/2PB1
      (pins U14-32 X2-9)
    )
    (net /dualPIO/2ARDY
      (pins U14-20 X2-4)
    )
    (net "/dualPIO/~{2ASTB}"
      (pins U14-18 X2-6)
    )
    (net /dualPIO/2BRDY
      (pins U14-23 X2-3)
    )
    (net "/dualPIO/~{2BSTB}"
      (pins U14-19 X2-5)
    )
    (net /dualPIO/2PA0
      (pins U14-17 X2-8)
    )
    (net /dualPIO/2PA2
      (pins U14-15 X2-12)
    )
    (net /dualPIO/2PA4
      (pins U14-11 X2-16)
    )
    (net /dualPIO/2PA6
      (pins U14-9 X2-20)
    )
    (net /dualPIO/2PA1
      (pins U14-16 X2-10)
    )
    (net /dualPIO/2PA3
      (pins U14-14 X2-14)
    )
    (net /dualPIO/2PA5
      (pins U14-10 X2-18)
    )
    (net /dualPIO/2PA7
      (pins U14-8 X2-22)
    )
    (net /dualPIO/1PB6
      (pins U18-37 X1-19)
    )
    (net /dualPIO/1PB4
      (pins U18-35 X1-15)
    )
    (net /dualPIO/1PB2
      (pins U18-33 X1-11)
    )
    (net /dualPIO/1PB0
      (pins U18-31 X1-7)
    )
    (net /dualPIO/1PB7
      (pins U18-38 X1-21)
    )
    (net /dualPIO/1PB5
      (pins U18-36 X1-17)
    )
    (net /dualPIO/1PB3
      (pins U18-34 X1-13)
    )
    (net /dualPIO/1PB1
      (pins U18-32 X1-9)
    )
    (net /dualPIO/1ARDY
      (pins U18-20 X1-4)
    )
    (net "/dualPIO/~{1ASTB}"
      (pins U18-18 X1-6)
    )
    (net /dualPIO/1BRDY
      (pins U18-23 X1-3)
    )
    (net "/dualPIO/~{1BSTB}"
      (pins U18-19 X1-5)
    )
    (net /dualPIO/1PA0
      (pins U18-17 X1-8)
    )
    (net /dualPIO/1PA2
      (pins U18-15 X1-12)
    )
    (net /dualPIO/1PA4
      (pins U18-11 X1-16)
    )
    (net /dualPIO/1PA6
      (pins U18-9 X1-20)
    )
    (net /dualPIO/1PA1
      (pins U18-16 X1-10)
    )
    (net /dualPIO/1PA3
      (pins U18-14 X1-14)
    )
    (net /dualPIO/1PA5
      (pins U18-10 X1-18)
    )
    (net /dualPIO/1PA7
      (pins U18-8 X1-22)
    )
    (net ZERO
      (pins JP2-1 JP2-3 JP2-5 JP2-7 U24-1 U24-3 U2-1 U2-19 U3-19 U4-1 U4-19 U12-2
        U12-12 JP1-1 JP1-3 JP1-5 JP1-7 JP1-9 JP1-11 U5-1 U5-3 U17-4 U17-5 JP3-1 JP3-3
        JP3-5 JP3-7 NT1-2)
    )
    (net IEO_CTC2
      (pins U7-21 U13-2 U6-16)
    )
    (net "/CTC-INT/2CTC_TG3"
      (pins J1-2 U6-31)
    )
    (net "/CTC-INT/2CTC_ZC0"
      (pins J1-1 U6-10)
    )
    (net "/CTC-INT/2CTC_TG1"
      (pins J3-1 J3-3 U6-33)
    )
    (net "/CTC-INT/2CTC_TG2"
      (pins J4-1 J4-3 U6-32)
    )
    (net "Net-(D2-Pad1)"
      (pins U4-14 D2-1)
    )
    (net CLK_ZILOG
      (pins X5-15 U1-17 U6-35 P8-1)
    )
    (net "Net-(JP3-Pad8)"
      (pins RN3-5 U17-9 JP3-8)
    )
    (net "Net-(JP3-Pad6)"
      (pins RN3-4 U17-10 JP3-6)
    )
    (net "Net-(JP3-Pad4)"
      (pins RN3-3 U17-1 JP3-4)
    )
    (net "Net-(JP3-Pad2)"
      (pins RN3-2 U17-15 JP3-2)
    )
    (net "~{WAIT}"
      (pins P1-25 JP4-2)
    )
    (net "~{bIORQ_RAW}"
      (pins U4-16 U21-2)
    )
    (net "unconnected-(J5-Pad2)"
      (pins J5-2)
    )
    (net /GAL/DEL_CNT
      (pins U17-7 U21-3)
    )
    (net "/GAL/~{bCLK}"
      (pins U17-14 U21-16)
    )
    (net /GAL/bM1
      (pins U17-11 U21-17)
    )
    (net "/GAL/~{bWAIT}"
      (pins U20-1 U21-18)
    )
    (net "~{BAO}"
      (pins P1-42 P9-3)
    )
    (net "~{BAI}"
      (pins P1-40 P9-4)
    )
    (net "Net-(JP4-Pad1)"
      (pins U20-2 JP4-1)
    )
    (net "Net-(P7-Pad1)"
      (pins U13-8 P7-1)
    )
    (net IEO_PIO2
      (pins U14-26 U13-5 RN1-8)
    )
    (net IEO_SIO1
      (pins RN2-6 U18-28 U9-8 U13-13)
    )
    (net 470C
      (pins D2-2 RN4-4)
    )
    (net 470B
      (pins D1-2 RN4-3)
    )
    (net 470D
      (pins D3-2 RN4-5)
    )
    (net 470A
      (pins D5-2 RN4-2)
    )
    (net 470F
      (pins X3-7 RN4-7)
    )
    (net 470E
      (pins X7-7 RN4-6)
    )
    (net "unconnected-(J5-Pad3)"
      (pins J5-3)
    )
    (net "unconnected-(J5-Pad4)"
      (pins J5-4)
    )
    (net "unconnected-(J5-Pad5)"
      (pins J5-5)
    )
    (net "unconnected-(J5-Pad6)"
      (pins J5-6)
    )
    (net "unconnected-(J5-Pad7)"
      (pins J5-7)
    )
    (net "unconnected-(J5-Pad8)"
      (pins J5-8)
    )
    (net "unconnected-(J5-Pad9)"
      (pins J5-9)
    )
    (net "unconnected-(J5-Pad10)"
      (pins J5-10)
    )
    (net "unconnected-(J5-Pad11)"
      (pins J5-11)
    )
    (net "unconnected-(J5-Pad12)"
      (pins J5-12)
    )
    (net "unconnected-(J5-Pad13)"
      (pins J5-13)
    )
    (net "unconnected-(J5-Pad14)"
      (pins J5-14)
    )
    (net "unconnected-(J6-Pad1)"
      (pins J6-1)
    )
    (net "unconnected-(J6-Pad2)"
      (pins J6-2)
    )
    (net "unconnected-(J6-Pad3)"
      (pins J6-3)
    )
    (net "unconnected-(J6-Pad4)"
      (pins J6-4)
    )
    (net "unconnected-(J6-Pad5)"
      (pins J6-5)
    )
    (net "unconnected-(J6-Pad6)"
      (pins J6-6)
    )
    (net "unconnected-(J6-Pad7)"
      (pins J6-7)
    )
    (net "unconnected-(J6-Pad8)"
      (pins J6-8)
    )
    (net "unconnected-(J6-Pad9)"
      (pins J6-9)
    )
    (net "unconnected-(J6-Pad10)"
      (pins J6-10)
    )
    (net "unconnected-(J6-Pad11)"
      (pins J6-11)
    )
    (net "unconnected-(J6-Pad12)"
      (pins J6-12)
    )
    (net "unconnected-(J6-Pad13)"
      (pins J6-13)
    )
    (net "unconnected-(J6-Pad14)"
      (pins J6-14)
    )
    (net "unconnected-(J7-Pad1)"
      (pins J7-1)
    )
    (net "unconnected-(J7-Pad2)"
      (pins J7-2)
    )
    (net "unconnected-(J7-Pad3)"
      (pins J7-3)
    )
    (net "unconnected-(J7-Pad4)"
      (pins J7-4)
    )
    (net "unconnected-(J7-Pad5)"
      (pins J7-5)
    )
    (net "unconnected-(J7-Pad6)"
      (pins J7-6)
    )
    (net "unconnected-(J7-Pad7)"
      (pins J7-7)
    )
    (net "unconnected-(J7-Pad8)"
      (pins J7-8)
    )
    (net "unconnected-(J7-Pad9)"
      (pins J7-9)
    )
    (net "unconnected-(J7-Pad10)"
      (pins J7-10)
    )
    (net "unconnected-(J7-Pad11)"
      (pins J7-11)
    )
    (net "unconnected-(J7-Pad12)"
      (pins J7-12)
    )
    (net "unconnected-(J7-Pad13)"
      (pins J7-13)
    )
    (net "unconnected-(J7-Pad14)"
      (pins J7-14)
    )
    (net "unconnected-(J7-Pad15)"
      (pins J7-15)
    )
    (net "unconnected-(J7-Pad16)"
      (pins J7-16)
    )
    (net "unconnected-(J8-Pad1)"
      (pins J8-1)
    )
    (net "unconnected-(J8-Pad2)"
      (pins J8-2)
    )
    (net "unconnected-(J8-Pad3)"
      (pins J8-3)
    )
    (net "unconnected-(J8-Pad4)"
      (pins J8-4)
    )
    (net "unconnected-(J8-Pad5)"
      (pins J8-5)
    )
    (net "unconnected-(J8-Pad6)"
      (pins J8-6)
    )
    (net "unconnected-(J8-Pad7)"
      (pins J8-7)
    )
    (net "unconnected-(J8-Pad8)"
      (pins J8-8)
    )
    (net "unconnected-(J8-Pad9)"
      (pins J8-9)
    )
    (net "unconnected-(J8-Pad10)"
      (pins J8-10)
    )
    (net "unconnected-(J8-Pad11)"
      (pins J8-11)
    )
    (net "unconnected-(J8-Pad12)"
      (pins J8-12)
    )
    (net "unconnected-(J8-Pad13)"
      (pins J8-13)
    )
    (net "unconnected-(J8-Pad14)"
      (pins J8-14)
    )
    (net "unconnected-(J8-Pad15)"
      (pins J8-15)
    )
    (net "unconnected-(J8-Pad16)"
      (pins J8-16)
    )
    (net "unconnected-(J9-Pad1)"
      (pins J9-1)
    )
    (net "unconnected-(J9-Pad2)"
      (pins J9-2)
    )
    (net "unconnected-(J9-Pad3)"
      (pins J9-3)
    )
    (net "unconnected-(J9-Pad4)"
      (pins J9-4)
    )
    (net "unconnected-(J9-Pad5)"
      (pins J9-5)
    )
    (net "unconnected-(J9-Pad6)"
      (pins J9-6)
    )
    (net "unconnected-(J9-Pad7)"
      (pins J9-7)
    )
    (net "unconnected-(J9-Pad8)"
      (pins J9-8)
    )
    (net "unconnected-(J9-Pad9)"
      (pins J9-9)
    )
    (net "unconnected-(J9-Pad10)"
      (pins J9-10)
    )
    (net "unconnected-(J9-Pad11)"
      (pins J9-11)
    )
    (net "unconnected-(J9-Pad12)"
      (pins J9-12)
    )
    (net "unconnected-(J9-Pad13)"
      (pins J9-13)
    )
    (net "unconnected-(J9-Pad14)"
      (pins J9-14)
    )
    (net "unconnected-(J9-Pad15)"
      (pins J9-15)
    )
    (net "unconnected-(J9-Pad16)"
      (pins J9-16)
    )
    (net "unconnected-(J9-Pad17)"
      (pins J9-17)
    )
    (net "unconnected-(J9-Pad18)"
      (pins J9-18)
    )
    (net "unconnected-(J9-Pad19)"
      (pins J9-19)
    )
    (net "unconnected-(J9-Pad20)"
      (pins J9-20)
    )
    (net "unconnected-(J10-Pad1)"
      (pins J10-1)
    )
    (net "unconnected-(J10-Pad2)"
      (pins J10-2)
    )
    (net "unconnected-(J10-Pad3)"
      (pins J10-3)
    )
    (net "unconnected-(J10-Pad4)"
      (pins J10-4)
    )
    (net "unconnected-(J10-Pad5)"
      (pins J10-5)
    )
    (net "unconnected-(J10-Pad6)"
      (pins J10-6)
    )
    (net "unconnected-(J10-Pad7)"
      (pins J10-7)
    )
    (net "unconnected-(J10-Pad8)"
      (pins J10-8)
    )
    (net "unconnected-(J10-Pad9)"
      (pins J10-9)
    )
    (net "unconnected-(J10-Pad10)"
      (pins J10-10)
    )
    (net "unconnected-(J10-Pad11)"
      (pins J10-11)
    )
    (net "unconnected-(J10-Pad12)"
      (pins J10-12)
    )
    (net "unconnected-(J10-Pad13)"
      (pins J10-13)
    )
    (net "unconnected-(J10-Pad14)"
      (pins J10-14)
    )
    (net "unconnected-(J10-Pad15)"
      (pins J10-15)
    )
    (net "unconnected-(J10-Pad16)"
      (pins J10-16)
    )
    (net "unconnected-(J10-Pad17)"
      (pins J10-17)
    )
    (net "unconnected-(J10-Pad18)"
      (pins J10-18)
    )
    (net "unconnected-(J10-Pad19)"
      (pins J10-19)
    )
    (net "unconnected-(J10-Pad20)"
      (pins J10-20)
    )
    (net IEO_CTC1
      (pins RN2-7 U7-16 U9-7 U13-12)
    )
    (net /bus/E
      (pins P1-4)
    )
    (net "/bus/~{WR}"
      (pins P1-5)
    )
    (net /bus/ST
      (pins P1-6)
    )
    (net /bus/PHI
      (pins P1-8)
    )
    (net "/bus/~{MREQ}"
      (pins P1-9)
    )
    (net "/bus/~{BUSACK}"
      (pins P1-13)
    )
    (net "~{RES_IN}"
      (pins P1-20 J11-1)
    )
    (net /bus/CRUOUT
      (pins P1-16)
    )
    (net /bus/CRUIN
      (pins P1-18)
    )
    (net "/bus/~{NMI}"
      (pins P1-19)
    )
    (net "~{RES_OUT}"
      (pins P1-21 J11-3)
    )
    (net /bus/USER8
      (pins P1-22)
    )
    (net "/bus/~{BUSRQ}"
      (pins P1-23)
    )
    (net /bus/USER7
      (pins P1-24)
    )
    (net /bus/USER6
      (pins P1-26)
    )
    (net "/bus/~{HALT}"
      (pins P1-27)
    )
    (net /bus/USER5
      (pins P1-28)
    )
    (net "/bus/~{RFSH}"
      (pins P1-29)
    )
    (net /bus/USER4
      (pins P1-30)
    )
    (net "/bus/~{EIRQ7}"
      (pins P1-31)
    )
    (net /bus/USER3
      (pins P1-32)
    )
    (net "/bus/~{EIRQ6}"
      (pins P1-33)
    )
    (net /bus/USER2
      (pins P1-34)
    )
    (net "/bus/~{EIRQ5}"
      (pins P1-35)
    )
    (net /bus/USER1
      (pins P1-36)
    )
    (net "/bus/~{EIRQ4}"
      (pins P1-37)
    )
    (net /bus/USER0
      (pins P1-38)
    )
    (net "/bus/~{EIRQ3}"
      (pins P1-39)
    )
    (net "/bus/~{EIRQ2}"
      (pins P1-41)
    )
    (net "/bus/~{EIRQ1}"
      (pins P1-43)
    )
    (net "/bus/~{EIRQ0}"
      (pins P1-45)
    )
    (net "Net-(J11-Pad2)"
      (pins U4-15 J11-2)
    )
    (net /bus/I2C_SCL
      (pins P1-47)
    )
    (net /bus/A15
      (pins P2-3)
    )
    (net /bus/A31
      (pins P2-4)
    )
    (net /bus/A14
      (pins P2-5)
    )
    (net /bus/A30
      (pins P2-6)
    )
    (net /bus/A13
      (pins P2-7)
    )
    (net /bus/A29
      (pins P2-8)
    )
    (net /bus/A12
      (pins P2-9)
    )
    (net /bus/A28
      (pins P2-10)
    )
    (net /bus/A11
      (pins P2-11)
    )
    (net /bus/A27
      (pins P2-12)
    )
    (net /bus/A10
      (pins P2-13)
    )
    (net /bus/A26
      (pins P2-14)
    )
    (net /bus/A9
      (pins P2-15)
    )
    (net /bus/A25
      (pins P2-16)
    )
    (net /bus/A8
      (pins P2-17)
    )
    (net /bus/A24
      (pins P2-18)
    )
    (net /bus/A23
      (pins P2-22)
    )
    (net /bus/A22
      (pins P2-24)
    )
    (net /bus/A21
      (pins P2-26)
    )
    (net /bus/A20
      (pins P2-28)
    )
    (net /bus/A19
      (pins P2-30)
    )
    (net /bus/A18
      (pins P2-32)
    )
    (net /bus/A17
      (pins P2-34)
    )
    (net /bus/A16
      (pins P2-36)
    )
    (net /bus/IC3
      (pins P2-39)
    )
    (net "/bus/~{TEND1}"
      (pins P2-40)
    )
    (net /bus/IC2
      (pins P2-41)
    )
    (net "/bus/~{DREQ1}"
      (pins P2-42)
    )
    (net /bus/IC1
      (pins P2-43)
    )
    (net "/bus/~{TEND0}"
      (pins P2-44)
    )
    (net /bus/IC0
      (pins P2-45)
    )
    (net "/bus/~{DREQ0}"
      (pins P2-46)
    )
    (net /bus/AUXCLK1
      (pins P2-47)
    )
    (net /bus/AUXCLK0
      (pins P2-48)
    )
    (net /bus/D15
      (pins P3-3)
    )
    (net /bus/D31
      (pins P3-4)
    )
    (net /bus/D14
      (pins P3-5)
    )
    (net /bus/D30
      (pins P3-6)
    )
    (net /bus/D13
      (pins P3-7)
    )
    (net /bus/D29
      (pins P3-8)
    )
    (net /bus/D12
      (pins P3-9)
    )
    (net /bus/D28
      (pins P3-10)
    )
    (net /bus/D11
      (pins P3-11)
    )
    (net /bus/D27
      (pins P3-12)
    )
    (net /bus/D10
      (pins P3-13)
    )
    (net /bus/D26
      (pins P3-14)
    )
    (net /bus/D9
      (pins P3-15)
    )
    (net /bus/D25
      (pins P3-16)
    )
    (net /bus/D8
      (pins P3-17)
    )
    (net /bus/D24
      (pins P3-18)
    )
    (net /bus/D23
      (pins P3-20)
    )
    (net /bus/D22
      (pins P3-22)
    )
    (net /bus/D21
      (pins P3-24)
    )
    (net /bus/D20
      (pins P3-26)
    )
    (net /bus/D19
      (pins P3-28)
    )
    (net /bus/D18
      (pins P3-30)
    )
    (net /bus/D17
      (pins P3-32)
    )
    (net /bus/D16
      (pins P3-34)
    )
    (net "/bus/~{BUSERR}"
      (pins P3-35)
    )
    (net /bus/UDS
      (pins P3-36)
    )
    (net "/bus/~{VPA}"
      (pins P3-37)
    )
    (net /bus/LDS
      (pins P3-38)
    )
    (net "/bus/~{VMA}"
      (pins P3-39)
    )
    (net /bus/S2
      (pins P3-40)
    )
    (net "/bus/~{BHE}"
      (pins P3-41)
    )
    (net /bus/S1
      (pins P3-42)
    )
    (net /bus/IPL2
      (pins P3-43)
    )
    (net /bus/S0
      (pins P3-44)
    )
    (net /bus/IPL1
      (pins P3-45)
    )
    (net /bus/AUXCLK3
      (pins P3-46)
    )
    (net /bus/IPL0
      (pins P3-47)
    )
    (net /bus/AUXCLK2
      (pins P3-48)
    )
    (net IEO_PIO1
      (pins RN2-8 U14-28 U18-26 U13-4)
    )
    (net "unconnected-(RN3-Pad6)"
      (pins RN3-6)
    )
    (net "unconnected-(RN3-Pad7)"
      (pins RN3-7)
    )
    (net "unconnected-(RN3-Pad8)"
      (pins RN3-8)
    )
    (net "unconnected-(RN3-Pad9)"
      (pins RN3-9)
    )
    (net "unconnected-(RN4-Pad8)"
      (pins RN4-8)
    )
    (net "unconnected-(RN4-Pad9)"
      (pins RN4-9)
    )
    (net "unconnected-(U1-Pad1)"
      (pins U1-1)
    )
    (net "unconnected-(U1-Pad14)"
      (pins U1-14)
    )
    (net "unconnected-(U1-Pad15)"
      (pins U1-15)
    )
    (net "unconnected-(U1-Pad16)"
      (pins U1-16)
    )
    (net "unconnected-(U6-Pad3)"
      (pins U6-3)
    )
    (net "unconnected-(U6-Pad6)"
      (pins U6-6)
    )
    (net "unconnected-(U6-Pad8)"
      (pins U6-8)
    )
    (net "unconnected-(U6-Pad11)"
      (pins U6-11)
    )
    (net "/CTC-INT/2CTC_ZC1"
      (pins U6-12)
    )
    (net "/CTC-INT/2CTC_ZC2"
      (pins U6-13)
    )
    (net "unconnected-(U6-Pad15)"
      (pins U6-15)
    )
    (net "unconnected-(U6-Pad17)"
      (pins U6-17)
    )
    (net "unconnected-(U6-Pad18)"
      (pins U6-18)
    )
    (net "unconnected-(U6-Pad20)"
      (pins U6-20)
    )
    (net "unconnected-(U6-Pad23)"
      (pins U6-23)
    )
    (net "unconnected-(U6-Pad28)"
      (pins U6-28)
    )
    (net "unconnected-(U6-Pad30)"
      (pins U6-30)
    )
    (net "unconnected-(U6-Pad34)"
      (pins U6-34)
    )
    (net "unconnected-(U6-Pad36)"
      (pins U6-36)
    )
    (net "unconnected-(U6-Pad38)"
      (pins U6-38)
    )
    (net "unconnected-(U6-Pad39)"
      (pins U6-39)
    )
    (net "unconnected-(U6-Pad40)"
      (pins U6-40)
    )
    (net "unconnected-(U7-Pad3)"
      (pins U7-3)
    )
    (net "unconnected-(U7-Pad6)"
      (pins U7-6)
    )
    (net "unconnected-(U7-Pad8)"
      (pins U7-8)
    )
    (net "unconnected-(U7-Pad11)"
      (pins U7-11)
    )
    (net "unconnected-(U7-Pad15)"
      (pins U7-15)
    )
    (net "unconnected-(U7-Pad17)"
      (pins U7-17)
    )
    (net "unconnected-(U7-Pad18)"
      (pins U7-18)
    )
    (net "unconnected-(U7-Pad20)"
      (pins U7-20)
    )
    (net "unconnected-(U7-Pad23)"
      (pins U7-23)
    )
    (net "unconnected-(U7-Pad28)"
      (pins U7-28)
    )
    (net "unconnected-(U7-Pad30)"
      (pins U7-30)
    )
    (net "unconnected-(U7-Pad34)"
      (pins U7-34)
    )
    (net "unconnected-(U7-Pad36)"
      (pins U7-36)
    )
    (net "unconnected-(U7-Pad38)"
      (pins U7-38)
    )
    (net "unconnected-(U7-Pad39)"
      (pins U7-39)
    )
    (net "unconnected-(U7-Pad40)"
      (pins U7-40)
    )
    (net "unconnected-(U8-Pad2)"
      (pins U8-2)
    )
    (net "unconnected-(U8-Pad3)"
      (pins U8-3)
    )
    (net "unconnected-(U8-Pad5)"
      (pins U8-5)
    )
    (net "unconnected-(U8-Pad6)"
      (pins U8-6)
    )
    (net "unconnected-(U8-Pad9)"
      (pins U8-9)
    )
    (net "unconnected-(U8-Pad10)"
      (pins U8-10)
    )
    (net "unconnected-(U8-Pad12)"
      (pins U8-12)
    )
    (net "unconnected-(U8-Pad13)"
      (pins U8-13)
    )
    (net "unconnected-(U9-Pad17)"
      (pins U9-17)
    )
    (net "unconnected-(U9-Pad28)"
      (pins U9-28)
    )
    (net "unconnected-(U9-Pad29)"
      (pins U9-29)
    )
    (net "unconnected-(U14-Pad6)"
      (pins U14-6)
    )
    (net "unconnected-(U14-Pad12)"
      (pins U14-12)
    )
    (net "unconnected-(U14-Pad24)"
      (pins U14-24)
    )
    (net "unconnected-(U14-Pad25)"
      (pins U14-25)
    )
    (net "unconnected-(U15-Pad1)"
      (pins U15-1)
    )
    (net "unconnected-(U15-Pad2)"
      (pins U15-2)
    )
    (net "unconnected-(U15-Pad3)"
      (pins U15-3)
    )
    (net "unconnected-(U15-Pad4)"
      (pins U15-4)
    )
    (net "unconnected-(U15-Pad5)"
      (pins U15-5)
    )
    (net "unconnected-(U15-Pad6)"
      (pins U15-6)
    )
    (net "unconnected-(U15-Pad7)"
      (pins U15-7)
    )
    (net "unconnected-(U15-Pad8)"
      (pins U15-8)
    )
    (net "unconnected-(U15-Pad9)"
      (pins U15-9)
    )
    (net "unconnected-(U15-Pad10)"
      (pins U15-10)
    )
    (net "unconnected-(U15-Pad11)"
      (pins U15-11)
    )
    (net "unconnected-(U15-Pad13)"
      (pins U15-13)
    )
    (net "unconnected-(U15-Pad14)"
      (pins U15-14)
    )
    (net "unconnected-(U15-Pad15)"
      (pins U15-15)
    )
    (net "unconnected-(U15-Pad16)"
      (pins U15-16)
    )
    (net "unconnected-(U15-Pad17)"
      (pins U15-17)
    )
    (net "unconnected-(U15-Pad18)"
      (pins U15-18)
    )
    (net "unconnected-(U15-Pad19)"
      (pins U15-19)
    )
    (net "unconnected-(U15-Pad20)"
      (pins U15-20)
    )
    (net "unconnected-(U15-Pad21)"
      (pins U15-21)
    )
    (net "unconnected-(U15-Pad22)"
      (pins U15-22)
    )
    (net "unconnected-(U15-Pad23)"
      (pins U15-23)
    )
    (net "unconnected-(U17-Pad2)"
      (pins U17-2)
    )
    (net "unconnected-(U17-Pad3)"
      (pins U17-3)
    )
    (net "unconnected-(U17-Pad6)"
      (pins U17-6)
    )
    (net "unconnected-(U17-Pad12)"
      (pins U17-12)
    )
    (net "unconnected-(U17-Pad13)"
      (pins U17-13)
    )
    (net "unconnected-(U18-Pad6)"
      (pins U18-6)
    )
    (net "unconnected-(U18-Pad12)"
      (pins U18-12)
    )
    (net "unconnected-(U18-Pad24)"
      (pins U18-24)
    )
    (net "unconnected-(U18-Pad25)"
      (pins U18-25)
    )
    (net "unconnected-(U20-Pad3)"
      (pins U20-3)
    )
    (net "unconnected-(U20-Pad4)"
      (pins U20-4)
    )
    (net "unconnected-(U20-Pad5)"
      (pins U20-5)
    )
    (net "unconnected-(U20-Pad6)"
      (pins U20-6)
    )
    (net "unconnected-(U20-Pad8)"
      (pins U20-8)
    )
    (net "unconnected-(U20-Pad9)"
      (pins U20-9)
    )
    (net "unconnected-(U20-Pad10)"
      (pins U20-10)
    )
    (net "unconnected-(U20-Pad11)"
      (pins U20-11)
    )
    (net "unconnected-(U20-Pad12)"
      (pins U20-12)
    )
    (net "unconnected-(U20-Pad13)"
      (pins U20-13)
    )
    (net "unconnected-(U21-Pad1)"
      (pins U21-1)
    )
    (net "unconnected-(U21-Pad6)"
      (pins U21-6)
    )
    (net "unconnected-(U21-Pad7)"
      (pins U21-7)
    )
    (net "unconnected-(U21-Pad8)"
      (pins U21-8)
    )
    (net "unconnected-(U21-Pad9)"
      (pins U21-9)
    )
    (net "unconnected-(U21-Pad11)"
      (pins U21-11)
    )
    (net "unconnected-(U21-Pad12)"
      (pins U21-12)
    )
    (net "unconnected-(U21-Pad13)"
      (pins U21-13)
    )
    (net "unconnected-(U21-Pad14)"
      (pins U21-14)
    )
    (net "unconnected-(U21-Pad15)"
      (pins U21-15)
    )
    (net "unconnected-(X1-Pad23)"
      (pins X1-23)
    )
    (net "unconnected-(X1-Pad24)"
      (pins X1-24)
    )
    (net "unconnected-(X2-Pad23)"
      (pins X2-23)
    )
    (net "unconnected-(X2-Pad24)"
      (pins X2-24)
    )
    (net "unconnected-(X3-Pad1)"
      (pins X3-1)
    )
    (net "unconnected-(X3-Pad2)"
      (pins X3-2)
    )
    (net "unconnected-(X3-Pad8)"
      (pins X3-8)
    )
    (net "unconnected-(X3-Pad10)"
      (pins X3-10)
    )
    (net "unconnected-(X5-Pad1)"
      (pins X5-1)
    )
    (net "unconnected-(X5-Pad2)"
      (pins X5-2)
    )
    (net "unconnected-(X7-Pad1)"
      (pins X7-1)
    )
    (net "unconnected-(X7-Pad2)"
      (pins X7-2)
    )
    (net "unconnected-(X7-Pad8)"
      (pins X7-8)
    )
    (net "unconnected-(X7-Pad10)"
      (pins X7-10)
    )
    (net /bus/I2C_SDA
      (pins P1-48)
    )
    (class kicad_default
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class Power +12V -12V GND VCC
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 1000)
        (clearance 200.1)
      )
    )
    (class SIO4 "/CTC-SIO/GND-SIO4" "/CTC-SIO/VCC-SIO4"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 700)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
