#--- source.hlsl
RWStructuredBuffer<uint> _participant_bit : register(u0);
RWStructuredBuffer<uint> _wave_op_index : register(u1);

[numthreads(64, 1, 1)]
void main(uint3 tid : SV_DispatchThreadID) {
  uint result = 0;
  uint counter0 = 0;
  while ((counter0 < 3)) {
    counter0 = (counter0 + 1);
    if (((WaveGetLaneIndex() & 1) == 1)) {
      result = (result + WaveActiveMin(WaveGetLaneIndex()));
      uint temp = 0;
      InterlockedAdd(_wave_op_index[0], 3, temp);
      _participant_bit[temp] = ((15 << 6) | (counter0 << 4));
      uint4 ballot = WaveActiveBallot(1);
      _participant_bit[(temp + 1)] = ballot.x;
      _participant_bit[(temp + 2)] = ballot.y;
    }
    for (uint i1 = 0; (i1 < 2); i1 = (i1 + 1)) {
      if (((WaveGetLaneIndex() & 1) == 0)) {
        result = (result + WaveActiveMin(WaveGetLaneIndex()));
        uint temp = 0;
        InterlockedAdd(_wave_op_index[0], 3, temp);
        _participant_bit[temp] = (((32 << 6) | (counter0 << 4)) | (i1 << 2));
        uint4 ballot = WaveActiveBallot(1);
        _participant_bit[(temp + 1)] = ballot.x;
        _participant_bit[(temp + 2)] = ballot.y;
      }
      switch ((WaveGetLaneIndex() % 4)) {
      case 0: {
          if ((WaveGetLaneIndex() < 8)) {
            result = (result + WaveActiveSum(1));
            uint temp = 0;
            InterlockedAdd(_wave_op_index[0], 3, temp);
            _participant_bit[temp] = (((42 << 6) | (counter0 << 4)) | (i1 << 2));
            uint4 ballot = WaveActiveBallot(1);
            _participant_bit[(temp + 1)] = ballot.x;
            _participant_bit[(temp + 2)] = ballot.y;
          }
        }
      case 1: {
          if (((WaveGetLaneIndex() % 2) == 0)) {
            result = (result + WaveActiveSum(2));
            uint temp = 0;
            InterlockedAdd(_wave_op_index[0], 3, temp);
            _participant_bit[temp] = (((51 << 6) | (counter0 << 4)) | (i1 << 2));
            uint4 ballot = WaveActiveBallot(1);
            _participant_bit[(temp + 1)] = ballot.x;
            _participant_bit[(temp + 2)] = ballot.y;
          }
          break;
        }
      case 2: {
          if (true) {
            result = (result + WaveActiveSum(3));
            uint temp = 0;
            InterlockedAdd(_wave_op_index[0], 3, temp);
            _participant_bit[temp] = (((56 << 6) | (counter0 << 4)) | (i1 << 2));
            uint4 ballot = WaveActiveBallot(1);
            _participant_bit[(temp + 1)] = ballot.x;
            _participant_bit[(temp + 2)] = ballot.y;
          }
          break;
        }
      case 3: {
          if ((WaveGetLaneIndex() < 20)) {
            result = (result + WaveActiveSum(4));
            uint temp = 0;
            InterlockedAdd(_wave_op_index[0], 3, temp);
            _participant_bit[temp] = (((63 << 6) | (counter0 << 4)) | (i1 << 2));
            uint4 ballot = WaveActiveBallot(1);
            _participant_bit[(temp + 1)] = ballot.x;
            _participant_bit[(temp + 2)] = ballot.y;
          }
          break;
        }
      }
    }
  }
}

#--- pipeline.yaml
---
Shaders:
  - Stage: Compute
    Entry: main
    DispatchSize: [1, 1, 1]  # Single dispatch for 64 threads
Buffers:
  - Name: _participant_bit
    Format: UInt32
    Stride: 4
    Fill: 0
    Size: 1566
  - Name: expected_bit_patterns
    Format: UInt32
    Stride: 4
    Data: [976, 2863311530, 2863311530, 976, 2863311530, 2863311530, 976, 2863311530, 2863311530, 976, 2863311530, 2863311530, 976, 2863311530, 2863311530, 976, 2863311530, 2863311530, 976, 2863311530, 2863311530, 976, 2863311530, 2863311530, 976, 2863311530, 2863311530, 976, 2863311530, 2863311530, 976, 2863311530, 2863311530, 976, 2863311530, 2863311530, 976, 2863311530, 2863311530, 976, 2863311530, 2863311530, 976, 2863311530, 2863311530, 976, 2863311530, 2863311530, 976, 2863311530, 2863311530, 976, 2863311530, 2863311530, 976, 2863311530, 2863311530, 976, 2863311530, 2863311530, 976, 2863311530, 2863311530, 976, 2863311530, 2863311530, 976, 2863311530, 2863311530, 976, 2863311530, 2863311530, 976, 2863311530, 2863311530, 976, 2863311530, 2863311530, 976, 2863311530, 2863311530, 976, 2863311530, 2863311530, 976, 2863311530, 2863311530, 976, 2863311530, 2863311530, 976, 2863311530, 2863311530, 976, 2863311530, 2863311530, 992, 2863311530, 2863311530, 992, 2863311530, 2863311530, 992, 2863311530, 2863311530, 992, 2863311530, 2863311530, 992, 2863311530, 2863311530, 992, 2863311530, 2863311530, 992, 2863311530, 2863311530, 992, 2863311530, 2863311530, 992, 2863311530, 2863311530, 992, 2863311530, 2863311530, 992, 2863311530, 2863311530, 992, 2863311530, 2863311530, 992, 2863311530, 2863311530, 992, 2863311530, 2863311530, 992, 2863311530, 2863311530, 992, 2863311530, 2863311530, 992, 2863311530, 2863311530, 992, 2863311530, 2863311530, 992, 2863311530, 2863311530, 992, 2863311530, 2863311530, 992, 2863311530, 2863311530, 992, 2863311530, 2863311530, 992, 2863311530, 2863311530, 992, 2863311530, 2863311530, 992, 2863311530, 2863311530, 992, 2863311530, 2863311530, 992, 2863311530, 2863311530, 992, 2863311530, 2863311530, 992, 2863311530, 2863311530, 992, 2863311530, 2863311530, 992, 2863311530, 2863311530, 992, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 1008, 2863311530, 2863311530, 2064, 1431655765, 1431655765, 2064, 1431655765, 1431655765, 2064, 1431655765, 1431655765, 2064, 1431655765, 1431655765, 2064, 1431655765, 1431655765, 2064, 1431655765, 1431655765, 2064, 1431655765, 1431655765, 2064, 1431655765, 1431655765, 2064, 1431655765, 1431655765, 2064, 1431655765, 1431655765, 2064, 1431655765, 1431655765, 2064, 1431655765, 1431655765, 2064, 1431655765, 1431655765, 2064, 1431655765, 1431655765, 2064, 1431655765, 1431655765, 2064, 1431655765, 1431655765, 2064, 1431655765, 1431655765, 2064, 1431655765, 1431655765, 2064, 1431655765, 1431655765, 2064, 1431655765, 1431655765, 2064, 1431655765, 1431655765, 2064, 1431655765, 1431655765, 2064, 1431655765, 1431655765, 2064, 1431655765, 1431655765, 2064, 1431655765, 1431655765, 2064, 1431655765, 1431655765, 2064, 1431655765, 1431655765, 2064, 1431655765, 1431655765, 2064, 1431655765, 1431655765, 2064, 1431655765, 1431655765, 2064, 1431655765, 1431655765, 2064, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2068, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2080, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2084, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2096, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2100, 1431655765, 1431655765, 2704, 17, 0, 2704, 17, 0, 2708, 17, 0, 2708, 17, 0, 2720, 17, 0, 2720, 17, 0, 2724, 17, 0, 2724, 17, 0, 2736, 17, 0, 2736, 17, 0, 2740, 17, 0, 2740, 17, 0, 3280, 286331153, 286331153, 3280, 286331153, 286331153, 3280, 286331153, 286331153, 3280, 286331153, 286331153, 3280, 286331153, 286331153, 3280, 286331153, 286331153, 3280, 286331153, 286331153, 3280, 286331153, 286331153, 3280, 286331153, 286331153, 3280, 286331153, 286331153, 3280, 286331153, 286331153, 3280, 286331153, 286331153, 3280, 286331153, 286331153, 3280, 286331153, 286331153, 3280, 286331153, 286331153, 3280, 286331153, 286331153, 3284, 286331153, 286331153, 3284, 286331153, 286331153, 3284, 286331153, 286331153, 3284, 286331153, 286331153, 3284, 286331153, 286331153, 3284, 286331153, 286331153, 3284, 286331153, 286331153, 3284, 286331153, 286331153, 3284, 286331153, 286331153, 3284, 286331153, 286331153, 3284, 286331153, 286331153, 3284, 286331153, 286331153, 3284, 286331153, 286331153, 3284, 286331153, 286331153, 3284, 286331153, 286331153, 3284, 286331153, 286331153, 3296, 286331153, 286331153, 3296, 286331153, 286331153, 3296, 286331153, 286331153, 3296, 286331153, 286331153, 3296, 286331153, 286331153, 3296, 286331153, 286331153, 3296, 286331153, 286331153, 3296, 286331153, 286331153, 3296, 286331153, 286331153, 3296, 286331153, 286331153, 3296, 286331153, 286331153, 3296, 286331153, 286331153, 3296, 286331153, 286331153, 3296, 286331153, 286331153, 3296, 286331153, 286331153, 3296, 286331153, 286331153, 3300, 286331153, 286331153, 3300, 286331153, 286331153, 3300, 286331153, 286331153, 3300, 286331153, 286331153, 3300, 286331153, 286331153, 3300, 286331153, 286331153, 3300, 286331153, 286331153, 3300, 286331153, 286331153, 3300, 286331153, 286331153, 3300, 286331153, 286331153, 3300, 286331153, 286331153, 3300, 286331153, 286331153, 3300, 286331153, 286331153, 3300, 286331153, 286331153, 3300, 286331153, 286331153, 3300, 286331153, 286331153, 3312, 286331153, 286331153, 3312, 286331153, 286331153, 3312, 286331153, 286331153, 3312, 286331153, 286331153, 3312, 286331153, 286331153, 3312, 286331153, 286331153, 3312, 286331153, 286331153, 3312, 286331153, 286331153, 3312, 286331153, 286331153, 3312, 286331153, 286331153, 3312, 286331153, 286331153, 3312, 286331153, 286331153, 3312, 286331153, 286331153, 3312, 286331153, 286331153, 3312, 286331153, 286331153, 3312, 286331153, 286331153, 3316, 286331153, 286331153, 3316, 286331153, 286331153, 3316, 286331153, 286331153, 3316, 286331153, 286331153, 3316, 286331153, 286331153, 3316, 286331153, 286331153, 3316, 286331153, 286331153, 3316, 286331153, 286331153, 3316, 286331153, 286331153, 3316, 286331153, 286331153, 3316, 286331153, 286331153, 3316, 286331153, 286331153, 3316, 286331153, 286331153, 3316, 286331153, 286331153, 3316, 286331153, 286331153, 3316, 286331153, 286331153, 3600, 1145324612, 1145324612, 3600, 1145324612, 1145324612, 3600, 1145324612, 1145324612, 3600, 1145324612, 1145324612, 3600, 1145324612, 1145324612, 3600, 1145324612, 1145324612, 3600, 1145324612, 1145324612, 3600, 1145324612, 1145324612, 3600, 1145324612, 1145324612, 3600, 1145324612, 1145324612, 3600, 1145324612, 1145324612, 3600, 1145324612, 1145324612, 3600, 1145324612, 1145324612, 3600, 1145324612, 1145324612, 3600, 1145324612, 1145324612, 3600, 1145324612, 1145324612, 3604, 1145324612, 1145324612, 3604, 1145324612, 1145324612, 3604, 1145324612, 1145324612, 3604, 1145324612, 1145324612, 3604, 1145324612, 1145324612, 3604, 1145324612, 1145324612, 3604, 1145324612, 1145324612, 3604, 1145324612, 1145324612, 3604, 1145324612, 1145324612, 3604, 1145324612, 1145324612, 3604, 1145324612, 1145324612, 3604, 1145324612, 1145324612, 3604, 1145324612, 1145324612, 3604, 1145324612, 1145324612, 3604, 1145324612, 1145324612, 3604, 1145324612, 1145324612, 3616, 1145324612, 1145324612, 3616, 1145324612, 1145324612, 3616, 1145324612, 1145324612, 3616, 1145324612, 1145324612, 3616, 1145324612, 1145324612, 3616, 1145324612, 1145324612, 3616, 1145324612, 1145324612, 3616, 1145324612, 1145324612, 3616, 1145324612, 1145324612, 3616, 1145324612, 1145324612, 3616, 1145324612, 1145324612, 3616, 1145324612, 1145324612, 3616, 1145324612, 1145324612, 3616, 1145324612, 1145324612, 3616, 1145324612, 1145324612, 3616, 1145324612, 1145324612, 3620, 1145324612, 1145324612, 3620, 1145324612, 1145324612, 3620, 1145324612, 1145324612, 3620, 1145324612, 1145324612, 3620, 1145324612, 1145324612, 3620, 1145324612, 1145324612, 3620, 1145324612, 1145324612, 3620, 1145324612, 1145324612, 3620, 1145324612, 1145324612, 3620, 1145324612, 1145324612, 3620, 1145324612, 1145324612, 3620, 1145324612, 1145324612, 3620, 1145324612, 1145324612, 3620, 1145324612, 1145324612, 3620, 1145324612, 1145324612, 3620, 1145324612, 1145324612, 3632, 1145324612, 1145324612, 3632, 1145324612, 1145324612, 3632, 1145324612, 1145324612, 3632, 1145324612, 1145324612, 3632, 1145324612, 1145324612, 3632, 1145324612, 1145324612, 3632, 1145324612, 1145324612, 3632, 1145324612, 1145324612, 3632, 1145324612, 1145324612, 3632, 1145324612, 1145324612, 3632, 1145324612, 1145324612, 3632, 1145324612, 1145324612, 3632, 1145324612, 1145324612, 3632, 1145324612, 1145324612, 3632, 1145324612, 1145324612, 3632, 1145324612, 1145324612, 3636, 1145324612, 1145324612, 3636, 1145324612, 1145324612, 3636, 1145324612, 1145324612, 3636, 1145324612, 1145324612, 3636, 1145324612, 1145324612, 3636, 1145324612, 1145324612, 3636, 1145324612, 1145324612, 3636, 1145324612, 1145324612, 3636, 1145324612, 1145324612, 3636, 1145324612, 1145324612, 3636, 1145324612, 1145324612, 3636, 1145324612, 1145324612, 3636, 1145324612, 1145324612, 3636, 1145324612, 1145324612, 3636, 1145324612, 1145324612, 3636, 1145324612, 1145324612, 4048, 559240, 0, 4048, 559240, 0, 4048, 559240, 0, 4048, 559240, 0, 4048, 559240, 0, 4052, 559240, 0, 4052, 559240, 0, 4052, 559240, 0, 4052, 559240, 0, 4052, 559240, 0, 4064, 559240, 0, 4064, 559240, 0, 4064, 559240, 0, 4064, 559240, 0, 4064, 559240, 0, 4068, 559240, 0, 4068, 559240, 0, 4068, 559240, 0, 4068, 559240, 0, 4068, 559240, 0, 4080, 559240, 0, 4080, 559240, 0, 4080, 559240, 0, 4080, 559240, 0, 4080, 559240, 0, 4084, 559240, 0, 4084, 559240, 0, 4084, 559240, 0, 4084, 559240, 0, 4084, 559240, 0]
  - Name: _wave_op_index
    Format: UInt32
    Stride: 4
    Data: [0]
Results:
  - Result: BitTrackingValidation
    Rule: BufferParticipantPattern
    GroupSize: 3
    Actual: _participant_bit
    Expected: expected_bit_patterns
DescriptorSets:
  - Resources:
    - Name: _participant_bit
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 0
        Space: 0
      VulkanBinding:
        Binding: 0
    - Name: _wave_op_index
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 1
        Space: 0
      VulkanBinding:
        Binding: 1
...
#--- end

# RUN: split-file %s %t
# RUN: %dxc_target -T cs_6_0 -Fo %t.o %t/source.hlsl
# RUN: %offloader %t/pipeline.yaml %t.o
