# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.srcs/sources_1/bd/audio_system/ip/audio_system_axi_ic_gp0_imp_xbar_0/audio_system_axi_ic_gp0_imp_xbar_0.xci
# IP: The module: 'audio_system_axi_ic_gp0_imp_xbar_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ip/audio_system_axi_ic_gp0_imp_xbar_0/audio_system_axi_ic_gp0_imp_xbar_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'audio_system_axi_ic_gp0_imp_xbar_0'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# IP: d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.srcs/sources_1/bd/audio_system/ip/audio_system_axi_ic_gp0_imp_xbar_0/audio_system_axi_ic_gp0_imp_xbar_0.xci
# IP: The module: 'audio_system_axi_ic_gp0_imp_xbar_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ip/audio_system_axi_ic_gp0_imp_xbar_0/audio_system_axi_ic_gp0_imp_xbar_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'audio_system_axi_ic_gp0_imp_xbar_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet
