// Seed: 4030262420
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1
    , id_12,
    output tri0 id_2,
    input tri1 id_3,
    output tri0 id_4,
    output tri0 id_5
    , id_13,
    input tri id_6,
    output supply1 id_7,
    input tri0 id_8,
    input wire id_9,
    input wire id_10
);
  wire id_14;
  module_0 modCall_1 (id_13);
  wire id_15;
  pmos (1'b0);
  nor primCall (id_2, id_0, id_13, id_9, id_12, id_1, id_10, id_14);
  wire id_16, id_17;
  assign id_15 = id_16;
endmodule
