{
  "design": {
    "design_info": {
      "boundary_crc": "0x84E9D0B8C7F64137",
      "device": "xc7a200tfbg484-2",
      "name": "shell",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "xdma": "",
      "pcie_refclk_buf": "",
      "axi_hbicap": "",
      "smartconnect_ctrl": "",
      "smartconnect_dma": "",
      "mgmt_ram": "",
      "mgmt_ram_bram": "",
      "debug_bridge": "",
      "ctrl_firewall": "",
      "dma_firewall": "",
      "sys_refclk_buf": "",
      "dfx_decoupler": "",
      "inv_decouple_status": "",
      "shell_resetn": ""
    },
    "interface_ports": {
      "pcie_mgt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0",
        "port_maps": {
          "rxn": {
            "physical_name": "pcie_mgt_rxn",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "rxp": {
            "physical_name": "pcie_mgt_rxp",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "txn": {
            "physical_name": "pcie_mgt_txn",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "txp": {
            "physical_name": "pcie_mgt_txp",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "pcie_refclk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "pcie_refclk_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "pcie_refclk_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "bscan": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:bscan:1.0",
        "vlnv": "xilinx.com:interface:bscan_rtl:1.0",
        "port_maps": {
          "BSCANID_EN": {
            "physical_name": "bscan_bscanid_en",
            "direction": "O"
          },
          "CAPTURE": {
            "physical_name": "bscan_capture",
            "direction": "O"
          },
          "DRCK": {
            "physical_name": "bscan_drck",
            "direction": "O"
          },
          "RESET": {
            "physical_name": "bscan_reset",
            "direction": "O"
          },
          "RUNTEST": {
            "physical_name": "bscan_runtest",
            "direction": "O"
          },
          "SEL": {
            "physical_name": "bscan_sel",
            "direction": "O"
          },
          "SHIFT": {
            "physical_name": "bscan_shift",
            "direction": "O"
          },
          "TCK": {
            "physical_name": "bscan_tck",
            "direction": "O"
          },
          "TDI": {
            "physical_name": "bscan_tdi",
            "direction": "O"
          },
          "TDO": {
            "physical_name": "bscan_tdo",
            "direction": "I"
          },
          "TMS": {
            "physical_name": "bscan_tms",
            "direction": "O"
          },
          "UPDATE": {
            "physical_name": "bscan_update",
            "direction": "O"
          }
        }
      },
      "shell_axi_dma": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "CLK_DOMAIN": {
            "value": "shell_xdma_0_axi_aclk",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "128"
          },
          "FREQ_HZ": {
            "value": "125000000",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "user_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "32"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "ip_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1",
            "value_src": "default_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          }
        },
        "memory_map_ref": "shell_axi_dma",
        "port_maps": {
          "ARADDR": {
            "physical_name": "shell_axi_dma_araddr",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "shell_axi_dma_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "shell_axi_dma_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "shell_axi_dma_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "shell_axi_dma_arlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "shell_axi_dma_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "shell_axi_dma_arqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "shell_axi_dma_arready",
            "direction": "I"
          },
          "ARSIZE": {
            "physical_name": "shell_axi_dma_arsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "shell_axi_dma_arvalid",
            "direction": "O"
          },
          "AWADDR": {
            "physical_name": "shell_axi_dma_awaddr",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "shell_axi_dma_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "shell_axi_dma_awcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "shell_axi_dma_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "shell_axi_dma_awlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "shell_axi_dma_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "shell_axi_dma_awqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "shell_axi_dma_awready",
            "direction": "I"
          },
          "AWSIZE": {
            "physical_name": "shell_axi_dma_awsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "shell_axi_dma_awvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "shell_axi_dma_bready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "shell_axi_dma_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "shell_axi_dma_bvalid",
            "direction": "I"
          },
          "RDATA": {
            "physical_name": "shell_axi_dma_rdata",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "shell_axi_dma_rlast",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "shell_axi_dma_rready",
            "direction": "O"
          },
          "RRESP": {
            "physical_name": "shell_axi_dma_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "shell_axi_dma_rvalid",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "shell_axi_dma_wdata",
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "shell_axi_dma_wlast",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "shell_axi_dma_wready",
            "direction": "I"
          },
          "WSTRB": {
            "physical_name": "shell_axi_dma_wstrb",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "shell_axi_dma_wvalid",
            "direction": "O"
          }
        }
      },
      "shell_axil_ctrl": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "shell_xdma_0_axi_aclk",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "125000000",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "ip_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "memory_map_ref": "shell_axil_ctrl",
        "port_maps": {
          "ARADDR": {
            "physical_name": "shell_axil_ctrl_araddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "shell_axil_ctrl_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "shell_axil_ctrl_arready",
            "direction": "I"
          },
          "ARVALID": {
            "physical_name": "shell_axil_ctrl_arvalid",
            "direction": "O"
          },
          "AWADDR": {
            "physical_name": "shell_axil_ctrl_awaddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "shell_axil_ctrl_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "shell_axil_ctrl_awready",
            "direction": "I"
          },
          "AWVALID": {
            "physical_name": "shell_axil_ctrl_awvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "shell_axil_ctrl_bready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "shell_axil_ctrl_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "shell_axil_ctrl_bvalid",
            "direction": "I"
          },
          "RDATA": {
            "physical_name": "shell_axil_ctrl_rdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "shell_axil_ctrl_rready",
            "direction": "O"
          },
          "RRESP": {
            "physical_name": "shell_axil_ctrl_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "shell_axil_ctrl_rvalid",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "shell_axil_ctrl_wdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "shell_axil_ctrl_wready",
            "direction": "I"
          },
          "WSTRB": {
            "physical_name": "shell_axil_ctrl_wstrb",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "shell_axil_ctrl_wvalid",
            "direction": "O"
          }
        }
      },
      "sys_refclk_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "sys_refclk_0_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "sys_refclk_0_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "pcie_rstn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "shell_axi_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "shell_axi_dma:shell_axil_ctrl"
          },
          "CLK_DOMAIN": {
            "value": "shell_xdma_0_axi_aclk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "125000000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "shell_refclk_0": {
        "type": "clk",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "shell_sys_refclk_buf_0_IBUF_OUT",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "200000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "shell_rstn": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "xdma": {
        "vlnv": "xilinx.com:ip:xdma:4.1",
        "xci_name": "shell_xdma_0",
        "xci_path": "ip/shell_xdma_0/shell_xdma_0.xci",
        "inst_hier_path": "xdma",
        "parameters": {
          "axi_data_width": {
            "value": "128_bit"
          },
          "axilite_master_en": {
            "value": "true"
          },
          "axilite_master_size": {
            "value": "128"
          },
          "cfg_mgmt_if": {
            "value": "false"
          },
          "pf0_Use_Class_Code_Lookup_Assistant": {
            "value": "true"
          },
          "pf0_base_class_menu": {
            "value": "Processors"
          },
          "pf0_device_id": {
            "value": "9038"
          },
          "pf0_sub_class_interface_menu": {
            "value": "Co_processor"
          },
          "pl_link_cap_max_link_speed": {
            "value": "5.0_GT/s"
          },
          "pl_link_cap_max_link_width": {
            "value": "X4"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            }
          },
          "M_AXI_LITE": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI_LITE",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "2"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "16E",
              "width": "64"
            },
            "M_AXI_LITE": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "pcie_refclk_buf": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "shell_pcie_refclk_buf_0",
        "xci_path": "ip/shell_pcie_refclk_buf_0/shell_pcie_refclk_buf_0.xci",
        "inst_hier_path": "pcie_refclk_buf",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      },
      "axi_hbicap": {
        "vlnv": "xilinx.com:ip:axi_hbicap:1.0",
        "xci_name": "shell_axi_hbicap_0",
        "xci_path": "ip/shell_axi_hbicap_0/shell_axi_hbicap_0.xci",
        "inst_hier_path": "axi_hbicap",
        "parameters": {
          "C_INCLUDE_STARTUP": {
            "value": "1"
          },
          "C_OPERATION": {
            "value": "0"
          },
          "C_READ_DELAY": {
            "value": "0"
          },
          "C_READ_FIFO_DEPTH": {
            "value": "64"
          },
          "C_READ_PATH": {
            "value": "0"
          },
          "C_WRITE_FIFO_DEPTH": {
            "value": "512"
          }
        }
      },
      "smartconnect_ctrl": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "shell_smartconnect_ctrl_0",
        "xci_path": "ip/shell_smartconnect_ctrl_0/shell_smartconnect_ctrl_0.xci",
        "inst_hier_path": "smartconnect_ctrl",
        "parameters": {
          "NUM_MI": {
            "value": "6"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI",
              "M04_AXI",
              "M05_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "smartconnect_dma": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "shell_smartconnect_dma_0",
        "xci_path": "ip/shell_smartconnect_dma_0/shell_smartconnect_dma_0.xci",
        "inst_hier_path": "smartconnect_dma",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "mgmt_ram": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "shell_mgmt_ram_0",
        "xci_path": "ip/shell_mgmt_ram_0/shell_mgmt_ram_0.xci",
        "inst_hier_path": "mgmt_ram"
      },
      "mgmt_ram_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "shell_mgmt_ram_bram_0",
        "xci_path": "ip/shell_mgmt_ram_bram_0/shell_mgmt_ram_bram_0.xci",
        "inst_hier_path": "mgmt_ram_bram",
        "parameters": {
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          }
        }
      },
      "debug_bridge": {
        "vlnv": "xilinx.com:ip:debug_bridge:3.0",
        "xci_name": "shell_debug_bridge_0",
        "xci_path": "ip/shell_debug_bridge_0/shell_debug_bridge_0.xci",
        "inst_hier_path": "debug_bridge",
        "parameters": {
          "C_DEBUG_MODE": {
            "value": "7"
          },
          "C_DESIGN_TYPE": {
            "value": "0"
          },
          "C_NUM_BS_MASTER": {
            "value": "1"
          },
          "C_USER_SCAN_CHAIN": {
            "value": "2"
          }
        },
        "interface_ports": {
          "m0_bscan": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:bscan:1.0",
            "vlnv": "xilinx.com:interface:bscan_rtl:1.0"
          }
        }
      },
      "ctrl_firewall": {
        "vlnv": "xilinx.com:ip:axi_firewall:1.2",
        "xci_name": "shell_ctrl_firewall_0",
        "xci_path": "ip/shell_ctrl_firewall_0/shell_ctrl_firewall_0.xci",
        "inst_hier_path": "ctrl_firewall",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "dma_firewall": {
        "vlnv": "xilinx.com:ip:axi_firewall:1.2",
        "xci_name": "shell_dma_firewall_0",
        "xci_path": "ip/shell_dma_firewall_0/shell_dma_firewall_0.xci",
        "inst_hier_path": "dma_firewall",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "DATA_WIDTH": {
            "value": "128"
          },
          "HAS_REGION": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "sys_refclk_buf": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "shell_sys_refclk_buf_0",
        "xci_path": "ip/shell_sys_refclk_buf_0/shell_sys_refclk_buf_0.xci",
        "inst_hier_path": "sys_refclk_buf"
      },
      "dfx_decoupler": {
        "vlnv": "xilinx.com:ip:dfx_decoupler:1.0",
        "xci_name": "shell_dfx_decoupler_0",
        "xci_path": "ip/shell_dfx_decoupler_0/shell_dfx_decoupler_0.xci",
        "inst_hier_path": "dfx_decoupler",
        "parameters": {
          "ALL_PARAMS": {
            "value": "HAS_AXI_LITE 1 HAS_SIGNAL_CONTROL 0"
          }
        },
        "interface_ports": {
          "s_axi_reg": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "s_axi_reg"
          }
        },
        "addressing": {
          "memory_maps": {
            "s_axi_reg": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0",
                  "range": "64K",
                  "width": "16",
                  "usage": "register"
                }
              }
            }
          }
        }
      },
      "inv_decouple_status": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "shell_inv_decouple_status_0",
        "xci_path": "ip/shell_inv_decouple_status_0/shell_inv_decouple_status_0.xci",
        "inst_hier_path": "inv_decouple_status",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "shell_resetn": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "shell_shell_resetn_0",
        "xci_path": "ip/shell_shell_resetn_0/shell_shell_resetn_0.xci",
        "inst_hier_path": "shell_resetn"
      }
    },
    "interface_nets": {
      "CLK_IN_D_0_1": {
        "interface_ports": [
          "pcie_refclk",
          "pcie_refclk_buf/CLK_IN_D"
        ]
      },
      "CLK_IN_D_0_2": {
        "interface_ports": [
          "sys_refclk_0",
          "sys_refclk_buf/CLK_IN_D"
        ]
      },
      "ctrl_firewall_M_AXI": {
        "interface_ports": [
          "shell_axil_ctrl",
          "ctrl_firewall/M_AXI"
        ]
      },
      "debug_bridge_m0_bscan": {
        "interface_ports": [
          "bscan",
          "debug_bridge/m0_bscan"
        ]
      },
      "dma_firewall_M_AXI": {
        "interface_ports": [
          "shell_axi_dma",
          "dma_firewall/M_AXI"
        ]
      },
      "mgmt_ram_BRAM_PORTA": {
        "interface_ports": [
          "mgmt_ram_bram/BRAM_PORTA",
          "mgmt_ram/BRAM_PORTA"
        ]
      },
      "mgmt_ram_BRAM_PORTB": {
        "interface_ports": [
          "mgmt_ram_bram/BRAM_PORTB",
          "mgmt_ram/BRAM_PORTB"
        ]
      },
      "smartconnect_ctrl_M00_AXI": {
        "interface_ports": [
          "smartconnect_ctrl/M00_AXI",
          "dfx_decoupler/s_axi_reg"
        ]
      },
      "smartconnect_ctrl_M01_AXI": {
        "interface_ports": [
          "smartconnect_ctrl/M01_AXI",
          "axi_hbicap/S_AXI_CTRL"
        ]
      },
      "smartconnect_ctrl_M02_AXI": {
        "interface_ports": [
          "smartconnect_ctrl/M02_AXI",
          "mgmt_ram/S_AXI"
        ]
      },
      "smartconnect_ctrl_M03_AXI": {
        "interface_ports": [
          "smartconnect_ctrl/M03_AXI",
          "ctrl_firewall/S_AXI_CTL"
        ]
      },
      "smartconnect_ctrl_M04_AXI": {
        "interface_ports": [
          "smartconnect_ctrl/M04_AXI",
          "ctrl_firewall/S_AXI"
        ]
      },
      "smartconnect_ctrl_M05_AXI": {
        "interface_ports": [
          "smartconnect_ctrl/M05_AXI",
          "dma_firewall/S_AXI_CTL"
        ]
      },
      "smartconnect_dma_M00_AXI": {
        "interface_ports": [
          "smartconnect_dma/M00_AXI",
          "axi_hbicap/S_AXI"
        ]
      },
      "smartconnect_dma_M01_AXI": {
        "interface_ports": [
          "smartconnect_dma/M01_AXI",
          "dma_firewall/S_AXI"
        ]
      },
      "xdma_M_AXI": {
        "interface_ports": [
          "smartconnect_dma/S00_AXI",
          "xdma/M_AXI"
        ]
      },
      "xdma_M_AXI_LITE": {
        "interface_ports": [
          "smartconnect_ctrl/S00_AXI",
          "xdma/M_AXI_LITE"
        ]
      },
      "xdma_pcie_mgt": {
        "interface_ports": [
          "pcie_mgt",
          "xdma/pcie_mgt"
        ]
      }
    },
    "nets": {
      "dfx_decoupler_decouple_status": {
        "ports": [
          "dfx_decoupler/decouple_status",
          "inv_decouple_status/Op1"
        ]
      },
      "inv_decouple_status_Res": {
        "ports": [
          "inv_decouple_status/Res",
          "shell_resetn/ext_reset_in"
        ]
      },
      "shell_resetn_peripheral_aresetn": {
        "ports": [
          "shell_resetn/peripheral_aresetn",
          "shell_rstn"
        ]
      },
      "sys_refclk_buf_IBUF_OUT": {
        "ports": [
          "sys_refclk_buf/IBUF_OUT",
          "shell_refclk_0"
        ]
      },
      "sys_rst_n_0_1": {
        "ports": [
          "pcie_rstn",
          "xdma/sys_rst_n"
        ]
      },
      "util_ds_buf_0_IBUF_OUT": {
        "ports": [
          "pcie_refclk_buf/IBUF_OUT",
          "xdma/sys_clk"
        ]
      },
      "xdma_axi_aclk": {
        "ports": [
          "xdma/axi_aclk",
          "smartconnect_dma/aclk",
          "smartconnect_ctrl/aclk",
          "axi_hbicap/s_axi_mm_aclk",
          "axi_hbicap/s_axi_aclk",
          "mgmt_ram/s_axi_aclk",
          "ctrl_firewall/aclk",
          "shell_axi_clk",
          "dma_firewall/aclk",
          "dfx_decoupler/aclk",
          "shell_resetn/slowest_sync_clk",
          "axi_hbicap/icap_clk"
        ]
      },
      "xdma_axi_aresetn": {
        "ports": [
          "xdma/axi_aresetn",
          "smartconnect_ctrl/aresetn",
          "smartconnect_dma/aresetn",
          "axi_hbicap/s_axi_aresetn",
          "axi_hbicap/s_axi_mm_aresetn",
          "mgmt_ram/s_axi_aresetn",
          "ctrl_firewall/aresetn",
          "dma_firewall/aresetn",
          "dfx_decoupler/s_axi_reg_aresetn"
        ]
      }
    },
    "addressing": {
      "/": {
        "memory_maps": {
          "shell_axi_dma": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "shell_axil_ctrl": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/xdma": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_hbicap_Mem0": {
                "address_block": "/axi_hbicap/S_AXI/Mem0",
                "offset": "0x1000000000000000",
                "range": "1G",
                "offset_base_param": "C_S_AXI_BASEADDR",
                "offset_high_param": "C_S_AXI_HIGHADDR"
              },
              "SEG_shell_axi_dma_Reg": {
                "address_block": "/shell_axi_dma/Reg",
                "offset": "0x0000000000000000",
                "range": "256T"
              }
            }
          },
          "M_AXI_LITE": {
            "segments": {
              "SEG_axi_hbicap_Reg0": {
                "address_block": "/axi_hbicap/S_AXI_CTRL/Reg0",
                "offset": "0x04050000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_ctrl_firewall_Control": {
                "address_block": "/ctrl_firewall/S_AXI_CTL/Control",
                "offset": "0x04070000",
                "range": "64K"
              },
              "SEG_dfx_decoupler_Reg": {
                "address_block": "/dfx_decoupler/s_axi_reg/Reg",
                "offset": "0x04090000",
                "range": "64K"
              },
              "SEG_dma_firewall_Control": {
                "address_block": "/dma_firewall/S_AXI_CTL/Control",
                "offset": "0x04080000",
                "range": "64K"
              },
              "SEG_mgmt_ram_Mem0": {
                "address_block": "/mgmt_ram/S_AXI/Mem0",
                "offset": "0x04060000",
                "range": "8K"
              },
              "SEG_shell_axil_ctrl_Reg": {
                "address_block": "/shell_axil_ctrl/Reg",
                "offset": "0x00000000",
                "range": "64M"
              }
            }
          }
        }
      }
    }
  }
}