$comment
	File created using the following command:
		vcd file lab2part1.msim.vcd -direction
$end
$date
	Wed Aug 10 00:13:55 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module lab2part1_vlg_vec_tst $end
$var reg 4 ! sw1 [3:0] $end
$var reg 4 " sw2 [3:0] $end
$var wire 1 # hex0 [0] $end
$var wire 1 $ hex0 [1] $end
$var wire 1 % hex0 [2] $end
$var wire 1 & hex0 [3] $end
$var wire 1 ' hex0 [4] $end
$var wire 1 ( hex0 [5] $end
$var wire 1 ) hex0 [6] $end
$var wire 1 * hex1 [0] $end
$var wire 1 + hex1 [1] $end
$var wire 1 , hex1 [2] $end
$var wire 1 - hex1 [3] $end
$var wire 1 . hex1 [4] $end
$var wire 1 / hex1 [5] $end
$var wire 1 0 hex1 [6] $end
$var wire 1 1 sampler $end
$scope module i1 $end
$var wire 1 2 gnd $end
$var wire 1 3 vcc $end
$var wire 1 4 unknown $end
$var tri1 1 5 devclrn $end
$var tri1 1 6 devpor $end
$var tri1 1 7 devoe $end
$var wire 1 8 hex0[6]~output_o $end
$var wire 1 9 hex0[5]~output_o $end
$var wire 1 : hex0[4]~output_o $end
$var wire 1 ; hex0[3]~output_o $end
$var wire 1 < hex0[2]~output_o $end
$var wire 1 = hex0[1]~output_o $end
$var wire 1 > hex0[0]~output_o $end
$var wire 1 ? hex1[6]~output_o $end
$var wire 1 @ hex1[5]~output_o $end
$var wire 1 A hex1[4]~output_o $end
$var wire 1 B hex1[3]~output_o $end
$var wire 1 C hex1[2]~output_o $end
$var wire 1 D hex1[1]~output_o $end
$var wire 1 E hex1[0]~output_o $end
$var wire 1 F sw1[1]~input_o $end
$var wire 1 G sw1[0]~input_o $end
$var wire 1 H sw1[2]~input_o $end
$var wire 1 I sw1[3]~input_o $end
$var wire 1 J o0|hex[6]~0_combout $end
$var wire 1 K o0|hex[5]~1_combout $end
$var wire 1 L o0|hex[4]~2_combout $end
$var wire 1 M o0|Equal4~0_combout $end
$var wire 1 N o0|hex[1]~3_combout $end
$var wire 1 O o0|hex[0]~4_combout $end
$var wire 1 P sw2[2]~input_o $end
$var wire 1 Q sw2[1]~input_o $end
$var wire 1 R sw2[0]~input_o $end
$var wire 1 S sw2[3]~input_o $end
$var wire 1 T o1|hex[6]~0_combout $end
$var wire 1 U o1|hex[5]~1_combout $end
$var wire 1 V o1|hex[4]~2_combout $end
$var wire 1 W o1|Equal4~0_combout $end
$var wire 1 X o1|hex[1]~3_combout $end
$var wire 1 Y o1|hex[0]~4_combout $end
$var wire 1 Z o1|hex [0] $end
$var wire 1 [ o1|hex [1] $end
$var wire 1 \ o1|hex [2] $end
$var wire 1 ] o1|hex [3] $end
$var wire 1 ^ o1|hex [4] $end
$var wire 1 _ o1|hex [5] $end
$var wire 1 ` o1|hex [6] $end
$var wire 1 a o0|hex [0] $end
$var wire 1 b o0|hex [1] $end
$var wire 1 c o0|hex [2] $end
$var wire 1 d o0|hex [3] $end
$var wire 1 e o0|hex [4] $end
$var wire 1 f o0|hex [5] $end
$var wire 1 g o0|hex [6] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
1)
0(
0'
0&
0%
0$
0#
10
0/
0.
0-
0,
0+
0*
x1
02
13
x4
15
16
17
18
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
1J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
1T
0U
0V
0W
0X
0Y
z`
z_
z^
0]
z\
z[
zZ
zg
zf
ze
0d
zc
zb
za
$end
#100000
b1 !
b1 "
1R
1G
01
1Y
1]
1V
1U
1O
1d
1L
1K
1E
1B
1A
1@
1>
1;
1:
19
1*
1-
1.
1/
1#
1&
1'
1(
#200000
b11 !
b11 "
b10 !
b10 "
0R
1Q
0G
1F
11
0Y
1W
0]
0V
0T
0O
1M
0d
0L
0J
0E
1C
0B
0A
0?
0>
1<
0;
0:
08
0*
1,
0-
0.
00
0#
1%
0&
0'
0)
#300000
b11 !
b11 "
1R
1G
01
0W
1V
0M
1L
0C
1A
0<
1:
0,
1.
0%
1'
#400000
b111 !
b111 "
b101 !
b101 "
b100 !
b100 "
0R
0Q
1P
0G
0F
1H
11
1Y
1]
0U
1O
1d
0K
1E
1B
0@
1>
1;
09
1*
1-
0/
1#
1&
0(
#500000
b101 !
b101 "
1R
1G
01
0Y
1X
0]
0O
1N
0d
0E
1D
0B
0>
1=
0;
0*
1+
0-
0#
1$
0&
#600000
b111 !
b111 "
b110 !
b110 "
0R
1Q
0G
1F
11
0V
0L
0A
0:
0.
0'
#700000
b111 !
b111 "
1R
1G
01
0X
1]
1V
1U
1T
0N
1d
1L
1K
1J
0D
1B
1A
1@
1?
0=
1;
1:
19
18
0+
1-
1.
1/
10
0$
1&
1'
1(
1)
#800000
b1111 !
b1111 "
b1011 !
b1011 "
b1001 !
b1001 "
b1000 !
b1000 "
0R
0Q
0P
1S
0G
0F
0H
1I
11
0]
0V
0U
0T
0d
0L
0K
0J
0B
0A
0@
0?
0;
0:
09
08
0-
0.
0/
00
0&
0'
0(
0)
#900000
b1001 !
b1001 "
1R
1G
01
1V
1L
1A
1:
1.
1'
#1000000
