<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='389' ll='391' type='iterator_range&lt;llvm::MachineRegisterInfo::def_iterator&gt; llvm::MachineRegisterInfo::def_operands(llvm::Register Reg) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='445' u='c' c='_ZNK4llvm19MachineRegisterInfo9hasOneDefENS_8RegisterE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TileShapeInfo.h' l='74' u='c' c='_ZN4llvm6ShapeT9deduceImmEPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='984' u='c' c='_ZNK4llvm12LiveInterval21computeSubRangeUndefsERNS_15SmallVectorImplINS_9SlotIndexEEENS_11LaneBitmaskERKNS_19MachineRegisterInfoERKNS_11SlotIndexesE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervalCalc.cpp' l='141' u='c' c='_ZN4llvm16LiveIntervalCalc14createDeadDefsERNS_9LiveRangeENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2502' u='c' c='_ZL10hasTiedDefPN4llvm19MachineRegisterInfoEj'/>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='638' u='c' c='_ZL12scavengeVRegRN4llvm19MachineRegisterInfoERNS_12RegScavengerENS_8RegisterEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='500' u='c' c='_ZNK12_GLOBAL__N_114SIPeepholeSDWA9foldToImmERKN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/X86/X86PreTileConfig.cpp' l='156' u='c' c='_ZN12_GLOBAL__N_116X86PreTileConfig18getTileConfigPointEv'/>
<use f='llvm/llvm/lib/Target/X86/X86PreTileConfig.cpp' l='175' u='c' c='_ZN12_GLOBAL__N_116X86PreTileConfig18getTileConfigPointEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TileConfig.cpp' l='200' u='c' c='_ZN12_GLOBAL__N_113X86TileConfig10tileConfigEv'/>
