// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _mmult_hw_HH_
#define _mmult_hw_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "mmult_hw_fadd_32nbkb.h"
#include "mmult_hw_fmul_32ncud.h"
#include "mmult_hw_offset_buf.h"
#include "mmult_hw_weight_buf.h"
#include "mmult_hw_in_buf.h"
#include "mmult_hw_out_buf.h"
#include "mmult_hw_CONTROL_BUS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32>
struct mmult_hw : public sc_module {
    // Port declarations 38
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<64> > in_stream_TDATA;
    sc_in< sc_logic > in_stream_TVALID;
    sc_out< sc_logic > in_stream_TREADY;
    sc_in< sc_lv<8> > in_stream_TKEEP;
    sc_in< sc_lv<8> > in_stream_TSTRB;
    sc_in< sc_lv<4> > in_stream_TUSER;
    sc_in< sc_lv<1> > in_stream_TLAST;
    sc_in< sc_lv<5> > in_stream_TID;
    sc_in< sc_lv<5> > in_stream_TDEST;
    sc_out< sc_lv<64> > out_stream_TDATA;
    sc_out< sc_logic > out_stream_TVALID;
    sc_in< sc_logic > out_stream_TREADY;
    sc_out< sc_lv<8> > out_stream_TKEEP;
    sc_out< sc_lv<8> > out_stream_TSTRB;
    sc_out< sc_lv<4> > out_stream_TUSER;
    sc_out< sc_lv<1> > out_stream_TLAST;
    sc_out< sc_lv<5> > out_stream_TID;
    sc_out< sc_lv<5> > out_stream_TDEST;
    sc_in< sc_logic > s_axi_CONTROL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_ADDR_WIDTH> > s_axi_CONTROL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CONTROL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH> > s_axi_CONTROL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH/8> > s_axi_CONTROL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CONTROL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_ADDR_WIDTH> > s_axi_CONTROL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CONTROL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CONTROL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH> > s_axi_CONTROL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CONTROL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CONTROL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CONTROL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CONTROL_BUS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    mmult_hw(sc_module_name name);
    SC_HAS_PROCESS(mmult_hw);

    ~mmult_hw();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    mmult_hw_CONTROL_BUS_s_axi<C_S_AXI_CONTROL_BUS_ADDR_WIDTH,C_S_AXI_CONTROL_BUS_DATA_WIDTH>* mmult_hw_CONTROL_BUS_s_axi_U;
    mmult_hw_offset_buf* offset_buf_U;
    mmult_hw_weight_buf* weight_buf_U;
    mmult_hw_in_buf* in_buf_U;
    mmult_hw_out_buf* out_buf_U;
    mmult_hw_fadd_32nbkb<1,5,32,32,32>* mmult_hw_fadd_32nbkb_U1;
    mmult_hw_fmul_32ncud<1,4,32,32,32>* mmult_hw_fmul_32ncud_U2;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<27> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<64> > in_stream_data_V_0_data_out;
    sc_signal< sc_logic > in_stream_data_V_0_vld_in;
    sc_signal< sc_logic > in_stream_data_V_0_vld_out;
    sc_signal< sc_logic > in_stream_data_V_0_ack_in;
    sc_signal< sc_logic > in_stream_data_V_0_ack_out;
    sc_signal< sc_lv<64> > in_stream_data_V_0_payload_A;
    sc_signal< sc_lv<64> > in_stream_data_V_0_payload_B;
    sc_signal< sc_logic > in_stream_data_V_0_sel_rd;
    sc_signal< sc_logic > in_stream_data_V_0_sel_wr;
    sc_signal< sc_logic > in_stream_data_V_0_sel;
    sc_signal< sc_logic > in_stream_data_V_0_load_A;
    sc_signal< sc_logic > in_stream_data_V_0_load_B;
    sc_signal< sc_lv<2> > in_stream_data_V_0_state;
    sc_signal< sc_logic > in_stream_data_V_0_state_cmp_full;
    sc_signal< sc_logic > in_stream_dest_V_0_vld_in;
    sc_signal< sc_logic > in_stream_dest_V_0_ack_out;
    sc_signal< sc_lv<2> > in_stream_dest_V_0_state;
    sc_signal< sc_lv<64> > out_stream_data_V_1_data_out;
    sc_signal< sc_logic > out_stream_data_V_1_vld_in;
    sc_signal< sc_logic > out_stream_data_V_1_vld_out;
    sc_signal< sc_logic > out_stream_data_V_1_ack_in;
    sc_signal< sc_logic > out_stream_data_V_1_ack_out;
    sc_signal< sc_lv<64> > out_stream_data_V_1_payload_A;
    sc_signal< sc_lv<64> > out_stream_data_V_1_payload_B;
    sc_signal< sc_logic > out_stream_data_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_data_V_1_sel_wr;
    sc_signal< sc_logic > out_stream_data_V_1_sel;
    sc_signal< sc_logic > out_stream_data_V_1_load_A;
    sc_signal< sc_logic > out_stream_data_V_1_load_B;
    sc_signal< sc_lv<2> > out_stream_data_V_1_state;
    sc_signal< sc_logic > out_stream_data_V_1_state_cmp_full;
    sc_signal< sc_lv<8> > out_stream_keep_V_1_data_out;
    sc_signal< sc_logic > out_stream_keep_V_1_vld_in;
    sc_signal< sc_logic > out_stream_keep_V_1_vld_out;
    sc_signal< sc_logic > out_stream_keep_V_1_ack_in;
    sc_signal< sc_logic > out_stream_keep_V_1_ack_out;
    sc_signal< sc_logic > out_stream_keep_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_keep_V_1_sel;
    sc_signal< sc_lv<2> > out_stream_keep_V_1_state;
    sc_signal< sc_lv<8> > out_stream_strb_V_1_data_out;
    sc_signal< sc_logic > out_stream_strb_V_1_vld_in;
    sc_signal< sc_logic > out_stream_strb_V_1_vld_out;
    sc_signal< sc_logic > out_stream_strb_V_1_ack_in;
    sc_signal< sc_logic > out_stream_strb_V_1_ack_out;
    sc_signal< sc_logic > out_stream_strb_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_strb_V_1_sel;
    sc_signal< sc_lv<2> > out_stream_strb_V_1_state;
    sc_signal< sc_lv<4> > out_stream_user_V_1_data_out;
    sc_signal< sc_logic > out_stream_user_V_1_vld_in;
    sc_signal< sc_logic > out_stream_user_V_1_vld_out;
    sc_signal< sc_logic > out_stream_user_V_1_ack_in;
    sc_signal< sc_logic > out_stream_user_V_1_ack_out;
    sc_signal< sc_logic > out_stream_user_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_user_V_1_sel;
    sc_signal< sc_lv<2> > out_stream_user_V_1_state;
    sc_signal< sc_lv<1> > out_stream_last_V_1_data_out;
    sc_signal< sc_logic > out_stream_last_V_1_vld_in;
    sc_signal< sc_logic > out_stream_last_V_1_vld_out;
    sc_signal< sc_logic > out_stream_last_V_1_ack_in;
    sc_signal< sc_logic > out_stream_last_V_1_ack_out;
    sc_signal< sc_lv<1> > out_stream_last_V_1_payload_A;
    sc_signal< sc_lv<1> > out_stream_last_V_1_payload_B;
    sc_signal< sc_logic > out_stream_last_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_last_V_1_sel_wr;
    sc_signal< sc_logic > out_stream_last_V_1_sel;
    sc_signal< sc_logic > out_stream_last_V_1_load_A;
    sc_signal< sc_logic > out_stream_last_V_1_load_B;
    sc_signal< sc_lv<2> > out_stream_last_V_1_state;
    sc_signal< sc_logic > out_stream_last_V_1_state_cmp_full;
    sc_signal< sc_lv<5> > out_stream_id_V_1_data_out;
    sc_signal< sc_logic > out_stream_id_V_1_vld_in;
    sc_signal< sc_logic > out_stream_id_V_1_vld_out;
    sc_signal< sc_logic > out_stream_id_V_1_ack_in;
    sc_signal< sc_logic > out_stream_id_V_1_ack_out;
    sc_signal< sc_logic > out_stream_id_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_id_V_1_sel;
    sc_signal< sc_lv<2> > out_stream_id_V_1_state;
    sc_signal< sc_lv<5> > out_stream_dest_V_1_data_out;
    sc_signal< sc_logic > out_stream_dest_V_1_vld_in;
    sc_signal< sc_logic > out_stream_dest_V_1_vld_out;
    sc_signal< sc_logic > out_stream_dest_V_1_ack_in;
    sc_signal< sc_logic > out_stream_dest_V_1_ack_out;
    sc_signal< sc_logic > out_stream_dest_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_dest_V_1_sel;
    sc_signal< sc_lv<2> > out_stream_dest_V_1_state;
    sc_signal< sc_logic > in_stream_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > out_stream_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<3> > tmp_2_fu_604_p2;
    sc_signal< sc_lv<3> > tmp_2_reg_1121;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<4> > i_1_fu_640_p2;
    sc_signal< sc_lv<4> > i_2_fu_652_p2;
    sc_signal< sc_lv<4> > i_2_reg_1134;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<11> > tmp_s_fu_658_p2;
    sc_signal< sc_lv<11> > tmp_s_reg_1139;
    sc_signal< sc_lv<1> > exitcond6_fu_646_p2;
    sc_signal< sc_lv<13> > tmp_5_cast_fu_672_p1;
    sc_signal< sc_lv<13> > tmp_5_cast_reg_1144;
    sc_signal< sc_lv<11> > tmp_11_fu_682_p2;
    sc_signal< sc_lv<11> > tmp_11_reg_1152;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > exitcond9_fu_676_p2;
    sc_signal< sc_lv<13> > tmp_14_fu_692_p2;
    sc_signal< sc_lv<13> > tmp_14_reg_1157;
    sc_signal< sc_lv<8> > tmp_18_fu_697_p1;
    sc_signal< sc_lv<8> > tmp_18_reg_1162;
    sc_signal< sc_lv<9> > j_1_fu_701_p2;
    sc_signal< sc_lv<9> > j_1_reg_1167;
    sc_signal< sc_lv<11> > indvars_iv_next1_fu_707_p2;
    sc_signal< sc_lv<9> > i_3_fu_755_p2;
    sc_signal< sc_lv<9> > i_3_reg_1180;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<16> > is_idx_5_fu_761_p2;
    sc_signal< sc_lv<16> > is_idx_5_reg_1185;
    sc_signal< sc_lv<1> > exitcond8_fu_749_p2;
    sc_signal< sc_lv<18> > tmp_14_cast_fu_775_p1;
    sc_signal< sc_lv<18> > tmp_14_cast_reg_1190;
    sc_signal< sc_lv<16> > is_idx_6_fu_785_p2;
    sc_signal< sc_lv<16> > is_idx_6_reg_1198;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > exitcond7_fu_779_p2;
    sc_signal< sc_lv<18> > tmp_37_fu_795_p2;
    sc_signal< sc_lv<18> > tmp_37_reg_1203;
    sc_signal< sc_lv<8> > tmp_40_fu_800_p1;
    sc_signal< sc_lv<8> > tmp_40_reg_1208;
    sc_signal< sc_lv<9> > j_2_fu_804_p2;
    sc_signal< sc_lv<9> > j_2_reg_1213;
    sc_signal< sc_lv<16> > indvars_iv_next6_fu_810_p2;
    sc_signal< sc_lv<9> > i_4_fu_858_p2;
    sc_signal< sc_lv<9> > i_4_reg_1226;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<18> > tmp_27_cast_fu_872_p1;
    sc_signal< sc_lv<18> > tmp_27_cast_reg_1231;
    sc_signal< sc_lv<1> > exitcond4_fu_852_p2;
    sc_signal< sc_lv<13> > tmp_29_fu_900_p2;
    sc_signal< sc_lv<13> > tmp_29_reg_1236;
    sc_signal< sc_lv<4> > j_4_fu_912_p2;
    sc_signal< sc_lv<4> > j_4_reg_1244;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<12> > out_buf_addr_2_reg_1249;
    sc_signal< sc_lv<1> > exitcond3_fu_906_p2;
    sc_signal< sc_lv<13> > tmp_50_cast_fu_945_p1;
    sc_signal< sc_lv<13> > tmp_50_cast_reg_1259;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<32> > offset_buf_q0;
    sc_signal< sc_lv<9> > k_1_fu_955_p2;
    sc_signal< sc_lv<9> > k_1_reg_1272;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<1> > exitcond2_fu_949_p2;
    sc_signal< sc_lv<32> > in_buf_q0;
    sc_signal< sc_lv<32> > in_buf_load_reg_1287;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<32> > weight_buf_q0;
    sc_signal< sc_lv<32> > weight_buf_load_reg_1292;
    sc_signal< sc_lv<32> > grp_fu_580_p2;
    sc_signal< sc_lv<32> > tmp_38_reg_1297;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<32> > grp_fu_575_p2;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<9> > i_5_fu_995_p2;
    sc_signal< sc_lv<9> > i_5_reg_1310;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< bool > ap_block_state24;
    sc_signal< sc_lv<11> > os_idx_2_fu_1001_p2;
    sc_signal< sc_lv<11> > os_idx_2_reg_1315;
    sc_signal< sc_lv<1> > exitcond1_fu_989_p2;
    sc_signal< sc_lv<13> > tmp_45_fu_1031_p2;
    sc_signal< sc_lv<13> > tmp_45_reg_1320;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<1> > exitcond_fu_1037_p2;
    sc_signal< sc_lv<11> > tmp_36_fu_1077_p2;
    sc_signal< sc_lv<11> > tmp_36_reg_1339;
    sc_signal< sc_lv<1> > last_assign_fu_1083_p2;
    sc_signal< sc_lv<1> > last_assign_reg_1344;
    sc_signal< sc_lv<4> > j_3_fu_1089_p2;
    sc_signal< sc_lv<4> > j_3_reg_1349;
    sc_signal< sc_lv<11> > indvars_iv_next_fu_1095_p2;
    sc_signal< sc_lv<64> > converter_fu_1109_p3;
    sc_signal< sc_lv<4> > offset_buf_address0;
    sc_signal< sc_logic > offset_buf_ce0;
    sc_signal< sc_logic > offset_buf_we0;
    sc_signal< sc_lv<32> > offset_buf_d0;
    sc_signal< sc_lv<4> > offset_buf_address1;
    sc_signal< sc_logic > offset_buf_ce1;
    sc_signal< sc_logic > offset_buf_we1;
    sc_signal< sc_lv<32> > offset_buf_d1;
    sc_signal< sc_lv<12> > weight_buf_address0;
    sc_signal< sc_logic > weight_buf_ce0;
    sc_signal< sc_logic > weight_buf_we0;
    sc_signal< sc_lv<32> > weight_buf_d0;
    sc_signal< sc_lv<12> > weight_buf_address1;
    sc_signal< sc_logic > weight_buf_ce1;
    sc_signal< sc_logic > weight_buf_we1;
    sc_signal< sc_lv<32> > weight_buf_d1;
    sc_signal< sc_lv<16> > in_buf_address0;
    sc_signal< sc_logic > in_buf_ce0;
    sc_signal< sc_logic > in_buf_we0;
    sc_signal< sc_lv<32> > in_buf_d0;
    sc_signal< sc_lv<16> > in_buf_address1;
    sc_signal< sc_logic > in_buf_ce1;
    sc_signal< sc_logic > in_buf_we1;
    sc_signal< sc_lv<32> > in_buf_d1;
    sc_signal< sc_lv<12> > out_buf_address0;
    sc_signal< sc_logic > out_buf_ce0;
    sc_signal< sc_logic > out_buf_we0;
    sc_signal< sc_lv<32> > out_buf_q0;
    sc_signal< sc_lv<12> > out_buf_address1;
    sc_signal< sc_logic > out_buf_ce1;
    sc_signal< sc_lv<32> > out_buf_q1;
    sc_signal< sc_lv<4> > i_reg_337;
    sc_signal< sc_lv<3> > is_idx_reg_349;
    sc_signal< sc_lv<11> > indvars_iv1_reg_360;
    sc_signal< sc_lv<1> > exitcond5_fu_598_p2;
    sc_signal< sc_lv<4> > i1_reg_372;
    sc_signal< sc_lv<11> > is_idx_1_reg_384;
    sc_signal< sc_lv<9> > j_reg_396;
    sc_signal< sc_lv<11> > is_idx_2_reg_407;
    sc_signal< sc_lv<16> > indvars_iv5_reg_417;
    sc_signal< sc_lv<9> > i2_reg_429;
    sc_signal< sc_lv<16> > is_idx_3_reg_441;
    sc_signal< sc_lv<9> > j3_reg_453;
    sc_signal< sc_lv<16> > is_idx_4_reg_464;
    sc_signal< sc_lv<9> > i4_reg_474;
    sc_signal< sc_lv<4> > j5_reg_485;
    sc_signal< sc_lv<9> > k_reg_497;
    sc_signal< sc_lv<32> > tmp1_reg_508;
    sc_signal< sc_lv<11> > indvars_iv_reg_519;
    sc_signal< sc_lv<11> > os_idx_reg_531;
    sc_signal< sc_lv<9> > i6_reg_543;
    sc_signal< sc_lv<11> > os_idx_1_reg_554;
    sc_signal< sc_lv<4> > j7_reg_564;
    sc_signal< sc_lv<64> > tmp_4_fu_619_p1;
    sc_signal< sc_lv<64> > tmp_9_fu_635_p1;
    sc_signal< sc_lv<64> > tmp_18_cast_fu_722_p1;
    sc_signal< sc_lv<64> > tmp_21_fu_744_p1;
    sc_signal< sc_lv<64> > tmp_43_cast_fu_825_p1;
    sc_signal< sc_lv<64> > tmp_42_fu_847_p1;
    sc_signal< sc_lv<64> > tmp_51_cast_fu_932_p1;
    sc_signal< sc_lv<64> > tmp_28_fu_918_p1;
    sc_signal< sc_lv<64> > tmp_54_cast_fu_974_p1;
    sc_signal< sc_lv<64> > tmp_55_cast_fu_984_p1;
    sc_signal< sc_lv<64> > tmp_52_cast_fu_1052_p1;
    sc_signal< sc_lv<64> > tmp_53_cast_fu_1072_p1;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<32> > tmp_5_fu_610_p1;
    sc_signal< sc_lv<32> > grp_fu_588_p4;
    sc_signal< sc_lv<4> > tmp_8_fu_629_p2;
    sc_signal< sc_lv<12> > tmp_1_fu_664_p3;
    sc_signal< sc_lv<13> > tmp_13_cast_fu_688_p1;
    sc_signal< sc_lv<32> > tmp_13_fu_713_p1;
    sc_signal< sc_lv<8> > tmp_17_fu_731_p2;
    sc_signal< sc_lv<12> > tmp_19_fu_736_p3;
    sc_signal< sc_lv<17> > tmp_12_fu_767_p3;
    sc_signal< sc_lv<18> > tmp_21_cast_fu_791_p1;
    sc_signal< sc_lv<32> > tmp_33_fu_816_p1;
    sc_signal< sc_lv<8> > tmp_25_fu_834_p2;
    sc_signal< sc_lv<17> > tmp_41_fu_839_p3;
    sc_signal< sc_lv<17> > tmp_22_fu_864_p3;
    sc_signal< sc_lv<12> > tmp_26_fu_876_p3;
    sc_signal< sc_lv<10> > tmp_27_fu_888_p3;
    sc_signal< sc_lv<13> > p_shl1_cast_fu_896_p1;
    sc_signal< sc_lv<13> > p_shl_cast_fu_884_p1;
    sc_signal< sc_lv<13> > tmp_28_cast_fu_923_p1;
    sc_signal< sc_lv<13> > tmp_47_fu_927_p2;
    sc_signal< sc_lv<12> > tmp_46_fu_937_p3;
    sc_signal< sc_lv<13> > tmp_37_cast_fu_965_p1;
    sc_signal< sc_lv<13> > tmp_50_fu_969_p2;
    sc_signal< sc_lv<18> > tmp_37_cast6_fu_961_p1;
    sc_signal< sc_lv<18> > tmp_51_fu_979_p2;
    sc_signal< sc_lv<12> > tmp_43_fu_1007_p3;
    sc_signal< sc_lv<10> > tmp_44_fu_1019_p3;
    sc_signal< sc_lv<13> > p_shl3_cast_fu_1027_p1;
    sc_signal< sc_lv<13> > p_shl2_cast_fu_1015_p1;
    sc_signal< sc_lv<13> > tmp_29_cast_fu_1043_p1;
    sc_signal< sc_lv<13> > tmp_48_fu_1047_p2;
    sc_signal< sc_lv<4> > tmp_32_fu_1057_p2;
    sc_signal< sc_lv<13> > tmp_33_cast_fu_1063_p1;
    sc_signal< sc_lv<13> > tmp_49_fu_1067_p2;
    sc_signal< sc_lv<32> > tmp_34_fu_1105_p1;
    sc_signal< sc_lv<32> > tmp_30_fu_1101_p1;
    sc_signal< sc_lv<27> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<27> ap_ST_fsm_state1;
    static const sc_lv<27> ap_ST_fsm_state2;
    static const sc_lv<27> ap_ST_fsm_state3;
    static const sc_lv<27> ap_ST_fsm_state4;
    static const sc_lv<27> ap_ST_fsm_state5;
    static const sc_lv<27> ap_ST_fsm_state6;
    static const sc_lv<27> ap_ST_fsm_state7;
    static const sc_lv<27> ap_ST_fsm_state8;
    static const sc_lv<27> ap_ST_fsm_state9;
    static const sc_lv<27> ap_ST_fsm_state10;
    static const sc_lv<27> ap_ST_fsm_state11;
    static const sc_lv<27> ap_ST_fsm_state12;
    static const sc_lv<27> ap_ST_fsm_state13;
    static const sc_lv<27> ap_ST_fsm_state14;
    static const sc_lv<27> ap_ST_fsm_state15;
    static const sc_lv<27> ap_ST_fsm_state16;
    static const sc_lv<27> ap_ST_fsm_state17;
    static const sc_lv<27> ap_ST_fsm_state18;
    static const sc_lv<27> ap_ST_fsm_state19;
    static const sc_lv<27> ap_ST_fsm_state20;
    static const sc_lv<27> ap_ST_fsm_state21;
    static const sc_lv<27> ap_ST_fsm_state22;
    static const sc_lv<27> ap_ST_fsm_state23;
    static const sc_lv<27> ap_ST_fsm_state24;
    static const sc_lv<27> ap_ST_fsm_state25;
    static const sc_lv<27> ap_ST_fsm_state26;
    static const sc_lv<27> ap_ST_fsm_state27;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<11> ap_const_lv11_85;
    static const sc_lv<11> ap_const_lv11_5;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<16> ap_const_lv16_585;
    static const sc_lv<16> ap_const_lv16_505;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<11> ap_const_lv11_80;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<9> ap_const_lv9_2;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<16> ap_const_lv16_80;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<11> ap_const_lv11_500;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state24();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_converter_fu_1109_p3();
    void thread_exitcond1_fu_989_p2();
    void thread_exitcond2_fu_949_p2();
    void thread_exitcond3_fu_906_p2();
    void thread_exitcond4_fu_852_p2();
    void thread_exitcond5_fu_598_p2();
    void thread_exitcond6_fu_646_p2();
    void thread_exitcond7_fu_779_p2();
    void thread_exitcond8_fu_749_p2();
    void thread_exitcond9_fu_676_p2();
    void thread_exitcond_fu_1037_p2();
    void thread_grp_fu_588_p4();
    void thread_i_1_fu_640_p2();
    void thread_i_2_fu_652_p2();
    void thread_i_3_fu_755_p2();
    void thread_i_4_fu_858_p2();
    void thread_i_5_fu_995_p2();
    void thread_in_buf_address0();
    void thread_in_buf_address1();
    void thread_in_buf_ce0();
    void thread_in_buf_ce1();
    void thread_in_buf_d0();
    void thread_in_buf_d1();
    void thread_in_buf_we0();
    void thread_in_buf_we1();
    void thread_in_stream_TDATA_blk_n();
    void thread_in_stream_TREADY();
    void thread_in_stream_data_V_0_ack_in();
    void thread_in_stream_data_V_0_ack_out();
    void thread_in_stream_data_V_0_data_out();
    void thread_in_stream_data_V_0_load_A();
    void thread_in_stream_data_V_0_load_B();
    void thread_in_stream_data_V_0_sel();
    void thread_in_stream_data_V_0_state_cmp_full();
    void thread_in_stream_data_V_0_vld_in();
    void thread_in_stream_data_V_0_vld_out();
    void thread_in_stream_dest_V_0_ack_out();
    void thread_in_stream_dest_V_0_vld_in();
    void thread_indvars_iv_next1_fu_707_p2();
    void thread_indvars_iv_next6_fu_810_p2();
    void thread_indvars_iv_next_fu_1095_p2();
    void thread_is_idx_5_fu_761_p2();
    void thread_is_idx_6_fu_785_p2();
    void thread_j_1_fu_701_p2();
    void thread_j_2_fu_804_p2();
    void thread_j_3_fu_1089_p2();
    void thread_j_4_fu_912_p2();
    void thread_k_1_fu_955_p2();
    void thread_last_assign_fu_1083_p2();
    void thread_offset_buf_address0();
    void thread_offset_buf_address1();
    void thread_offset_buf_ce0();
    void thread_offset_buf_ce1();
    void thread_offset_buf_d0();
    void thread_offset_buf_d1();
    void thread_offset_buf_we0();
    void thread_offset_buf_we1();
    void thread_os_idx_2_fu_1001_p2();
    void thread_out_buf_address0();
    void thread_out_buf_address1();
    void thread_out_buf_ce0();
    void thread_out_buf_ce1();
    void thread_out_buf_we0();
    void thread_out_stream_TDATA();
    void thread_out_stream_TDATA_blk_n();
    void thread_out_stream_TDEST();
    void thread_out_stream_TID();
    void thread_out_stream_TKEEP();
    void thread_out_stream_TLAST();
    void thread_out_stream_TSTRB();
    void thread_out_stream_TUSER();
    void thread_out_stream_TVALID();
    void thread_out_stream_data_V_1_ack_in();
    void thread_out_stream_data_V_1_ack_out();
    void thread_out_stream_data_V_1_data_out();
    void thread_out_stream_data_V_1_load_A();
    void thread_out_stream_data_V_1_load_B();
    void thread_out_stream_data_V_1_sel();
    void thread_out_stream_data_V_1_state_cmp_full();
    void thread_out_stream_data_V_1_vld_in();
    void thread_out_stream_data_V_1_vld_out();
    void thread_out_stream_dest_V_1_ack_in();
    void thread_out_stream_dest_V_1_ack_out();
    void thread_out_stream_dest_V_1_data_out();
    void thread_out_stream_dest_V_1_sel();
    void thread_out_stream_dest_V_1_vld_in();
    void thread_out_stream_dest_V_1_vld_out();
    void thread_out_stream_id_V_1_ack_in();
    void thread_out_stream_id_V_1_ack_out();
    void thread_out_stream_id_V_1_data_out();
    void thread_out_stream_id_V_1_sel();
    void thread_out_stream_id_V_1_vld_in();
    void thread_out_stream_id_V_1_vld_out();
    void thread_out_stream_keep_V_1_ack_in();
    void thread_out_stream_keep_V_1_ack_out();
    void thread_out_stream_keep_V_1_data_out();
    void thread_out_stream_keep_V_1_sel();
    void thread_out_stream_keep_V_1_vld_in();
    void thread_out_stream_keep_V_1_vld_out();
    void thread_out_stream_last_V_1_ack_in();
    void thread_out_stream_last_V_1_ack_out();
    void thread_out_stream_last_V_1_data_out();
    void thread_out_stream_last_V_1_load_A();
    void thread_out_stream_last_V_1_load_B();
    void thread_out_stream_last_V_1_sel();
    void thread_out_stream_last_V_1_state_cmp_full();
    void thread_out_stream_last_V_1_vld_in();
    void thread_out_stream_last_V_1_vld_out();
    void thread_out_stream_strb_V_1_ack_in();
    void thread_out_stream_strb_V_1_ack_out();
    void thread_out_stream_strb_V_1_data_out();
    void thread_out_stream_strb_V_1_sel();
    void thread_out_stream_strb_V_1_vld_in();
    void thread_out_stream_strb_V_1_vld_out();
    void thread_out_stream_user_V_1_ack_in();
    void thread_out_stream_user_V_1_ack_out();
    void thread_out_stream_user_V_1_data_out();
    void thread_out_stream_user_V_1_sel();
    void thread_out_stream_user_V_1_vld_in();
    void thread_out_stream_user_V_1_vld_out();
    void thread_p_shl1_cast_fu_896_p1();
    void thread_p_shl2_cast_fu_1015_p1();
    void thread_p_shl3_cast_fu_1027_p1();
    void thread_p_shl_cast_fu_884_p1();
    void thread_tmp_11_fu_682_p2();
    void thread_tmp_12_fu_767_p3();
    void thread_tmp_13_cast_fu_688_p1();
    void thread_tmp_13_fu_713_p1();
    void thread_tmp_14_cast_fu_775_p1();
    void thread_tmp_14_fu_692_p2();
    void thread_tmp_17_fu_731_p2();
    void thread_tmp_18_cast_fu_722_p1();
    void thread_tmp_18_fu_697_p1();
    void thread_tmp_19_fu_736_p3();
    void thread_tmp_1_fu_664_p3();
    void thread_tmp_21_cast_fu_791_p1();
    void thread_tmp_21_fu_744_p1();
    void thread_tmp_22_fu_864_p3();
    void thread_tmp_25_fu_834_p2();
    void thread_tmp_26_fu_876_p3();
    void thread_tmp_27_cast_fu_872_p1();
    void thread_tmp_27_fu_888_p3();
    void thread_tmp_28_cast_fu_923_p1();
    void thread_tmp_28_fu_918_p1();
    void thread_tmp_29_cast_fu_1043_p1();
    void thread_tmp_29_fu_900_p2();
    void thread_tmp_2_fu_604_p2();
    void thread_tmp_30_fu_1101_p1();
    void thread_tmp_32_fu_1057_p2();
    void thread_tmp_33_cast_fu_1063_p1();
    void thread_tmp_33_fu_816_p1();
    void thread_tmp_34_fu_1105_p1();
    void thread_tmp_36_fu_1077_p2();
    void thread_tmp_37_cast6_fu_961_p1();
    void thread_tmp_37_cast_fu_965_p1();
    void thread_tmp_37_fu_795_p2();
    void thread_tmp_40_fu_800_p1();
    void thread_tmp_41_fu_839_p3();
    void thread_tmp_42_fu_847_p1();
    void thread_tmp_43_cast_fu_825_p1();
    void thread_tmp_43_fu_1007_p3();
    void thread_tmp_44_fu_1019_p3();
    void thread_tmp_45_fu_1031_p2();
    void thread_tmp_46_fu_937_p3();
    void thread_tmp_47_fu_927_p2();
    void thread_tmp_48_fu_1047_p2();
    void thread_tmp_49_fu_1067_p2();
    void thread_tmp_4_fu_619_p1();
    void thread_tmp_50_cast_fu_945_p1();
    void thread_tmp_50_fu_969_p2();
    void thread_tmp_51_cast_fu_932_p1();
    void thread_tmp_51_fu_979_p2();
    void thread_tmp_52_cast_fu_1052_p1();
    void thread_tmp_53_cast_fu_1072_p1();
    void thread_tmp_54_cast_fu_974_p1();
    void thread_tmp_55_cast_fu_984_p1();
    void thread_tmp_5_cast_fu_672_p1();
    void thread_tmp_5_fu_610_p1();
    void thread_tmp_8_fu_629_p2();
    void thread_tmp_9_fu_635_p1();
    void thread_tmp_s_fu_658_p2();
    void thread_weight_buf_address0();
    void thread_weight_buf_address1();
    void thread_weight_buf_ce0();
    void thread_weight_buf_ce1();
    void thread_weight_buf_d0();
    void thread_weight_buf_d1();
    void thread_weight_buf_we0();
    void thread_weight_buf_we1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
