$date
	Sat Aug  1 14:02:51 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module gates $end
$var wire 1 ! out0 $end
$var wire 1 " out1 $end
$var wire 1 # out2 $end
$var reg 1 $ in1 $end
$var reg 1 % in2 $end
$var reg 1 & in3 $end
$var reg 1 ' in4 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
1!
$end
#1
1#
0!
1$
#2
0#
1%
#3
1#
1&
#4
1"
1'
#5
