Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Sep 21 18:28:38 2022
| Host         : LAPTOP-M3DNELKA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_top_control_sets_placed.rpt
| Design       : fpga_top
| Device       : xc7a35ti
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    79 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            9 |
| No           | No                    | Yes                    |            1819 |          550 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |             275 |          112 |
| Yes          | No                    | Yes                    |           10550 |         2186 |
| Yes          | Yes                   | No                     |             288 |           80 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal           |                                Enable Signal                                |                               Set/Reset Signal                              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+----------------+--------------+
|  Series_recombination_loop/rst_1 |                                                                             | rst                                                                         |                1 |              1 |         1.00 |
|  CLOCK/inst/clk_sys              | inputs/p_2_in                                                               | Series_recombination_loop/rst_1                                             |                1 |              1 |         1.00 |
| ~MIC_clock                       |                                                                             | inputs/read_en_i_1_n_0                                                      |                1 |              1 |         1.00 |
| ~MIC_clock                       |                                                                             | rst                                                                         |                1 |              1 |         1.00 |
|  CLOCK/inst/clk_sys              | inputs/p_2_in                                                               | Series_recombination_loop/rst_2                                             |                1 |              2 |         2.00 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/count_delay[3]_i_1_n_0                            | rst                                                                         |                1 |              4 |         4.00 |
|  CLOCK/inst/clk_sys              | inputs/byte_select_temp[3]_i_1_n_0                                          | Series_recombination_loop/rst_2                                             |                3 |             11 |         3.67 |
|  CLOCK/inst/clk_sys              |                                                                             |                                                                             |                9 |             12 |         1.33 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/count3                                            | rst                                                                         |                8 |             31 |         3.88 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/state_reg[0]                                      | rst                                                                         |                9 |             32 |         3.56 |
|  CLOCK/inst/clk_sys              | inputs/count[0]_i_2_n_0                                                     | inputs/count[0]_i_1_n_0                                                     |                8 |             32 |         4.00 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/orderi0                 | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FSM_onehot_state_reg[2] |               18 |             64 |         3.56 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order0                  | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FSM_onehot_state_reg[2] |               18 |             64 |         3.56 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order0                  | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FSM_onehot_state_reg[2] |               18 |             64 |         3.56 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/orderi0                 | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FSM_onehot_state_reg[2] |               18 |             64 |         3.56 |
|  CLOCK/inst/clk_sys              | inputs/hold[1]_i_1_n_0                                                      | Series_recombination_loop/rst_2                                             |               46 |            105 |         2.28 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FSM_onehot_state_reg[1] |                                                                             |               46 |            114 |         2.48 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/E[0]                    | rst                                                                         |               36 |            124 |         3.44 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst_0[0]                |                                                                             |               66 |            161 |         2.44 |
|  CLOCK/inst/clk_sys              |                                                                             | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]                   |              122 |            334 |         2.74 |
|  CLOCK/inst/clk_sys              |                                                                             | Series_recombination_loop/rst_0                                             |              170 |            587 |         3.45 |
|  CLOCK/inst/clk_sys              |                                                                             | rst                                                                         |              256 |            896 |         3.50 |
|  CLOCK/inst/clk_sys              | inputs/count110_out                                                         | rst                                                                         |              387 |           2048 |         5.29 |
|  CLOCK/inst/clk_sys              | inputs/FFT_ready_i_1_n_0                                                    | rst                                                                         |             1694 |           8192 |         4.84 |
+----------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+----------------+--------------+


