GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\TangNano\tv80Tests\src\tv80_alu.sv'
Analyzing Verilog file 'E:\TangNano\tv80Tests\src\tv80_core.sv'
Analyzing Verilog file 'E:\TangNano\tv80Tests\src\tv80_mcode.sv'
Analyzing Verilog file 'E:\TangNano\tv80Tests\src\tv80_reg.sv'
Analyzing Verilog file 'E:\TangNano\tv80Tests\src\tv80s.sv'
Compiling module 'tv80s'("E:\TangNano\tv80Tests\src\tv80s.sv":25)
Compiling module 'tv80_core'("E:\TangNano\tv80Tests\src\tv80_core.sv":24)
Compiling module 'tv80_mcode'("E:\TangNano\tv80Tests\src\tv80_mcode.sv":25)
Compiling module 'tv80_alu'("E:\TangNano\tv80Tests\src\tv80_alu.sv":25)
Compiling module 'tv80_reg'("E:\TangNano\tv80Tests\src\tv80_reg.sv":27)
Extracting RAM for identifier 'RegsH'("E:\TangNano\tv80Tests\src\tv80_reg.sv":37)
Extracting RAM for identifier 'RegsL'("E:\TangNano\tv80Tests\src\tv80_reg.sv":38)
NOTE  (EX0101) : Current top module is "tv80s"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "E:\TangNano\tv80Tests\impl\gwsynthesis\tv80Tests.vg" completed
[100%] Generate report file "E:\TangNano\tv80Tests\impl\gwsynthesis\tv80Tests_syn.rpt.html" completed
GowinSynthesis finish
