//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26907403
// Cuda compilation tools, release 10.1, V10.1.243
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_50
.address_size 64

	// .globl	__direct_callable__getColor
.extern .const .align 8 .b8 optixLaunchParams[128];

.visible .func  (.param .align 4 .b8 func_retval0[12]) __direct_callable__getColor(

)
{
	.reg .f32 	%f<3>;


	mov.f32 	%f1, 0f3F800000;
	st.param.f32	[func_retval0+0], %f1;
	mov.f32 	%f2, 0f00000000;
	st.param.f32	[func_retval0+4], %f2;
	st.param.f32	[func_retval0+8], %f2;
	ret;
}

	// .globl	__closesthit__shadow
.visible .entry __closesthit__shadow(

)
{



	ret;
}

	// .globl	__closesthit__radiance
.visible .entry __closesthit__radiance(

)
{
	.local .align 4 .b8 	__local_depot2[12];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<218>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<40>;


	mov.u64 	%SPL, __local_depot2;
	cvta.local.u64 	%SP, %SPL;
	// inline asm
	call (%rd8), _optix_get_sbt_data_ptr_64, ();
	// inline asm
	// inline asm
	call (%r1), _optix_get_payload_0, ();
	// inline asm
	// inline asm
	call (%r2), _optix_get_payload_1, ();
	// inline asm
	cvt.u64.u32	%rd9, %r1;
	cvt.u64.u32	%rd10, %r2;
	bfi.b64 	%rd2, %rd9, %rd10, 32, 32;
	// inline asm
	call (%r3), _optix_read_primitive_idx, ();
	// inline asm
	add.s64 	%rd3, %rd8, 40;
	ld.u64 	%rd11, [%rd8+40];
	mul.wide.s32 	%rd12, %r3, 12;
	add.s64 	%rd13, %rd11, %rd12;
	ld.u32 	%r4, [%rd13];
	ld.u32 	%r5, [%rd13+4];
	ld.u32 	%r6, [%rd13+8];
	// inline asm
	call (%f45, %f46), _optix_get_triangle_barycentrics, ();
	// inline asm
	cvt.s64.s32	%rd4, %r4;
	cvt.s64.s32	%rd5, %r5;
	cvt.s64.s32	%rd6, %r6;
	ld.u64 	%rd14, [%rd8+16];
	mul.wide.s32 	%rd15, %r5, 12;
	add.s64 	%rd16, %rd14, %rd15;
	mul.wide.s32 	%rd17, %r4, 12;
	add.s64 	%rd18, %rd14, %rd17;
	ld.f32 	%f47, [%rd18];
	ld.f32 	%f48, [%rd16];
	sub.ftz.f32 	%f49, %f48, %f47;
	ld.f32 	%f50, [%rd18+4];
	ld.f32 	%f51, [%rd16+4];
	sub.ftz.f32 	%f52, %f51, %f50;
	ld.f32 	%f53, [%rd18+8];
	ld.f32 	%f54, [%rd16+8];
	sub.ftz.f32 	%f55, %f54, %f53;
	mul.wide.s32 	%rd19, %r6, 12;
	add.s64 	%rd20, %rd14, %rd19;
	ld.f32 	%f56, [%rd20];
	sub.ftz.f32 	%f57, %f56, %f47;
	ld.f32 	%f58, [%rd20+4];
	sub.ftz.f32 	%f59, %f58, %f50;
	ld.f32 	%f60, [%rd20+8];
	sub.ftz.f32 	%f61, %f60, %f53;
	mul.ftz.f32 	%f62, %f52, %f61;
	mul.ftz.f32 	%f63, %f55, %f59;
	sub.ftz.f32 	%f3, %f62, %f63;
	mul.ftz.f32 	%f64, %f55, %f57;
	mul.ftz.f32 	%f65, %f49, %f61;
	sub.ftz.f32 	%f4, %f64, %f65;
	mul.ftz.f32 	%f66, %f49, %f59;
	mul.ftz.f32 	%f67, %f52, %f57;
	sub.ftz.f32 	%f5, %f66, %f67;
	ld.u64 	%rd7, [%rd8+24];
	setp.eq.s64	%p1, %rd7, 0;
	mov.f32 	%f209, %f3;
	mov.f32 	%f210, %f4;
	mov.f32 	%f211, %f5;
	@%p1 bra 	BB2_2;

	mov.f32 	%f68, 0f3F800000;
	sub.ftz.f32 	%f69, %f68, %f45;
	sub.ftz.f32 	%f70, %f69, %f46;
	mul.lo.s64 	%rd21, %rd4, 12;
	add.s64 	%rd22, %rd7, %rd21;
	ld.f32 	%f71, [%rd22];
	ld.f32 	%f72, [%rd22+4];
	ld.f32 	%f73, [%rd22+8];
	mul.lo.s64 	%rd23, %rd5, 12;
	add.s64 	%rd24, %rd7, %rd23;
	ld.f32 	%f74, [%rd24];
	mul.ftz.f32 	%f75, %f45, %f74;
	ld.f32 	%f76, [%rd24+4];
	mul.ftz.f32 	%f77, %f45, %f76;
	ld.f32 	%f78, [%rd24+8];
	mul.ftz.f32 	%f79, %f45, %f78;
	fma.rn.ftz.f32 	%f80, %f70, %f71, %f75;
	fma.rn.ftz.f32 	%f81, %f70, %f72, %f77;
	fma.rn.ftz.f32 	%f82, %f70, %f73, %f79;
	mul.lo.s64 	%rd25, %rd6, 12;
	add.s64 	%rd26, %rd7, %rd25;
	ld.f32 	%f83, [%rd26];
	ld.f32 	%f84, [%rd26+4];
	ld.f32 	%f85, [%rd26+8];
	fma.rn.ftz.f32 	%f209, %f46, %f83, %f80;
	fma.rn.ftz.f32 	%f210, %f46, %f84, %f81;
	fma.rn.ftz.f32 	%f211, %f46, %f85, %f82;

BB2_2:
	// inline asm
	call (%f86), _optix_get_world_ray_direction_x, ();
	// inline asm
	// inline asm
	call (%f87), _optix_get_world_ray_direction_y, ();
	// inline asm
	// inline asm
	call (%f88), _optix_get_world_ray_direction_z, ();
	// inline asm
	mul.ftz.f32 	%f89, %f4, %f87;
	fma.rn.ftz.f32 	%f90, %f3, %f86, %f89;
	fma.rn.ftz.f32 	%f91, %f5, %f88, %f90;
	setp.gt.ftz.f32	%p2, %f91, 0f00000000;
	neg.ftz.f32 	%f92, %f3;
	selp.f32	%f93, %f92, %f3, %p2;
	neg.ftz.f32 	%f94, %f4;
	selp.f32	%f95, %f94, %f4, %p2;
	neg.ftz.f32 	%f96, %f5;
	selp.f32	%f97, %f96, %f5, %p2;
	mul.ftz.f32 	%f98, %f95, %f95;
	fma.rn.ftz.f32 	%f99, %f93, %f93, %f98;
	fma.rn.ftz.f32 	%f100, %f97, %f97, %f99;
	rsqrt.approx.ftz.f32 	%f101, %f100;
	mul.ftz.f32 	%f15, %f101, %f93;
	mul.ftz.f32 	%f16, %f101, %f95;
	mul.ftz.f32 	%f17, %f101, %f97;
	mul.ftz.f32 	%f102, %f210, %f16;
	fma.rn.ftz.f32 	%f103, %f209, %f15, %f102;
	fma.rn.ftz.f32 	%f18, %f211, %f17, %f103;
	setp.geu.ftz.f32	%p3, %f18, 0f00000000;
	@%p3 bra 	BB2_4;

	add.ftz.f32 	%f104, %f18, %f18;
	mul.ftz.f32 	%f105, %f15, %f104;
	mul.ftz.f32 	%f106, %f16, %f104;
	mul.ftz.f32 	%f107, %f17, %f104;
	sub.ftz.f32 	%f209, %f209, %f105;
	sub.ftz.f32 	%f210, %f210, %f106;
	sub.ftz.f32 	%f211, %f211, %f107;

BB2_4:
	mul.ftz.f32 	%f108, %f210, %f210;
	fma.rn.ftz.f32 	%f109, %f209, %f209, %f108;
	fma.rn.ftz.f32 	%f110, %f211, %f211, %f109;
	rsqrt.approx.ftz.f32 	%f111, %f110;
	mul.ftz.f32 	%f112, %f209, %f111;
	mul.ftz.f32 	%f113, %f210, %f111;
	mul.ftz.f32 	%f114, %f211, %f111;
	ld.f32 	%f115, [%rd8+8];
	ld.f32 	%f116, [%rd8+4];
	ld.f32 	%f117, [%rd8];
	mov.u32 	%r7, 0;
	// inline asm
	call (%rd27), _optix_call_direct_callable,(%r7);
	// inline asm
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 retval0[12];
	prototype_0 : .callprototype (.param .align 4 .b8 _[12]) _ () ;
	call (retval0), 
	%rd27, 
	(
	)
	, prototype_0;
	ld.param.f32	%f118, [retval0+0];
	ld.param.f32	%f119, [retval0+4];
	ld.param.f32	%f120, [retval0+8];
	
	//{
	}// Callseq End 0
	mul.ftz.f32 	%f25, %f117, %f118;
	mul.ftz.f32 	%f26, %f116, %f119;
	mul.ftz.f32 	%f27, %f115, %f120;
	mul.ftz.f32 	%f121, %f87, %f113;
	fma.rn.ftz.f32 	%f122, %f86, %f112, %f121;
	fma.rn.ftz.f32 	%f123, %f88, %f114, %f122;
	abs.ftz.f32 	%f124, %f123;
	fma.rn.ftz.f32 	%f125, %f124, 0f3E4CCCCD, 0f3DCCCCCD;
	mul.ftz.f32 	%f215, %f25, %f125;
	mul.ftz.f32 	%f216, %f26, %f125;
	mul.ftz.f32 	%f217, %f27, %f125;
	mov.f32 	%f126, 0f3F800000;
	sub.ftz.f32 	%f127, %f126, %f45;
	sub.ftz.f32 	%f128, %f127, %f46;
	ld.u64 	%rd28, [%rd3+-24];
	mul.lo.s64 	%rd29, %rd4, 12;
	add.s64 	%rd30, %rd28, %rd29;
	ld.f32 	%f129, [%rd30];
	ld.f32 	%f130, [%rd30+4];
	ld.f32 	%f131, [%rd30+8];
	mul.lo.s64 	%rd31, %rd5, 12;
	add.s64 	%rd32, %rd28, %rd31;
	ld.f32 	%f132, [%rd32];
	mul.ftz.f32 	%f133, %f45, %f132;
	ld.f32 	%f134, [%rd32+4];
	mul.ftz.f32 	%f135, %f45, %f134;
	ld.f32 	%f136, [%rd32+8];
	mul.ftz.f32 	%f137, %f45, %f136;
	fma.rn.ftz.f32 	%f138, %f128, %f129, %f133;
	fma.rn.ftz.f32 	%f139, %f128, %f130, %f135;
	fma.rn.ftz.f32 	%f140, %f128, %f131, %f137;
	mul.lo.s64 	%rd33, %rd6, 12;
	add.s64 	%rd34, %rd28, %rd33;
	ld.f32 	%f141, [%rd34];
	ld.f32 	%f142, [%rd34+4];
	ld.f32 	%f143, [%rd34+8];
	fma.rn.ftz.f32 	%f144, %f46, %f141, %f138;
	fma.rn.ftz.f32 	%f145, %f46, %f142, %f139;
	fma.rn.ftz.f32 	%f146, %f46, %f143, %f140;
	fma.rn.ftz.f32 	%f31, %f15, 0f3A83126F, %f144;
	fma.rn.ftz.f32 	%f32, %f16, 0f3A83126F, %f145;
	fma.rn.ftz.f32 	%f33, %f17, 0f3A83126F, %f146;
	ld.const.f32 	%f147, [optixLaunchParams+104];
	ld.const.v2.f32 	{%f148, %f149}, [optixLaunchParams+96];
	ld.const.v2.f32 	{%f152, %f153}, [optixLaunchParams+80];
	ld.u32 	%r8, [%rd2];
	mad.lo.s32 	%r9, %r8, 1664525, 1013904223;
	and.b32  	%r10, %r9, 16777215;
	cvt.rn.f32.u32	%f156, %r10;
	mov.f32 	%f157, 0f4B800000;
	div.approx.ftz.f32 	%f158, %f156, %f157;
	ld.const.v2.f32 	{%f159, %f160}, [optixLaunchParams+88];
	ld.const.v2.f32 	{%f163, %f164}, [optixLaunchParams+72];
	fma.rn.ftz.f32 	%f166, %f158, %f153, %f163;
	fma.rn.ftz.f32 	%f168, %f158, %f159, %f164;
	fma.rn.ftz.f32 	%f169, %f158, %f160, %f152;
	mad.lo.s32 	%r11, %r9, 1664525, 1013904223;
	st.u32 	[%rd2], %r11;
	and.b32  	%r12, %r11, 16777215;
	cvt.rn.f32.u32	%f170, %r12;
	div.approx.ftz.f32 	%f171, %f170, %f157;
	fma.rn.ftz.f32 	%f172, %f171, %f148, %f166;
	fma.rn.ftz.f32 	%f173, %f171, %f149, %f168;
	fma.rn.ftz.f32 	%f174, %f171, %f147, %f169;
	sub.ftz.f32 	%f175, %f172, %f144;
	sub.ftz.f32 	%f176, %f173, %f145;
	sub.ftz.f32 	%f177, %f174, %f146;
	mul.ftz.f32 	%f178, %f176, %f176;
	fma.rn.ftz.f32 	%f179, %f175, %f175, %f178;
	fma.rn.ftz.f32 	%f180, %f177, %f177, %f179;
	sqrt.approx.ftz.f32 	%f34, %f180;
	rsqrt.approx.ftz.f32 	%f181, %f180;
	mul.ftz.f32 	%f35, %f175, %f181;
	mul.ftz.f32 	%f36, %f176, %f181;
	mul.ftz.f32 	%f37, %f181, %f177;
	mul.ftz.f32 	%f182, %f113, %f36;
	fma.rn.ftz.f32 	%f183, %f112, %f35, %f182;
	fma.rn.ftz.f32 	%f38, %f114, %f37, %f183;
	setp.ltu.ftz.f32	%p4, %f38, 0f00000000;
	@%p4 bra 	BB2_6;

	ld.const.u64 	%rd35, [optixLaunchParams+120];
	ld.const.f32 	%f193, [optixLaunchParams+108];
	ld.const.v2.f32 	{%f194, %f195}, [optixLaunchParams+112];
	add.u64 	%rd36, %SP, 0;
	shr.u64 	%rd37, %rd36, 32;
	cvt.u32.u64	%r21, %rd36;
	cvt.u32.u64	%r20, %rd37;
	add.u64 	%rd38, %SPL, 0;
	mov.u64 	%rd39, 0;
	st.local.u32 	[%rd38+4], %rd39;
	st.local.u32 	[%rd38], %rd39;
	st.local.u32 	[%rd38+8], %r7;
	mul.ftz.f32 	%f191, %f34, 0f3F7FBE77;
	mov.u32 	%r15, 255;
	mov.u32 	%r16, 13;
	mov.u32 	%r18, 2;
	mov.u32 	%r19, 1;
	mov.f32 	%f190, 0f3A83126F;
	mov.f32 	%f192, 0f00000000;
	// inline asm
	call (%r13, %r14), _optix_trace_2, (%rd35, %f31, %f32, %f33, %f35, %f36, %f37, %f190, %f191, %f192, %r15, %r16, %r19, %r18, %r19, %r20, %r21);
	// inline asm
	ld.local.f32 	%f196, [%rd38];
	mul.ftz.f32 	%f197, %f196, %f193;
	ld.local.f32 	%f198, [%rd38+4];
	mul.ftz.f32 	%f200, %f198, %f194;
	ld.local.f32 	%f201, [%rd38+8];
	mul.ftz.f32 	%f203, %f201, %f195;
	mul.ftz.f32 	%f204, %f25, %f197;
	mul.ftz.f32 	%f205, %f26, %f200;
	mul.ftz.f32 	%f206, %f27, %f203;
	mul.ftz.f32 	%f207, %f34, %f34;
	div.approx.ftz.f32 	%f208, %f38, %f207;
	fma.rn.ftz.f32 	%f215, %f204, %f208, %f215;
	fma.rn.ftz.f32 	%f216, %f205, %f208, %f216;
	fma.rn.ftz.f32 	%f217, %f208, %f206, %f217;

BB2_6:
	st.f32 	[%rd2+4], %f215;
	st.f32 	[%rd2+8], %f216;
	st.f32 	[%rd2+12], %f217;
	ret;
}

	// .globl	__anyhit__radiance
.visible .entry __anyhit__radiance(

)
{



	ret;
}

	// .globl	__anyhit__shadow
.visible .entry __anyhit__shadow(

)
{



	ret;
}

	// .globl	__miss__radiance
.visible .entry __miss__radiance(

)
{
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<5>;


	// inline asm
	call (%r1), _optix_get_payload_0, ();
	// inline asm
	// inline asm
	call (%r2), _optix_get_payload_1, ();
	// inline asm
	cvt.u64.u32	%rd1, %r1;
	cvt.u64.u32	%rd2, %r2;
	bfi.b64 	%rd3, %rd1, %rd2, 32, 32;
	mov.u32 	%r3, 1065353216;
	st.u32 	[%rd3+4], %r3;
	mov.u64 	%rd4, 1065353216;
	st.u32 	[%rd3+12], %rd4;
	st.u32 	[%rd3+8], %rd4;
	ret;
}

	// .globl	__miss__shadow
.visible .entry __miss__shadow(

)
{
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<5>;


	// inline asm
	call (%r1), _optix_get_payload_0, ();
	// inline asm
	// inline asm
	call (%r2), _optix_get_payload_1, ();
	// inline asm
	cvt.u64.u32	%rd1, %r1;
	cvt.u64.u32	%rd2, %r2;
	bfi.b64 	%rd3, %rd1, %rd2, 32, 32;
	mov.u64 	%rd4, 1065353216;
	st.u32 	[%rd3+4], %rd4;
	st.u32 	[%rd3], %rd4;
	mov.u32 	%r3, 1065353216;
	st.u32 	[%rd3+8], %r3;
	ret;
}

	// .globl	__raygen__renderFrame
.visible .entry __raygen__renderFrame(

)
{
	.local .align 4 .b8 	__local_depot7[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<70>;
	.reg .b32 	%r<277>;
	.reg .b64 	%rd<11>;


	mov.u64 	%SPL, __local_depot7;
	cvta.local.u64 	%SP, %SPL;
	// inline asm
	call (%r1), _optix_get_launch_index_x, ();
	// inline asm
	// inline asm
	call (%r2), _optix_get_launch_index_y, ();
	// inline asm
	ld.const.u32 	%r13, [optixLaunchParams+16];
	ld.const.v2.u32 	{%r14, %r15}, [optixLaunchParams+8];
	mov.u32 	%r10, 0;
	mov.u32 	%r7, 1;
	mad.lo.s32 	%r18, %r14, %r13, %r1;
	mad.lo.s32 	%r19, %r15, %r13, %r2;
	shl.b32 	%r20, %r19, 4;
	add.s32 	%r21, %r20, -1556008596;
	add.s32 	%r22, %r19, -1640531527;
	shr.u32 	%r23, %r19, 5;
	add.s32 	%r24, %r23, -939442524;
	xor.b32  	%r25, %r24, %r21;
	xor.b32  	%r26, %r25, %r22;
	add.s32 	%r27, %r26, %r18;
	shl.b32 	%r28, %r27, 4;
	add.s32 	%r29, %r28, -1383041155;
	add.s32 	%r30, %r27, -1640531527;
	xor.b32  	%r31, %r29, %r30;
	shr.u32 	%r32, %r27, 5;
	add.s32 	%r33, %r32, 2123724318;
	xor.b32  	%r34, %r31, %r33;
	add.s32 	%r35, %r34, %r19;
	shl.b32 	%r36, %r35, 4;
	add.s32 	%r37, %r36, -1556008596;
	add.s32 	%r38, %r35, 1013904242;
	shr.u32 	%r39, %r35, 5;
	add.s32 	%r40, %r39, -939442524;
	xor.b32  	%r41, %r40, %r37;
	xor.b32  	%r42, %r41, %r38;
	add.s32 	%r43, %r42, %r27;
	shl.b32 	%r44, %r43, 4;
	add.s32 	%r45, %r44, -1383041155;
	add.s32 	%r46, %r43, 1013904242;
	xor.b32  	%r47, %r45, %r46;
	shr.u32 	%r48, %r43, 5;
	add.s32 	%r49, %r48, 2123724318;
	xor.b32  	%r50, %r47, %r49;
	add.s32 	%r51, %r50, %r35;
	shl.b32 	%r52, %r51, 4;
	add.s32 	%r53, %r52, -1556008596;
	add.s32 	%r54, %r51, -626627285;
	shr.u32 	%r55, %r51, 5;
	add.s32 	%r56, %r55, -939442524;
	xor.b32  	%r57, %r56, %r53;
	xor.b32  	%r58, %r57, %r54;
	add.s32 	%r59, %r58, %r43;
	shl.b32 	%r60, %r59, 4;
	add.s32 	%r61, %r60, -1383041155;
	add.s32 	%r62, %r59, -626627285;
	xor.b32  	%r63, %r61, %r62;
	shr.u32 	%r64, %r59, 5;
	add.s32 	%r65, %r64, 2123724318;
	xor.b32  	%r66, %r63, %r65;
	add.s32 	%r67, %r66, %r51;
	shl.b32 	%r68, %r67, 4;
	add.s32 	%r69, %r68, -1556008596;
	add.s32 	%r70, %r67, 2027808484;
	shr.u32 	%r71, %r67, 5;
	add.s32 	%r72, %r71, -939442524;
	xor.b32  	%r73, %r72, %r69;
	xor.b32  	%r74, %r73, %r70;
	add.s32 	%r75, %r74, %r59;
	shl.b32 	%r76, %r75, 4;
	add.s32 	%r77, %r76, -1383041155;
	add.s32 	%r78, %r75, 2027808484;
	xor.b32  	%r79, %r77, %r78;
	shr.u32 	%r80, %r75, 5;
	add.s32 	%r81, %r80, 2123724318;
	xor.b32  	%r82, %r79, %r81;
	add.s32 	%r83, %r82, %r67;
	shl.b32 	%r84, %r83, 4;
	add.s32 	%r85, %r84, -1556008596;
	add.s32 	%r86, %r83, 387276957;
	shr.u32 	%r87, %r83, 5;
	add.s32 	%r88, %r87, -939442524;
	xor.b32  	%r89, %r88, %r85;
	xor.b32  	%r90, %r89, %r86;
	add.s32 	%r91, %r90, %r75;
	shl.b32 	%r92, %r91, 4;
	add.s32 	%r93, %r92, -1383041155;
	add.s32 	%r94, %r91, 387276957;
	xor.b32  	%r95, %r93, %r94;
	shr.u32 	%r96, %r91, 5;
	add.s32 	%r97, %r96, 2123724318;
	xor.b32  	%r98, %r95, %r97;
	add.s32 	%r99, %r98, %r83;
	shl.b32 	%r100, %r99, 4;
	add.s32 	%r101, %r100, -1556008596;
	add.s32 	%r102, %r99, -1253254570;
	shr.u32 	%r103, %r99, 5;
	add.s32 	%r104, %r103, -939442524;
	xor.b32  	%r105, %r104, %r101;
	xor.b32  	%r106, %r105, %r102;
	add.s32 	%r107, %r106, %r91;
	shl.b32 	%r108, %r107, 4;
	add.s32 	%r109, %r108, -1383041155;
	add.s32 	%r110, %r107, -1253254570;
	xor.b32  	%r111, %r109, %r110;
	shr.u32 	%r112, %r107, 5;
	add.s32 	%r113, %r112, 2123724318;
	xor.b32  	%r114, %r111, %r113;
	add.s32 	%r115, %r114, %r99;
	shl.b32 	%r116, %r115, 4;
	add.s32 	%r117, %r116, -1556008596;
	add.s32 	%r118, %r115, 1401181199;
	shr.u32 	%r119, %r115, 5;
	add.s32 	%r120, %r119, -939442524;
	xor.b32  	%r121, %r120, %r117;
	xor.b32  	%r122, %r121, %r118;
	add.s32 	%r123, %r122, %r107;
	shl.b32 	%r124, %r123, 4;
	add.s32 	%r125, %r124, -1383041155;
	add.s32 	%r126, %r123, 1401181199;
	xor.b32  	%r127, %r125, %r126;
	shr.u32 	%r128, %r123, 5;
	add.s32 	%r129, %r128, 2123724318;
	xor.b32  	%r130, %r127, %r129;
	add.s32 	%r131, %r130, %r115;
	shl.b32 	%r132, %r131, 4;
	add.s32 	%r133, %r132, -1556008596;
	add.s32 	%r134, %r131, -239350328;
	shr.u32 	%r135, %r131, 5;
	add.s32 	%r136, %r135, -939442524;
	xor.b32  	%r137, %r136, %r133;
	xor.b32  	%r138, %r137, %r134;
	add.s32 	%r139, %r138, %r123;
	shl.b32 	%r140, %r139, 4;
	add.s32 	%r141, %r140, -1383041155;
	add.s32 	%r142, %r139, -239350328;
	xor.b32  	%r143, %r141, %r142;
	shr.u32 	%r144, %r139, 5;
	add.s32 	%r145, %r144, 2123724318;
	xor.b32  	%r146, %r143, %r145;
	add.s32 	%r147, %r146, %r131;
	shl.b32 	%r148, %r147, 4;
	add.s32 	%r149, %r148, -1556008596;
	add.s32 	%r150, %r147, -1879881855;
	shr.u32 	%r151, %r147, 5;
	add.s32 	%r152, %r151, -939442524;
	xor.b32  	%r153, %r152, %r149;
	xor.b32  	%r154, %r153, %r150;
	add.s32 	%r155, %r154, %r139;
	shl.b32 	%r156, %r155, 4;
	add.s32 	%r157, %r156, -1383041155;
	add.s32 	%r158, %r155, -1879881855;
	xor.b32  	%r159, %r157, %r158;
	shr.u32 	%r160, %r155, 5;
	add.s32 	%r161, %r160, 2123724318;
	xor.b32  	%r162, %r159, %r161;
	add.s32 	%r163, %r162, %r147;
	shl.b32 	%r164, %r163, 4;
	add.s32 	%r165, %r164, -1556008596;
	add.s32 	%r166, %r163, 774553914;
	shr.u32 	%r167, %r163, 5;
	add.s32 	%r168, %r167, -939442524;
	xor.b32  	%r169, %r168, %r165;
	xor.b32  	%r170, %r169, %r166;
	add.s32 	%r171, %r170, %r155;
	shl.b32 	%r172, %r171, 4;
	add.s32 	%r173, %r172, -1383041155;
	add.s32 	%r174, %r171, 774553914;
	xor.b32  	%r175, %r173, %r174;
	shr.u32 	%r176, %r171, 5;
	add.s32 	%r177, %r176, 2123724318;
	xor.b32  	%r178, %r175, %r177;
	add.s32 	%r179, %r178, %r163;
	shl.b32 	%r180, %r179, 4;
	add.s32 	%r181, %r180, -1556008596;
	add.s32 	%r182, %r179, -865977613;
	shr.u32 	%r183, %r179, 5;
	add.s32 	%r184, %r183, -939442524;
	xor.b32  	%r185, %r184, %r181;
	xor.b32  	%r186, %r185, %r182;
	add.s32 	%r187, %r186, %r171;
	shl.b32 	%r188, %r187, 4;
	add.s32 	%r189, %r188, -1383041155;
	add.s32 	%r190, %r187, -865977613;
	xor.b32  	%r191, %r189, %r190;
	shr.u32 	%r192, %r187, 5;
	add.s32 	%r193, %r192, 2123724318;
	xor.b32  	%r194, %r191, %r193;
	add.s32 	%r195, %r194, %r179;
	shl.b32 	%r196, %r195, 4;
	add.s32 	%r197, %r196, -1556008596;
	add.s32 	%r198, %r195, 1788458156;
	shr.u32 	%r199, %r195, 5;
	add.s32 	%r200, %r199, -939442524;
	xor.b32  	%r201, %r200, %r197;
	xor.b32  	%r202, %r201, %r198;
	add.s32 	%r203, %r202, %r187;
	shl.b32 	%r204, %r203, 4;
	add.s32 	%r205, %r204, -1383041155;
	add.s32 	%r206, %r203, 1788458156;
	xor.b32  	%r207, %r205, %r206;
	shr.u32 	%r208, %r203, 5;
	add.s32 	%r209, %r208, 2123724318;
	xor.b32  	%r210, %r207, %r209;
	add.s32 	%r211, %r210, %r195;
	shl.b32 	%r212, %r211, 4;
	add.s32 	%r213, %r212, -1556008596;
	add.s32 	%r214, %r211, 147926629;
	shr.u32 	%r215, %r211, 5;
	add.s32 	%r216, %r215, -939442524;
	xor.b32  	%r217, %r216, %r213;
	xor.b32  	%r218, %r217, %r214;
	add.s32 	%r219, %r218, %r203;
	shl.b32 	%r220, %r219, 4;
	add.s32 	%r221, %r220, -1383041155;
	add.s32 	%r222, %r219, 147926629;
	xor.b32  	%r223, %r221, %r222;
	shr.u32 	%r224, %r219, 5;
	add.s32 	%r225, %r224, 2123724318;
	xor.b32  	%r226, %r223, %r225;
	add.s32 	%r227, %r226, %r211;
	shl.b32 	%r228, %r227, 4;
	add.s32 	%r229, %r228, -1556008596;
	add.s32 	%r230, %r227, -1492604898;
	shr.u32 	%r231, %r227, 5;
	add.s32 	%r232, %r231, -939442524;
	xor.b32  	%r233, %r232, %r229;
	xor.b32  	%r234, %r233, %r230;
	add.s32 	%r235, %r234, %r219;
	shl.b32 	%r236, %r235, 4;
	add.s32 	%r237, %r236, -1383041155;
	add.s32 	%r238, %r235, -1492604898;
	xor.b32  	%r239, %r237, %r238;
	shr.u32 	%r240, %r235, 5;
	add.s32 	%r241, %r240, 2123724318;
	xor.b32  	%r242, %r239, %r241;
	add.s32 	%r243, %r242, %r227;
	shl.b32 	%r244, %r243, 4;
	add.s32 	%r245, %r244, -1556008596;
	add.s32 	%r246, %r243, 1161830871;
	shr.u32 	%r247, %r243, 5;
	add.s32 	%r248, %r247, -939442524;
	xor.b32  	%r249, %r248, %r245;
	xor.b32  	%r250, %r249, %r246;
	add.s32 	%r251, %r250, %r235;
	shl.b32 	%r252, %r251, 4;
	add.s32 	%r253, %r252, -1383041155;
	add.s32 	%r254, %r251, 1161830871;
	xor.b32  	%r255, %r253, %r254;
	shr.u32 	%r256, %r251, 5;
	add.s32 	%r257, %r256, 2123724318;
	xor.b32  	%r258, %r255, %r257;
	add.s32 	%r259, %r258, %r243;
	shl.b32 	%r260, %r259, 4;
	add.s32 	%r261, %r260, -1556008596;
	add.s32 	%r262, %r259, -478700656;
	shr.u32 	%r263, %r259, 5;
	add.s32 	%r264, %r263, -939442524;
	xor.b32  	%r265, %r264, %r261;
	xor.b32  	%r266, %r265, %r262;
	add.s32 	%r267, %r266, %r251;
	add.u64 	%rd2, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	st.local.u32 	[%rd3+4], %r10;
	st.local.u32 	[%rd3+8], %r10;
	st.local.u32 	[%rd3+12], %r10;
	shr.u64 	%rd4, %rd2, 32;
	cvt.u32.u64	%r11, %rd4;
	cvt.u32.u64	%r12, %rd2;
	cvt.rn.f32.s32	%f10, %r1;
	mad.lo.s32 	%r268, %r267, 1664525, 1013904223;
	and.b32  	%r269, %r268, 16777215;
	cvt.rn.f32.u32	%f11, %r269;
	mov.f32 	%f12, 0f4B800000;
	div.approx.ftz.f32 	%f13, %f11, %f12;
	add.ftz.f32 	%f14, %f10, %f13;
	cvt.rn.f32.s32	%f15, %r2;
	mad.lo.s32 	%r270, %r268, 1664525, 1013904223;
	st.local.u32 	[%rd3], %r270;
	and.b32  	%r271, %r270, 16777215;
	cvt.rn.f32.u32	%f16, %r271;
	div.approx.ftz.f32 	%f17, %f16, %f12;
	add.ftz.f32 	%f18, %f15, %f17;
	cvt.rn.f32.s32	%f19, %r14;
	cvt.rn.f32.s32	%f20, %r15;
	div.approx.ftz.f32 	%f21, %f14, %f19;
	div.approx.ftz.f32 	%f22, %f18, %f20;
	add.ftz.f32 	%f23, %f21, 0fBF000000;
	ld.const.v2.f32 	{%f24, %f25}, [optixLaunchParams+48];
	ld.const.v2.f32 	{%f28, %f29}, [optixLaunchParams+56];
	ld.const.v2.f32 	{%f32, %f33}, [optixLaunchParams+32];
	fma.rn.ftz.f32 	%f35, %f23, %f24, %f33;
	ld.const.v2.f32 	{%f36, %f37}, [optixLaunchParams+40];
	fma.rn.ftz.f32 	%f40, %f23, %f25, %f36;
	fma.rn.ftz.f32 	%f41, %f23, %f28, %f37;
	add.ftz.f32 	%f42, %f22, 0fBF000000;
	ld.const.v2.f32 	{%f43, %f44}, [optixLaunchParams+64];
	fma.rn.ftz.f32 	%f47, %f42, %f29, %f35;
	fma.rn.ftz.f32 	%f48, %f42, %f43, %f40;
	fma.rn.ftz.f32 	%f49, %f42, %f44, %f41;
	mul.ftz.f32 	%f50, %f48, %f48;
	fma.rn.ftz.f32 	%f51, %f47, %f47, %f50;
	fma.rn.ftz.f32 	%f52, %f49, %f49, %f51;
	rsqrt.approx.ftz.f32 	%f53, %f52;
	mul.ftz.f32 	%f4, %f47, %f53;
	mul.ftz.f32 	%f5, %f48, %f53;
	mul.ftz.f32 	%f6, %f49, %f53;
	ld.const.u64 	%rd1, [optixLaunchParams+120];
	ld.const.v2.f32 	{%f54, %f55}, [optixLaunchParams+24];
	mov.u32 	%r6, 255;
	mov.u32 	%r9, 2;
	mov.f32 	%f8, 0f60AD78EC;
	mov.f32 	%f9, 0f00000000;
	// inline asm
	call (%r4, %r5), _optix_trace_2, (%rd1, %f54, %f55, %f32, %f4, %f5, %f6, %f9, %f8, %f9, %r6, %r7, %r10, %r9, %r10, %r11, %r12);
	// inline asm
	ld.local.f32 	%f56, [%rd3+4];
	ld.local.f32 	%f57, [%rd3+8];
	ld.local.f32 	%f58, [%rd3+12];
	mad.lo.s32 	%r272, %r14, %r2, %r1;
	shl.b32 	%r273, %r272, 2;
	ld.const.u64 	%rd5, [optixLaunchParams];
	cvta.to.global.u64 	%rd6, %rd5;
	mul.wide.s32 	%rd7, %r273, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.f32 	%f59, [%rd8];
	add.s32 	%r274, %r273, 1;
	mul.wide.s32 	%rd9, %r274, 4;
	add.s64 	%rd10, %rd6, %rd9;
	ld.global.f32 	%f60, [%rd10];
	ld.global.f32 	%f61, [%rd10+4];
	cvt.rn.f32.s32	%f62, %r13;
	fma.rn.ftz.f32 	%f63, %f62, %f59, %f56;
	add.s32 	%r275, %r13, 1;
	cvt.rn.f32.s32	%f64, %r275;
	div.approx.ftz.f32 	%f65, %f63, %f64;
	fma.rn.ftz.f32 	%f66, %f62, %f60, %f57;
	div.approx.ftz.f32 	%f67, %f66, %f64;
	fma.rn.ftz.f32 	%f68, %f62, %f61, %f58;
	div.approx.ftz.f32 	%f69, %f68, %f64;
	st.global.f32 	[%rd8], %f65;
	st.global.f32 	[%rd10], %f67;
	st.global.f32 	[%rd10+4], %f69;
	mov.u32 	%r276, 1065353216;
	st.global.u32 	[%rd10+8], %r276;
	ret;
}


