Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/ --output-directory=C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/ --report-file=bsf:C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc.bsf --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C25Q240C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc.qsys
Progress: Loading osc/proc.qsys
Progress: Reading input file
Progress: Adding SYSCLK [clock_source 13.1]
Progress: Parameterizing module SYSCLK
Progress: Adding PROC [altera_nios2_qsys 13.1]
Progress: Parameterizing module PROC
Progress: Adding RAM_ctrl [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module RAM_ctrl
Progress: Adding ROM_ctrl [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module ROM_ctrl
Progress: Adding PIN_share [altera_tristate_conduit_pin_sharer 13.1]
Progress: Parameterizing module PIN_share
Progress: Adding BRIDGE [altera_tristate_conduit_bridge 13.1]
Progress: Parameterizing module BRIDGE
Progress: Adding ONCHIP_mem [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module ONCHIP_mem
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding key_input [altera_avalon_pio 13.1]
Progress: Parameterizing module key_input
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: proc.RAM_ctrl: Properties (isMemoryDevice) have been set on interface uas - in composed mode these are ignored
Warning: proc.ROM_ctrl: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: proc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: proc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: proc.key_input: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/ --output-directory=C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc.html --report-file=sopcinfo:C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc.sopcinfo --report-file=cmp:C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc.cmp --report-file=qip:C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.qip --report-file=svd --report-file=regmap:C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.regmap --report-file=debuginfo:C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.debuginfo --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C25Q240C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc.qsys --language=VHDL
Progress: Loading osc/proc.qsys
Progress: Reading input file
Progress: Adding SYSCLK [clock_source 13.1]
Progress: Parameterizing module SYSCLK
Progress: Adding PROC [altera_nios2_qsys 13.1]
Progress: Parameterizing module PROC
Progress: Adding RAM_ctrl [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module RAM_ctrl
Progress: Adding ROM_ctrl [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module ROM_ctrl
Progress: Adding PIN_share [altera_tristate_conduit_pin_sharer 13.1]
Progress: Parameterizing module PIN_share
Progress: Adding BRIDGE [altera_tristate_conduit_bridge 13.1]
Progress: Parameterizing module BRIDGE
Progress: Adding ONCHIP_mem [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module ONCHIP_mem
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding key_input [altera_avalon_pio 13.1]
Progress: Parameterizing module key_input
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: proc.RAM_ctrl: Properties (isMemoryDevice) have been set on interface uas - in composed mode these are ignored
Warning: proc.ROM_ctrl: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: proc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: proc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: proc.key_input: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: proc: Generating proc "proc" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 9 modules, 41 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 7 modules, 30 connections
Info: merlin_translator_transform: After transform: 15 modules, 62 connections
Info: merlin_domain_transform: After transform: 30 modules, 158 connections
Info: merlin_router_transform: After transform: 38 modules, 190 connections
Info: merlin_burst_transform: After transform: 41 modules, 202 connections
Info: merlin_network_to_switch_transform: After transform: 56 modules, 250 connections
Info: merlin_width_transform: After transform: 62 modules, 274 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 64 modules, 337 connections
Info: merlin_hierarchy_transform: After transform: 10 modules, 40 connections
Info: merlin_mm_transform: After transform: 10 modules, 40 connections
Info: merlin_interrupt_mapper_transform: After transform: 11 modules, 44 connections
Info: reset_adaptation_transform: After transform: 13 modules, 46 connections
Info: PROC: Starting RTL generation for module 'proc_PROC'
Info: PROC:   Generation command is [exec {D:/program files/quartus/bin/eperlcmd.exe} -I {D:/program files/quartus/bin/perl/lib} -I {D:/program files/quartus/sopc_builder/bin/europa} -I {D:/program files/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/quartus/sopc_builder/bin} -I {D:/program files/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib} -I {D:/program files/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib} -I {D:/program files/quartus/../ip/altera/nios2_ip/altera_nios2} -I {D:/program files/quartus/../ip/altera/nios2_ip/altera_nios2} -- {D:/program files/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl} --name=proc_PROC --dir=C:/Users/Albert/AppData/Local/Temp/alt6204_3475501261971208158.dir/0001_PROC_gen/ {--quartus_dir=D:/program files/quartus} --verilog --config=C:/Users/Albert/AppData/Local/Temp/alt6204_3475501261971208158.dir/0001_PROC_gen//proc_PROC_processor_configuration.pl  --do_build_sim=0  ]
Info: PROC: # 2014.05.14 01:12:43 (*) Starting Nios II generation
Info: PROC: # 2014.05.14 01:12:43 (*)   Checking for plaintext license.
Info: PROC: # 2014.05.14 01:12:45 (*)   Couldn't query license setup in Quartus directory D:/program files/quartus
Info: PROC: # 2014.05.14 01:12:45 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: PROC: # 2014.05.14 01:12:45 (*)   LM_LICENSE_FILE environment variable is empty
Info: PROC: # 2014.05.14 01:12:45 (*)   Plaintext license not found.
Info: PROC: # 2014.05.14 01:12:45 (*)   No license required to generate encrypted Nios II/e.
Info: PROC: # 2014.05.14 01:12:45 (*)   Elaborating CPU configuration settings
Info: PROC: # 2014.05.14 01:12:45 (*)   Creating all objects for CPU
Info: PROC: # 2014.05.14 01:12:47 (*)   Generating RTL from CPU objects
Info: PROC: # 2014.05.14 01:12:47 (*)   Creating plain-text RTL
Info: PROC: # 2014.05.14 01:12:50 (*) Done Nios II generation
Info: PROC: Done RTL generation for module 'proc_PROC'
Info: PROC: "proc" instantiated altera_nios2_qsys "PROC"
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 10 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 5 modules, 10 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 5 modules, 10 connections
Info: RAM_ctrl: "proc" instantiated altera_generic_tristate_controller "RAM_ctrl"
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 10 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 5 modules, 10 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 5 modules, 10 connections
Info: ROM_ctrl: "proc" instantiated altera_generic_tristate_controller "ROM_ctrl"
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 8 connections
Info: No custom instruction connections, skipping transform 
Info: PIN_share: "proc" instantiated altera_tristate_conduit_pin_sharer "PIN_share"
Info: BRIDGE: "proc" instantiated altera_tristate_conduit_bridge "BRIDGE"
Info: ONCHIP_mem: Starting RTL generation for module 'proc_ONCHIP_mem'
Info: ONCHIP_mem:   Generation command is [exec {D:/program files/quartus/bin/perl/bin/perl.exe} -I {D:/program files/quartus/bin/perl/lib} -I {D:/program files/quartus/sopc_builder/bin/europa} -I {D:/program files/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/quartus/sopc_builder/bin} -I {D:/program files/quartus/../ip/altera/sopc_builder_ip/common} -I {D:/program files/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2} -- {D:/program files/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl} --name=proc_ONCHIP_mem --dir=C:/Users/Albert/AppData/Local/Temp/alt6204_3475501261971208158.dir/0003_ONCHIP_mem_gen/ {--quartus_dir=D:/program files/quartus} --verilog --config=C:/Users/Albert/AppData/Local/Temp/alt6204_3475501261971208158.dir/0003_ONCHIP_mem_gen//proc_ONCHIP_mem_component_configuration.pl  --do_build_sim=0  ]
Info: ONCHIP_mem: Done RTL generation for module 'proc_ONCHIP_mem'
Info: ONCHIP_mem: "proc" instantiated altera_avalon_onchip_memory2 "ONCHIP_mem"
Info: sysid_qsys_0: "proc" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: key_input: Starting RTL generation for module 'proc_key_input'
Info: key_input:   Generation command is [exec {D:/program files/quartus/bin/perl/bin/perl.exe} -I {D:/program files/quartus/bin/perl/lib} -I {D:/program files/quartus/sopc_builder/bin/europa} -I {D:/program files/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/quartus/sopc_builder/bin} -I {D:/program files/quartus/../ip/altera/sopc_builder_ip/common} -I {D:/program files/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio} -- {D:/program files/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl} --name=proc_key_input --dir=C:/Users/Albert/AppData/Local/Temp/alt6204_3475501261971208158.dir/0005_key_input_gen/ {--quartus_dir=D:/program files/quartus} --verilog --config=C:/Users/Albert/AppData/Local/Temp/alt6204_3475501261971208158.dir/0005_key_input_gen//proc_key_input_component_configuration.pl  --do_build_sim=0  ]
Info: key_input: Done RTL generation for module 'proc_key_input'
Info: key_input: "proc" instantiated altera_avalon_pio "key_input"
Info: pipeline_bridge_swap_transform: After transform: 57 modules, 194 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 57 modules, 194 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 57 modules, 194 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 57 modules, 194 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 57 modules, 194 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 57 modules, 194 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 57 modules, 194 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 57 modules, 194 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 57 modules, 194 connections
Info: mm_interconnect_0: "proc" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "proc" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "proc" instantiated altera_reset_controller "rst_controller"
Info: tdt: "RAM_ctrl" instantiated altera_tristate_controller_translator "tdt"
Info: slave_translator: "RAM_ctrl" instantiated altera_merlin_slave_translator "slave_translator"
Info: tda: "RAM_ctrl" instantiated altera_tristate_controller_aggregator "tda"
Info: pin_sharer: "PIN_share" instantiated altera_tristate_conduit_pin_sharer_core "pin_sharer"
Info: arbiter: "PIN_share" instantiated altera_merlin_std_arbitrator "arbiter"
Info: PROC_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "PROC_instruction_master_translator"
Info: PROC_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "PROC_instruction_master_translator_avalon_universal_master_0_agent"
Info: PROC_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "PROC_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: PROC_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "PROC_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_001: "mm_interconnect_0" instantiated altera_merlin_router "id_router_001"
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: proc: Done "proc" with 30 modules, 46 files, 1598849 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
