# ALU Project for MIPS Architecture
ALU design using structural Verilog.
Carry-lookahead adder is implemented. 

## TODO
- [x] Test CLA-32
- [x] Add, or, xor, nor output to alu_1
- [x] Design Mod control unit
- [x] Design Mod datapath
- [x] Design 32-bit Mux 8:1