$date
	Sat Mar  9 08:20:41 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ALU_tb $end
$var wire 4 ! result [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 3 $ op [2:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b1001 #
b1011 "
b100 !
$end
#10000
b101 !
b101 $
b1100 "
#20000
b10 $
b1101 #
b1001 "
#30000
b1111 !
b100 $
b1111 #
b1101 "
#40000
