INFO-FLOW: Workspace C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1 opened at Sun May 21 15:28:40 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.089 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.223 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.293 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.406 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.709 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.19 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.25 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.279 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.104 seconds; current allocated memory: 86.230 MB.
INFO: [HLS 200-10] Analyzing design file 'src/running_cond_update.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/running_cond_update.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang src/running_cond_update.cpp -foptimization-record-file=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.cpp.clang.out.log 2> C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.cpp.clang.err.log 
Command       ap_eval done; 1.028 sec.
INFO-FLOW: Done: GCC PP 39 time: 1 seconds per iteration
Execute       set_directive_top fetching_ip -name=fetching_ip 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/clang.out.log 2> C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.531 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.353 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.127 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.118 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.981 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 2.111 sec.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 1.309 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.pp.0.cpp.clang.out.log 2> C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.467 sec.
INFO: [HLS 200-10] Analyzing design file 'src/fetching_ip.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/fetching_ip.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang src/fetching_ip.cpp -foptimization-record-file=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.cpp.clang.out.log 2> C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.cpp.clang.err.log 
Command       ap_eval done; 0.613 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
Execute       set_directive_top fetching_ip -name=fetching_ip 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/clang.out.log 2> C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.45 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.192 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.672 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.13 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.947 sec.
Command       clang_tidy done; 2.005 sec.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 1.175 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.pp.0.cpp.clang.out.log 2> C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.461 sec.
INFO: [HLS 200-10] Analyzing design file 'src/fetch.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/fetch.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang src/fetch.cpp -foptimization-record-file=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.cpp.clang.out.log 2> C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.cpp.clang.err.log 
Command       ap_eval done; 0.599 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
Execute       set_directive_top fetching_ip -name=fetching_ip 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/clang.out.log 2> C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.436 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.104 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.082 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.127 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.92 sec.
Command       clang_tidy done; 1.983 sec.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 1.104 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.pp.0.cpp.clang.out.log 2> C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.46 sec.
INFO: [HLS 200-10] Analyzing design file 'src/execute.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/execute.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang src/execute.cpp -foptimization-record-file=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.cpp.clang.out.log 2> C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.cpp.clang.err.log 
Command       ap_eval done; 0.723 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
Execute       set_directive_top fetching_ip -name=fetching_ip 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/clang.out.log 2> C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.675 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.142 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.177 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.226 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.916 sec.
Command       clang_tidy done; 1.969 sec.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 1.154 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.pp.0.cpp.clang.out.log 2> C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.506 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 42.921 seconds; current allocated memory: 87.848 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.g.bc" "C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.g.bc" "C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.g.bc" "C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.g.bc C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.g.bc C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.g.bc C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.g.bc -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command         ap_eval done; 0.206 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.21 sec.
Execute       run_link_or_opt -opt -out C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.263 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.269 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 5.657 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 5.664 sec.
Execute       run_link_or_opt -opt -out C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fetching_ip -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fetching_ip -reflow-float-conversion -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 2.358 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.363 sec.
Execute       run_link_or_opt -out C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.212 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.216 sec.
Execute       run_link_or_opt -opt -out C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fetching_ip 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fetching_ip -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.142 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.149 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=fetching_ip -mllvm -hls-db-dir -mllvm C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 1.013 sec.
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base(unsigned int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:215:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(unsigned int)' into 'ap_uint<16>::ap_uint(unsigned int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::operator unsigned long long() const' into 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' (src/fetch.cpp:17:26)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<32, true>::plus operator+<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<32, true>::plus operator+<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<32, true>::plus operator+<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<($_0)32, true>::plus operator+<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<32, true>::plus operator+<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<($_0)32, true>::plus operator+<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1004)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base<33, true>(ap_int_base<33, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_uint<16>::ap_uint<33>(ap_int<33> const&)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::plus operator+<16, false>(ap_int_base<16, false> const&, int)' into 'compute_next_pc(ap_uint<16>)' (src/execute.cpp:8:29)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>)' into 'execute(ap_uint<16>, ap_uint<16>*)' (src/execute.cpp:17:13)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(bool)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:208:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(bool)' into 'ap_uint<1>::ap_uint(bool)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'fetching_ip(unsigned int, unsigned int*)' (src/fetching_ip.cpp:25:12)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.912 seconds; current allocated memory: 88.703 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 88.719 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top fetching_ip -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.0.bc -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.313 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 101.773 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.1.bc -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.216 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'fetching_ip' (src/fetching_ip.cpp:6) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.27 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.534 seconds; current allocated memory: 112.832 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.g.1.bc to C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.o.1.bc -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.328 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.236 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.578 seconds; current allocated memory: 142.031 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.o.2.bc -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.314 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 165.328 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.863 sec.
Command     elaborate done; 55.765 sec.
Execute     ap_eval exec zip -j C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.364 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'fetching_ip' ...
Execute       ap_set_top_model fetching_ip 
Execute       get_model_list fetching_ip -filter all-wo-channel -topdown 
Execute       preproc_iomode -model fetching_ip 
Execute       preproc_iomode -model running_cond_update 
Execute       preproc_iomode -model execute 
Execute       preproc_iomode -model fetch 
Execute       get_model_list fetching_ip -filter all-wo-channel 
INFO-FLOW: Model list for configure: fetch execute running_cond_update fetching_ip
INFO-FLOW: Configuring Module : fetch ...
Execute       set_default_model fetch 
Execute       apply_spec_resource_limit fetch 
INFO-FLOW: Configuring Module : execute ...
Execute       set_default_model execute 
Execute       apply_spec_resource_limit execute 
INFO-FLOW: Configuring Module : running_cond_update ...
Execute       set_default_model running_cond_update 
Execute       apply_spec_resource_limit running_cond_update 
INFO-FLOW: Configuring Module : fetching_ip ...
Execute       set_default_model fetching_ip 
Execute       apply_spec_resource_limit fetching_ip 
INFO-FLOW: Model list for preprocess: fetch execute running_cond_update fetching_ip
INFO-FLOW: Preprocessing Module: fetch ...
Execute       set_default_model fetch 
Execute       cdfg_preprocess -model fetch 
Execute       rtl_gen_preprocess fetch 
INFO-FLOW: Preprocessing Module: execute ...
Execute       set_default_model execute 
Execute       cdfg_preprocess -model execute 
Execute       rtl_gen_preprocess execute 
INFO-FLOW: Preprocessing Module: running_cond_update ...
Execute       set_default_model running_cond_update 
Execute       cdfg_preprocess -model running_cond_update 
Execute       rtl_gen_preprocess running_cond_update 
INFO-FLOW: Preprocessing Module: fetching_ip ...
Execute       set_default_model fetching_ip 
Execute       cdfg_preprocess -model fetching_ip 
Execute       rtl_gen_preprocess fetching_ip 
INFO-FLOW: Model list for synthesis: fetch execute running_cond_update fetching_ip
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fetch 
Execute       schedule -model fetch 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.115 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.626 seconds; current allocated memory: 168.219 MB.
Execute       syn_report -verbosereport -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.sched.adb -f 
INFO-FLOW: Finish scheduling fetch.
Execute       set_default_model fetch 
Execute       bind -model fetch 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.228 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 169.434 MB.
Execute       syn_report -verbosereport -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.bind.adb -f 
INFO-FLOW: Finish binding fetch.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model execute 
Execute       schedule -model execute 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 169.574 MB.
Execute       syn_report -verbosereport -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.sched.adb -f 
INFO-FLOW: Finish scheduling execute.
Execute       set_default_model execute 
Execute       bind -model execute 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 169.574 MB.
Execute       syn_report -verbosereport -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.bind.adb -f 
INFO-FLOW: Finish binding execute.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model running_cond_update 
Execute       schedule -model running_cond_update 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 169.582 MB.
Execute       syn_report -verbosereport -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.sched.adb -f 
INFO-FLOW: Finish scheduling running_cond_update.
Execute       set_default_model running_cond_update 
Execute       bind -model running_cond_update 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.187 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 169.582 MB.
Execute       syn_report -verbosereport -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.bind.adb -f 
INFO-FLOW: Finish binding running_cond_update.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetching_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fetching_ip 
Execute       schedule -model fetching_ip 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 169.957 MB.
Execute       syn_report -verbosereport -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.137 sec.
Execute       db_write -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.sched.adb -f 
INFO-FLOW: Finish scheduling fetching_ip.
Execute       set_default_model fetching_ip 
Execute       bind -model fetching_ip 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.892 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.056 seconds; current allocated memory: 170.191 MB.
Execute       syn_report -verbosereport -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.235 sec.
Execute       db_write -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.bind.adb -f 
INFO-FLOW: Finish binding fetching_ip.
Execute       get_model_list fetching_ip -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess fetch 
Execute       rtl_gen_preprocess execute 
Execute       rtl_gen_preprocess running_cond_update 
Command       rtl_gen_preprocess done; 0.147 sec.
Execute       rtl_gen_preprocess fetching_ip 
INFO-FLOW: Model list for RTL generation: fetch execute running_cond_update fetching_ip
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fetch -top_prefix fetching_ip_ -sub_prefix fetching_ip_ -mg_file C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
Command       create_rtl_model done; 0.697 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.627 seconds; current allocated memory: 171.445 MB.
Execute       source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.rtl_wrap.cfg.tcl 
Execute       gen_rtl fetch -style xilinx -f -lang vhdl -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/syn/vhdl/fetching_ip_fetch 
Execute       gen_rtl fetch -style xilinx -f -lang vlog -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/syn/verilog/fetching_ip_fetch 
Execute       syn_report -csynth -model fetch -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/syn/report/fetch_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.142 sec.
Execute       syn_report -rtlxml -model fetch -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/syn/report/fetch_csynth.xml 
Execute       syn_report -verbosereport -model fetch -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model fetch -f -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.adb 
Execute       db_write -model fetch -bindview -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.378 sec.
Execute       gen_tb_info fetch -p C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch 
Command       gen_tb_info done; 0.422 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model execute -top_prefix fetching_ip_ -sub_prefix fetching_ip_ -mg_file C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
Command       create_rtl_model done; 0.117 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.241 seconds; current allocated memory: 172.188 MB.
Execute       source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.rtl_wrap.cfg.tcl 
Execute       gen_rtl execute -style xilinx -f -lang vhdl -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/syn/vhdl/fetching_ip_execute 
Command       gen_rtl done; 0.228 sec.
Execute       gen_rtl execute -style xilinx -f -lang vlog -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/syn/verilog/fetching_ip_execute 
Execute       syn_report -csynth -model execute -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/syn/report/execute_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model execute -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/syn/report/execute_csynth.xml 
Command       syn_report done; 0.163 sec.
Execute       syn_report -verbosereport -model execute -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model execute -f -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.adb 
Execute       db_write -model execute -bindview -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info execute -p C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model running_cond_update -top_prefix fetching_ip_ -sub_prefix fetching_ip_ -mg_file C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
Command       create_rtl_model done; 0.308 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.406 seconds; current allocated memory: 172.246 MB.
Execute       source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.rtl_wrap.cfg.tcl 
Execute       gen_rtl running_cond_update -style xilinx -f -lang vhdl -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/syn/vhdl/fetching_ip_running_cond_update 
Execute       gen_rtl running_cond_update -style xilinx -f -lang vlog -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/syn/verilog/fetching_ip_running_cond_update 
Execute       syn_report -csynth -model running_cond_update -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/syn/report/running_cond_update_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model running_cond_update -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/syn/report/running_cond_update_csynth.xml 
Command       syn_report done; 0.177 sec.
Execute       syn_report -verbosereport -model running_cond_update -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model running_cond_update -f -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.adb 
Execute       db_write -model running_cond_update -bindview -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info running_cond_update -p C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetching_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fetching_ip -top_prefix  -sub_prefix fetching_ip_ -mg_file C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fetching_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fetching_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fetching_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'code_ram' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetching_ip'.
Command       create_rtl_model done; 0.481 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.231 seconds; current allocated memory: 172.609 MB.
Execute       source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.rtl_wrap.cfg.tcl 
Execute       gen_rtl fetching_ip -istop -style xilinx -f -lang vhdl -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/syn/vhdl/fetching_ip 
Execute       gen_rtl fetching_ip -istop -style xilinx -f -lang vlog -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/syn/verilog/fetching_ip 
Execute       syn_report -csynth -model fetching_ip -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/syn/report/fetching_ip_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model fetching_ip -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/syn/report/fetching_ip_csynth.xml 
Execute       syn_report -verbosereport -model fetching_ip -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model fetching_ip -f -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.adb 
Execute       db_write -model fetching_ip -bindview -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fetching_ip -p C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip 
Execute       export_constraint_db -f -tool general -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.constraint.tcl 
Execute       syn_report -designview -model fetching_ip -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.design.xml 
Execute       syn_report -csynthDesign -model fetching_ip -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model fetching_ip -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model fetching_ip -o C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.protoinst 
Execute       sc_get_clocks fetching_ip 
Execute       sc_get_portdomain fetching_ip 
INFO-FLOW: Model list for RTL component generation: fetch execute running_cond_update fetching_ip
INFO-FLOW: Handling components in module [fetch] ... 
Execute       source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.compgen.tcl 
INFO-FLOW: Handling components in module [execute] ... 
Execute       source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.compgen.tcl 
INFO-FLOW: Handling components in module [running_cond_update] ... 
Execute       source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.compgen.tcl 
INFO-FLOW: Handling components in module [fetching_ip] ... 
Execute       source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.compgen.tcl 
INFO-FLOW: Found component fetching_ip_control_s_axi.
INFO-FLOW: Append model fetching_ip_control_s_axi
INFO-FLOW: Append model fetch
INFO-FLOW: Append model execute
INFO-FLOW: Append model running_cond_update
INFO-FLOW: Append model fetching_ip
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fetching_ip_control_s_axi fetch execute running_cond_update fetching_ip
INFO-FLOW: Generating C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model fetching_ip_control_s_axi
INFO-FLOW: To file: write model fetch
INFO-FLOW: To file: write model execute
INFO-FLOW: To file: write model running_cond_update
INFO-FLOW: To file: write model fetching_ip
INFO-FLOW: Generating C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.773 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.898 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/vlog' tclDir='C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db' modelList='fetching_ip_control_s_axi
fetch
execute
running_cond_update
fetching_ip
' expOnly='0'
Execute       source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.compgen.tcl 
Execute       source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.compgen.tcl 
Execute       source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.compgen.tcl 
Execute       source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.compgen.tcl 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.278 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.183 seconds; current allocated memory: 177.484 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='fetching_ip_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name fetch
INFO-FLOW: No bind nodes found for module_name running_cond_update
INFO-FLOW: No bind nodes found for module_name fetching_ip
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 1.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='fetching_ip_control_s_axi
fetch
execute
running_cond_update
fetching_ip
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
Execute       source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.compgen.dataonly.tcl 
Execute       source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.compgen.dataonly.tcl 
Execute       source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.rtl_wrap.cfg.tcl 
Execute       source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.compgen.dataonly.tcl 
Execute       source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.tbgen.tcl 
Execute       source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.tbgen.tcl 
Execute       source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.tbgen.tcl 
Execute       source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
Execute       source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.constraint.tcl 
Execute       sc_get_clocks fetching_ip 
Execute       source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE fetching_ip LOOP {} BUNDLEDNAME control DSP 0 BRAM 128 URAM 0}} report_dict {TOPINST fetching_ip MODULE2INSTS {fetching_ip fetching_ip fetch grp_fetch_fu_62 execute pc_V_1_execute_fu_69 running_cond_update is_running_V_running_cond_update_fu_74} INST2MODULE {fetching_ip fetching_ip grp_fetch_fu_62 fetch pc_V_1_execute_fu_69 execute is_running_V_running_cond_update_fu_74 running_cond_update} INSTDATA {fetching_ip {DEPTH 1 CHILDREN {grp_fetch_fu_62 pc_V_1_execute_fu_69 is_running_V_running_cond_update_fu_74}} grp_fetch_fu_62 {DEPTH 2 CHILDREN {}} pc_V_1_execute_fu_69 {DEPTH 2 CHILDREN {}} is_running_V_running_cond_update_fu_74 {DEPTH 2 CHILDREN {}}} MODULEDATA {execute {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ap_return SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:186} VARIABLE add_ln186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fetch {AREA {DSP 0 BRAM 0 URAM 0}} running_cond_update {AREA {DSP 0 BRAM 0 URAM 0}} fetching_ip {AREA {DSP 0 BRAM 128 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.903 seconds; current allocated memory: 181.898 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fetching_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for fetching_ip.
Execute       syn_report -model fetching_ip -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 174.61 MHz
Command     autosyn done; 15.294 sec.
Command   csynth_design done; 71.445 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 71.445 seconds; current allocated memory: 96.145 MB.
Command ap_source done; 83.761 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1 opened at Sun May 21 16:01:33 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.107 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.219 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.299 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.443 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.768 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.16 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.223 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.278 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.179 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.24 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.rtl_wrap.cfg.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/src/tb_fetching_ip.cpp C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/./sim/autowrap/testbench/tb_fetching_ip.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/./sim/autowrap/testbench/tb_fetching_ip.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/./sim/autowrap/testbench/tb_fetching_ip.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 2.989 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/src/running_cond_update.cpp C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/./sim/autowrap/testbench/running_cond_update.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/./sim/autowrap/testbench/running_cond_update.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/./sim/autowrap/testbench/running_cond_update.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.538 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/src/fetching_ip.cpp C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/./sim/autowrap/testbench/fetching_ip.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/./sim/autowrap/testbench/fetching_ip.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/./sim/autowrap/testbench/fetching_ip.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 2.917 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/src/fetch.cpp C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/./sim/autowrap/testbench/fetch.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/./sim/autowrap/testbench/fetch.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/./sim/autowrap/testbench/fetch.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.595 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/src/execute.cpp C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/./sim/autowrap/testbench/execute.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/./sim/autowrap/testbench/execute.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/./sim/autowrap/testbench/execute.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.579 sec.
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.rtl_wrap.cfg.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.rtl_wrap.cfg.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.rtl_wrap.cfg.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.352 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 42.456 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 87.111 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 87.111 seconds; current allocated memory: 10.043 MB.
Command ap_source done; 99.483 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1 opened at Sun May 21 16:10:41 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.044 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.199 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.269 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.354 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -output {C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/exported RTL} 
INFO: [HLS 200-1464] Running solution command: config_export -output {C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/exported RTL}
Execute     config_export -output C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/exported RTL 
Command   open_solution done; 1.653 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.17 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.24 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.291 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -output C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/exported RTL 
INFO: [HLS 200-1510] Running: config_export -output C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/exported RTL 
Execute   export_design -rtl verilog -format ip_catalog -output C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/exported RTL 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/exported RTL 
ERROR: [HLS 200-101] 'export_design': Unknown option 'RTL'.
Command   export_design done; error code: 1; 
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 0.035 MB.
Command ap_source done; error code: 1; 12.281 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1 opened at Sun May 21 16:12:55 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.018 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.184 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.252 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.308 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/exported_rtl 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/exported_rtl
Execute     config_export -output=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/exported_rtl 
Command   open_solution done; 1.607 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.171 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.237 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.291 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -output C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/exported_rtl 
INFO: [HLS 200-1510] Running: config_export -output C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/exported_rtl 
Execute   export_design -rtl verilog -format ip_catalog -output C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/exported_rtl 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/exported_rtl 
Execute     config_export -format=ip_catalog -output=C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/exported_rtl -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.18 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.243 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=fetching_ip xml_exists=0
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.rtl_wrap.cfg.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.rtl_wrap.cfg.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.rtl_wrap.cfg.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to fetching_ip
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=5 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='fetching_ip_control_s_axi
fetch
execute
running_cond_update
fetching_ip
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.compgen.dataonly.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.compgen.dataonly.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.rtl_wrap.cfg.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.compgen.dataonly.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetch.tbgen.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/execute.tbgen.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/running_cond_update.tbgen.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.constraint.tcl 
Execute     sc_get_clocks fetching_ip 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to fetching_ip
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.compgen.dataonly.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.compgen.dataonly.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=fetching_ip
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.rtl_wrap.cfg.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.rtl_wrap.cfg.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.rtl_wrap.cfg.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.constraint.tcl 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/fetching_ip.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.313 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.388 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/fetching_ip/solution1/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s exported_rtl/export.zip 
INFO: [HLS 200-802] Generated output file exported_rtl/export.zip
Command   export_design done; 32.949 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 32.949 seconds; current allocated memory: 7.531 MB.
Command ap_source done; 45.163 sec.
Execute cleanup_all 
