module wideexpr_00560(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((ctrl[2]?5'sb10101:(ctrl[6]?3'sb111:(s5)&($signed((1'sb0)<<(4'b0000))))))-($signed($unsigned(({(2'sb10)^(2'sb10),{3{6'sb101010}}})&((ctrl[1]?(3'sb110)&(1'b1):(s4)^(6'b100010))))));
  assign y1 = (+($signed(+(+($signed(s0))))))|(+(s0));
  assign y2 = $signed(-(((ctrl[1]?(ctrl[7]?3'sb100:s4):6'sb010010))|(s0)));
  assign y3 = (($signed((2'sb10)^(((((ctrl[2]?(2'sb11)^(3'sb110):-(s4)))>>>((s4)>>>({u5,5'b01110,s7})))^(+((1'sb0)<<((u0)-(s1)))))<<({1{(((6'sb000100)<<<(5'sb00011))^(+(s2)))>>(((s6)&(s0))&($signed(2'b10)))}}))))-(+((ctrl[4]?(3'sb010)>(s5):$signed(((ctrl[3]?(s7)<=((3'sb110)<<<(6'sb000100)):((2'sb00)>(s0))<<({4{1'sb1}})))<=(((ctrl[3]?u7:s4))<<<((ctrl[0]?{1{3'sb110}}:|(3'sb111)))))))))&(-(4'sb1101));
  assign y4 = 5'sb11100;
  assign y5 = {3{(((ctrl[0]?6'sb100010:($signed(4'sb0000))+($signed(u5))))==(+((-(3'sb010))|((u2)+(1'b0)))))<<<({(((1'sb0)>>>(s1))>({3{u0}}))<<((ctrl[0]?3'b011:$unsigned(1'sb1))),s3})}};
  assign y6 = (((($signed(((ctrl[0]?3'sb101:u7))|((5'b01101)==(u2))))!=(-((u6)^(-(s5)))))^~(1'b0))+(({+((&(u2))>>>((1'sb0)^~(2'sb01)))})^~(($signed(2'sb00))^({$unsigned(s7),({u1,1'sb0,u5,u7})-($signed(s3)),(s2)<<({1'sb1})}))))<<<({4{3'b100}});
  assign y7 = $signed((ctrl[6]?~(-(5'sb00010)):{3{u4}}));
endmodule
