--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Aug 13 13:06:25 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     mcm_top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk10 [get_nets pin_intrpt[2]]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk9 [get_nets clk_100k]
            263 items scored, 185 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.688ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \io_ins[0].u_io/pwm_freq_cntr_1785__i7  (from clk_100k +)
   Destination:    FD1S3IX    CD             \io_ins[0].u_io/pwm_freq_cntr_1785__i0  (to clk_100k +)

   Delay:                   8.528ns  (28.3% logic, 71.7% route), 5 logic levels.

 Constraint Details:

      8.528ns data_path \io_ins[0].u_io/pwm_freq_cntr_1785__i7 to \io_ins[0].u_io/pwm_freq_cntr_1785__i0 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.688ns

 Path Details: \io_ins[0].u_io/pwm_freq_cntr_1785__i7 to \io_ins[0].u_io/pwm_freq_cntr_1785__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \io_ins[0].u_io/pwm_freq_cntr_1785__i7 (from clk_100k)
Route         3   e 1.315                                  \io_ins[0].u_io/pwm_freq_cntr[7]
LUT4        ---     0.493              B to Z              \io_ins[0].u_io/i1_2_lut
Route         1   e 0.941                                  \io_ins[0].u_io/n27335
LUT4        ---     0.493              B to Z              \io_ins[0].u_io/i1_4_lut_adj_845
Route         1   e 0.941                                  \io_ins[0].u_io/n27347
LUT4        ---     0.493              C to Z              \io_ins[0].u_io/i1_4_lut_adj_844
Route         3   e 1.258                                  n18
LUT4        ---     0.493              B to Z              \spi_slave_top_inst/spi_ctrl_inst/i1_2_lut_2_lut_adj_679
Route        12   e 1.657                                  n2193
                  --------
                    8.528  (28.3% logic, 71.7% route), 5 logic levels.


Error:  The following path violates requirements by 3.688ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \io_ins[0].u_io/pwm_freq_cntr_1785__i7  (from clk_100k +)
   Destination:    FD1S3IX    CD             \io_ins[0].u_io/pwm_freq_cntr_1785__i11  (to clk_100k +)

   Delay:                   8.528ns  (28.3% logic, 71.7% route), 5 logic levels.

 Constraint Details:

      8.528ns data_path \io_ins[0].u_io/pwm_freq_cntr_1785__i7 to \io_ins[0].u_io/pwm_freq_cntr_1785__i11 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.688ns

 Path Details: \io_ins[0].u_io/pwm_freq_cntr_1785__i7 to \io_ins[0].u_io/pwm_freq_cntr_1785__i11

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \io_ins[0].u_io/pwm_freq_cntr_1785__i7 (from clk_100k)
Route         3   e 1.315                                  \io_ins[0].u_io/pwm_freq_cntr[7]
LUT4        ---     0.493              B to Z              \io_ins[0].u_io/i1_2_lut
Route         1   e 0.941                                  \io_ins[0].u_io/n27335
LUT4        ---     0.493              B to Z              \io_ins[0].u_io/i1_4_lut_adj_845
Route         1   e 0.941                                  \io_ins[0].u_io/n27347
LUT4        ---     0.493              C to Z              \io_ins[0].u_io/i1_4_lut_adj_844
Route         3   e 1.258                                  n18
LUT4        ---     0.493              B to Z              \spi_slave_top_inst/spi_ctrl_inst/i1_2_lut_2_lut_adj_679
Route        12   e 1.657                                  n2193
                  --------
                    8.528  (28.3% logic, 71.7% route), 5 logic levels.


Error:  The following path violates requirements by 3.688ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \io_ins[0].u_io/pwm_freq_cntr_1785__i7  (from clk_100k +)
   Destination:    FD1S3IX    CD             \io_ins[0].u_io/pwm_freq_cntr_1785__i10  (to clk_100k +)

   Delay:                   8.528ns  (28.3% logic, 71.7% route), 5 logic levels.

 Constraint Details:

      8.528ns data_path \io_ins[0].u_io/pwm_freq_cntr_1785__i7 to \io_ins[0].u_io/pwm_freq_cntr_1785__i10 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.688ns

 Path Details: \io_ins[0].u_io/pwm_freq_cntr_1785__i7 to \io_ins[0].u_io/pwm_freq_cntr_1785__i10

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \io_ins[0].u_io/pwm_freq_cntr_1785__i7 (from clk_100k)
Route         3   e 1.315                                  \io_ins[0].u_io/pwm_freq_cntr[7]
LUT4        ---     0.493              B to Z              \io_ins[0].u_io/i1_2_lut
Route         1   e 0.941                                  \io_ins[0].u_io/n27335
LUT4        ---     0.493              B to Z              \io_ins[0].u_io/i1_4_lut_adj_845
Route         1   e 0.941                                  \io_ins[0].u_io/n27347
LUT4        ---     0.493              C to Z              \io_ins[0].u_io/i1_4_lut_adj_844
Route         3   e 1.258                                  n18
LUT4        ---     0.493              B to Z              \spi_slave_top_inst/spi_ctrl_inst/i1_2_lut_2_lut_adj_679
Route        12   e 1.657                                  n2193
                  --------
                    8.528  (28.3% logic, 71.7% route), 5 logic levels.

Warning: 8.688 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk8 [get_nets CS_READY_c]
            7 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.647ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AY    CK             \u_cs_decoder/cs_decoded_i0  (from CS_READY_c +)
   Destination:    FD1P3AY    D              \u_cs_decoder/cs_decoded_i0  (to CS_READY_c +)

   Delay:                   3.193ns  (29.3% logic, 70.7% route), 2 logic levels.

 Constraint Details:

      3.193ns data_path \u_cs_decoder/cs_decoded_i0 to \u_cs_decoder/cs_decoded_i0 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.647ns

 Path Details: \u_cs_decoder/cs_decoded_i0 to \u_cs_decoder/cs_decoded_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u_cs_decoder/cs_decoded_i0 (from CS_READY_c)
Route         3   e 1.315                                  cs_decoded[0]
LUT4        ---     0.493              A to Z              i23842_4_lut
Route         1   e 0.941                                  n28544
                  --------
                    3.193  (29.3% logic, 70.7% route), 2 logic levels.


Passed:  The following path meets requirements by 1.647ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AY    CK             \u_cs_decoder/cs_decoded_i6  (from CS_READY_c +)
   Destination:    FD1P3AY    D              \u_cs_decoder/cs_decoded_i6  (to CS_READY_c +)

   Delay:                   3.193ns  (29.3% logic, 70.7% route), 2 logic levels.

 Constraint Details:

      3.193ns data_path \u_cs_decoder/cs_decoded_i6 to \u_cs_decoder/cs_decoded_i6 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.647ns

 Path Details: \u_cs_decoder/cs_decoded_i6 to \u_cs_decoder/cs_decoded_i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u_cs_decoder/cs_decoded_i6 (from CS_READY_c)
Route         3   e 1.315                                  cs_decoded[6]
LUT4        ---     0.493              A to Z              i23858_4_lut
Route         1   e 0.941                                  n28560
                  --------
                    3.193  (29.3% logic, 70.7% route), 2 logic levels.


Passed:  The following path meets requirements by 1.764ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AY    CK             \u_cs_decoder/cs_decoded_i12  (from CS_READY_c +)
   Destination:    FD1P3AY    D              \u_cs_decoder/cs_decoded_i12  (to CS_READY_c +)

   Delay:                   3.076ns  (30.5% logic, 69.5% route), 2 logic levels.

 Constraint Details:

      3.076ns data_path \u_cs_decoder/cs_decoded_i12 to \u_cs_decoder/cs_decoded_i12 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.764ns

 Path Details: \u_cs_decoder/cs_decoded_i12 to \u_cs_decoder/cs_decoded_i12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u_cs_decoder/cs_decoded_i12 (from CS_READY_c)
Route         2   e 1.198                                  cs_decoded[12]
LUT4        ---     0.493              A to Z              i23855_4_lut
Route         1   e 0.941                                  n28557
                  --------
                    3.076  (30.5% logic, 69.5% route), 2 logic levels.

Report: 3.353 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk7 [get_nets pin_intrpt[11]]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk6 [get_nets pin_intrpt[8]]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk5 [get_nets pin_intrpt[5]]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk4 [get_nets pin_intrpt[20]]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk3 [get_nets pin_intrpt[14]]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets pin_intrpt[17]]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk_1MHz]
            405 items scored, 405 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.233ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \stepper_ins[6].u_stepper/Cnt__i6  (from clk_1MHz +)
   Destination:    FD1P3IX    D              \stepper_ins[6].u_stepper/MA_Temp_483  (to clk_1MHz +)

   Delay:                  10.073ns  (31.2% logic, 68.8% route), 7 logic levels.

 Constraint Details:

     10.073ns data_path \stepper_ins[6].u_stepper/Cnt__i6 to \stepper_ins[6].u_stepper/MA_Temp_483 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.233ns

 Path Details: \stepper_ins[6].u_stepper/Cnt__i6 to \stepper_ins[6].u_stepper/MA_Temp_483

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \stepper_ins[6].u_stepper/Cnt__i6 (from clk_1MHz)
Route         3   e 1.315                                  \stepper_ins[6].u_stepper/Cnt[6]
LUT4        ---     0.493              B to Z              \stepper_ins[6].u_stepper/i1_2_lut_rep_762
Route         2   e 1.141                                  \stepper_ins[6].u_stepper/n30162
LUT4        ---     0.493              D to Z              \stepper_ins[6].u_stepper/i1_3_lut_4_lut_adj_585
Route         1   e 0.941                                  \stepper_ins[6].u_stepper/n26159
LUT4        ---     0.493              A to Z              \stepper_ins[6].u_stepper/i1_4_lut_adj_550
Route        11   e 1.632                                  \stepper_ins[6].u_stepper/n18534
LUT4        ---     0.493              A to Z              \stepper_ins[6].u_stepper/n18534_bdd_4_lut_24559
Route         1   e 0.020                                  \stepper_ins[6].u_stepper/n29680
MUXL5       ---     0.233           ALUT to Z              \stepper_ins[6].u_stepper/i24307
Route         1   e 0.941                                  \stepper_ins[6].u_stepper/n29682
LUT4        ---     0.493              A to Z              \stepper_ins[6].u_stepper/n29682_bdd_3_lut
Route         1   e 0.941                                  \stepper_ins[6].u_stepper/MA_Temp_N_6202
                  --------
                   10.073  (31.2% logic, 68.8% route), 7 logic levels.


Error:  The following path violates requirements by 5.233ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \stepper_ins[6].u_stepper/Cnt__i7  (from clk_1MHz +)
   Destination:    FD1P3IX    D              \stepper_ins[6].u_stepper/MA_Temp_483  (to clk_1MHz +)

   Delay:                  10.073ns  (31.2% logic, 68.8% route), 7 logic levels.

 Constraint Details:

     10.073ns data_path \stepper_ins[6].u_stepper/Cnt__i7 to \stepper_ins[6].u_stepper/MA_Temp_483 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.233ns

 Path Details: \stepper_ins[6].u_stepper/Cnt__i7 to \stepper_ins[6].u_stepper/MA_Temp_483

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \stepper_ins[6].u_stepper/Cnt__i7 (from clk_1MHz)
Route         3   e 1.315                                  \stepper_ins[6].u_stepper/Cnt[7]
LUT4        ---     0.493              A to Z              \stepper_ins[6].u_stepper/i1_2_lut_rep_762
Route         2   e 1.141                                  \stepper_ins[6].u_stepper/n30162
LUT4        ---     0.493              D to Z              \stepper_ins[6].u_stepper/i1_3_lut_4_lut_adj_585
Route         1   e 0.941                                  \stepper_ins[6].u_stepper/n26159
LUT4        ---     0.493              A to Z              \stepper_ins[6].u_stepper/i1_4_lut_adj_550
Route        11   e 1.632                                  \stepper_ins[6].u_stepper/n18534
LUT4        ---     0.493              A to Z              \stepper_ins[6].u_stepper/n18534_bdd_4_lut_24559
Route         1   e 0.020                                  \stepper_ins[6].u_stepper/n29680
MUXL5       ---     0.233           ALUT to Z              \stepper_ins[6].u_stepper/i24307
Route         1   e 0.941                                  \stepper_ins[6].u_stepper/n29682
LUT4        ---     0.493              A to Z              \stepper_ins[6].u_stepper/n29682_bdd_3_lut
Route         1   e 0.941                                  \stepper_ins[6].u_stepper/MA_Temp_N_6202
                  --------
                   10.073  (31.2% logic, 68.8% route), 7 logic levels.


Error:  The following path violates requirements by 4.980ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \stepper_ins[6].u_stepper/Cnt__i6  (from clk_1MHz +)
   Destination:    FD1P3IX    D              \stepper_ins[6].u_stepper/MA_Temp_483  (to clk_1MHz +)

   Delay:                   9.820ns  (29.6% logic, 70.4% route), 6 logic levels.

 Constraint Details:

      9.820ns data_path \stepper_ins[6].u_stepper/Cnt__i6 to \stepper_ins[6].u_stepper/MA_Temp_483 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 4.980ns

 Path Details: \stepper_ins[6].u_stepper/Cnt__i6 to \stepper_ins[6].u_stepper/MA_Temp_483

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \stepper_ins[6].u_stepper/Cnt__i6 (from clk_1MHz)
Route         3   e 1.315                                  \stepper_ins[6].u_stepper/Cnt[6]
LUT4        ---     0.493              B to Z              \stepper_ins[6].u_stepper/i1_2_lut_rep_762
Route         2   e 1.141                                  \stepper_ins[6].u_stepper/n30162
LUT4        ---     0.493              D to Z              \stepper_ins[6].u_stepper/i1_3_lut_4_lut_adj_585
Route         1   e 0.941                                  \stepper_ins[6].u_stepper/n26159
LUT4        ---     0.493              A to Z              \stepper_ins[6].u_stepper/i1_4_lut_adj_550
Route        11   e 1.632                                  \stepper_ins[6].u_stepper/n18534
LUT4        ---     0.493              A to Z              \stepper_ins[6].u_stepper/n18534_bdd_3_lut_24306
Route         1   e 0.941                                  \stepper_ins[6].u_stepper/n29679
LUT4        ---     0.493              B to Z              \stepper_ins[6].u_stepper/n29682_bdd_3_lut
Route         1   e 0.941                                  \stepper_ins[6].u_stepper/MA_Temp_N_6202
                  --------
                    9.820  (29.6% logic, 70.4% route), 6 logic levels.

Warning: 10.233 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 8.280ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \spi_slave_top_inst/spi_ctrl_inst/mem_addr_1792__i6  (from clk +)
   Destination:    FD1S3AX    D              \quad_ins[1].u_quad_decoder/spi_data_out_r_i1  (to clk +)

   Delay:                  13.120ns  (25.9% logic, 74.1% route), 7 logic levels.

 Constraint Details:

     13.120ns data_path \spi_slave_top_inst/spi_ctrl_inst/mem_addr_1792__i6 to \quad_ins[1].u_quad_decoder/spi_data_out_r_i1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 8.280ns

 Path Details: \spi_slave_top_inst/spi_ctrl_inst/mem_addr_1792__i6 to \quad_ins[1].u_quad_decoder/spi_data_out_r_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \spi_slave_top_inst/spi_ctrl_inst/mem_addr_1792__i6 (from clk)
Route         3   e 1.315                                  \spi_slave_top_inst/spi_addr[6]
LUT4        ---     0.493              B to Z              \spi_slave_top_inst/spi_ctrl_inst/i1_2_lut_adj_693
Route         1   e 0.941                                  \spi_slave_top_inst/spi_ctrl_inst/n26011
LUT4        ---     0.493              D to Z              \spi_slave_top_inst/spi_ctrl_inst/i1_4_lut_adj_688
Route        17   e 1.819                                  n32
LUT4        ---     0.493              B to Z              \spi_slave_top_inst/spi_ctrl_inst/i1_2_lut_rep_613
Route         3   e 1.258                                  n30013
LUT4        ---     0.493              D to Z              \spi_slave_top_inst/spi_ctrl_inst/i1_2_lut_rep_597_4_lut
Route         5   e 1.405                                  n29997
LUT4        ---     0.493              A to Z              \spi_slave_top_inst/spi_ctrl_inst/i1_3_lut_4_lut_adj_626
Route        32   e 2.039                                  n47_adj_7735
LUT4        ---     0.493              C to Z              \quad_ins[1].u_quad_decoder/mux_423_i1_3_lut
Route         1   e 0.941                                  \quad_ins[1].u_quad_decoder/spi_data_out_r_39__N_1318[0]
                  --------
                   13.120  (25.9% logic, 74.1% route), 7 logic levels.


Error:  The following path violates requirements by 8.280ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \spi_slave_top_inst/spi_ctrl_inst/mem_addr_1792__i6  (from clk +)
   Destination:    FD1S3AX    D              \quad_ins[1].u_quad_decoder/spi_data_out_r_i32  (to clk +)

   Delay:                  13.120ns  (25.9% logic, 74.1% route), 7 logic levels.

 Constraint Details:

     13.120ns data_path \spi_slave_top_inst/spi_ctrl_inst/mem_addr_1792__i6 to \quad_ins[1].u_quad_decoder/spi_data_out_r_i32 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 8.280ns

 Path Details: \spi_slave_top_inst/spi_ctrl_inst/mem_addr_1792__i6 to \quad_ins[1].u_quad_decoder/spi_data_out_r_i32

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \spi_slave_top_inst/spi_ctrl_inst/mem_addr_1792__i6 (from clk)
Route         3   e 1.315                                  \spi_slave_top_inst/spi_addr[6]
LUT4        ---     0.493              B to Z              \spi_slave_top_inst/spi_ctrl_inst/i1_2_lut_adj_693
Route         1   e 0.941                                  \spi_slave_top_inst/spi_ctrl_inst/n26011
LUT4        ---     0.493              D to Z              \spi_slave_top_inst/spi_ctrl_inst/i1_4_lut_adj_688
Route        17   e 1.819                                  n32
LUT4        ---     0.493              B to Z              \spi_slave_top_inst/spi_ctrl_inst/i1_2_lut_rep_613
Route         3   e 1.258                                  n30013
LUT4        ---     0.493              D to Z              \spi_slave_top_inst/spi_ctrl_inst/i1_2_lut_rep_597_4_lut
Route         5   e 1.405                                  n29997
LUT4        ---     0.493              A to Z              \spi_slave_top_inst/spi_ctrl_inst/i1_3_lut_4_lut_adj_626
Route        32   e 2.039                                  n47_adj_7735
LUT4        ---     0.493              C to Z              \quad_ins[1].u_quad_decoder/mux_423_i32_3_lut
Route         1   e 0.941                                  \quad_ins[1].u_quad_decoder/spi_data_out_r_39__N_1318[31]
                  --------
                   13.120  (25.9% logic, 74.1% route), 7 logic levels.


Error:  The following path violates requirements by 8.280ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \spi_slave_top_inst/spi_ctrl_inst/mem_addr_1792__i6  (from clk +)
   Destination:    FD1S3AX    D              \quad_ins[1].u_quad_decoder/spi_data_out_r_i31  (to clk +)

   Delay:                  13.120ns  (25.9% logic, 74.1% route), 7 logic levels.

 Constraint Details:

     13.120ns data_path \spi_slave_top_inst/spi_ctrl_inst/mem_addr_1792__i6 to \quad_ins[1].u_quad_decoder/spi_data_out_r_i31 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 8.280ns

 Path Details: \spi_slave_top_inst/spi_ctrl_inst/mem_addr_1792__i6 to \quad_ins[1].u_quad_decoder/spi_data_out_r_i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \spi_slave_top_inst/spi_ctrl_inst/mem_addr_1792__i6 (from clk)
Route         3   e 1.315                                  \spi_slave_top_inst/spi_addr[6]
LUT4        ---     0.493              B to Z              \spi_slave_top_inst/spi_ctrl_inst/i1_2_lut_adj_693
Route         1   e 0.941                                  \spi_slave_top_inst/spi_ctrl_inst/n26011
LUT4        ---     0.493              D to Z              \spi_slave_top_inst/spi_ctrl_inst/i1_4_lut_adj_688
Route        17   e 1.819                                  n32
LUT4        ---     0.493              B to Z              \spi_slave_top_inst/spi_ctrl_inst/i1_2_lut_rep_613
Route         3   e 1.258                                  n30013
LUT4        ---     0.493              D to Z              \spi_slave_top_inst/spi_ctrl_inst/i1_2_lut_rep_597_4_lut
Route         5   e 1.405                                  n29997
LUT4        ---     0.493              A to Z              \spi_slave_top_inst/spi_ctrl_inst/i1_3_lut_4_lut_adj_626
Route        32   e 2.039                                  n47_adj_7735
LUT4        ---     0.493              C to Z              \quad_ins[1].u_quad_decoder/mux_423_i31_3_lut
Route         1   e 0.941                                  \quad_ins[1].u_quad_decoder/spi_data_out_r_39__N_1318[30]
                  --------
                   13.120  (25.9% logic, 74.1% route), 7 logic levels.

Warning: 13.280 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk10 [get_nets pin_intrpt[2]]          |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk9 [get_nets clk_100k]                |     5.000 ns|     8.688 ns|     5 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk8 [get_nets CS_READY_c]              |     5.000 ns|     3.353 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk7 [get_nets pin_intrpt[11]]          |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk6 [get_nets pin_intrpt[8]]           |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets pin_intrpt[5]]           |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets pin_intrpt[20]]          |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets pin_intrpt[14]]          |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets pin_intrpt[17]]          |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_1MHz]                |     5.000 ns|    10.233 ns|     7 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk]                     |     5.000 ns|    13.280 ns|     7 *
                                        |             |             |
--------------------------------------------------------------------------------


3 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n32                                     |      17|    2565|     54.74%
                                        |        |        |
n23916                                  |      47|    1001|     21.36%
                                        |        |        |
\spi_slave_top_inst/spi_ctrl_inst/n26597|       2|     909|     19.40%
                                        |        |        |
\spi_slave_top_inst/spi_ctrl_inst/n26015|       1|     855|     18.25%
                                        |        |        |
\spi_slave_top_inst/spi_ctrl_inst/n16817|      42|     720|     15.36%
                                        |        |        |
\spi_slave_top_inst/spi_ctrl_inst/n26655|       5|     657|     14.02%
                                        |        |        |
n24066                                  |       6|     640|     13.66%
                                        |        |        |
\spi_slave_top_inst/spi_ctrl_inst/n16815|      65|     590|     12.59%
                                        |        |        |
n47_adj_7734                            |      32|     590|     12.59%
                                        |        |        |
\spi_slave_top_inst/spi_ctrl_inst/n26007|       1|     570|     12.16%
                                        |        |        |
\spi_slave_top_inst/spi_ctrl_inst/n26011|       1|     570|     12.16%
                                        |        |        |
\spi_slave_top_inst/spi_ctrl_inst/n26013|       1|     570|     12.16%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 4686  Score: 29862520

Constraints cover  61971 paths, 5175 nets, and 14948 connections (85.8% coverage)


Peak memory: 124571648 bytes, TRCE: 6393856 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
