var pairs =
{
"eclkbridgecs":{"primitive":1,"usage":1,"instantiation":1,"clk0":1,".clk0":1}
,"eclk":{"bridge":1,"high":1}
,"bridge":{"block":1,"eases":1,"enhances":1,"supported":1,"clock":1}
,"block":{"clock":1}
,"clock":{"select":1,"edge":1}
,"architectures":{"supported":1}
,"platform":{"manager":1}
,"inputs":{"clk0":1}
,"clk0":{"clki":1,"std_logic":1,"clk0":1}
,"clki":{"sel":1}
,"output":{"ecsout":1,"edge":1}
,"high":{"speed":1}
,"speed":{"bridge":1,"video":1,"edge":1}
,"eases":{"design":1}
,"design":{"high":1,"usage":1}
,"video":{"ddrx4":1}
,"ddrx4":{"mode":1}
,"mode":{"applications":1}
,"applications":{"takes":1}
,"takes":{"high":1}
,"edge":{"clocks":1,"bridge":1}
,"clocks":{"sources":1}
,"sources":{"sides":1}
,"sides":{"top":1}
,"top":{"bottom":1}
,"bottom":{"bridge":1}
,"enhances":{"communication":1}
,"communication":{"eclks":1}
,"eclks":{"across":1}
,"across":{"die":1}
,"die":{"bridge":1}
,"supported":{"devices":1}
,"devices":{"equal":1}
,"equal":{"above":1}
,"above":{"1200":1}
,"1200":{"luts":1}
,"table":{"below":1}
,"below":{"describes":1}
,"describes":{"ports":1}
,"ports":{"eclkbridgecs":1}
,"unused":{"port":1}
,"tie":{"low":1}
,"input":{"clock":1,"clk0":1,"clk1":1,"sel":1}
,"cib":{"edge":1}
,"usage":{"vhdl":1,"verilog":1,"refer":1,"guide":1}
,"library":{"instantiation":1}
,"component":{"declaration":1,"eclkbridgecs":1}
,"port":{"clk0":1,"map":1}
,"clk1":{"std_logic":1,"clk1":1}
,"sel":{"std_logic":1,"sel":1}
,"ecsout":{"std_logic":1,"ecsout":1}
,"end":{"component":1}
,"map":{"clk0":1}
,"verilog":{"hdl":1}
,"module":{"eclkbridgecs":1}
,".clk0":{"clk0":1}
,".clk1":{"clk1":1}
,".sel":{"sel":1}
,".ecsout":{"ecsout":1}
,"information":{"usage":1}
,"refer":{"following":1}
,"following":{"technical":1}
,"technical":{"note":1}
,"note":{"web":1}
,"web":{"site":1}
,"tn1199":{"machxo2":1}
,"machxo2":{"sysclock":1}
,"sysclock":{"pll":1}
,"pll":{"design":1}
}
;Search.control.loadWordPairs(pairs);
