<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p77" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_77{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_77{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_77{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_77{left:190px;bottom:998px;}
#t5_77{left:425px;bottom:998px;letter-spacing:-0.14px;}
#t6_77{left:425px;bottom:976px;letter-spacing:-0.12px;}
#t7_77{left:690px;bottom:998px;letter-spacing:-0.11px;}
#t8_77{left:690px;bottom:981px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t9_77{left:690px;bottom:964px;letter-spacing:-0.12px;}
#ta_77{left:190px;bottom:940px;letter-spacing:-0.14px;}
#tb_77{left:425px;bottom:940px;letter-spacing:-0.14px;}
#tc_77{left:79px;bottom:915px;letter-spacing:-0.17px;}
#td_77{left:137px;bottom:915px;letter-spacing:-0.17px;}
#te_77{left:190px;bottom:915px;letter-spacing:-0.15px;}
#tf_77{left:397px;bottom:922px;}
#tg_77{left:425px;bottom:915px;letter-spacing:-0.11px;}
#th_77{left:690px;bottom:915px;letter-spacing:-0.11px;}
#ti_77{left:690px;bottom:898px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tj_77{left:690px;bottom:881px;letter-spacing:-0.12px;}
#tk_77{left:190px;bottom:857px;}
#tl_77{left:425px;bottom:857px;letter-spacing:-0.14px;}
#tm_77{left:425px;bottom:836px;letter-spacing:-0.13px;}
#tn_77{left:690px;bottom:857px;letter-spacing:-0.11px;}
#to_77{left:690px;bottom:840px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tp_77{left:690px;bottom:823px;letter-spacing:-0.12px;}
#tq_77{left:190px;bottom:799px;letter-spacing:-0.14px;}
#tr_77{left:425px;bottom:799px;letter-spacing:-0.14px;}
#ts_77{left:79px;bottom:774px;letter-spacing:-0.17px;}
#tt_77{left:137px;bottom:774px;letter-spacing:-0.16px;}
#tu_77{left:190px;bottom:774px;letter-spacing:-0.13px;}
#tv_77{left:425px;bottom:774px;letter-spacing:-0.11px;}
#tw_77{left:190px;bottom:750px;letter-spacing:-0.14px;}
#tx_77{left:425px;bottom:750px;letter-spacing:-0.11px;}
#ty_77{left:425px;bottom:733px;letter-spacing:-0.11px;}
#tz_77{left:425px;bottom:716px;letter-spacing:-0.12px;}
#t10_77{left:190px;bottom:692px;letter-spacing:-0.14px;}
#t11_77{left:425px;bottom:692px;letter-spacing:-0.14px;}
#t12_77{left:190px;bottom:668px;letter-spacing:-0.21px;}
#t13_77{left:425px;bottom:668px;letter-spacing:-0.11px;word-spacing:-0.68px;}
#t14_77{left:425px;bottom:651px;letter-spacing:-0.1px;}
#t15_77{left:190px;bottom:626px;letter-spacing:-0.14px;}
#t16_77{left:425px;bottom:626px;letter-spacing:-0.14px;}
#t17_77{left:78px;bottom:602px;letter-spacing:-0.16px;}
#t18_77{left:137px;bottom:602px;letter-spacing:-0.16px;}
#t19_77{left:190px;bottom:602px;letter-spacing:-0.12px;}
#t1a_77{left:425px;bottom:602px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1b_77{left:690px;bottom:602px;letter-spacing:-0.1px;word-spacing:-0.8px;}
#t1c_77{left:690px;bottom:585px;}
#t1d_77{left:190px;bottom:561px;letter-spacing:-0.11px;}
#t1e_77{left:425px;bottom:561px;letter-spacing:-0.13px;}
#t1f_77{left:190px;bottom:536px;}
#t1g_77{left:425px;bottom:536px;letter-spacing:-0.12px;}
#t1h_77{left:190px;bottom:512px;}
#t1i_77{left:425px;bottom:512px;letter-spacing:-0.11px;}
#t1j_77{left:190px;bottom:487px;letter-spacing:-0.19px;}
#t1k_77{left:425px;bottom:487px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1l_77{left:190px;bottom:463px;letter-spacing:-0.2px;}
#t1m_77{left:425px;bottom:463px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1n_77{left:190px;bottom:438px;letter-spacing:-0.21px;}
#t1o_77{left:425px;bottom:438px;letter-spacing:-0.12px;}
#t1p_77{left:190px;bottom:414px;letter-spacing:-0.2px;}
#t1q_77{left:425px;bottom:414px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1r_77{left:190px;bottom:389px;letter-spacing:-0.19px;}
#t1s_77{left:425px;bottom:389px;letter-spacing:-0.12px;}
#t1t_77{left:190px;bottom:365px;letter-spacing:-0.19px;}
#t1u_77{left:425px;bottom:365px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1v_77{left:190px;bottom:341px;letter-spacing:-0.19px;}
#t1w_77{left:425px;bottom:341px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1x_77{left:190px;bottom:316px;letter-spacing:-0.14px;}
#t1y_77{left:425px;bottom:316px;letter-spacing:-0.11px;}
#t1z_77{left:79px;bottom:292px;letter-spacing:-0.17px;}
#t20_77{left:137px;bottom:292px;letter-spacing:-0.17px;}
#t21_77{left:190px;bottom:292px;letter-spacing:-0.14px;}
#t22_77{left:425px;bottom:292px;letter-spacing:-0.12px;}
#t23_77{left:690px;bottom:292px;letter-spacing:-0.11px;}
#t24_77{left:190px;bottom:267px;}
#t25_77{left:425px;bottom:267px;letter-spacing:-0.12px;}
#t26_77{left:425px;bottom:246px;letter-spacing:-0.11px;}
#t27_77{left:425px;bottom:229px;letter-spacing:-0.11px;}
#t28_77{left:425px;bottom:212px;letter-spacing:-0.11px;}
#t29_77{left:425px;bottom:195px;letter-spacing:-0.12px;}
#t2a_77{left:690px;bottom:267px;letter-spacing:-0.11px;}
#t2b_77{left:190px;bottom:171px;letter-spacing:-0.14px;}
#t2c_77{left:425px;bottom:171px;letter-spacing:-0.14px;}
#t2d_77{left:79px;bottom:147px;letter-spacing:-0.17px;}
#t2e_77{left:137px;bottom:147px;letter-spacing:-0.17px;}
#t2f_77{left:190px;bottom:147px;letter-spacing:-0.14px;}
#t2g_77{left:425px;bottom:147px;letter-spacing:-0.12px;}
#t2h_77{left:690px;bottom:147px;letter-spacing:-0.11px;}
#t2i_77{left:309px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t2j_77{left:385px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t2k_77{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2l_77{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2m_77{left:192px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t2n_77{left:240px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2o_77{left:489px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2p_77{left:740px;bottom:1046px;letter-spacing:-0.18px;}
#t2q_77{left:83px;bottom:1022px;letter-spacing:-0.13px;}
#t2r_77{left:129px;bottom:1022px;letter-spacing:-0.13px;}

.s1_77{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_77{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_77{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_77{font-size:11px;font-family:NeoSansIntel_1aa2;color:#000;}
.s5_77{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_77{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts77" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg77Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg77" style="-webkit-user-select: none;"><object width="935" height="1210" data="77/77.svg" type="image/svg+xml" id="pdf77" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_77" class="t s1_77">Vol. 4 </span><span id="t2_77" class="t s1_77">2-61 </span>
<span id="t3_77" class="t s2_77">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_77" class="t s3_77">0 </span><span id="t5_77" class="t s3_77">IWKeyBackup </span>
<span id="t6_77" class="t s3_77">Copy IWKey to IWKeyBackup </span>
<span id="t7_77" class="t s3_77">IF ((CPUID.19H:EBX[4] = 1) </span>
<span id="t8_77" class="t s3_77">&amp;&amp; (CPUID.(EAX=07H, </span>
<span id="t9_77" class="t s3_77">ECX=0H).ECX[23] = 1)) </span>
<span id="ta_77" class="t s3_77">63:1 </span><span id="tb_77" class="t s3_77">Reserved </span>
<span id="tc_77" class="t s3_77">D92H </span><span id="td_77" class="t s3_77">3474 </span><span id="te_77" class="t s3_77">IA32_COPY_PLATFORM_TO_LOCAL </span>
<span id="tf_77" class="t s4_77">5 </span>
<span id="tg_77" class="t s3_77">Copy Platform State to Local State (W) </span><span id="th_77" class="t s3_77">IF ((CPUID.19H:EBX[4] = 1) </span>
<span id="ti_77" class="t s3_77">&amp;&amp; (CPUID.(EAX=07H, </span>
<span id="tj_77" class="t s3_77">ECX=0H).ECX[23] = 1)) </span>
<span id="tk_77" class="t s3_77">0 </span><span id="tl_77" class="t s3_77">IWKeyBackup </span>
<span id="tm_77" class="t s3_77">Copy IWKeyBackup to IWKey </span>
<span id="tn_77" class="t s3_77">IF ((CPUID.19H:EBX[4] = 1) </span>
<span id="to_77" class="t s3_77">&amp;&amp; (CPUID.(EAX=07H, </span>
<span id="tp_77" class="t s3_77">ECX=0H).ECX[23] = 1)) </span>
<span id="tq_77" class="t s3_77">63:1 </span><span id="tr_77" class="t s3_77">Reserved </span>
<span id="ts_77" class="t s3_77">D93H </span><span id="tt_77" class="t s3_77">3475 </span><span id="tu_77" class="t s3_77">IA32_PASID </span><span id="tv_77" class="t s3_77">Process Address Space Identifier (R/W) </span>
<span id="tw_77" class="t s3_77">19:0 </span><span id="tx_77" class="t s3_77">Process address space identifier (PASID). </span>
<span id="ty_77" class="t s3_77">Specifies the PASID of the currently </span>
<span id="tz_77" class="t s3_77">running software thread. </span>
<span id="t10_77" class="t s3_77">30:20 </span><span id="t11_77" class="t s3_77">Reserved </span>
<span id="t12_77" class="t s3_77">31 </span><span id="t13_77" class="t s3_77">Valid. Execution of ENQCMD causes a #GP if </span>
<span id="t14_77" class="t s3_77">this bit is clear. </span>
<span id="t15_77" class="t s3_77">63:32 </span><span id="t16_77" class="t s3_77">Reserved </span>
<span id="t17_77" class="t s3_77">DA0H </span><span id="t18_77" class="t s3_77">3488 </span><span id="t19_77" class="t s3_77">IA32_XSS </span><span id="t1a_77" class="t s3_77">Extended Supervisor State Mask (R/W) </span><span id="t1b_77" class="t s3_77">If( CPUID.(0DH, 1):EAX.[3] = </span>
<span id="t1c_77" class="t s3_77">1 </span>
<span id="t1d_77" class="t s3_77">7:0 </span><span id="t1e_77" class="t s3_77">Reserved. </span>
<span id="t1f_77" class="t s3_77">8 </span><span id="t1g_77" class="t s3_77">PT State (R/W) </span>
<span id="t1h_77" class="t s3_77">9 </span><span id="t1i_77" class="t s3_77">Reserved. </span>
<span id="t1j_77" class="t s3_77">10 </span><span id="t1k_77" class="t s3_77">PASID State (R/W) </span>
<span id="t1l_77" class="t s3_77">11 </span><span id="t1m_77" class="t s3_77">CET_U State (R/W) </span>
<span id="t1n_77" class="t s3_77">12 </span><span id="t1o_77" class="t s3_77">CET_S State (R/W) </span>
<span id="t1p_77" class="t s3_77">13 </span><span id="t1q_77" class="t s3_77">HDC State (R/W) </span>
<span id="t1r_77" class="t s3_77">14 </span><span id="t1s_77" class="t s3_77">UINTR State (R/W) </span>
<span id="t1t_77" class="t s3_77">15 </span><span id="t1u_77" class="t s3_77">LBR State (R/W) </span>
<span id="t1v_77" class="t s3_77">16 </span><span id="t1w_77" class="t s3_77">HWP State (R/W) </span>
<span id="t1x_77" class="t s3_77">63:17 </span><span id="t1y_77" class="t s3_77">Reserved. </span>
<span id="t1z_77" class="t s3_77">DB0H </span><span id="t20_77" class="t s3_77">3504 </span><span id="t21_77" class="t s3_77">IA32_PKG_HDC_CTL </span><span id="t22_77" class="t s3_77">Package Level Enable/disable HDC (R/W) </span><span id="t23_77" class="t s3_77">If CPUID.06H:EAX.[13] = 1 </span>
<span id="t24_77" class="t s3_77">0 </span><span id="t25_77" class="t s3_77">HDC_Pkg_Enable (R/W) </span>
<span id="t26_77" class="t s3_77">Force HDC idling or wake up HDC-idled </span>
<span id="t27_77" class="t s3_77">logical processors in the package. See </span>
<span id="t28_77" class="t s3_77">Section 15.5.2, “Package level Enabling </span>
<span id="t29_77" class="t s3_77">HDC.” </span>
<span id="t2a_77" class="t s3_77">If CPUID.06H:EAX.[13] = 1 </span>
<span id="t2b_77" class="t s3_77">63:1 </span><span id="t2c_77" class="t s3_77">Reserved </span>
<span id="t2d_77" class="t s3_77">DB1H </span><span id="t2e_77" class="t s3_77">3505 </span><span id="t2f_77" class="t s3_77">IA32_PM_CTL1 </span><span id="t2g_77" class="t s3_77">Enable/disable HWP (R/W) </span><span id="t2h_77" class="t s3_77">If CPUID.06H:EAX.[13] = 1 </span>
<span id="t2i_77" class="t s5_77">Table 2-2. </span><span id="t2j_77" class="t s5_77">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2k_77" class="t s6_77">Register </span>
<span id="t2l_77" class="t s6_77">Address </span>
<span id="t2m_77" class="t s6_77">Architectural MSR Name / Bit Fields </span>
<span id="t2n_77" class="t s6_77">(Former MSR Name) </span><span id="t2o_77" class="t s6_77">MSR/Bit Description </span><span id="t2p_77" class="t s6_77">Comment </span>
<span id="t2q_77" class="t s6_77">Hex </span><span id="t2r_77" class="t s6_77">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
