$date
	Sat Dec  6 20:02:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module adder_subtractor_tb $end
$var wire 4 ! result [3:0] $end
$var wire 1 " carry $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % op $end
$scope module dut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % op $end
$var wire 4 ( result [3:0] $end
$var wire 1 " carry $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100 (
b1 '
b11 &
0%
b1 $
b11 #
0"
b100 !
$end
#10
b1000 !
b1000 (
b11 $
b11 '
b101 #
b101 &
#20
b0 !
b0 (
1"
b1 $
b1 '
b1111 #
b1111 &
#30
b110 !
b110 (
1"
1%
b10 $
b10 '
b1000 #
b1000 &
#40
b110 !
b110 (
b1 $
b1 '
b111 #
b111 &
#50
b0 !
b0 (
b100 $
b100 '
b100 #
b100 &
#60
b111 !
b111 (
b11 $
b11 '
b1010 #
b1010 &
#70
