$date
	Tue Aug 06 19:56:52 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mux16 $end
$var wire 16 ! out [15:0] $end
$var reg 16 " a [15:0] $end
$var reg 16 # b [15:0] $end
$var reg 1 $ sel $end
$var integer 32 % output_file [31:0] $end
$scope module uut $end
$var wire 16 & a [15:0] $end
$var wire 16 ' b [15:0] $end
$var wire 1 $ sel $end
$var wire 16 ( out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
b0 &
b10000000000000000000000000000011 %
0$
b0 #
b0 "
b0 !
$end
#10000
1$
#20000
0$
b1001000110100 #
b1001000110100 '
#30000
b1001000110100 !
b1001000110100 (
1$
#40000
b1001100001110110 !
b1001100001110110 (
0$
b0 #
b0 '
b1001100001110110 "
b1001100001110110 &
#50000
b0 !
b0 (
1$
#60000
b1010101010101010 !
b1010101010101010 (
0$
b101010101010101 #
b101010101010101 '
b1010101010101010 "
b1010101010101010 &
#70000
b101010101010101 !
b101010101010101 (
1$
#80000
