# do {C:\Z01_Brejeiros\Projetos\G-Computador\Z01-Simulator-RTL\do\sim.do}
# 1
# 1
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:21 on May 23,2018
# vcom -reportprogress 300 -work work ../../C-LogicaCombinacional/src/rtl/And16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd ../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux16.vhd ../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd ../../C-LogicaCombinacional/src/rtl/Nand.vhd ../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd ../../C-LogicaCombinacional/src/rtl/Not16.vhd ../../C-LogicaCombinacional/src/rtl/Or16.vhd ../../C-LogicaCombinacional/src/rtl/Or8Way.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity And16
# -- Compiling architecture rtl of And16
# -- Loading package NUMERIC_STD
# -- Compiling entity BarrelShifter16
# -- Compiling architecture rtl of BarrelShifter16
# -- Compiling entity BarrelShifter8
# -- Compiling architecture rtl of BarrelShifter8
# -- Compiling entity DMux2Way
# -- Compiling architecture rtl of DMux2Way
# -- Compiling entity DMux4Way
# -- Compiling architecture rtl of DMux4Way
# -- Compiling entity DMux8Way
# -- Compiling architecture rtl of Dmux8Way
# -- Compiling entity Mux16
# -- Compiling architecture rtl of Mux16
# -- Compiling entity Mux2Way
# -- Compiling architecture rtl of Mux2Way
# -- Compiling entity Mux4Way
# -- Compiling architecture rtl of Mux4Way
# -- Compiling entity Mux4Way16
# -- Compiling architecture rtl of Mux4Way16
# -- Compiling entity Mux8Way
# -- Compiling architecture rtl of Mux8Way
# -- Compiling entity Mux8Way16
# -- Compiling architecture rtl of Mux8Way16
# -- Compiling entity nand_z01
# -- Compiling architecture rtl of nand_z01
# -- Compiling entity Nor8Way
# -- Compiling architecture rtl of Nor8Way
# -- Compiling entity Not16
# -- Compiling architecture rtl of Not16
# -- Compiling entity Or16
# -- Compiling architecture rtl of Or16
# -- Compiling entity Or8Way
# -- Compiling architecture rtl of Or8Way
# End time: 17:07:22 on May 23,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Break key hit
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:23 on May 23,2018
# vcom -reportprogress 300 -work work ../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd ../../E-LogicaSequencial/src/rtl/FlipFlopD.vhd ../../E-LogicaSequencial/src/rtl/PC.vhd ../../E-LogicaSequencial/src/rtl/Ram4K.vhd ../../E-LogicaSequencial/src/rtl/Ram512.vhd ../../E-LogicaSequencial/src/rtl/Ram64.vhd ../../E-LogicaSequencial/src/rtl/Ram8.vhd ../../E-LogicaSequencial/src/rtl/Register16.vhd ../../E-LogicaSequencial/src/rtl/Register32.vhd ../../E-LogicaSequencial/src/rtl/Register64.vhd ../../E-LogicaSequencial/src/rtl/Register8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinaryDigit
# -- Compiling architecture rtl of BinaryDigit
# -- Compiling entity FlipFlopD
# -- Compiling architecture arch of FlipFlopD
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# -- Compiling entity Ram4K
# -- Compiling architecture rtl of Ram4k
# -- Compiling entity Ram512
# -- Compiling architecture rtl of Ram512
# -- Compiling entity Ram64
# -- Compiling architecture rtl of Ram64
# -- Compiling entity Ram8
# -- Compiling architecture rtl of Ram8
# -- Compiling entity Register16
# -- Compiling architecture rtl of Register16
# -- Compiling entity Register32
# -- Compiling architecture rtl of Register32
# -- Compiling entity Register64
# -- Compiling architecture rtl of Register64
# -- Compiling entity Register8
# -- Compiling architecture rtl of Register8
# End time: 17:07:23 on May 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Control-C interrupt
# 
# MACRO C:/Z01_Brejeiros/Projetos/G-Computador/Z01-Simulator-RTL/do/load.do PAUSED at line 4
