Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri May 30 23:23:38 2025
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 7 -file ./report/fft1D_512_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcu50-fsvh2104-2-e
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|                             Instance                            |                                              Module                                              | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| bd_0_wrapper                                                    |                                                                                            (top) |      27038 |      26871 |       0 |  167 | 12711 |     10 |      0 |    0 |        308 |
|   bd_0_i                                                        |                                                                                             bd_0 |      27038 |      26871 |       0 |  167 | 12711 |     10 |      0 |    0 |        308 |
|     hls_inst                                                    |                                                                                  bd_0_hls_inst_0 |      27038 |      26871 |       0 |  167 | 12711 |     10 |      0 |    0 |        308 |
|       inst                                                      |                                                                        bd_0_hls_inst_0_fft1D_512 |      27038 |      26871 |       0 |  167 | 12711 |     10 |      0 |    0 |        308 |
|         (inst)                                                  |                                                                        bd_0_hls_inst_0_fft1D_512 |        183 |        183 |       0 |    0 |  3137 |      0 |      0 |    0 |          0 |
|         DATA_x_U                                                |                                                   bd_0_hls_inst_0_fft1D_512_DATA_x_RAM_AUTO_1R1W |        928 |        928 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         DATA_y_U                                                |                                                 bd_0_hls_inst_0_fft1D_512_DATA_x_RAM_AUTO_1R1W_0 |        974 |        974 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         dadddsub_64ns_64ns_64_4_full_dsp_1_U52                  |                                     bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1 |       1484 |       1484 |       0 |    0 |   367 |      0 |      0 |    0 |          3 |
|           (dadddsub_64ns_64ns_64_4_full_dsp_1_U52)              |                                     bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1 |        782 |        782 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|           fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u     |                             bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_1434 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             inst                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized4__4 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized9__4 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         dadddsub_64ns_64ns_64_4_full_dsp_1_U53                  |                                   bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_1 |       1530 |       1530 |       0 |    0 |   367 |      0 |      0 |    0 |          3 |
|           (dadddsub_64ns_64ns_64_4_full_dsp_1_U53)              |                                   bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_1 |        764 |        764 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|           fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u     |                             bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_1340 |        766 |        766 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             (fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u) |                             bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_1340 |         64 |         64 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized4__1 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized9__1 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         dadddsub_64ns_64ns_64_4_full_dsp_1_U54                  |                                   bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_2 |       1399 |       1399 |       0 |    0 |   367 |      0 |      0 |    0 |          3 |
|           (dadddsub_64ns_64ns_64_4_full_dsp_1_U54)              |                                   bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_2 |        505 |        505 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|           fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u     |                             bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_1246 |        894 |        894 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             (fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u) |                             bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_1246 |        192 |        192 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                |                                           bd_0_hls_inst_0_floating_point_v7_1_16__parameterized4 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                       bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized9 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         dadddsub_64ns_64ns_64_4_full_dsp_1_U55                  |                                   bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_3 |       1373 |       1373 |       0 |    0 |   367 |      0 |      0 |    0 |          3 |
|           (dadddsub_64ns_64ns_64_4_full_dsp_1_U55)              |                                   bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_3 |        407 |        407 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|           fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u     |                             bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_1152 |        966 |        966 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             (fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u) |                             bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_1152 |        264 |        264 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized4__2 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized9__2 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         dadddsub_64ns_64ns_64_4_full_dsp_1_U56                  |                                   bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_4 |        868 |        868 |       0 |    0 |   367 |      0 |      0 |    0 |          3 |
|           (dadddsub_64ns_64ns_64_4_full_dsp_1_U56)              |                                   bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_4 |        166 |        166 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|           fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u     |                             bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_1058 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             inst                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized4__5 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized9__5 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         dadddsub_64ns_64ns_64_4_full_dsp_1_U57                  |                                   bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_5 |        843 |        843 |       0 |    0 |   366 |      0 |      0 |    0 |          3 |
|           (dadddsub_64ns_64ns_64_4_full_dsp_1_U57)              |                                   bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_5 |        141 |        141 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|           fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u     |                                  bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             inst                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized4__3 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized9__3 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         data_x_U_x                                              |                                                 bd_0_hls_inst_0_fft1D_512_data_x_RAM_AUTO_1R1W_x |          7 |          7 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         data_y_U_x                                              |                                               bd_0_hls_inst_0_fft1D_512_data_x_RAM_AUTO_1R1W_x_6 |        106 |        106 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U60                       |                                          bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1 |        180 |        180 |       0 |    0 |   148 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U60)                   |                                          bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1 |         98 |         98 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|           fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u          |                                   bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_929 |         82 |         82 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|             inst                                                |                                           bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1 |         82 |         82 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               i_synth                                           |                                       bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3 |         82 |         82 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U61                       |                                        bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_7 |        210 |        210 |       0 |    0 |   147 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U61)                   |                                        bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_7 |        128 |        128 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|           fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u          |                                   bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_892 |         82 |         82 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|             inst                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__7 |         82 |         82 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               i_synth                                           |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3__7 |         82 |         82 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U62                       |                                        bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_8 |         82 |         82 |       0 |    0 |   147 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U62)                   |                                        bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_8 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|           fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u          |                                   bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_855 |         82 |         82 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|             inst                                                |                                       bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__11 |         82 |         82 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               i_synth                                           |                                   bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3__11 |         82 |         82 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U63                       |                                        bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_9 |         82 |         82 |       0 |    0 |   147 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U63)                   |                                        bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_9 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|           fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u          |                                   bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_818 |         82 |         82 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|             inst                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__8 |         82 |         82 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               i_synth                                           |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3__8 |         82 |         82 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U64                       |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_10 |         62 |         62 |       0 |    0 |   147 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U64)                   |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_10 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|           fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u          |                                   bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_781 |         62 |         62 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|             inst                                                |                                       bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__10 |         62 |         62 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               i_synth                                           |                                   bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3__10 |         62 |         62 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U65                       |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_11 |         61 |         61 |       0 |    0 |   147 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U65)                   |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_11 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|           fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u          |                                   bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_744 |         61 |         61 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|             inst                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__9 |         61 |         61 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               i_synth                                           |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3__9 |         61 |         61 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|         dsub_64ns_64ns_64_4_full_dsp_1_U58                      |                                         bd_0_hls_inst_0_fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1 |        770 |        770 |       0 |    0 |   366 |      0 |      0 |    0 |          3 |
|           (dsub_64ns_64ns_64_4_full_dsp_1_U58)                  |                                         bd_0_hls_inst_0_fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1 |         66 |         66 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|           fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u         |                                  bd_0_hls_inst_0_fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_650 |        704 |        704 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             inst                                                |                                                           bd_0_hls_inst_0_floating_point_v7_1_16 |        704 |        704 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                                       bd_0_hls_inst_0_floating_point_v7_1_16_viv |        704 |        704 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         dsub_64ns_64ns_64_4_full_dsp_1_U59                      |                                      bd_0_hls_inst_0_fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_12 |        804 |        804 |       0 |    0 |   366 |      0 |      0 |    0 |          3 |
|           (dsub_64ns_64ns_64_4_full_dsp_1_U59)                  |                                      bd_0_hls_inst_0_fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_12 |        100 |        100 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|           fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u         |                                  bd_0_hls_inst_0_fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_556 |        704 |        704 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             inst                                                |                                                        bd_0_hls_inst_0_floating_point_v7_1_16__2 |        704 |        704 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__2 |        704 |        704 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         grp_twiddles8_fu_1969                                   |                                                              bd_0_hls_inst_0_fft1D_512_twiddles8 |      14582 |      14415 |       0 |  167 |  5758 |      0 |      0 |    0 |        236 |
|           (grp_twiddles8_fu_1969)                               |                                                              bd_0_hls_inst_0_fft1D_512_twiddles8 |         44 |         32 |       0 |   12 |   435 |      0 |      0 |    0 |          0 |
|           dadd_64ns_64ns_64_4_full_dsp_1_U32                    |                                         bd_0_hls_inst_0_fft1D_512_dadd_64ns_64ns_64_4_full_dsp_1 |        724 |        724 |       0 |    0 |   366 |      0 |      0 |    0 |          3 |
|             (dadd_64ns_64ns_64_4_full_dsp_1_U32)                |                                         bd_0_hls_inst_0_fft1D_512_dadd_64ns_64ns_64_4_full_dsp_1 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|             fft1D_512_dadd_64ns_64ns_64_4_full_dsp_1_ip_u       |                                      bd_0_hls_inst_0_fft1D_512_dadd_64ns_64ns_64_4_full_dsp_1_ip |        724 |        724 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               (fft1D_512_dadd_64ns_64ns_64_4_full_dsp_1_ip_u)   |                                      bd_0_hls_inst_0_fft1D_512_dadd_64ns_64ns_64_4_full_dsp_1_ip |         24 |         24 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                              |                                           bd_0_hls_inst_0_floating_point_v7_1_16__parameterized0 |        700 |        700 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|           ddiv_64ns_64ns_64_14_no_dsp_1_U39                     |                                          bd_0_hls_inst_0_fft1D_512_ddiv_64ns_64ns_64_14_no_dsp_1 |       3090 |       3034 |       0 |   56 |  1088 |      0 |      0 |    0 |          0 |
|             (ddiv_64ns_64ns_64_14_no_dsp_1_U39)                 |                                          bd_0_hls_inst_0_fft1D_512_ddiv_64ns_64ns_64_14_no_dsp_1 |          0 |          0 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|             fft1D_512_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u        |                                       bd_0_hls_inst_0_fft1D_512_ddiv_64ns_64ns_64_14_no_dsp_1_ip |       3090 |       3034 |       0 |   56 |   982 |      0 |      0 |    0 |          0 |
|               inst                                              |                                           bd_0_hls_inst_0_floating_point_v7_1_16__parameterized2 |       3090 |       3034 |       0 |   56 |   982 |      0 |      0 |    0 |          0 |
|           dmul_64ns_64ns_64_4_max_dsp_1_U33                     |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_13 |         72 |         72 |       0 |    0 |   189 |      0 |      0 |    0 |          8 |
|             (dmul_64ns_64ns_64_4_max_dsp_1_U33)                 |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_13 |          0 |          0 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|             fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u        |                                   bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_270 |         72 |         72 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               inst                                              |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__1 |         72 |         72 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|           dmul_64ns_64ns_64_4_max_dsp_1_U34                     |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_14 |         97 |         97 |       0 |    0 |   189 |      0 |      0 |    0 |          8 |
|             (dmul_64ns_64ns_64_4_max_dsp_1_U34)                 |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_14 |          0 |          0 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|             fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u        |                                   bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_230 |         97 |         97 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               inst                                              |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__6 |         97 |         97 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|           dmul_64ns_64ns_64_4_max_dsp_1_U35                     |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_15 |        100 |        100 |       0 |    0 |   147 |      0 |      0 |    0 |          8 |
|             (dmul_64ns_64ns_64_4_max_dsp_1_U35)                 |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_15 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|             fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u        |                                   bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_190 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               inst                                              |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__5 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|           dmul_64ns_64ns_64_4_max_dsp_1_U36                     |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_16 |        100 |        100 |       0 |    0 |   147 |      0 |      0 |    0 |          8 |
|             (dmul_64ns_64ns_64_4_max_dsp_1_U36)                 |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_16 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|             fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u        |                                   bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_150 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               inst                                              |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__4 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|           dmul_64ns_64ns_64_4_max_dsp_1_U37                     |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_17 |        100 |        100 |       0 |    0 |   275 |      0 |      0 |    0 |          8 |
|             (dmul_64ns_64ns_64_4_max_dsp_1_U37)                 |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_17 |          0 |          0 |       0 |    0 |   192 |      0 |      0 |    0 |          0 |
|             fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u        |                                   bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_110 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               inst                                              |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__3 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|           dmul_64ns_64ns_64_4_max_dsp_1_U38                     |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_18 |        100 |        100 |       0 |    0 |   275 |      0 |      0 |    0 |          8 |
|             (dmul_64ns_64ns_64_4_max_dsp_1_U38)                 |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_18 |          0 |          0 |       0 |    0 |   192 |      0 |      0 |    0 |          0 |
|             fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u        |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               inst                                              |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__2 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|           dsub_64ns_64ns_64_4_full_dsp_1_U31                    |                                      bd_0_hls_inst_0_fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_19 |        702 |        702 |       0 |    0 |   366 |      0 |      0 |    0 |          3 |
|             (dsub_64ns_64ns_64_4_full_dsp_1_U31)                |                                      bd_0_hls_inst_0_fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_19 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|             fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u       |                                      bd_0_hls_inst_0_fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               inst                                              |                                                        bd_0_hls_inst_0_floating_point_v7_1_16__1 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|           grp_sin_or_cos_double_s_fu_119                        |                                                    bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s |       4533 |       4490 |       0 |   43 |   908 |      0 |      0 |    0 |         91 |
|             (grp_sin_or_cos_double_s_fu_119)                    |                                                    bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s |       2902 |       2859 |       0 |   43 |   455 |      0 |      0 |    0 |          0 |
|             fourth_order_double_sin_cos_K0_U                    | bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_ROM_1P_LUTRAM_1R_37 |        226 |        226 |       0 |    0 |    59 |      0 |      0 |    0 |          0 |
|             fourth_order_double_sin_cos_K1_U                    | bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_ROM_1P_LUTRAM_1R_38 |        202 |        202 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|             fourth_order_double_sin_cos_K2_U                    | bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_ROM_1P_LUTRAM_1R_39 |        158 |        158 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|             fourth_order_double_sin_cos_K3_U                    | bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_ROM_1P_LUTRAM_1R_40 |        126 |        126 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|             fourth_order_double_sin_cos_K4_U                    | bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_ROM_1P_LUTRAM_1R_41 |         84 |         84 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|             mul_170s_53ns_170_2_1_U9                            |                                               bd_0_hls_inst_0_fft1D_512_mul_170s_53ns_170_2_1_42 |        423 |        423 |       0 |    0 |    86 |      0 |      0 |    0 |         27 |
|             mul_35ns_25ns_60_1_1_U1                             |                                                bd_0_hls_inst_0_fft1D_512_mul_35ns_25ns_60_1_1_43 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|             mul_42ns_33ns_75_1_1_U2                             |                                                bd_0_hls_inst_0_fft1D_512_mul_42ns_33ns_75_1_1_44 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          4 |
|             mul_49ns_44s_93_1_1_U3                              |                                                 bd_0_hls_inst_0_fft1D_512_mul_49ns_44s_93_1_1_45 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          6 |
|             mul_49ns_49ns_98_1_1_U4                             |                                                bd_0_hls_inst_0_fft1D_512_mul_49ns_49ns_98_1_1_46 |         90 |         90 |       0 |    0 |     0 |      0 |      0 |    0 |          9 |
|             mul_49ns_49ns_98_1_1_U5                             |                                                bd_0_hls_inst_0_fft1D_512_mul_49ns_49ns_98_1_1_47 |         80 |         80 |       0 |    0 |     0 |      0 |      0 |    0 |          9 |
|             mul_49ns_49ns_98_1_1_U6                             |                                                bd_0_hls_inst_0_fft1D_512_mul_49ns_49ns_98_1_1_48 |         80 |         80 |       0 |    0 |     0 |      0 |      0 |    0 |          9 |
|             mul_56ns_52s_108_1_1_U7                             |                                                bd_0_hls_inst_0_fft1D_512_mul_56ns_52s_108_1_1_49 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          9 |
|             mul_64s_63ns_126_1_1_U8                             |                                                bd_0_hls_inst_0_fft1D_512_mul_64s_63ns_126_1_1_50 |        171 |        171 |       0 |    0 |     0 |      0 |      0 |    0 |         16 |
|             ref_4oPi_table_256_U                                |                  bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_ref_4oPi_table_256_ROM_AUTO_1R_51 |         44 |         44 |       0 |    0 |   223 |      0 |      0 |    0 |          0 |
|           grp_sin_or_cos_double_s_fu_138                        |                                                 bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_20 |       4723 |       4667 |       0 |   56 |  1359 |      0 |      0 |    0 |         91 |
|             (grp_sin_or_cos_double_s_fu_138)                    |                                                 bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_20 |       3133 |       3077 |       0 |   56 |   778 |      0 |      0 |    0 |          0 |
|             fourth_order_double_sin_cos_K0_U                    |    bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_ROM_1P_LUTRAM_1R |        226 |        226 |       0 |    0 |    59 |      0 |      0 |    0 |          0 |
|             fourth_order_double_sin_cos_K1_U                    |    bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_ROM_1P_LUTRAM_1R |        201 |        201 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|             fourth_order_double_sin_cos_K2_U                    |    bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_ROM_1P_LUTRAM_1R |        158 |        158 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|             fourth_order_double_sin_cos_K3_U                    |    bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_ROM_1P_LUTRAM_1R |        126 |        126 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|             fourth_order_double_sin_cos_K4_U                    |    bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_ROM_1P_LUTRAM_1R |         84 |         84 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|             mul_170s_53ns_170_2_1_U9                            |                                                  bd_0_hls_inst_0_fft1D_512_mul_170s_53ns_170_2_1 |        425 |        425 |       0 |    0 |    86 |      0 |      0 |    0 |         27 |
|             mul_35ns_25ns_60_1_1_U1                             |                                                   bd_0_hls_inst_0_fft1D_512_mul_35ns_25ns_60_1_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|             mul_42ns_33ns_75_1_1_U2                             |                                                   bd_0_hls_inst_0_fft1D_512_mul_42ns_33ns_75_1_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          4 |
|             mul_49ns_44s_93_1_1_U3                              |                                                    bd_0_hls_inst_0_fft1D_512_mul_49ns_44s_93_1_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          6 |
|             mul_49ns_49ns_98_1_1_U4                             |                                                   bd_0_hls_inst_0_fft1D_512_mul_49ns_49ns_98_1_1 |         91 |         91 |       0 |    0 |     0 |      0 |      0 |    0 |          9 |
|             mul_49ns_49ns_98_1_1_U5                             |                                                bd_0_hls_inst_0_fft1D_512_mul_49ns_49ns_98_1_1_35 |         80 |         80 |       0 |    0 |    47 |      0 |      0 |    0 |          9 |
|             mul_49ns_49ns_98_1_1_U6                             |                                                bd_0_hls_inst_0_fft1D_512_mul_49ns_49ns_98_1_1_36 |         80 |         80 |       0 |    0 |    81 |      0 |      0 |    0 |          9 |
|             mul_56ns_52s_108_1_1_U7                             |                                                   bd_0_hls_inst_0_fft1D_512_mul_56ns_52s_108_1_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          9 |
|             mul_64s_63ns_126_1_1_U8                             |                                                   bd_0_hls_inst_0_fft1D_512_mul_64s_63ns_126_1_1 |        171 |        171 |       0 |    0 |     0 |      0 |      0 |    0 |         16 |
|             ref_4oPi_table_256_U                                |                     bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_ref_4oPi_table_256_ROM_AUTO_1R |          1 |          1 |       0 |    0 |   223 |      0 |      0 |    0 |          0 |
|           sitodp_32ns_64_2_no_dsp_1_U40                         |                                              bd_0_hls_inst_0_fft1D_512_sitodp_32ns_64_2_no_dsp_1 |         95 |         95 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             (sitodp_32ns_64_2_no_dsp_1_U40)                     |                                              bd_0_hls_inst_0_fft1D_512_sitodp_32ns_64_2_no_dsp_1 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u            |                                        bd_0_hls_inst_0_fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_23 |         94 |         94 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                              |                                           bd_0_hls_inst_0_floating_point_v7_1_16__parameterized3 |         94 |         94 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           sitodp_32ns_64_2_no_dsp_1_U41                         |                                           bd_0_hls_inst_0_fft1D_512_sitodp_32ns_64_2_no_dsp_1_21 |        109 |        109 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|             (sitodp_32ns_64_2_no_dsp_1_U41)                     |                                           bd_0_hls_inst_0_fft1D_512_sitodp_32ns_64_2_no_dsp_1_21 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|             fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u            |                                           bd_0_hls_inst_0_fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip |        106 |        106 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                              |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized3__1 |        106 |        106 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           twiddles8_reversed8_U                                 |                              bd_0_hls_inst_0_fft1D_512_twiddles8_twiddles8_reversed8_ROM_AUTO_1R |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         smem_U                                                  |                                                     bd_0_hls_inst_0_fft1D_512_smem_RAM_AUTO_1R1W |        542 |        542 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


