
---------- Begin Simulation Statistics ----------
final_tick                               115758487000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 349701                       # Simulator instruction rate (inst/s)
host_mem_usage                                 682460                       # Number of bytes of host memory used
host_op_rate                                   382684                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   285.96                       # Real time elapsed on the host
host_tick_rate                              404807945                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.115758                       # Number of seconds simulated
sim_ticks                                115758487000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.716376                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8743585                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9968019                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                348                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            155054                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16496600                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300028                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          526299                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226271                       # Number of indirect misses.
system.cpu.branchPred.lookups                20603701                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050699                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1238                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.157585                       # CPI: cycles per instruction
system.cpu.discardedOps                        726609                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49955365                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17195672                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10035292                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5976227                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.863868                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        115758487                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       109782260                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        22152                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         48652                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         5180                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           14                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       214265                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          506                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       429052                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            520                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 115758487000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7104                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21854                       # Transaction distribution
system.membus.trans_dist::CleanEvict              282                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19412                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19412                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7104                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        75168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  75168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6191360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6191360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             26516                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   26516    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               26516                       # Request fanout histogram
system.membus.respLayer1.occupancy          251094000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           223484000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 115758487000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            182478                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       149513                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          639                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           86707                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32314                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32314                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           915                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       181563                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       641375                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                643844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       198912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     43716608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               43915520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           22599                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2797312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           237391                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.024091                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.153716                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 231686     97.60%     97.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5691      2.40%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     14      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             237391                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          942244000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1069388996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4575000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 115758487000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  573                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               187699                       # number of demand (read+write) hits
system.l2.demand_hits::total                   188272                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 573                       # number of overall hits
system.l2.overall_hits::.cpu.data              187699                       # number of overall hits
system.l2.overall_hits::total                  188272                       # number of overall hits
system.l2.demand_misses::.cpu.inst                342                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              26178                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26520                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               342                       # number of overall misses
system.l2.overall_misses::.cpu.data             26178                       # number of overall misses
system.l2.overall_misses::total                 26520                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35813000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2948539000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2984352000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35813000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2948539000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2984352000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              915                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           213877                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               214792                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             915                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          213877                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              214792                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.373770                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.122397                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.123468                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.373770                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.122397                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.123468                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 104716.374269                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 112634.234854                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112532.126697                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104716.374269                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 112634.234854                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112532.126697                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               21854                       # number of writebacks
system.l2.writebacks::total                     21854                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           342                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         26174                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             26516                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          342                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        26174                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            26516                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28973000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2424710000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2453683000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28973000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2424710000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2453683000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.373770                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.122379                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.123450                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.373770                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.122379                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.123450                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84716.374269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 92638.114159                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92535.940564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84716.374269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 92638.114159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92535.940564                       # average overall mshr miss latency
system.l2.replacements                          22599                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       127659                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           127659                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       127659                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       127659                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          574                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              574                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          574                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          574                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           57                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            57                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             12902                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12902                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           19412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19412                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2178752000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2178752000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         32314                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32314                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.600730                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.600730                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 112237.378941                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112237.378941                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        19412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1790512000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1790512000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.600730                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.600730                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 92237.378941                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92237.378941                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            573                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                573                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          342                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              342                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35813000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35813000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          915                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            915                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.373770                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.373770                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104716.374269                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104716.374269                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          342                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          342                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28973000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28973000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.373770                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.373770                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84716.374269                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84716.374269                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        174797                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            174797                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6766                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6766                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    769787000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    769787000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       181563                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        181563                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.037265                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.037265                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 113772.834762                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113772.834762                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6762                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6762                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    634198000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    634198000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.037243                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.037243                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 93788.524105                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93788.524105                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 115758487000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3991.159154                       # Cycle average of tags in use
system.l2.tags.total_refs                      423811                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     26695                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.876044                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.313649                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        17.022012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3949.823494                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.964312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974404                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1463                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2490                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    874439                       # Number of tag accesses
system.l2.tags.data_accesses                   874439                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 115758487000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3350272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3394048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2797312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2797312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           26174                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               26516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        21854                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              21854                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            378167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          28941912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              29320079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       378167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           378167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24165071                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24165071                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24165071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           378167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         28941912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             53485150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     43708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     52301.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002800147500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2419                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2419                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              130675                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              41315                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       26516                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      21854                       # Number of write requests accepted
system.mem_ctrls.readBursts                     53032                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    43708                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     47                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2674                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1051531750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  264925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2045000500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19845.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38595.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    30522                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   33390                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 53032                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                43708                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        32750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    188.896733                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.490636                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   160.014754                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          972      2.97%      2.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24615     75.16%     78.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4009     12.24%     90.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1309      4.00%     94.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          522      1.59%     95.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          405      1.24%     97.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          256      0.78%     97.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          283      0.86%     98.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          379      1.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        32750                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2419                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.897065                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.200127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     82.297875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2413     99.75%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.08%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.12%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2419                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2419                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.055808                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.042628                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.691872                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              112      4.63%      4.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2127     87.93%     92.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.04%     92.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              179      7.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2419                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3391040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2795328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3394048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2797312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        29.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        24.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     29.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     24.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  115752193000                       # Total gap between requests
system.mem_ctrls.avgGap                    2393057.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3347264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2795328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 378166.656583892647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 28915927.347944691777                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 24147931.373705670238                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          684                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        52348                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        43708                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     21122000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2023878500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2607480906000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30880.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38662.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  59656834.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            115225320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             61243710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           187389300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          113117400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9137852880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19416419010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      28100590560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        57131838180                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        493.543408                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  72837877500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3865420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  39055189500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            118609680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             63042540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           190923600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          114876540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9137852880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19694278620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      27866603520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        57186187380                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        494.012913                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  72227423750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3865420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  39665643250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    115758487000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 115758487000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     27208623                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27208623                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27208623                       # number of overall hits
system.cpu.icache.overall_hits::total        27208623                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          915                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            915                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          915                       # number of overall misses
system.cpu.icache.overall_misses::total           915                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52700000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52700000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52700000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52700000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27209538                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27209538                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27209538                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27209538                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000034                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000034                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57595.628415                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57595.628415                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57595.628415                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57595.628415                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          639                       # number of writebacks
system.cpu.icache.writebacks::total               639                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          915                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          915                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          915                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          915                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     50870000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     50870000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     50870000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     50870000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55595.628415                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55595.628415                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55595.628415                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55595.628415                       # average overall mshr miss latency
system.cpu.icache.replacements                    639                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27208623                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27208623                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          915                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           915                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52700000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52700000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27209538                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27209538                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57595.628415                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57595.628415                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          915                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          915                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     50870000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     50870000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55595.628415                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55595.628415                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 115758487000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           275.796994                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27209538                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               915                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          29737.200000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   275.796994                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.538666                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.538666                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          276                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.539062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27210453                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27210453                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 115758487000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 115758487000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 115758487000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34599016                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34599016                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34602247                       # number of overall hits
system.cpu.dcache.overall_hits::total        34602247                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       237719                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         237719                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       237849                       # number of overall misses
system.cpu.dcache.overall_misses::total        237849                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9241831000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9241831000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9241831000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9241831000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34836735                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34836735                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34840096                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34840096                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006824                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006824                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006827                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006827                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38877.123831                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38877.123831                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38855.874946                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38855.874946                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       127659                       # number of writebacks
system.cpu.dcache.writebacks::total            127659                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        23909                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        23909                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        23909                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        23909                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       213810                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       213810                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       213876                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       213876                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7677831000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7677831000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7680149000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7680149000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006137                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006137                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006139                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006139                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35909.597306                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35909.597306                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35909.354018                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35909.354018                       # average overall mshr miss latency
system.cpu.dcache.replacements                 213621                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20440123                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20440123                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       186435                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        186435                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5613501000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5613501000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20626558                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20626558                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009039                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009039                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30109.695068                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30109.695068                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4938                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4938                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       181497                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       181497                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5061131000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5061131000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008799                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008799                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 27885.480201                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27885.480201                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14158893                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14158893                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        51284                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        51284                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3628330000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3628330000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14210177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14210177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003609                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003609                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70749.746510                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70749.746510                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        18971                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        18971                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        32313                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32313                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2616700000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2616700000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002274                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002274                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80979.791415                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80979.791415                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3231                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3231                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          130                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          130                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.038679                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.038679                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           66                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           66                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2318000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2318000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.019637                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.019637                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 35121.212121                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 35121.212121                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 115758487000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.606982                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34994287                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            213877                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            163.618748                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.606982                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998465                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998465                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35232137                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35232137                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 115758487000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 115758487000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
