#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55d44d98bc70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55d44d9668a0 .scope module, "spi_testbench" "spi_testbench" 3 214;
 .timescale -9 -12;
v0x55d44d9ade80_0 .var "clk", 0 0;
v0x55d44d9adf40_0 .net "cs_n", 0 0, v0x55d44d958050_0;  1 drivers
v0x55d44d9ae050_0 .var/i "fail_count", 31 0;
v0x55d44d9ae0f0_0 .net "master_done", 0 0, v0x55d44d9abef0_0;  1 drivers
v0x55d44d9ae190_0 .net "master_rx", 7 0, v0x55d44d955550_0;  1 drivers
v0x55d44d9ae280_0 .var "master_start", 0 0;
v0x55d44d9ae350_0 .var "master_tx", 7 0;
v0x55d44d9ae420_0 .net "miso", 0 0, L_0x55d44d9af200;  1 drivers
v0x55d44d9ae510_0 .net "mosi", 0 0, L_0x55d44d9aea10;  1 drivers
v0x55d44d9ae5b0_0 .var/i "pass_count", 31 0;
v0x55d44d9ae650_0 .var "rst_n", 0 0;
v0x55d44d9ae740_0 .net "sclk", 0 0, v0x55d44d9ac2d0_0;  1 drivers
v0x55d44d9ae830_0 .net "slave_done", 0 0, v0x55d44d9ad5e0_0;  1 drivers
v0x55d44d9ae8d0_0 .net "slave_rx", 7 0, v0x55d44d9ad500_0;  1 drivers
v0x55d44d9ae970_0 .var "slave_tx", 7 0;
S_0x55d44d966a30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 350, 3 350 0, S_0x55d44d9668a0;
 .timescale -9 -12;
v0x55d44d982330_0 .var/2s "i", 31 0;
E_0x55d44d95d5c0 .event anyedge, v0x55d44d9abef0_0;
E_0x55d44d95cad0 .event posedge, v0x55d44d984b50_0;
S_0x55d44d9ab8a0 .scope module, "master" "spi_master_v2" 3 225, 3 12 0, S_0x55d44d9668a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "start";
    .port_info 4 /OUTPUT 8 "data_out";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "sclk";
    .port_info 7 /OUTPUT 1 "mosi";
    .port_info 8 /INPUT 1 "miso";
    .port_info 9 /OUTPUT 1 "cs_n";
P_0x55d44d958710 .param/l "ACTIVE" 1 3 34, C4<01>;
P_0x55d44d958750 .param/l "FINISH" 1 3 35, C4<10>;
P_0x55d44d958790 .param/l "IDLE" 1 3 33, C4<00>;
P_0x55d44d9587d0 .param/l "WIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
v0x55d44d983350_0 .var "bit_counter", 3 0;
v0x55d44d984b50_0 .net "clk", 0 0, v0x55d44d9ade80_0;  1 drivers
v0x55d44d985b70_0 .var "clk_divider", 2 0;
v0x55d44d958050_0 .var "cs_n", 0 0;
v0x55d44d9580f0_0 .net "data_in", 7 0, v0x55d44d9ae350_0;  1 drivers
v0x55d44d955550_0 .var "data_out", 7 0;
v0x55d44d9abef0_0 .var "done", 0 0;
v0x55d44d9abfb0_0 .net "miso", 0 0, L_0x55d44d9af200;  alias, 1 drivers
v0x55d44d9ac070_0 .net "mosi", 0 0, L_0x55d44d9aea10;  alias, 1 drivers
v0x55d44d9ac130_0 .net "rst_n", 0 0, v0x55d44d9ae650_0;  1 drivers
v0x55d44d9ac1f0_0 .var "rx_shift_reg", 7 0;
v0x55d44d9ac2d0_0 .var "sclk", 0 0;
v0x55d44d9ac390_0 .net "start", 0 0, v0x55d44d9ae280_0;  1 drivers
v0x55d44d9ac450_0 .var "state", 1 0;
v0x55d44d9ac530_0 .var "tx_shift_reg", 7 0;
E_0x55d44d95f070/0 .event negedge, v0x55d44d9ac130_0;
E_0x55d44d95f070/1 .event posedge, v0x55d44d984b50_0;
E_0x55d44d95f070 .event/or E_0x55d44d95f070/0, E_0x55d44d95f070/1;
L_0x55d44d9aea10 .part v0x55d44d9ac530_0, 7, 1;
S_0x55d44d9ac7b0 .scope module, "slave" "spi_slave_v2" 3 239, 3 129 0, S_0x55d44d9668a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 8 "data_out";
    .port_info 4 /OUTPUT 1 "done";
    .port_info 5 /INPUT 1 "sclk";
    .port_info 6 /INPUT 1 "mosi";
    .port_info 7 /INPUT 1 "cs_n";
    .port_info 8 /OUTPUT 1 "miso";
P_0x55d44d9ac940 .param/l "WIDTH" 0 3 129, +C4<00000000000000000000000000001000>;
L_0x55d44d95aca0 .functor AND 1, L_0x55d44d9aeab0, v0x55d44d9ac2d0_0, C4<1>, C4<1>;
L_0x55d44d95b400 .functor AND 1, v0x55d44d9adb20_0, L_0x55d44d9aec30, C4<1>, C4<1>;
L_0x55d44d9821d0 .functor AND 1, v0x55d44d9ad2c0_0, L_0x55d44d9aede0, C4<1>, C4<1>;
L_0x55d44d9831d0 .functor AND 1, L_0x55d44d9aef00, v0x55d44d958050_0, C4<1>, C4<1>;
v0x55d44d9acb10_0 .net *"_ivl_1", 0 0, L_0x55d44d9aeab0;  1 drivers
v0x55d44d9acbd0_0 .net *"_ivl_13", 0 0, L_0x55d44d9aef00;  1 drivers
o0x7efaf2e89558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55d44d9acc90_0 name=_ivl_16
v0x55d44d9acd50_0 .net *"_ivl_19", 0 0, L_0x55d44d9af130;  1 drivers
v0x55d44d9ace30_0 .net *"_ivl_5", 0 0, L_0x55d44d9aec30;  1 drivers
v0x55d44d9acf40_0 .net *"_ivl_9", 0 0, L_0x55d44d9aede0;  1 drivers
v0x55d44d9ad000_0 .var "bit_counter", 3 0;
v0x55d44d9ad0e0_0 .net "clk", 0 0, v0x55d44d9ade80_0;  alias, 1 drivers
v0x55d44d9ad180_0 .net "cs_falling", 0 0, L_0x55d44d9821d0;  1 drivers
v0x55d44d9ad220_0 .net "cs_n", 0 0, v0x55d44d958050_0;  alias, 1 drivers
v0x55d44d9ad2c0_0 .var "cs_n_prev", 0 0;
v0x55d44d9ad360_0 .net "cs_rising", 0 0, L_0x55d44d9831d0;  1 drivers
v0x55d44d9ad420_0 .net "data_in", 7 0, v0x55d44d9ae970_0;  1 drivers
v0x55d44d9ad500_0 .var "data_out", 7 0;
v0x55d44d9ad5e0_0 .var "done", 0 0;
v0x55d44d9ad6a0_0 .net "miso", 0 0, L_0x55d44d9af200;  alias, 1 drivers
v0x55d44d9ad770_0 .net "mosi", 0 0, L_0x55d44d9aea10;  alias, 1 drivers
v0x55d44d9ad840_0 .net "rst_n", 0 0, v0x55d44d9ae650_0;  alias, 1 drivers
v0x55d44d9ad910_0 .var "rx_shift_reg", 7 0;
v0x55d44d9ad9b0_0 .net "sclk", 0 0, v0x55d44d9ac2d0_0;  alias, 1 drivers
v0x55d44d9ada80_0 .net "sclk_falling", 0 0, L_0x55d44d95b400;  1 drivers
v0x55d44d9adb20_0 .var "sclk_prev", 0 0;
v0x55d44d9adbc0_0 .net "sclk_rising", 0 0, L_0x55d44d95aca0;  1 drivers
v0x55d44d9adc80_0 .var "tx_shift_reg", 7 0;
L_0x55d44d9aeab0 .reduce/nor v0x55d44d9adb20_0;
L_0x55d44d9aec30 .reduce/nor v0x55d44d9ac2d0_0;
L_0x55d44d9aede0 .reduce/nor v0x55d44d958050_0;
L_0x55d44d9aef00 .reduce/nor v0x55d44d9ad2c0_0;
L_0x55d44d9af130 .part v0x55d44d9adc80_0, 7, 1;
L_0x55d44d9af200 .functor MUXZ 1, L_0x55d44d9af130, o0x7efaf2e89558, v0x55d44d958050_0, C4<>;
    .scope S_0x55d44d9ab8a0;
T_0 ;
    %wait E_0x55d44d95f070;
    %load/vec4 v0x55d44d9ac130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55d44d9ac450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d44d9ac2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d44d958050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d44d9abef0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d44d983350_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d44d985b70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d44d9ac530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d44d9ac1f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d44d955550_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d44d9abef0_0, 0;
    %load/vec4 v0x55d44d9ac450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55d44d9ac450_0, 0;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d44d958050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d44d9ac2d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d44d983350_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d44d985b70_0, 0;
    %load/vec4 v0x55d44d9ac390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %load/vec4 v0x55d44d9580f0_0;
    %assign/vec4 v0x55d44d9ac530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d44d958050_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55d44d9ac450_0, 0;
T_0.7 ;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x55d44d985b70_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55d44d985b70_0, 0;
    %load/vec4 v0x55d44d985b70_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_0.9, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d44d985b70_0, 0;
    %load/vec4 v0x55d44d9ac2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d44d9ac2d0_0, 0;
    %load/vec4 v0x55d44d9ac1f0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55d44d9abfb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55d44d9ac1f0_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d44d9ac2d0_0, 0;
    %load/vec4 v0x55d44d9ac530_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55d44d9ac530_0, 0;
    %load/vec4 v0x55d44d983350_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55d44d983350_0, 0;
    %load/vec4 v0x55d44d983350_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.13, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55d44d9ac450_0, 0;
T_0.13 ;
T_0.12 ;
T_0.9 ;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d44d958050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d44d9ac2d0_0, 0;
    %load/vec4 v0x55d44d9ac1f0_0;
    %assign/vec4 v0x55d44d955550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d44d9abef0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55d44d9ac450_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55d44d9ac7b0;
T_1 ;
    %wait E_0x55d44d95f070;
    %load/vec4 v0x55d44d9ad840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d44d9adb20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d44d9ad2c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d44d9ad000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d44d9ad5e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d44d9adc80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d44d9ad910_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d44d9ad500_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55d44d9ad9b0_0;
    %assign/vec4 v0x55d44d9adb20_0, 0;
    %load/vec4 v0x55d44d9ad220_0;
    %assign/vec4 v0x55d44d9ad2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d44d9ad5e0_0, 0;
    %load/vec4 v0x55d44d9ad180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55d44d9ad420_0;
    %assign/vec4 v0x55d44d9adc80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d44d9ad000_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55d44d9ad220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55d44d9adbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x55d44d9ad910_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55d44d9ad770_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55d44d9ad910_0, 0;
    %load/vec4 v0x55d44d9ad000_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55d44d9ad000_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x55d44d9ada80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x55d44d9adc80_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55d44d9adc80_0, 0;
T_1.8 ;
T_1.7 ;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x55d44d9ad360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x55d44d9ad000_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v0x55d44d9ad910_0;
    %assign/vec4 v0x55d44d9ad500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d44d9ad5e0_0, 0;
T_1.12 ;
T_1.10 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55d44d9668a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d44d9ae5b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d44d9ae050_0, 0, 32;
    %end;
    .thread T_2, $init;
    .scope S_0x55d44d9668a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d44d9ade80_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x55d44d9668a0;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0x55d44d9ade80_0;
    %inv;
    %store/vec4 v0x55d44d9ade80_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55d44d9668a0;
T_5 ;
    %vpi_call/w 3 260 "$dumpfile", "spi_working.vcd" {0 0 0};
    %vpi_call/w 3 261 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55d44d9668a0 {0 0 0};
    %vpi_call/w 3 263 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 3 264 "$display", " SPI Master-Slave Test (Mode 0)" {0 0 0};
    %vpi_call/w 3 265 "$display", "========================================\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d44d9ae650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d44d9ae280_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d44d9ae350_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d44d9ae970_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d44d9ae650_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 3 280 "$display", "Test 1: Master TX=0xA5, Slave TX=0x5A" {0 0 0};
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0x55d44d9ae350_0, 0, 8;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0x55d44d9ae970_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d44d9ae280_0, 0, 1;
    %wait E_0x55d44d95cad0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d44d9ae280_0, 0, 1;
T_5.0 ;
    %load/vec4 v0x55d44d9ae0f0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.1, 6;
    %wait E_0x55d44d95d5c0;
    %jmp T_5.0;
T_5.1 ;
    %delay 20000, 0;
    %load/vec4 v0x55d44d9ae190_0;
    %cmpi/e 90, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_5.4, 4;
    %load/vec4 v0x55d44d9ae8d0_0;
    %pushi/vec4 165, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %vpi_call/w 3 290 "$display", "  \342\234\223 PASS: Master RX=0x%02h, Slave RX=0x%02h\012", v0x55d44d9ae190_0, v0x55d44d9ae8d0_0 {0 0 0};
    %load/vec4 v0x55d44d9ae5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d44d9ae5b0_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 293 "$display", "  \342\234\227 FAIL: Master RX=0x%02h (exp 0x5A), Slave RX=0x%02h (exp 0xA5)\012", v0x55d44d9ae190_0, v0x55d44d9ae8d0_0 {0 0 0};
    %load/vec4 v0x55d44d9ae050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d44d9ae050_0, 0, 32;
T_5.3 ;
    %delay 100000, 0;
    %vpi_call/w 3 303 "$display", "Test 2: Master TX=0x3C, Slave TX=0xC3" {0 0 0};
    %pushi/vec4 60, 0, 8;
    %store/vec4 v0x55d44d9ae350_0, 0, 8;
    %pushi/vec4 195, 0, 8;
    %store/vec4 v0x55d44d9ae970_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d44d9ae280_0, 0, 1;
    %wait E_0x55d44d95cad0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d44d9ae280_0, 0, 1;
T_5.5 ;
    %load/vec4 v0x55d44d9ae0f0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.6, 6;
    %wait E_0x55d44d95d5c0;
    %jmp T_5.5;
T_5.6 ;
    %delay 20000, 0;
    %load/vec4 v0x55d44d9ae190_0;
    %cmpi/e 195, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_5.9, 4;
    %load/vec4 v0x55d44d9ae8d0_0;
    %pushi/vec4 60, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %vpi_call/w 3 313 "$display", "  \342\234\223 PASS: Master RX=0x%02h, Slave RX=0x%02h\012", v0x55d44d9ae190_0, v0x55d44d9ae8d0_0 {0 0 0};
    %load/vec4 v0x55d44d9ae5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d44d9ae5b0_0, 0, 32;
    %jmp T_5.8;
T_5.7 ;
    %vpi_call/w 3 316 "$display", "  \342\234\227 FAIL: Master RX=0x%02h (exp 0xC3), Slave RX=0x%02h (exp 0x3C)\012", v0x55d44d9ae190_0, v0x55d44d9ae8d0_0 {0 0 0};
    %load/vec4 v0x55d44d9ae050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d44d9ae050_0, 0, 32;
T_5.8 ;
    %delay 100000, 0;
    %vpi_call/w 3 326 "$display", "Test 3: Master TX=0xFF, Slave TX=0x00" {0 0 0};
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x55d44d9ae350_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d44d9ae970_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d44d9ae280_0, 0, 1;
    %wait E_0x55d44d95cad0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d44d9ae280_0, 0, 1;
T_5.10 ;
    %load/vec4 v0x55d44d9ae0f0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.11, 6;
    %wait E_0x55d44d95d5c0;
    %jmp T_5.10;
T_5.11 ;
    %delay 20000, 0;
    %load/vec4 v0x55d44d9ae190_0;
    %cmpi/e 0, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_5.14, 4;
    %load/vec4 v0x55d44d9ae8d0_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %vpi_call/w 3 336 "$display", "  \342\234\223 PASS: Master RX=0x%02h, Slave RX=0x%02h\012", v0x55d44d9ae190_0, v0x55d44d9ae8d0_0 {0 0 0};
    %load/vec4 v0x55d44d9ae5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d44d9ae5b0_0, 0, 32;
    %jmp T_5.13;
T_5.12 ;
    %vpi_call/w 3 339 "$display", "  \342\234\227 FAIL: Master RX=0x%02h (exp 0x00), Slave RX=0x%02h (exp 0xFF)\012", v0x55d44d9ae190_0, v0x55d44d9ae8d0_0 {0 0 0};
    %load/vec4 v0x55d44d9ae050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d44d9ae050_0, 0, 32;
T_5.13 ;
    %delay 100000, 0;
    %vpi_call/w 3 349 "$display", "Tests 4-8: Sequential transfers" {0 0 0};
    %fork t_1, S_0x55d44d966a30;
    %jmp t_0;
    .scope S_0x55d44d966a30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d44d982330_0, 0, 32;
T_5.15 ;
    %load/vec4 v0x55d44d982330_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_5.16, 5;
    %load/vec4 v0x55d44d982330_0;
    %muli 16, 0, 32;
    %pad/s 8;
    %store/vec4 v0x55d44d9ae350_0, 0, 8;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x55d44d982330_0;
    %muli 16, 0, 32;
    %sub;
    %pad/s 8;
    %store/vec4 v0x55d44d9ae970_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d44d9ae280_0, 0, 1;
    %wait E_0x55d44d95cad0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d44d9ae280_0, 0, 1;
T_5.17 ;
    %load/vec4 v0x55d44d9ae0f0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.18, 6;
    %wait E_0x55d44d95d5c0;
    %jmp T_5.17;
T_5.18 ;
    %delay 20000, 0;
    %load/vec4 v0x55d44d9ae190_0;
    %pad/u 32;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x55d44d982330_0;
    %muli 16, 0, 32;
    %sub;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.21, 4;
    %load/vec4 v0x55d44d9ae8d0_0;
    %pad/u 32;
    %load/vec4 v0x55d44d982330_0;
    %muli 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    %load/vec4 v0x55d44d982330_0;
    %addi 4, 0, 32;
    %vpi_call/w 3 360 "$display", "  \342\234\223 Test %0d PASS: M_RX=0x%02h, S_RX=0x%02h", S<0,vec4,s32>, v0x55d44d9ae190_0, v0x55d44d9ae8d0_0 {1 0 0};
    %load/vec4 v0x55d44d9ae5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d44d9ae5b0_0, 0, 32;
    %jmp T_5.20;
T_5.19 ;
    %load/vec4 v0x55d44d982330_0;
    %addi 4, 0, 32;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x55d44d982330_0;
    %muli 16, 0, 32;
    %sub;
    %load/vec4 v0x55d44d982330_0;
    %muli 16, 0, 32;
    %vpi_call/w 3 364 "$display", "  \342\234\227 Test %0d FAIL: M_RX=0x%02h (exp 0x%02h), S_RX=0x%02h (exp 0x%02h)", S<2,vec4,s32>, v0x55d44d9ae190_0, S<1,vec4,s32>, v0x55d44d9ae8d0_0, S<0,vec4,s32> {3 0 0};
    %load/vec4 v0x55d44d9ae050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d44d9ae050_0, 0, 32;
T_5.20 ;
    %delay 50000, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55d44d982330_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55d44d982330_0, 0, 32;
    %jmp T_5.15;
T_5.16 ;
    %end;
    .scope S_0x55d44d9668a0;
t_0 %join;
    %delay 100000, 0;
    %vpi_call/w 3 376 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 3 377 "$display", " Test Summary" {0 0 0};
    %vpi_call/w 3 378 "$display", "========================================" {0 0 0};
    %vpi_call/w 3 379 "$display", " Passed: %0d", v0x55d44d9ae5b0_0 {0 0 0};
    %vpi_call/w 3 380 "$display", " Failed: %0d", v0x55d44d9ae050_0 {0 0 0};
    %vpi_call/w 3 381 "$display", "========================================\012" {0 0 0};
    %vpi_call/w 3 383 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55d44d9668a0;
T_6 ;
    %delay 50000000, 0;
    %vpi_call/w 3 388 "$display", "\012ERROR: Simulation timeout!" {0 0 0};
    %vpi_call/w 3 389 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "working_spi.sv";
