eNtity ent is
END;

architecture arch of ent is
    signal sig1 : std_logic;
    signal sig2 : std_logic;
begin
    sig1 <= sig2;
    sig2 <= sig1;
end;


eNtity a is
END;

architecture b of a is
begin
end;

