# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
TX_CLK(R)->TX_CLK(R)	0.738    0.057/*         0.052/*         U3_FIFO/U1/\SYNC_reg_reg[2][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.737    0.058/*         0.052/*         U3_FIFO/U1/\SYNC_reg_reg[1][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.738    0.060/*         0.053/*         U3_FIFO/U1/\SYNC_reg_reg[0][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.738    0.065/*         0.053/*         U4_PLSE_GEN1/pulse_flop_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.081/*         0.064/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.776    0.087/*         0.060/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.790    0.096/*         0.052/*         U1_RST_SYNC2/\RST_REG_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.775    0.097/*         0.052/*         U3_FIFO/U2/\SYNC_reg_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.771    0.097/*         0.052/*         U2_DATA_SYNC/\sync_flops_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.775    0.097/*         0.052/*         U0_RST_SYNC1/\RST_REG_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.775    0.097/*         0.052/*         U3_FIFO/U2/\SYNC_reg_reg[1][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.775    0.097/*         0.052/*         U3_FIFO/U2/\SYNC_reg_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.775    0.097/*         0.052/*         U3_FIFO/U2/\SYNC_reg_reg[0][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.781    0.097/*         0.061/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.099/*         0.060/*         U1_RST_SYNC2/\RST_REG_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.772    0.101/*         0.066/*         U3_FIFO/U4/\raddr_reg[2] /SI    1
TX_CLK(R)->TX_CLK(R)	0.735    0.101/*         0.059/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.777    0.102/*         0.064/*         U8_CLK_DIV_RX/\cyc_counter_reg[1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.735    0.102/*         0.058/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.103/*         0.060/*         U3_FIFO/U1/\SYNC_reg_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.778    0.103/*         0.059/*         U3_FIFO/U1/\SYNC_reg_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.104/*         0.060/*         U1_RST_SYNC2/\RST_REG_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.767    0.104/*         0.059/*         U3_FIFO/U2/\SYNC_reg_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.764    0.104/*         0.059/*         U2_DATA_SYNC/\sync_flops_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.768    0.104/*         0.059/*         U3_FIFO/U2/\SYNC_reg_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.767    0.104/*         0.059/*         U0_RST_SYNC1/\RST_REG_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.768    0.104/*         0.060/*         U3_FIFO/U2/\SYNC_reg_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.768    0.104/*         0.060/*         U3_FIFO/U2/\SYNC_reg_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.768    0.106/*         0.067/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI    1
RX_CLK(R)->RX_CLK(R)	0.729    0.106/*         0.059/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.106/*         0.060/*         U3_FIFO/U1/\SYNC_reg_reg[0][1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.734    0.106/*         0.056/*         U3_FIFO/U4/\raddr_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.771    0.108/*         0.060/*         U3_FIFO/U0/\FIFO_Memory_reg[1][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.776    0.108/*         0.064/*         U8_CLK_DIV_RX/\cyc_counter_reg[2] /SI    1
TX_CLK(R)->TX_CLK(R)	0.738    0.110/*         0.056/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.110/*         0.060/*         U4_PLSE_GEN1/pulse_flop_reg/SI    1
RX_CLK(R)->RX_CLK(R)	0.728    0.111/*         0.059/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.782    0.113/*         0.060/*         U6_CLK_DIV_TX/\cyc_counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.771    0.113/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[7][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.767    0.113/*         0.060/*         U3_FIFO/U2/\SYNC_reg_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.775    0.114/*         0.068/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.114/*         0.060/*         U12_ALU/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.145    0.114/*         0.060/*         U12_ALU/\ALU_OUT_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.779    0.114/*         0.060/*         U3_FIFO/U1/\SYNC_reg_reg[2][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.115/*         0.060/*         U12_ALU/\ALU_OUT_reg[5] /SI    1
TX_CLK(R)->TX_CLK(R)	0.734    0.115/*         0.060/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.115/*         0.060/*         U3_FIFO/U1/\SYNC_reg_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.116/*         0.060/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.145    0.116/*         0.060/*         U12_ALU/\ALU_OUT_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.116/*         0.060/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.116/*         0.061/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.116/*         0.060/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.763    0.117/*         0.060/*         U11_REG_FILE/\Rd_DATA_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.117/*         0.061/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.117/*         0.061/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.145    0.117/*         0.060/*         U12_ALU/\ALU_OUT_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.118/*         0.061/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.771    0.118/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[5][5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.118/*         0.061/*         U12_ALU/\ALU_OUT_reg[11] /SI    1
DFTCLK(R)->DFTCLK(R)	0.770    0.118/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[12][2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.145    0.118/*         0.061/*         U12_ALU/\ALU_OUT_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.118/*         0.061/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.770    0.118/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[13][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.770    0.118/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[11][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.769    0.118/*         0.060/*         U11_REG_FILE/\REG_FILE_reg[14][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.118/*         0.061/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.783    0.118/*         0.061/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.118/*         0.061/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.145    0.118/*         0.061/*         U12_ALU/\ALU_OUT_reg[8] /SI    1
DFTCLK(R)->DFTCLK(R)	0.779    0.119/*         0.061/*         U3_FIFO/U1/\SYNC_reg_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.769    0.119/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[4][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.767    0.119/*         0.061/*         U3_FIFO/U2/\SYNC_reg_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.769    0.119/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[13][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.759    0.119/*         0.061/*         U10_SYS_CTRL/\Address_seq_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.762    0.119/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.770    0.119/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[12][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.771    0.119/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[6][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.771    0.120/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[10][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.769    0.120/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[13][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.766    0.120/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[5][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.771    0.120/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[10][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.761    0.120/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.769    0.120/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[6][7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.120/*         0.061/*         U12_ALU/\ALU_OUT_reg[14] /SI    1
DFTCLK(R)->DFTCLK(R)	0.767    0.120/*         0.061/*         U3_FIFO/U2/\SYNC_reg_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.767    0.120/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[4][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.769    0.120/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[14][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.762    0.120/*         0.061/*         U11_REG_FILE/\Rd_DATA_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.120/*         0.061/*         U12_ALU/\ALU_OUT_reg[10] /SI    1
DFTCLK(R)->DFTCLK(R)	0.770    0.120/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[11][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.770    0.120/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[12][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.766    0.120/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[5][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.145    0.120/*         0.061/*         U12_ALU/\ALU_OUT_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.767    0.120/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[5][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.762    0.120/*         0.061/*         U10_SYS_CTRL/\current_state_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.760    0.121/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[7][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.770    0.121/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[13][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.770    0.121/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[3][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.766    0.121/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[14][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.761    0.121/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[7][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.769    0.121/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[6][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.768    0.121/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[6][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.121/*         0.061/*         U12_ALU/\ALU_OUT_reg[13] /SI    1
DFTCLK(R)->DFTCLK(R)	0.767    0.121/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[6][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.763    0.121/*         0.061/*         U2_DATA_SYNC/enable_pulse_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.121/*         0.061/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.767    0.121/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[4][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.770    0.121/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[4][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.769    0.121/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[13][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.769    0.121/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[5][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.782    0.121/*         0.061/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.762    0.121/*         0.061/*         U11_REG_FILE/\Rd_DATA_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.762    0.121/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[5][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.761    0.121/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[7][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.766    0.121/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[1][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.770    0.122/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[3][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.771    0.122/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[2][0] /SI    1
TX_CLK(R)->TX_CLK(R)	0.743    0.122/*         0.052/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.769    0.122/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[7][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.760    0.122/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[6][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.762    0.122/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[1][2] /SI    1
TX_CLK(R)->TX_CLK(R)	0.743    0.122/*         0.052/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	0.766    0.122/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[14][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.767    0.122/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[5][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.768    0.122/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[11][4] /SI    1
TX_CLK(R)->TX_CLK(R)	0.743    0.122/*         0.052/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	0.769    0.122/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[2][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.761    0.122/*         0.061/*         U11_REG_FILE/\Rd_DATA_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.769    0.122/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[2][7] /SI    1
TX_CLK(R)->TX_CLK(R)	0.743    0.122/*         0.052/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[2] /D    1
TX_CLK(R)->TX_CLK(R)	0.743    0.122/*         0.052/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	0.762    0.122/*         0.061/*         U11_REG_FILE/\Rd_DATA_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.769    0.123/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[13][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.770    0.123/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[9][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.769    0.123/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[5][6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.123/*         0.061/*         U12_ALU/\ALU_OUT_reg[12] /SI    1
DFTCLK(R)->DFTCLK(R)	0.766    0.123/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[14][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.765    0.123/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[9][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.766    0.123/*         0.061/*         U3_FIFO/U3/\waddr_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.777    0.123/*         0.065/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.770    0.123/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[2][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.767    0.123/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[4][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.770    0.123/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[10][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.769    0.123/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[14][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.769    0.123/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[7][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.771    0.123/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[8][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.762    0.123/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[5][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.771    0.123/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[1][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.763    0.123/*         0.061/*         U11_REG_FILE/\Rd_DATA_reg[2] /SI    1
TX_CLK(R)->TX_CLK(R)	0.743    0.123/*         0.051/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	0.770    0.123/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[7][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.766    0.123/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[15][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.771    0.123/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.766    0.123/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[15][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.781    0.124/*         0.061/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.743    0.124/*         0.052/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.761    0.124/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[0][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.770    0.124/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[8][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.769    0.124/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[6][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.765    0.124/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[4][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.769    0.124/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[13][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.762    0.124/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[1][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.765    0.124/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[4][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.767    0.124/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.771    0.124/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[10][4] /SI    1
TX_CLK(R)->TX_CLK(R)	0.742    0.124/*         0.052/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.124/*         0.061/*         U12_ALU/\ALU_OUT_reg[15] /SI    1
DFTCLK(R)->DFTCLK(R)	0.770    0.124/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[10][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.767    0.124/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[6][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.768    0.124/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[11][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.766    0.124/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[15][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.776    0.124/*         0.062/*         U3_FIFO/U1/\SYNC_reg_reg[0][0] /SI    1
TX_CLK(R)->TX_CLK(R)	0.743    0.125/*         0.052/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.782    0.125/*         0.061/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/par_bit_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.766    0.125/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[15][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.769    0.125/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[2][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.769    0.125/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[3][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.766    0.125/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[4][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.769    0.125/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[7][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.771    0.125/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[7][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.768    0.125/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[11][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.766    0.125/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[15][6] /SI    1
TX_CLK(R)->TX_CLK(R)	0.743    0.125/*         0.052/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.763    0.125/*         0.061/*         U11_REG_FILE/\Rd_DATA_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.769    0.125/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[7][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.760    0.125/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[6][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.770    0.125/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[12][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.762    0.125/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[0][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.767    0.125/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[3][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.769    0.125/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[13][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.777    0.125/*         0.066/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[0] /SI    1
TX_CLK(R)->TX_CLK(R)	0.743    0.125/*         0.052/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	0.764    0.126/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[4][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.769    0.126/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[7][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.770    0.126/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[4][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.762    0.126/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[5][4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.146    0.126/*         0.061/*         U12_ALU/OUT_VALID_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.762    0.126/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[0][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.766    0.126/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[9][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.770    0.126/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[2][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.761    0.126/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[7][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.761    0.126/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[5][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.769    0.126/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[3][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.766    0.126/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[4][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.769    0.126/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[14][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.776    0.126/*         0.050/*         U11_REG_FILE/\REG_FILE_reg[3][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.759    0.127/*         0.061/*         U10_SYS_CTRL/\Address_seq_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.769    0.127/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[14][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.765    0.127/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[15][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.765    0.127/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[5][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.764    0.127/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[5][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.765    0.127/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[12][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.764    0.127/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[4][6] /SI    1
TX_CLK(R)->TX_CLK(R)	0.742    0.127/*         0.052/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	0.766    0.127/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[15][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.765    0.127/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[4][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.768    0.128/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[3][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.764    0.128/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[5][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.769    0.128/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[11][1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.743    0.128/*         0.052/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.768    0.128/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[12][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.766    0.128/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[15][4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.145    0.128/*         0.061/*         U12_ALU/\ALU_OUT_reg[9] /SI    1
DFTCLK(R)->DFTCLK(R)	0.760    0.128/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[6][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.764    0.128/*         0.061/*         U11_REG_FILE/\Rd_DATA_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.760    0.128/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[8][6] /SI    1
TX_CLK(R)->TX_CLK(R)	0.742    0.128/*         0.052/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	0.769    0.128/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[7][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.767    0.129/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[11][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.770    0.129/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[10][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.766    0.129/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[8][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.762    0.129/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[0][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.769    0.129/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[3][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.767    0.129/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[6][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.764    0.129/*         0.061/*         U11_REG_FILE/Rd_DATA_VLD_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.762    0.129/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[0][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.762    0.129/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[0][3] /SI    1
TX_CLK(R)->TX_CLK(R)	0.742    0.130/*         0.052/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.769    0.130/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[12][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.768    0.130/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[2][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.760    0.130/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.769    0.130/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[7][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.770    0.130/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[10][1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.742    0.131/*         0.052/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/par_bit_reg/D    1
TX_CLK(R)->TX_CLK(R)	0.743    0.131/*         0.051/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	0.765    0.131/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[9][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.760    0.131/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[7][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.766    0.131/*         0.065/*         U11_REG_FILE/\REG_FILE_reg[8][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.766    0.131/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[4][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.774    0.132/*         0.062/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.765    0.132/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.765    0.132/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[4][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.767    0.132/*         0.061/*         U3_FIFO/U2/\SYNC_reg_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.765    0.133/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[9][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.761    0.133/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[6][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.759    0.133/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[6][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.770    0.133/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[11][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.765    0.133/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[9][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.766    0.133/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[12][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.764    0.133/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[8][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.760    0.134/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[6][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.759    0.134/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[6][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.761    0.134/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[1][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.770    0.136/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[8][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.758    0.136/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[7][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.762    0.136/*         0.062/*         U2_DATA_SYNC/\sync_bus_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.770    0.136/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[10][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.768    0.138/*         0.067/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.760    0.138/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[6][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.765    0.140/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[9][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.775    0.140/*         0.061/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.708    */0.140         */0.087         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.767    0.141/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[4][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.775    0.142/*         0.064/*         U3_FIFO/U4/\rptr_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.763    0.142/*         0.062/*         U3_FIFO/U3/\wptr_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.764    0.142/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[3][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.770    0.144/*         0.066/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.764    0.145/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[9][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.780    0.145/*         0.063/*         U6_CLK_DIV_TX/\cyc_counter_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.759    0.146/*         0.063/*         U3_FIFO/U0/\FIFO_Memory_reg[5][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.759    0.147/*         0.063/*         U3_FIFO/U0/\FIFO_Memory_reg[5][7] /SI    1
TX_CLK(R)->TX_CLK(R)	0.698    */0.148         */0.096         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[0] /D    1
RX_CLK(R)->RX_CLK(R)	0.735    0.150/*         0.052/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.763    0.150/*         0.063/*         U11_REG_FILE/\REG_FILE_reg[3][2] /SI    1
@(R)->UART_CLK(R)	0.747    0.150/*         0.073/*         U1_RST_SYNC2/\RST_REG_reg[0] /RN    1
@(R)->UART_CLK(R)	0.747    0.150/*         0.073/*         U1_RST_SYNC2/\RST_REG_reg[1] /RN    1
DFTCLK(R)->DFTCLK(R)	0.761    0.151/*         0.063/*         U2_DATA_SYNC/\sync_bus_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.779    0.151/*         0.063/*         U6_CLK_DIV_TX/\cyc_counter_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.761    0.151/*         0.063/*         U2_DATA_SYNC/\sync_flops_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.756    0.151/*         0.063/*         U10_SYS_CTRL/frame_flag_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.779    0.152/*         0.063/*         U6_CLK_DIV_TX/\cyc_counter_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.779    0.153/*         0.063/*         U6_CLK_DIV_TX/\cyc_counter_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.761    0.153/*         0.063/*         U2_DATA_SYNC/\sync_bus_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.760    0.154/*         0.063/*         U2_DATA_SYNC/\sync_bus_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.760    0.155/*         0.062/*         U2_DATA_SYNC/enable_flop_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.779    0.155/*         0.063/*         U6_CLK_DIV_TX/\cyc_counter_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.764    0.156/*         0.059/*         U2_DATA_SYNC/enable_flop_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.755    0.156/*         0.063/*         U10_SYS_CTRL/\current_state_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.759    0.158/*         0.063/*         U2_DATA_SYNC/\sync_bus_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.757    0.158/*         0.063/*         U11_REG_FILE/\REG_FILE_reg[3][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.778    0.158/*         0.064/*         U6_CLK_DIV_TX/\cyc_counter_reg[1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.735    0.159/*         0.055/*         U3_FIFO/U4/\raddr_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.769    0.159/*         0.067/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.780    0.160/*         0.062/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.775    0.160/*         0.067/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.762    0.162/*         0.064/*         U11_REG_FILE/\REG_FILE_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.757    0.163/*         0.064/*         U3_FIFO/U0/\FIFO_Memory_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.778    0.164/*         0.064/*         U6_CLK_DIV_TX/\cyc_counter_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.153    0.164/*         0.052/*         U12_ALU/\ALU_OUT_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.762    0.165/*         0.064/*         U3_FIFO/U3/\wptr_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.760    0.165/*         0.064/*         U2_DATA_SYNC/\sync_bus_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.759    0.166/*         0.063/*         U11_REG_FILE/\REG_FILE_reg[3][6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.154    0.166/*         0.052/*         U12_ALU/\ALU_OUT_reg[6] /D    1
TX_CLK(R)->TX_CLK(R)	0.739    0.166/*         0.056/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.772    0.167/*         0.070/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.153    0.167/*         0.052/*         U12_ALU/\ALU_OUT_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.168/*         0.065/*         U3_FIFO/U4/\rptr_reg_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.154    0.168/*         0.052/*         U12_ALU/\ALU_OUT_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.169/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[14][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.777    0.169/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[13][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.169/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[13][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.773    0.169/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[5][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.169/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[14][2] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.153    0.170/*         0.053/*         U12_ALU/\ALU_OUT_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.770    0.170/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[1][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.170/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[5][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.769    0.170/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.776    0.170/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[4][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.170/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[11][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.776    0.170/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[5][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.170/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[13][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.777    0.170/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[5][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.170/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[13][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.771    0.170/*         0.052/*         U11_REG_FILE/\Rd_DATA_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.170/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[11][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.171/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[13][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.171/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[1][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.171/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[13][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.171/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[14][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.775    0.171/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[6][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.761    0.171/*         0.065/*         U3_FIFO/U3/\wptr_reg_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.775    0.171/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[4][3] /D    1
RX_CLK(R)->RX_CLK(R)	0.734    0.171/*         0.055/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.171/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[5][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.775    0.171/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[14][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.171/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[3][4] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.154    0.171/*         0.052/*         U12_ALU/\ALU_OUT_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.769    0.171/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[7][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.776    0.171/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[5][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.171/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[2][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.777    0.172/*         0.064/*         U8_CLK_DIV_RX/\cyc_counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.778    0.172/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[6][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.769    0.172/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[6][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.172/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[13][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.738    0.172/*         0.052/*         U3_FIFO/U4/\rptr_reg_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.777    0.172/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[5][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.777    0.172/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[6][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.777    0.172/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[4][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.172/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[5][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.172/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[10][7] /D    1
TX_CLK(R)->TX_CLK(R)	0.740    0.173/*         0.054/*         U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.173/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[4][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.173/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[10][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.173/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[2][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.173/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[12][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.173/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[8][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.769    0.173/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.775    0.173/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[5][2] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.153    0.173/*         0.053/*         U12_ALU/\ALU_OUT_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.770    0.173/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[0][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.173/*         0.065/*         U3_FIFO/U4/\rptr_reg_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.771    0.173/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[5][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.767    0.173/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[7][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.766    0.173/*         0.069/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.771    0.173/*         0.052/*         U11_REG_FILE/\Rd_DATA_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	0.775    0.173/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[4][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.771    0.173/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[1][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.775    0.174/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[15][4] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.153    0.174/*         0.053/*         U12_ALU/\ALU_OUT_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	0.776    0.174/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[6][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.174/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[12][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.174/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[10][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.174/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[6][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.174/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[4][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.777    0.174/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[14][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.776    0.174/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[4][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.771    0.174/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[1][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.776    0.174/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[6][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.175/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[13][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.175/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.777    0.175/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[3][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.175/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[7][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.175/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[2][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.175/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[12][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.175/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[14][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.777    0.175/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[7][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.777    0.175/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[2][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.770    0.175/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[7][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.175/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[10][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.770    0.175/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[1][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.175/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[7][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.777    0.175/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[7][2] /D    1
RX_CLK(R)->RX_CLK(R)	0.700    */0.175         */0.088         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.175/*         0.053/*         U3_FIFO/U0/\FIFO_Memory_reg[3][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.777    0.176/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[14][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.771    0.176/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[5][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.176/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[7][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.777    0.176/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[12][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.771    0.176/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[5][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.176/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[7][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.176/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[12][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.771    0.176/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[0][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.176/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[1][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.176/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[14][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.775    0.176/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[15][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.772    0.176/*         0.052/*         U11_REG_FILE/\Rd_DATA_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.176/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[3][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.773    0.176/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[4][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.177/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[10][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.177/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[15][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.177/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[4][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.776    0.177/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[4][0] /D    1
RX_CLK(R)->RX_CLK(R)	0.734    0.177/*         0.055/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.177/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[7][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.782    0.177/*         0.057/*         U3_FIFO/U1/\SYNC_reg_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.177/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[4][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.775    0.177/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[15][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.773    0.177/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[4][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.777    0.177/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[11][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.770    0.178/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[0][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.771    0.178/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[0][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.769    0.178/*         0.053/*         U3_FIFO/U0/\FIFO_Memory_reg[7][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.178/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.775    0.178/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[15][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.777    0.178/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[7][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.773    0.178/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[4][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.773    0.178/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[5][0] /D    1
RX_CLK(R)->RX_CLK(R)	0.733    0.178/*         0.055/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.178/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[6][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.773    0.178/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[4][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.178/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[8][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.178/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[11][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.178/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[7][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.776    0.179/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.771    0.179/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[0][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.775    0.179/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[15][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.179/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[12][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.770    0.179/*         0.052/*         U11_REG_FILE/\Rd_DATA_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	0.770    0.179/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[0][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.770    0.179/*         0.052/*         U11_REG_FILE/\Rd_DATA_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	0.775    0.179/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[12][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.179/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[10][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.768    0.180/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[6][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.777    0.180/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[2][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.180/*         0.053/*         U3_FIFO/U0/\FIFO_Memory_reg[7][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.776    0.180/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[4][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.180/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[12][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.180/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[2][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.180/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[3][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.777    0.180/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[6][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.777    0.180/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[11][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.771    0.181/*         0.052/*         U11_REG_FILE/\Rd_DATA_reg[2] /D    1
TX_CLK(R)->TX_CLK(R)	0.728    0.181/*         0.062/*         U4_PLSE_GEN1/prev_flop_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.181/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[15][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.181/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[8][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.775    0.181/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[4][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.181/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[1][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.181/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[8][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.770    0.181/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[7][1] /D    1
RX_CLK(R)->RX_CLK(R)	0.733    0.181/*         0.056/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	0.761    0.181/*         0.066/*         U3_FIFO/U3/\waddr_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.776    0.181/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[11][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.182/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[9][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.754    0.182/*         0.066/*         U10_SYS_CTRL/\Address_seq_reg[2] /SI    1
RX_CLK(R)->RX_CLK(R)	0.732    0.182/*         0.056/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.769    0.182/*         0.053/*         U3_FIFO/U0/\FIFO_Memory_reg[6][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.776    0.182/*         0.063/*         U3_FIFO/U4/\raddr_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.768    0.182/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[6][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.776    0.183/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[11][7] /D    1
TX_CLK(R)->TX_CLK(R)	0.738    0.183/*         0.052/*         U3_FIFO/U4/\rptr_reg_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.770    0.183/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[0][4] /D    1
RX_CLK(R)->RX_CLK(R)	0.674    */0.183         */0.112         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.769    0.184/*         0.052/*         U11_REG_FILE/\Rd_DATA_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	0.769    0.184/*         0.052/*         U10_SYS_CTRL/\Address_seq_reg[0] /D    1
RX_CLK(R)->RX_CLK(R)	0.732    0.185/*         0.056/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.773    0.185/*         0.053/*         U3_FIFO/U0/\FIFO_Memory_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.773    0.185/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[15][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.185/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[9][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.766    0.186/*         0.054/*         U10_SYS_CTRL/\Address_seq_reg[2] /D    1
RX_CLK(R)->RX_CLK(R)	0.736    0.186/*         0.052/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[7] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.154    0.186/*         0.052/*         U12_ALU/\ALU_OUT_reg[8] /D    1
TX_CLK(R)->TX_CLK(R)	0.737    0.186/*         0.053/*         U3_FIFO/U4/\rptr_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.186/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[9][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.772    0.186/*         0.053/*         U11_REG_FILE/\Rd_DATA_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.769    0.186/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[3][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.766    0.186/*         0.053/*         U10_SYS_CTRL/\Address_seq_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.779    0.187/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[8][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.776    0.187/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[8][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.777    0.187/*         0.053/*         U3_FIFO/U0/\FIFO_Memory_reg[3][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.773    0.188/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[9][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.747    0.188/*         0.076/*         U11_REG_FILE/\REG_FILE_reg[2][2] /SI    1
RX_CLK(R)->RX_CLK(R)	0.734    0.188/*         0.054/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[1] /D    1
RX_CLK(R)->RX_CLK(R)	0.732    0.190/*         0.056/*         U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.190/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[9][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.777    0.191/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[3][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.191/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[9][1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.155    0.191/*         0.051/*         U12_ALU/\ALU_OUT_reg[9] /D    1
DFTCLK(R)->DFTCLK(R)	0.769    0.191/*         0.052/*         U3_FIFO/U0/\FIFO_Memory_reg[7][7] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.155    0.191/*         0.051/*         U12_ALU/\ALU_OUT_reg[10] /D    1
DFTCLK(R)->DFTCLK(R)	0.771    0.192/*         0.052/*         U2_DATA_SYNC/\sync_bus_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	0.771    0.192/*         0.052/*         U2_DATA_SYNC/\sync_bus_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	0.776    0.192/*         0.060/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.775    0.192/*         0.064/*         U3_FIFO/U4/\raddr_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.775    0.193/*         0.060/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.768    0.193/*         0.053/*         U3_FIFO/U0/\FIFO_Memory_reg[5][7] /D    1
RX_CLK(R)->RX_CLK(R)	0.728    0.193/*         0.060/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.155    0.193/*         0.051/*         U12_ALU/\ALU_OUT_reg[11] /D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.193/*         0.052/*         U3_FIFO/U3/\waddr_reg[2] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.155    0.193/*         0.051/*         U12_ALU/\ALU_OUT_reg[12] /D    1
DFTCLK(R)->DFTCLK(R)	0.768    0.194/*         0.053/*         U3_FIFO/U0/\FIFO_Memory_reg[6][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.776    0.194/*         0.060/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.772    0.194/*         0.052/*         U2_DATA_SYNC/\sync_bus_reg[5] /D    1
RX_CLK(R)->RX_CLK(R)	0.733    0.195/*         0.056/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.764    0.195/*         0.054/*         U10_SYS_CTRL/frame_flag_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.196/*         0.054/*         U11_REG_FILE/\REG_FILE_reg[10][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.776    0.196/*         0.060/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.775    0.196/*         0.066/*         U8_CLK_DIV_RX/\cyc_counter_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.758    0.196/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[0][0] /SI    1
REF_CLK(R)->REF_CLK(R)	0.356    0.196/*         0.052/*         U2_DATA_SYNC/\sync_bus_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.772    0.197/*         0.052/*         U2_DATA_SYNC/\sync_bus_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.776    0.197/*         0.060/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.771    0.197/*         0.054/*         U11_REG_FILE/Rd_DATA_VLD_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.776    0.197/*         0.060/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.155    0.198/*         0.052/*         U12_ALU/\ALU_OUT_reg[13] /D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.198/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[9][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.729    */0.199         */0.112         U8_CLK_DIV_RX/\cyc_counter_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.761    0.202/*         0.074/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.155    0.202/*         0.051/*         U12_ALU/\ALU_OUT_reg[15] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.155    0.202/*         0.051/*         U12_ALU/\ALU_OUT_reg[14] /D    1
DFTCLK(R)->DFTCLK(R)	0.770    0.202/*         0.066/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.781    0.202/*         0.062/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.764    0.203/*         0.053/*         U2_DATA_SYNC/\sync_bus_reg[1] /D    1
TX_CLK(R)->TX_CLK(R)	0.707    */0.203         */0.087         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.204/*         0.054/*         U11_REG_FILE/\REG_FILE_reg[10][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.773    0.204/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[3][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.766    0.205/*         0.054/*         U3_FIFO/U0/\FIFO_Memory_reg[6][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.793    0.205/*         0.050/*         U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.762    0.207/*         0.065/*         U11_REG_FILE/\REG_FILE_reg[0][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.768    0.207/*         0.055/*         U3_FIFO/U0/\FIFO_Memory_reg[6][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.208/*         0.052/*         U3_FIFO/U3/\wptr_reg_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.771    0.208/*         0.055/*         U11_REG_FILE/\REG_FILE_reg[9][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.763    0.210/*         0.065/*         U11_REG_FILE/\REG_FILE_reg[0][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.768    0.210/*         0.054/*         U3_FIFO/U0/\FIFO_Memory_reg[6][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.775    0.210/*         0.055/*         U11_REG_FILE/\REG_FILE_reg[11][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.773    0.210/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[3][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.768    0.211/*         0.053/*         U3_FIFO/U0/\FIFO_Memory_reg[5][6] /D    1
RX_CLK(R)->RX_CLK(R)	0.730    0.211/*         0.059/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.768    0.212/*         0.054/*         U2_DATA_SYNC/\sync_bus_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.753    0.213/*         0.066/*         U11_REG_FILE/\REG_FILE_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.764    0.214/*         0.060/*         U2_DATA_SYNC/\sync_bus_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.768    0.215/*         0.067/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /SI    1
TX_CLK(R)->TX_CLK(R)	0.738    0.215/*         0.052/*         U3_FIFO/U4/\rptr_reg_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.766    0.216/*         0.061/*         U3_FIFO/U3/\waddr_reg[2] /SI    1
RX_CLK(R)->RX_CLK(R)	0.736    0.217/*         0.052/*         U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.772    0.219/*         0.054/*         U11_REG_FILE/\REG_FILE_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.766    0.219/*         0.055/*         U11_REG_FILE/\REG_FILE_reg[8][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.220/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[3][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.762    0.220/*         0.064/*         U11_REG_FILE/\REG_FILE_reg[1][5] /SI    1
RX_CLK(R)->RX_CLK(R)	0.733    0.220/*         0.056/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.785    0.222/*         0.053/*         U3_FIFO/U1/\SYNC_reg_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    0.222/*         0.061/*         U3_FIFO/U4/\rptr_reg_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.767    0.224/*         0.055/*         U3_FIFO/U0/\FIFO_Memory_reg[5][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.770    0.225/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[3][0] /D    1
RX_CLK(R)->RX_CLK(R)	0.734    0.225/*         0.052/*         U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.770    0.225/*         0.065/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.738    0.225/*         0.052/*         U3_FIFO/U4/\raddr_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.227/*         0.053/*         U3_FIFO/U3/\wptr_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.765    0.227/*         0.061/*         U3_FIFO/U3/\wptr_reg_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.769    0.228/*         0.066/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.762    0.229/*         0.064/*         U11_REG_FILE/\REG_FILE_reg[1][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.785    0.230/*         0.054/*         U3_FIFO/U1/\SYNC_reg_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.767    0.230/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.764    0.231/*         0.056/*         U11_REG_FILE/\REG_FILE_reg[3][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.768    0.231/*         0.056/*         U2_DATA_SYNC/\sync_bus_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	0.772    0.234/*         0.063/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[2] /SI    1
RX_CLK(R)->RX_CLK(R)	0.734    0.236/*         0.054/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.237/*         0.053/*         U3_FIFO/U2/\SYNC_reg_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.768    0.238/*         0.066/*         U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.763    0.238/*         0.063/*         U11_REG_FILE/\REG_FILE_reg[1][7] /SI    1
@(R)->DFTCLK(R)	0.754    0.239/*         0.073/*         U0_RST_SYNC1/\RST_REG_reg[0] /RN    1
@(R)->DFTCLK(R)	0.754    0.239/*         0.073/*         U0_RST_SYNC1/\RST_REG_reg[1] /RN    1
DFTCLK(R)->DFTCLK(R)	0.766    0.240/*         0.052/*         U10_SYS_CTRL/\current_state_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.753    0.240/*         0.063/*         U2_DATA_SYNC/\sync_bus_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.759    0.241/*         0.063/*         U10_SYS_CTRL/\current_state_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.774    0.243/*         0.052/*         U3_FIFO/U3/\wptr_reg_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.730    */0.244         */0.111         U8_CLK_DIV_RX/x_flag_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.769    0.246/*         0.053/*         U10_SYS_CTRL/\current_state_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.766    0.246/*         0.054/*         U10_SYS_CTRL/\Address_seq_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.247/*         0.052/*         U3_FIFO/U3/\wptr_reg_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.248/*         0.053/*         U3_FIFO/U2/\SYNC_reg_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.786    0.248/*         0.053/*         U3_FIFO/U1/\SYNC_reg_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.762    0.248/*         0.065/*         U11_REG_FILE/\REG_FILE_reg[1][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.765    0.251/*         0.070/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.777    0.251/*         0.047/*         U11_REG_FILE/\REG_FILE_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.774    0.252/*         0.053/*         U3_FIFO/U2/\SYNC_reg_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.761    0.252/*         0.064/*         U11_REG_FILE/\REG_FILE_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.761    0.253/*         0.061/*         U10_SYS_CTRL/\current_state_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.728    */0.253         */0.114         U6_CLK_DIV_TX/x_flag_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.776    0.253/*         0.047/*         U11_REG_FILE/\REG_FILE_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.775    0.256/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[0][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.775    0.259/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[0][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.775    0.266/*         0.052/*         U3_FIFO/U3/\waddr_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.768    0.266/*         0.066/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.766    0.268/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.779    0.269/*         0.060/*         U4_PLSE_GEN1/prev_flop_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.789    0.272/*         0.054/*         U6_CLK_DIV_TX/\cyc_counter_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.272/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[1][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.766    0.274/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[0][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.774    0.274/*         0.053/*         U3_FIFO/U2/\SYNC_reg_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.771    0.275/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[2][0] /D    1
RX_CLK(R)->RX_CLK(R)	0.734    0.276/*         0.053/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	0.769    0.276/*         0.065/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.766    0.276/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[0][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.766    0.276/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[0][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.761    0.277/*         0.063/*         U11_REG_FILE/\REG_FILE_reg[3][0] /SI    1
RX_CLK(R)->RX_CLK(R)	0.730    0.278/*         0.058/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.734    */0.279         */0.088         U10_SYS_CTRL/\current_state_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.729    */0.279         */0.112         U8_CLK_DIV_RX/\cyc_counter_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.280/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[1][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.757    0.281/*         0.065/*         U10_SYS_CTRL/\Address_seq_reg[0] /SI    1
RX_CLK(R)->RX_CLK(R)	0.690    */0.282         */0.097         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.786    0.282/*         0.056/*         U6_CLK_DIV_TX/\cyc_counter_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.767    0.284/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[0][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.787    0.284/*         0.055/*         U6_CLK_DIV_TX/\cyc_counter_reg[5] /D    1
TX_CLK(R)->TX_CLK(R)	0.730    0.286/*         0.060/*         U3_FIFO/U1/\SYNC_reg_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.775    0.286/*         0.052/*         U3_FIFO/U3/\waddr_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.788    0.286/*         0.054/*         U6_CLK_DIV_TX/\cyc_counter_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.289/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[1][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.787    0.293/*         0.055/*         U6_CLK_DIV_TX/\cyc_counter_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	0.734    */0.293         */0.090         U2_DATA_SYNC/\sync_flops_reg[0] /D    1
@(R)->DFTCLK(R)	0.882    0.294/*         -0.056/*        U11_REG_FILE/\REG_FILE_reg[3][5] /SN    1
DFTCLK(R)->DFTCLK(R)	0.788    0.295/*         0.054/*         U6_CLK_DIV_TX/\cyc_counter_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	0.752    0.297/*         0.071/*         U11_REG_FILE/\REG_FILE_reg[2][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.752    0.297/*         0.072/*         U11_REG_FILE/\REG_FILE_reg[2][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.754    */0.305         */0.088         U6_CLK_DIV_TX/\cyc_counter_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.773    0.307/*         0.068/*         U8_CLK_DIV_RX/\cyc_counter_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.786    0.307/*         0.056/*         U6_CLK_DIV_TX/\cyc_counter_reg[7] /D    1
UART_CLK(R)->UART_CLK(R)	0.748    0.308/*         0.071/*         U8_CLK_DIV_RX/\cyc_counter_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.768    0.311/*         0.054/*         U11_REG_FILE/\REG_FILE_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.769    0.312/*         0.066/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.775    0.314/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[0][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.319/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[1][7] /D    1
RX_CLK(R)->RX_CLK(R)	0.734    0.320/*         0.053/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /D    1
UART_CLK(R)->UART_CLK(R)	0.152    0.321/*         0.065/*         U6_CLK_DIV_TX/output_clk_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.750    0.322/*         0.074/*         U11_REG_FILE/\REG_FILE_reg[1][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.775    0.323/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[0][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.767    0.323/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.775    0.323/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[0][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.176    0.324/*         0.066/*         U8_CLK_DIV_RX/output_clk_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.775    0.325/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[0][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.772    0.327/*         0.052/*         U11_REG_FILE/\REG_FILE_reg[2][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.752    0.334/*         0.071/*         U11_REG_FILE/\REG_FILE_reg[1][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.751    0.336/*         0.073/*         U11_REG_FILE/\REG_FILE_reg[1][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.770    0.337/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[2][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.774    0.339/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[0][4] /D    1
RX_CLK(R)->RX_CLK(R)	0.700    */0.340         */0.087         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.778    */0.346         */0.045         U11_REG_FILE/\REG_FILE_reg[2][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.763    0.347/*         0.061/*         U2_DATA_SYNC/enable_pulse_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.769    0.348/*         0.072/*         U8_CLK_DIV_RX/x_flag_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.763    0.352/*         0.060/*         U11_REG_FILE/\REG_FILE_reg[2][3] /SI    1
RX_CLK(R)->RX_CLK(R)	0.730    0.352/*         0.057/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.772    0.357/*         0.053/*         U11_REG_FILE/\REG_FILE_reg[1][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.701    */0.359         */0.135         U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/SI    1
RX_CLK(R)->RX_CLK(R)	0.730    0.362/*         0.057/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /D    1
@(R)->DFTCLK(R)	0.894    0.366/*         -0.051/*        U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/SN    1
DFTCLK(R)->DFTCLK(R)	0.722    */0.373         */0.101         U10_SYS_CTRL/\current_state_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.786    0.374/*         0.038/*         U11_REG_FILE/\REG_FILE_reg[2][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.784    0.378/*         0.039/*         U11_REG_FILE/\REG_FILE_reg[2][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.687    */0.392         */0.149         U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.785    0.394/*         0.059/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[0] /SI    1
@(R)->DFTCLK(R)	0.770    0.400/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[10][0] /RN    1
@(R)->DFTCLK(R)	0.770    0.400/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[10][4] /RN    1
@(R)->DFTCLK(R)	0.769    0.401/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[10][7] /RN    1
@(R)->DFTCLK(R)	0.769    0.402/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[10][5] /RN    1
@(R)->DFTCLK(R)	0.765    0.402/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[9][3] /RN    1
@(R)->DFTCLK(R)	0.765    0.403/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[9][4] /RN    1
@(R)->DFTCLK(R)	0.765    0.403/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[9][2] /RN    1
@(R)->DFTCLK(R)	0.770    0.403/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[10][6] /RN    1
@(R)->DFTCLK(R)	0.765    0.403/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[9][7] /RN    1
@(R)->DFTCLK(R)	0.770    0.404/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[9][1] /RN    1
@(R)->DFTCLK(R)	0.765    0.410/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[9][6] /RN    1
DFTCLK(R)->DFTCLK(R)	0.770    0.411/*         0.071/*         U6_CLK_DIV_TX/x_flag_reg/SI    1
@(R)->DFTCLK(R)	0.767    0.411/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[3][7] /RN    1
@(R)->DFTCLK(R)	0.767    0.411/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[8][4] /RN    1
@(R)->DFTCLK(R)	0.811    0.411/*         0.030/*         U6_CLK_DIV_TX/x_flag_reg/RN    1
@(R)->DFTCLK(R)	0.767    0.411/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[11][6] /RN    1
@(R)->DFTCLK(R)	0.764    0.412/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[9][0] /RN    1
@(R)->DFTCLK(R)	0.764    0.413/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[8][7] /RN    1
@(R)->DFTCLK(R)	0.764    0.414/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[9][5] /RN    1
@(R)->DFTCLK(R)	0.811    0.415/*         0.029/*         U8_CLK_DIV_RX/\cyc_counter_reg[1] /RN    1
@(R)->DFTCLK(R)	0.811    0.415/*         0.029/*         U8_CLK_DIV_RX/\cyc_counter_reg[0] /RN    1
DFTCLK(R)->DFTCLK(R)	0.752    0.416/*         0.072/*         U11_REG_FILE/\REG_FILE_reg[1][2] /D    1
@(R)->DFTCLK(R)	0.811    0.416/*         0.029/*         U8_CLK_DIV_RX/\cyc_counter_reg[3] /RN    1
@(R)->DFTCLK(R)	0.811    0.416/*         0.029/*         U8_CLK_DIV_RX/\cyc_counter_reg[2] /RN    1
@(R)->DFTCLK(R)	0.811    0.417/*         0.029/*         U8_CLK_DIV_RX/x_flag_reg/RN    1
@(R)->DFTCLK(R)	0.759    0.419/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[8][6] /RN    1
DFTCLK(R)->DFTCLK(R)	0.775    0.421/*         0.056/*         U11_REG_FILE/\REG_FILE_reg[8][3] /D    1
@(R)->DFTCLK(R)	0.766    0.421/*         0.062/*         U3_FIFO/U2/\SYNC_reg_reg[2][1] /RN    1
@(R)->DFTCLK(R)	0.778    0.422/*         0.064/*         U6_CLK_DIV_TX/\cyc_counter_reg[6] /RN    1
@(R)->DFTCLK(R)	0.778    0.426/*         0.064/*         U6_CLK_DIV_TX/\cyc_counter_reg[3] /RN    1
@(R)->DFTCLK(R)	0.766    0.427/*         0.062/*         U3_FIFO/U2/\SYNC_reg_reg[3][0] /RN    1
@(R)->DFTCLK(R)	0.778    0.427/*         0.064/*         U6_CLK_DIV_TX/\cyc_counter_reg[2] /RN    1
@(R)->DFTCLK(R)	0.778    0.427/*         0.064/*         U6_CLK_DIV_TX/\cyc_counter_reg[4] /RN    1
@(R)->DFTCLK(R)	0.778    0.427/*         0.064/*         U6_CLK_DIV_TX/\cyc_counter_reg[5] /RN    1
@(R)->DFTCLK(R)	0.778    0.427/*         0.064/*         U6_CLK_DIV_TX/\cyc_counter_reg[7] /RN    1
@(R)->DFTCLK(R)	0.778    0.430/*         0.064/*         U6_CLK_DIV_TX/\cyc_counter_reg[1] /RN    1
@(R)->DFTCLK(R)	0.766    0.430/*         0.062/*         U3_FIFO/U2/\SYNC_reg_reg[1][1] /RN    1
@(R)->DFTCLK(R)	0.766    0.431/*         0.062/*         U3_FIFO/U2/\SYNC_reg_reg[1][0] /RN    1
@(R)->DFTCLK(R)	0.766    0.431/*         0.062/*         U3_FIFO/U2/\SYNC_reg_reg[0][0] /RN    1
@(R)->DFTCLK(R)	0.766    0.431/*         0.062/*         U3_FIFO/U2/\SYNC_reg_reg[0][1] /RN    1
@(R)->DFTCLK(R)	0.766    0.432/*         0.062/*         U3_FIFO/U2/\SYNC_reg_reg[2][0] /RN    1
DFTCLK(R)->DFTCLK(R)	0.752    0.434/*         0.072/*         U11_REG_FILE/\REG_FILE_reg[2][2] /D    1
@(R)->DFTCLK(R)	0.778    0.435/*         0.064/*         U6_CLK_DIV_TX/\cyc_counter_reg[0] /RN    1
@(R)->DFTCLK(R)	0.765    0.437/*         0.062/*         U3_FIFO/U2/\SYNC_reg_reg[3][1] /RN    1
@(R)->DFTCLK(R)	0.775    0.440/*         0.064/*         U4_PLSE_GEN1/pulse_flop_reg/RN    1
@(R)->DFTCLK(R)	0.775    0.440/*         0.064/*         U3_FIFO/U1/\SYNC_reg_reg[2][1] /RN    1
@(R)->DFTCLK(R)	0.775    0.440/*         0.064/*         U4_PLSE_GEN1/prev_flop_reg/RN    1
@(R)->DFTCLK(R)	0.775    0.441/*         0.064/*         U3_FIFO/U1/\SYNC_reg_reg[3][1] /RN    1
@(R)->DFTCLK(R)	0.764    0.444/*         0.062/*         U3_FIFO/U3/\wptr_reg_reg[3] /RN    1
@(R)->DFTCLK(R)	0.764    0.444/*         0.062/*         U3_FIFO/U3/\wptr_reg_reg[2] /RN    1
@(R)->DFTCLK(R)	0.776    0.445/*         0.064/*         U3_FIFO/U1/\SYNC_reg_reg[3][0] /RN    1
@(R)->DFTCLK(R)	0.776    0.445/*         0.064/*         U3_FIFO/U1/\SYNC_reg_reg[0][1] /RN    1
@(R)->DFTCLK(R)	0.776    0.446/*         0.064/*         U3_FIFO/U1/\SYNC_reg_reg[2][0] /RN    1
@(R)->DFTCLK(R)	0.764    0.446/*         0.062/*         U3_FIFO/U3/\wptr_reg_reg[0] /RN    1
@(R)->DFTCLK(R)	0.775    0.446/*         0.064/*         U3_FIFO/U1/\SYNC_reg_reg[1][0] /RN    1
@(R)->DFTCLK(R)	0.774    0.447/*         0.064/*         U3_FIFO/U1/\SYNC_reg_reg[1][1] /RN    1
@(R)->DFTCLK(R)	0.765    0.448/*         0.062/*         U3_FIFO/U3/\wptr_reg_reg[1] /RN    1
@(R)->DFTCLK(R)	0.765    0.449/*         0.062/*         U3_FIFO/U3/\waddr_reg[2] /RN    1
@(R)->DFTCLK(R)	0.765    0.452/*         0.062/*         U3_FIFO/U3/\waddr_reg[0] /RN    1
@(R)->DFTCLK(R)	0.775    0.453/*         0.063/*         U3_FIFO/U1/\SYNC_reg_reg[0][0] /RN    1
@(R)->DFTCLK(R)	0.765    0.456/*         0.062/*         U3_FIFO/U3/\waddr_reg[1] /RN    1
@(R)->DFTCLK(R)	0.776    0.458/*         0.063/*         U3_FIFO/U4/\rptr_reg_reg[0] /RN    1
@(R)->DFTCLK(R)	0.776    0.458/*         0.063/*         U3_FIFO/U4/\raddr_reg[0] /RN    1
@(R)->DFTCLK(R)	0.776    0.459/*         0.063/*         U3_FIFO/U4/\rptr_reg_reg[2] /RN    1
@(R)->DFTCLK(R)	0.770    0.459/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[1][6] /RN    1
@(R)->DFTCLK(R)	0.776    0.459/*         0.063/*         U3_FIFO/U4/\rptr_reg_reg[3] /RN    1
@(R)->DFTCLK(R)	0.776    0.459/*         0.063/*         U3_FIFO/U4/\rptr_reg_reg[1] /RN    1
@(R)->DFTCLK(R)	0.770    0.460/*         0.061/*         U3_FIFO/U0/\FIFO_Memory_reg[1][7] /RN    1
@(R)->DFTCLK(R)	0.765    0.461/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[1][4] /RN    1
@(R)->DFTCLK(R)	0.761    0.461/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[0][2] /RN    1
@(R)->DFTCLK(R)	0.760    0.462/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[7][2] /RN    1
@(R)->DFTCLK(R)	0.760    0.462/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[7][1] /RN    1
@(R)->DFTCLK(R)	0.761    0.463/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[0][3] /RN    1
@(R)->DFTCLK(R)	0.761    0.463/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[0][4] /RN    1
@(R)->DFTCLK(R)	0.761    0.463/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[6][6] /RN    1
@(R)->DFTCLK(R)	0.760    0.464/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[6][7] /RN    1
@(R)->DFTCLK(R)	0.760    0.464/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[7][0] /RN    1
@(R)->DFTCLK(R)	0.761    0.465/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.259    */0.465         */-0.043        U13_CLK_GATE/U0_TLATNCAX12M/E    1
@(R)->DFTCLK(R)	0.761    0.467/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[0][6] /RN    1
DFTCLK(R)->DFTCLK(R)	0.753    0.467/*         0.071/*         U11_REG_FILE/\REG_FILE_reg[2][4] /D    1
@(R)->DFTCLK(R)	0.761    0.468/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[1][5] /RN    1
@(R)->DFTCLK(R)	0.768    0.469/*         0.071/*         U3_FIFO/U4/\raddr_reg[2] /RN    1
@(R)->DFTCLK(R)	0.761    0.469/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[1][2] /RN    1
@(R)->DFTCLK(R)	0.761    0.469/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[0][7] /RN    1
@(R)->DFTCLK(R)	0.761    0.469/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[1][1] /RN    1
@(R)->DFTCLK(R)	0.760    0.470/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[0][1] /RN    1
@(R)->DFTCLK(R)	0.768    0.470/*         0.071/*         U3_FIFO/U4/\raddr_reg[1] /RN    1
@(R)->DFTCLK(R)	0.760    0.470/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[1][0] /RN    1
@(R)->DFTCLK(R)	0.781    0.474/*         0.062/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[6] /RN    1
@(R)->DFTCLK(R)	0.780    0.478/*         0.062/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[5] /RN    1
DFTCLK(R)->DFTCLK(R)	0.752    0.478/*         0.072/*         U11_REG_FILE/\REG_FILE_reg[2][6] /D    1
@(R)->DFTCLK(R)	0.781    0.479/*         0.062/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/par_bit_reg/RN    1
@(R)->DFTCLK(R)	0.781    0.481/*         0.062/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[2] /RN    1
@(R)->DFTCLK(R)	0.781    0.482/*         0.062/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[3] /RN    1
@(R)->DFTCLK(R)	0.781    0.483/*         0.062/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[1] /RN    1
@(R)->DFTCLK(R)	0.781    0.483/*         0.062/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[0] /RN    1
@(R)->DFTCLK(R)	0.773    0.486/*         0.070/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/RN    1
@(R)->DFTCLK(R)	0.774    0.492/*         0.062/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[7] /RN    1
@(R)->DFTCLK(R)	0.774    0.492/*         0.062/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[6] /RN    1
@(R)->DFTCLK(R)	0.774    0.493/*         0.062/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[5] /RN    1
@(R)->DFTCLK(R)	0.774    0.494/*         0.062/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[4] /RN    1
@(R)->DFTCLK(R)	0.774    0.494/*         0.062/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[3] /RN    1
@(R)->DFTCLK(R)	0.774    0.494/*         0.062/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[2] /RN    1
@(R)->DFTCLK(R)	0.773    0.495/*         0.062/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[1] /RN    1
@(R)->DFTCLK(R)	0.773    0.495/*         0.062/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[0] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.310    */0.544         */0.088         U12_ALU/OUT_VALID_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.178    0.715/*         0.064/*         U8_CLK_DIV_RX/output_clk_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.174    0.753/*         0.067/*         U6_CLK_DIV_TX/output_clk_reg/SI    1
@(R)->DFTCLK(R)	0.782    0.818/*         0.061/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[2] /RN    1
@(R)->DFTCLK(R)	0.781    0.821/*         0.061/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[1] /RN    1
@(R)->DFTCLK(R)	0.781    0.827/*         0.061/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[7] /RN    1
@(R)->DFTCLK(R)	0.773    0.827/*         0.069/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[0] /RN    1
@(R)->DFTCLK(R)	0.809    0.831/*         0.025/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /RN    1
@(R)->DFTCLK(R)	0.773    0.831/*         0.069/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/RN    1
@(R)->DFTCLK(R)	0.781    0.835/*         0.061/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[6] /RN    1
@(R)->DFTCLK(R)	0.781    0.835/*         0.061/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[0] /RN    1
@(R)->DFTCLK(R)	0.782    0.835/*         0.061/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[2] /RN    1
@(R)->DFTCLK(R)	0.782    0.835/*         0.061/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[5] /RN    1
@(R)->DFTCLK(R)	0.782    0.835/*         0.061/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[4] /RN    1
@(R)->DFTCLK(R)	0.782    0.835/*         0.061/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[3] /RN    1
@(R)->DFTCLK(R)	0.782    0.836/*         0.061/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[7] /RN    1
@(R)->DFTCLK(R)	0.782    0.836/*         0.061/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[4] /RN    1
@(R)->DFTCLK(R)	0.781    0.839/*         0.061/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[1] /RN    1
@(R)->DFTCLK(R)	0.773    0.841/*         0.069/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[0] /RN    1
@(R)->DFTCLK(R)	0.773    0.853/*         0.069/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1] /RN    1
@(R)->DFTCLK(R)	0.773    0.854/*         0.069/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2] /RN    1
@(R)->DFTCLK(R)	0.775    0.856/*         0.061/*         U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/RN    1
@(R)->DFTCLK(R)	0.773    0.856/*         0.061/*         U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/RN    1
@(R)->DFTCLK(R)	0.771    0.858/*         0.065/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[0] /RN    1
@(R)->DFTCLK(R)	0.771    0.858/*         0.065/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[1] /RN    1
@(R)->DFTCLK(R)	0.774    0.858/*         0.061/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[1] /RN    1
@(R)->DFTCLK(R)	0.767    0.861/*         0.069/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[2] /RN    1
@(R)->DFTCLK(R)	0.774    0.861/*         0.061/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[2] /RN    1
@(R)->DFTCLK(R)	0.767    0.862/*         0.069/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/RN    1
@(R)->DFTCLK(R)	0.767    0.866/*         0.069/*         U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/RN    1
@(R)->DFTCLK(R)	0.773    0.867/*         0.061/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /RN    1
@(R)->DFTCLK(R)	0.766    0.867/*         0.069/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[0] /RN    1
@(R)->DFTCLK(R)	0.773    0.868/*         0.061/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /RN    1
@(R)->DFTCLK(R)	0.773    0.868/*         0.061/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /RN    1
@(R)->DFTCLK(R)	0.766    0.872/*         0.069/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /RN    1
@(R)->DFTCLK(R)	0.766    0.872/*         0.069/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /RN    1
@(R)->DFTCLK(R)	0.769    0.872/*         0.065/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /RN    1
@(R)->DFTCLK(R)	0.766    0.873/*         0.069/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /RN    1
@(R)->DFTCLK(R)	0.766    0.873/*         0.069/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /RN    1
@(R)->DFTCLK(R)	0.765    0.876/*         0.069/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /RN    1
@(R)->DFTCLK(R)	0.895    0.902/*         -0.072/*        U11_REG_FILE/\REG_FILE_reg[1][0] /RN    1
@(R)->DFTCLK(R)	0.896    0.909/*         -0.072/*        U11_REG_FILE/\REG_FILE_reg[2][5] /RN    1
@(R)->DFTCLK(R)	0.880    0.919/*         -0.056/*        U11_REG_FILE/\REG_FILE_reg[2][0] /SN    1
@(R)->DFTCLK(R)	0.875    0.921/*         -0.052/*        U11_REG_FILE/\REG_FILE_reg[2][7] /SN    1
@(R)->DFTCLK(R)	0.766    0.956/*         0.064/*         U11_REG_FILE/\REG_FILE_reg[13][1] /RN    1
@(R)->DFTCLK(R)	0.766    0.964/*         0.063/*         U11_REG_FILE/\REG_FILE_reg[13][7] /RN    1
@(R)->DFTCLK(R)	0.766    0.965/*         0.063/*         U11_REG_FILE/\REG_FILE_reg[14][2] /RN    1
@(R)->DFTCLK(R)	0.768    0.966/*         0.063/*         U11_REG_FILE/\REG_FILE_reg[12][6] /RN    1
@(R)->DFTCLK(R)	0.767    0.966/*         0.063/*         U11_REG_FILE/\REG_FILE_reg[13][2] /RN    1
@(R)->DFTCLK(R)	0.768    0.966/*         0.063/*         U11_REG_FILE/\REG_FILE_reg[12][4] /RN    1
@(R)->DFTCLK(R)	0.767    0.966/*         0.063/*         U11_REG_FILE/\REG_FILE_reg[13][3] /RN    1
@(R)->DFTCLK(R)	0.767    0.971/*         0.063/*         U11_REG_FILE/\REG_FILE_reg[14][3] /RN    1
@(R)->DFTCLK(R)	0.767    0.978/*         0.063/*         U11_REG_FILE/\REG_FILE_reg[13][6] /RN    1
@(R)->DFTCLK(R)	0.764    0.991/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[14][6] /RN    1
@(R)->DFTCLK(R)	0.764    0.992/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[14][7] /RN    1
@(R)->DFTCLK(R)	0.765    0.992/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[15][6] /RN    1
@(R)->DFTCLK(R)	0.765    0.992/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[15][4] /RN    1
@(R)->DFTCLK(R)	0.765    0.992/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[15][7] /RN    1
@(R)->DFTCLK(R)	0.765    0.992/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[15][5] /RN    1
@(R)->DFTCLK(R)	0.764    0.993/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[15][3] /RN    1
@(R)->DFTCLK(R)	0.768    0.993/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[14][4] /RN    1
@(R)->DFTCLK(R)	0.765    1.004/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[14][5] /RN    1
@(R)->DFTCLK(R)	0.218    1.005/*         0.023/*         U6_CLK_DIV_TX/output_clk_reg/RN    1
@(R)->DFTCLK(R)	0.220    1.008/*         0.022/*         U8_CLK_DIV_RX/output_clk_reg/RN    1
@(R)->DFTCLK(R)	0.768    1.010/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[13][5] /RN    1
@(R)->DFTCLK(R)	0.766    1.012/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[0][7] /RN    1
@(R)->DFTCLK(R)	0.786    1.017/*         0.038/*         U11_REG_FILE/\REG_FILE_reg[2][4] /RN    1
@(R)->DFTCLK(R)	0.786    1.017/*         0.038/*         U11_REG_FILE/\REG_FILE_reg[1][3] /RN    1
@(R)->DFTCLK(R)	0.765    1.021/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[1][4] /RN    1
@(R)->DFTCLK(R)	0.768    1.021/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[13][4] /RN    1
@(R)->DFTCLK(R)	0.764    1.023/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[1][5] /RN    1
@(R)->DFTCLK(R)	0.765    1.024/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[0][2] /RN    1
@(R)->DFTCLK(R)	0.766    1.024/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[0][1] /RN    1
@(R)->DFTCLK(R)	0.786    1.025/*         0.038/*         U11_REG_FILE/\REG_FILE_reg[2][6] /RN    1
@(R)->DFTCLK(R)	0.765    1.025/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[0][3] /RN    1
@(R)->DFTCLK(R)	0.785    1.025/*         0.038/*         U11_REG_FILE/\REG_FILE_reg[2][2] /RN    1
@(R)->DFTCLK(R)	0.765    1.026/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[0][6] /RN    1
@(R)->DFTCLK(R)	0.767    1.026/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[14][0] /RN    1
@(R)->DFTCLK(R)	0.767    1.026/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[14][1] /RN    1
@(R)->DFTCLK(R)	0.764    1.026/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[1][7] /RN    1
@(R)->DFTCLK(R)	0.786    1.027/*         0.038/*         U11_REG_FILE/\REG_FILE_reg[1][2] /RN    1
@(R)->DFTCLK(R)	0.764    1.027/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[1][6] /RN    1
@(R)->DFTCLK(R)	0.765    1.027/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[0][5] /RN    1
@(R)->DFTCLK(R)	0.765    1.028/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[15][1] /RN    1
@(R)->DFTCLK(R)	0.765    1.028/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[0][4] /RN    1
@(R)->DFTCLK(R)	0.765    1.029/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[15][0] /RN    1
@(R)->DFTCLK(R)	0.765    1.029/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[15][2] /RN    1
@(R)->DFTCLK(R)	0.762    1.030/*         0.062/*         U11_REG_FILE/\Rd_DATA_reg[2] /RN    1
@(R)->DFTCLK(R)	0.761    1.032/*         0.062/*         U11_REG_FILE/\Rd_DATA_reg[5] /RN    1
@(R)->DFTCLK(R)	0.762    1.033/*         0.062/*         U11_REG_FILE/\Rd_DATA_reg[3] /RN    1
@(R)->DFTCLK(R)	0.766    1.033/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[4][5] /RN    1
@(R)->DFTCLK(R)	0.758    1.033/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[0][0] /RN    1
@(R)->DFTCLK(R)	0.763    1.033/*         0.062/*         U11_REG_FILE/\Rd_DATA_reg[0] /RN    1
@(R)->DFTCLK(R)	0.762    1.033/*         0.062/*         U11_REG_FILE/\Rd_DATA_reg[1] /RN    1
@(R)->DFTCLK(R)	0.763    1.033/*         0.062/*         U11_REG_FILE/Rd_DATA_VLD_reg/RN    1
@(R)->DFTCLK(R)	0.763    1.034/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[1][1] /RN    1
@(R)->DFTCLK(R)	0.757    1.034/*         0.062/*         U10_SYS_CTRL/frame_flag_reg/RN    1
@(R)->DFTCLK(R)	0.760    1.035/*         0.062/*         U11_REG_FILE/\Rd_DATA_reg[6] /RN    1
@(R)->DFTCLK(R)	0.756    1.035/*         0.062/*         U10_SYS_CTRL/\current_state_reg[3] /RN    1
@(R)->DFTCLK(R)	0.759    1.035/*         0.062/*         U11_REG_FILE/\Rd_DATA_reg[7] /RN    1
@(R)->DFTCLK(R)	0.761    1.036/*         0.062/*         U11_REG_FILE/\Rd_DATA_reg[4] /RN    1
@(R)->DFTCLK(R)	0.766    1.039/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[12][5] /RN    1
@(R)->DFTCLK(R)	0.761    1.041/*         0.062/*         U10_SYS_CTRL/\current_state_reg[1] /RN    1
@(R)->DFTCLK(R)	0.769    1.043/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[12][3] /RN    1
@(R)->DFTCLK(R)	0.766    1.044/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[4][6] /RN    1
@(R)->DFTCLK(R)	0.754    1.044/*         0.062/*         U2_DATA_SYNC/\sync_bus_reg[1] /RN    1
@(R)->DFTCLK(R)	0.760    1.045/*         0.062/*         U2_DATA_SYNC/\sync_bus_reg[0] /RN    1
@(R)->DFTCLK(R)	0.767    1.048/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[12][0] /RN    1
@(R)->DFTCLK(R)	0.764    1.049/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[3][2] /RN    1
@(R)->DFTCLK(R)	0.764    1.049/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[3][1] /RN    1
@(R)->DFTCLK(R)	0.769    1.049/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[12][7] /RN    1
@(R)->DFTCLK(R)	0.765    1.049/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[8][5] /RN    1
@(R)->DFTCLK(R)	0.760    1.049/*         0.062/*         U2_DATA_SYNC/enable_flop_reg/RN    1
@(R)->DFTCLK(R)	0.764    1.050/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[3][3] /RN    1
@(R)->DFTCLK(R)	0.761    1.050/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[3][0] /RN    1
@(R)->DFTCLK(R)	0.769    1.052/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[13][0] /RN    1
@(R)->DFTCLK(R)	0.761    1.053/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[6][5] /RN    1
@(R)->DFTCLK(R)	0.761    1.053/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[2][3] /RN    1
@(R)->DFTCLK(R)	0.769    1.053/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[12][2] /RN    1
@(R)->DFTCLK(R)	0.761    1.055/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[5][4] /RN    1
@(R)->DFTCLK(R)	0.760    1.055/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[3][6] /RN    1
@(R)->DFTCLK(R)	0.762    1.056/*         0.062/*         U2_DATA_SYNC/enable_pulse_reg/RN    1
@(R)->DFTCLK(R)	0.762    1.056/*         0.062/*         U2_DATA_SYNC/\sync_bus_reg[5] /RN    1
@(R)->DFTCLK(R)	0.762    1.056/*         0.062/*         U2_DATA_SYNC/\sync_bus_reg[7] /RN    1
@(R)->DFTCLK(R)	0.761    1.056/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[5][3] /RN    1
@(R)->DFTCLK(R)	0.762    1.056/*         0.062/*         U2_DATA_SYNC/\sync_bus_reg[6] /RN    1
@(R)->DFTCLK(R)	0.758    1.057/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[3][4] /RN    1
@(R)->DFTCLK(R)	0.764    1.057/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[4][7] /RN    1
@(R)->DFTCLK(R)	0.757    1.057/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[2][1] /RN    1
@(R)->DFTCLK(R)	0.761    1.058/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[5][2] /RN    1
@(R)->DFTCLK(R)	0.769    1.059/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[4][1] /RN    1
@(R)->DFTCLK(R)	0.764    1.059/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[4][7] /RN    1
@(R)->DFTCLK(R)	0.764    1.060/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[4][2] /RN    1
@(R)->DFTCLK(R)	0.764    1.061/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[5][0] /RN    1
@(R)->DFTCLK(R)	0.770    1.061/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[7][5] /RN    1
@(R)->DFTCLK(R)	0.757    1.061/*         0.062/*         U10_SYS_CTRL/\Address_seq_reg[2] /RN    1
@(R)->DFTCLK(R)	0.758    1.062/*         0.062/*         U10_SYS_CTRL/\Address_seq_reg[3] /RN    1
@(R)->DFTCLK(R)	0.770    1.063/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[7][4] /RN    1
@(R)->DFTCLK(R)	0.763    1.064/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[4][6] /RN    1
@(R)->DFTCLK(R)	0.764    1.064/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[4][5] /RN    1
@(R)->DFTCLK(R)	0.763    1.064/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[5][1] /RN    1
@(R)->DFTCLK(R)	0.758    1.065/*         0.062/*         U10_SYS_CTRL/\Address_seq_reg[1] /RN    1
@(R)->DFTCLK(R)	0.764    1.065/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[12][1] /RN    1
@(R)->DFTCLK(R)	0.760    1.065/*         0.062/*         U10_SYS_CTRL/\current_state_reg[0] /RN    1
@(R)->DFTCLK(R)	0.760    1.065/*         0.062/*         U10_SYS_CTRL/\current_state_reg[2] /RN    1
@(R)->DFTCLK(R)	0.762    1.065/*         0.062/*         U2_DATA_SYNC/\sync_flops_reg[1] /RN    1
@(R)->DFTCLK(R)	0.762    1.065/*         0.062/*         U2_DATA_SYNC/\sync_flops_reg[0] /RN    1
@(R)->DFTCLK(R)	0.760    1.065/*         0.062/*         U10_SYS_CTRL/\Address_seq_reg[0] /RN    1
@(R)->DFTCLK(R)	0.762    1.066/*         0.062/*         U2_DATA_SYNC/\sync_bus_reg[4] /RN    1
@(R)->DFTCLK(R)	0.762    1.066/*         0.062/*         U2_DATA_SYNC/\sync_bus_reg[3] /RN    1
@(R)->DFTCLK(R)	0.762    1.066/*         0.062/*         U2_DATA_SYNC/\sync_bus_reg[2] /RN    1
@(R)->DFTCLK(R)	0.764    1.066/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[4][4] /RN    1
@(R)->DFTCLK(R)	0.767    1.066/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[3][2] /RN    1
@(R)->DFTCLK(R)	0.760    1.066/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[5][6] /RN    1
@(R)->DFTCLK(R)	0.768    1.067/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[3][3] /RN    1
@(R)->DFTCLK(R)	0.760    1.067/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[5][5] /RN    1
@(R)->DFTCLK(R)	0.759    1.067/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[5][7] /RN    1
@(R)->DFTCLK(R)	0.768    1.068/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[2][6] /RN    1
@(R)->DFTCLK(R)	0.768    1.068/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[2][7] /RN    1
@(R)->DFTCLK(R)	0.764    1.068/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[3][0] /RN    1
@(R)->DFTCLK(R)	0.768    1.068/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[2][5] /RN    1
@(R)->DFTCLK(R)	0.759    1.069/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[6][0] /RN    1
@(R)->DFTCLK(R)	0.759    1.069/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[6][1] /RN    1
@(R)->DFTCLK(R)	0.759    1.069/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[6][4] /RN    1
@(R)->DFTCLK(R)	0.769    1.069/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[4][0] /RN    1
@(R)->DFTCLK(R)	0.767    1.070/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[3][1] /RN    1
@(R)->DFTCLK(R)	0.767    1.070/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[4][1] /RN    1
@(R)->DFTCLK(R)	0.769    1.070/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[3][7] /RN    1
@(R)->DFTCLK(R)	0.759    1.070/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[6][2] /RN    1
@(R)->DFTCLK(R)	0.767    1.070/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[11][4] /RN    1
@(R)->DFTCLK(R)	0.767    1.070/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[4][0] /RN    1
@(R)->DFTCLK(R)	0.767    1.070/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[11][5] /RN    1
@(R)->DFTCLK(R)	0.767    1.071/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[11][7] /RN    1
@(R)->DFTCLK(R)	0.769    1.071/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[2][2] /RN    1
@(R)->DFTCLK(R)	0.759    1.071/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[6][3] /RN    1
@(R)->DFTCLK(R)	0.770    1.071/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[2][0] /RN    1
@(R)->DFTCLK(R)	0.766    1.072/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[4][3] /RN    1
@(R)->DFTCLK(R)	0.770    1.072/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[2][1] /RN    1
@(R)->DFTCLK(R)	0.760    1.072/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[7][3] /RN    1
@(R)->DFTCLK(R)	0.769    1.072/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[3][6] /RN    1
@(R)->DFTCLK(R)	0.765    1.072/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[5][1] /RN    1
@(R)->DFTCLK(R)	0.764    1.072/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[5][0] /RN    1
@(R)->DFTCLK(R)	0.769    1.072/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[2][3] /RN    1
@(R)->DFTCLK(R)	0.759    1.073/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[7][7] /RN    1
@(R)->DFTCLK(R)	0.759    1.073/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[0][0] /RN    1
@(R)->DFTCLK(R)	0.769    1.073/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[3][4] /RN    1
@(R)->DFTCLK(R)	0.769    1.073/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[3][5] /RN    1
@(R)->DFTCLK(R)	0.769    1.073/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[2][4] /RN    1
@(R)->DFTCLK(R)	0.770    1.073/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[5][5] /RN    1
@(R)->DFTCLK(R)	0.757    1.074/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[7][6] /RN    1
@(R)->DFTCLK(R)	0.765    1.074/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[5][2] /RN    1
@(R)->DFTCLK(R)	0.766    1.075/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[4][3] /RN    1
@(R)->DFTCLK(R)	0.766    1.076/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[6][3] /RN    1
@(R)->DFTCLK(R)	0.766    1.076/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[5][3] /RN    1
@(R)->DFTCLK(R)	0.766    1.076/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[4][4] /RN    1
@(R)->DFTCLK(R)	0.766    1.076/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[5][4] /RN    1
@(R)->DFTCLK(R)	0.766    1.077/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[6][4] /RN    1
@(R)->DFTCLK(R)	0.766    1.077/*         0.062/*         U11_REG_FILE/\REG_FILE_reg[6][2] /RN    1
@(R)->DFTCLK(R)	0.761    1.080/*         0.062/*         U3_FIFO/U0/\FIFO_Memory_reg[1][3] /RN    1
@(R)->DFTCLK(R)	0.767    1.083/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[4][2] /RN    1
@(R)->DFTCLK(R)	0.770    1.085/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[11][2] /RN    1
@(R)->DFTCLK(R)	0.770    1.085/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[11][3] /RN    1
@(R)->DFTCLK(R)	0.770    1.085/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[10][3] /RN    1
@(R)->DFTCLK(R)	0.770    1.086/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[11][0] /RN    1
@(R)->DFTCLK(R)	0.770    1.086/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[6][1] /RN    1
@(R)->DFTCLK(R)	0.767    1.086/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[6][0] /RN    1
@(R)->DFTCLK(R)	0.769    1.087/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[11][1] /RN    1
@(R)->DFTCLK(R)	0.770    1.089/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[7][0] /RN    1
@(R)->DFTCLK(R)	0.770    1.091/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[8][0] /RN    1
@(R)->DFTCLK(R)	0.770    1.091/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[8][1] /RN    1
@(R)->DFTCLK(R)	0.770    1.092/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[8][2] /RN    1
@(R)->DFTCLK(R)	0.770    1.092/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[10][2] /RN    1
@(R)->DFTCLK(R)	0.770    1.092/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[10][1] /RN    1
@(R)->DFTCLK(R)	0.768    1.093/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[7][1] /RN    1
@(R)->DFTCLK(R)	0.768    1.093/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[7][7] /RN    1
@(R)->DFTCLK(R)	0.768    1.093/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[7][2] /RN    1
@(R)->DFTCLK(R)	0.768    1.094/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[7][6] /RN    1
@(R)->DFTCLK(R)	0.768    1.094/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[5][7] /RN    1
@(R)->DFTCLK(R)	0.769    1.094/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[7][3] /RN    1
@(R)->DFTCLK(R)	0.768    1.094/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[6][7] /RN    1
@(R)->DFTCLK(R)	0.769    1.095/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[6][6] /RN    1
@(R)->DFTCLK(R)	0.769    1.095/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[7][4] /RN    1
@(R)->DFTCLK(R)	0.769    1.095/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[7][5] /RN    1
@(R)->DFTCLK(R)	0.769    1.095/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[6][5] /RN    1
@(R)->DFTCLK(R)	0.768    1.095/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[5][6] /RN    1
@(R)->DFTCLK(R)	0.766    1.095/*         0.065/*         U11_REG_FILE/\REG_FILE_reg[8][3] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.336    1.104/*         0.062/*         U12_ALU/\ALU_OUT_reg[15] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.336    1.104/*         0.062/*         U12_ALU/\ALU_OUT_reg[14] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.335    1.105/*         0.062/*         U12_ALU/OUT_VALID_reg/RN    1
REF_CLK(R)->ALU_CLK(R)	0.335    1.106/*         0.062/*         U12_ALU/\ALU_OUT_reg[11] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.335    1.106/*         0.062/*         U12_ALU/\ALU_OUT_reg[13] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.335    1.107/*         0.062/*         U12_ALU/\ALU_OUT_reg[10] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.334    1.108/*         0.062/*         U12_ALU/\ALU_OUT_reg[1] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.334    1.108/*         0.062/*         U12_ALU/\ALU_OUT_reg[0] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.335    1.108/*         0.062/*         U12_ALU/\ALU_OUT_reg[9] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.335    1.108/*         0.062/*         U12_ALU/\ALU_OUT_reg[12] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.335    1.108/*         0.062/*         U12_ALU/\ALU_OUT_reg[8] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.335    1.109/*         0.062/*         U12_ALU/\ALU_OUT_reg[7] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.335    1.109/*         0.062/*         U12_ALU/\ALU_OUT_reg[6] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.335    1.110/*         0.062/*         U12_ALU/\ALU_OUT_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.335    1.110/*         0.062/*         U12_ALU/\ALU_OUT_reg[4] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.334    1.111/*         0.062/*         U12_ALU/\ALU_OUT_reg[3] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.335    1.111/*         0.062/*         U12_ALU/\ALU_OUT_reg[2] /RN    1
DFTCLK(R)->DFTCLK(R)	0.767    3.249/*         0.060/*         U0_RST_SYNC1/\RST_REG_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.777    3.260/*         0.062/*         U3_FIFO/U1/\SYNC_reg_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.768    3.263/*         0.061/*         U11_REG_FILE/\REG_FILE_reg[8][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.763    3.312/*         0.072/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	-3.900   */5.097         */4.000         SO[2]    1
DFTCLK(R)->DFTCLK(R)	-3.900   */5.158         */4.000         SO[1]    1
DFTCLK(R)->DFTCLK(R)	-3.900   5.200/*         4.000/*         SO[3]    1
RX_CLK(R)->TX_CLK(R)	-53.664  */54.676        */54.254        parity_error    1
RX_CLK(R)->TX_CLK(R)	-53.664  */54.679        */54.254        framing_error    1
TX_CLK(R)->TX_CLK(R)	-53.664  */54.772        */54.254        UART_TX_O    1
