(peripheral
    (group-name PM)
    (name PM)
    (address 0x40000400)
    (description "Power Manager")
    (link (name EN))
    (interrupt
        (name PM)
        (value 0)
    )
    (register
        (name AHBMASK)
        (offset 0x14)
        (size 0x20)
        (reset-value 0x7f)
        (description "AHB Mask")
        (field
            (name HPB0)
            (bit-offset 0)
            (bit-width 1)
            (description "HPB0 AHB Clock Enable")
        )
        (field
            (name HPB1)
            (bit-offset 1)
            (bit-width 1)
            (description "HPB1 AHB Clock Enable")
        )
        (field
            (name HPB2)
            (bit-offset 2)
            (bit-width 1)
            (description "HPB2 AHB Clock Enable")
        )
        (field
            (name DSU)
            (bit-offset 3)
            (bit-width 1)
            (description "DSU AHB Clock Enable")
        )
        (field
            (name NVMCTRL)
            (bit-offset 4)
            (bit-width 1)
            (description "NVMCTRL AHB Clock Enable")
            ;(link (name EN) (peripheral-group NVMCTRL) (peripheral NVMCTRL))
        )
        (field
            (name DMAC)
            (bit-offset 5)
            (bit-width 1)
            (description "DMAC AHB Clock Enable")
        )
        (field
            (name USB)
            (bit-offset 6)
            (bit-width 1)
            (description "USB AHB Clock Enable")
        )
    )
    (register
        (name APBAMASK)
        (offset 0x18)
        (size 0x20)
        (reset-value 0x7f)
        (description "APBA Mask")
        (field
            (name PAC0)
            (bit-offset 0)
            (bit-width 1)
            (description "PAC0 APB Clock Enable")
        )
        (field
            (name PM)
            (bit-offset 1)
            (bit-width 1)
            (description "PM APB Clock Enable")
            (link (name EN) (peripheral-group PM) (peripheral PM))
        )
        (field
            (name SYSCTRL)
            (bit-offset 2)
            (bit-width 1)
            (description "SYSCTRL APB Clock Enable")
            (link (name EN) (peripheral-group SYSCTRL) (peripheral SYSCTRL))
        )
        (field
            (name GCLK)
            (bit-offset 3)
            (bit-width 1)
            (description "GCLK APB Clock Enable")
            (link (name EN) (peripheral-group GCLK) (peripheral GCLK))
        )
        (field
            (name WDT)
            (bit-offset 4)
            (bit-width 1)
            (description "WDT APB Clock Enable")
            (link (name EN) (peripheral-group WDT) (peripheral WDT))
        )
        (field
            (name RTC)
            (bit-offset 5)
            (bit-width 1)
            (description "RTC APB Clock Enable")
            (link (name EN) (peripheral-group RTC) (peripheral RTC))
        )
        (field
            (name EIC)
            (bit-offset 6)
            (bit-width 1)
            (description "EIC APB Clock Enable")
        )
    )
    (register
        (name APBASEL)
        (offset 0x9)
        (size 0x8)
        (description "APBA Clock Select")
        (field
            (name APBADIV)
            (bit-offset 0)
            (bit-width 3)
            (description "APBA Prescaler Selection")
            (value
                (value "0x0")
                (name "DIV1")
                (description "Divide by 1")
            )
            (value
                (value "0x1")
                (name "DIV2")
                (description "Divide by 2")
            )
            (value
                (value "0x2")
                (name "DIV4")
                (description "Divide by 4")
            )
            (value
                (value "0x3")
                (name "DIV8")
                (description "Divide by 8")
            )
            (value
                (value "0x4")
                (name "DIV16")
                (description "Divide by 16")
            )
            (value
                (value "0x5")
                (name "DIV32")
                (description "Divide by 32")
            )
            (value
                (value "0x6")
                (name "DIV64")
                (description "Divide by 64")
            )
            (value
                (value "0x7")
                (name "DIV128")
                (description "Divide by 128")
            )
        )
    )
    (register
        (name APBBMASK)
        (offset 0x1c)
        (size 0x20)
        (reset-value 0x7f)
        (description "APBB Mask")
        (field
            (name PAC1)
            (bit-offset 0)
            (bit-width 1)
            (description "PAC1 APB Clock Enable")
        )
        (field
            (name DSU)
            (bit-offset 1)
            (bit-width 1)
            (description "DSU APB Clock Enable")
        )
        (field
            (name NVMCTRL)
            (bit-offset 2)
            (bit-width 1)
            (description "NVMCTRL APB Clock Enable")
            ;(link (name EN) (peripheral-group NVMCTRL) (peripheral NVMCTRL))
        )
        (field
            (name PORT)
            (bit-offset 3)
            (bit-width 1)
            (description "PORT APB Clock Enable")
            (link (name EN) (peripheral-group PORT) (peripheral PORTA))
            (link (name EN) (peripheral-group PORT) (peripheral PORTB))
        )
        (field
            (name DMAC)
            (bit-offset 4)
            (bit-width 1)
            (description "DMAC APB Clock Enable")
        )
        (field
            (name USB)
            (bit-offset 5)
            (bit-width 1)
            (description "USB APB Clock Enable")
        )
    )
    (register
        (name APBBSEL)
        (offset 0xa)
        (size 0x8)
        (description "APBB Clock Select")
        (field
            (name APBBDIV)
            (bit-offset 0)
            (bit-width 3)
            (description "APBB Prescaler Selection")
            (value
                (value "0x0")
                (name "DIV1")
                (description "Divide by 1")
            )
            (value
                (value "0x1")
                (name "DIV2")
                (description "Divide by 2")
            )
            (value
                (value "0x2")
                (name "DIV4")
                (description "Divide by 4")
            )
            (value
                (value "0x3")
                (name "DIV8")
                (description "Divide by 8")
            )
            (value
                (value "0x4")
                (name "DIV16")
                (description "Divide by 16")
            )
            (value
                (value "0x5")
                (name "DIV32")
                (description "Divide by 32")
            )
            (value
                (value "0x6")
                (name "DIV64")
                (description "Divide by 64")
            )
            (value
                (value "0x7")
                (name "DIV128")
                (description "Divide by 128")
            )
        )
    )
    (register
        (name APBCMASK)
        (offset 0x20)
        (size 0x20)
        (reset-value 0x10000)
        (description "APBC Mask")
        (field
            (name PAC2)
            (bit-offset 0)
            (bit-width 1)
            (description "PAC2 APB Clock Enable")
        )
        (field
            (name EVSYS)
            (bit-offset 1)
            (bit-width 1)
            (description "EVSYS APB Clock Enable")
        )
        (field
            (name SERCOM0)
            (bit-offset 2)
            (bit-width 1)
            (description "SERCOM0 APB Clock Enable")
            (link (name EN) (peripheral-group SERCOM) (peripheral SERCOM0))
        )
        (field
            (name SERCOM1)
            (bit-offset 3)
            (bit-width 1)
            (description "SERCOM1 APB Clock Enable")
            (link (name EN) (peripheral-group SERCOM) (peripheral SERCOM1))
        )
        (field
            (name SERCOM2)
            (bit-offset 4)
            (bit-width 1)
            (description "SERCOM2 APB Clock Enable")
            (link (name EN) (peripheral-group SERCOM) (peripheral SERCOM2))
        )
        (field
            (name SERCOM3)
            (bit-offset 5)
            (bit-width 1)
            (description "SERCOM3 APB Clock Enable")
            (link (name EN) (peripheral-group SERCOM) (peripheral SERCOM3))
        )
        (field
            (name SERCOM4)
            (bit-offset 6)
            (bit-width 1)
            (description "SERCOM4 APB Clock Enable")
            (link (name EN) (peripheral-group SERCOM) (peripheral SERCOM4))
        )
        (field
            (name SERCOM5)
            (bit-offset 7)
            (bit-width 1)
            (description "SERCOM5 APB Clock Enable")
            (link (name EN) (peripheral-group SERCOM) (peripheral SERCOM5))
        )
        (field
            (name TCC0)
            (bit-offset 8)
            (bit-width 1)
            (description "TCC0 APB Clock Enable")
            (link (name EN) (peripheral-group TCC) (peripheral TCC0))
        )
        (field
            (name TCC1)
            (bit-offset 9)
            (bit-width 1)
            (description "TCC1 APB Clock Enable")
            (link (name EN) (peripheral-group TCC) (peripheral TCC1))
        )
        (field
            (name TCC2)
            (bit-offset 10)
            (bit-width 1)
            (description "TCC2 APB Clock Enable")
            (link (name EN) (peripheral-group TCC) (peripheral TCC2))
        )
        (field
            (name TC3)
            (bit-offset 11)
            (bit-width 1)
            (description "TC3 APB Clock Enable")
            (link (name EN) (peripheral-group TC) (peripheral TC3))
        )
        (field
            (name TC4)
            (bit-offset 12)
            (bit-width 1)
            (description "TC4 APB Clock Enable")
            (link (name EN) (peripheral-group TC) (peripheral TC4))
        )
        (field
            (name TC5)
            (bit-offset 13)
            (bit-width 1)
            (description "TC5 APB Clock Enable")
            (link (name EN) (peripheral-group TC) (peripheral TC5))
        )
        (field
            (name ADC)
            (bit-offset 16)
            (bit-width 1)
            (description "ADC APB Clock Enable")
            (link (name EN) (peripheral-group ADC) (peripheral ADC))
        )
        (field
            (name AC)
            (bit-offset 17)
            (bit-width 1)
            (description "AC APB Clock Enable")
        )
        (field
            (name DAC)
            (bit-offset 18)
            (bit-width 1)
            (description "DAC APB Clock Enable")
        )
        (field
            (name I2S)
            (bit-offset 20)
            (bit-width 1)
            (description "I2S APB Clock Enable")
        )
        (field
            (name ATW)
            (bit-offset 23)
            (bit-width 1)
            (description "ATW APB Clock Enable")
        )
    )
    (register
        (name APBCSEL)
        (offset 0xb)
        (size 0x8)
        (description "APBC Clock Select")
        (field
            (name APBCDIV)
            (bit-offset 0)
            (bit-width 3)
            (description "APBC Prescaler Selection")
            (value
                (value "0x0")
                (name "DIV1")
                (description "Divide by 1")
            )
            (value
                (value "0x1")
                (name "DIV2")
                (description "Divide by 2")
            )
            (value
                (value "0x2")
                (name "DIV4")
                (description "Divide by 4")
            )
            (value
                (value "0x3")
                (name "DIV8")
                (description "Divide by 8")
            )
            (value
                (value "0x4")
                (name "DIV16")
                (description "Divide by 16")
            )
            (value
                (value "0x5")
                (name "DIV32")
                (description "Divide by 32")
            )
            (value
                (value "0x6")
                (name "DIV64")
                (description "Divide by 64")
            )
            (value
                (value "0x7")
                (name "DIV128")
                (description "Divide by 128")
            )
        )
    )
    (register
        (name CPUSEL)
        (offset 0x8)
        (size 0x8)
        (description "CPU Clock Select")
        (field
            (name CPUDIV)
            (bit-offset 0)
            (bit-width 3)
            (description "CPU Prescaler Selection")
            (value
                (value "0x0")
                (name "DIV1")
                (description "Divide by 1")
            )
            (value
                (value "0x1")
                (name "DIV2")
                (description "Divide by 2")
            )
            (value
                (value "0x2")
                (name "DIV4")
                (description "Divide by 4")
            )
            (value
                (value "0x3")
                (name "DIV8")
                (description "Divide by 8")
            )
            (value
                (value "0x4")
                (name "DIV16")
                (description "Divide by 16")
            )
            (value
                (value "0x5")
                (name "DIV32")
                (description "Divide by 32")
            )
            (value
                (value "0x6")
                (name "DIV64")
                (description "Divide by 64")
            )
            (value
                (value "0x7")
                (name "DIV128")
                (description "Divide by 128")
            )
        )
    )
    (register
        (name CTRL)
        (offset 0x0)
        (size 0x8)
        (description "Control")
        (field
            (name CFDEN)
            (bit-offset 2)
            (bit-width 1)
            (description "Clock Failure Detector Enable")
        )
        (field
            (name BKUPCLK)
            (bit-offset 4)
            (bit-width 1)
            (description "Backup Clock Select")
        )
    )
    (register
        (name INTENCLR)
        (offset 0x34)
        (size 0x8)
        (description "Interrupt Enable Clear")
        (field
            (name CKRDY)
            (bit-offset 0)
            (bit-width 1)
            (description "Clock Ready Interrupt Enable")
        )
        (field
            (name CFD)
            (bit-offset 1)
            (bit-width 1)
            (description "Clock Failure Detector Interrupt Enable")
        )
    )
    (register
        (name INTENSET)
        (offset 0x35)
        (size 0x8)
        (description "Interrupt Enable Set")
        (field
            (name CKRDY)
            (bit-offset 0)
            (bit-width 1)
            (description "Clock Ready Interrupt Enable")
        )
        (field
            (name CFD)
            (bit-offset 1)
            (bit-width 1)
            (description "Clock Failure Detector Interrupt Enable")
        )
    )
    (register
        (name INTFLAG)
        (offset 0x36)
        (size 0x8)
        (description "Interrupt Flag Status and Clear")
        (field
            (name CKRDY)
            (bit-offset 0)
            (bit-width 1)
            (description "Clock Ready")
        )
        (field
            (name CFD)
            (bit-offset 1)
            (bit-width 1)
            (description "Clock Failure Detector")
        )
    )
    (register
        (name RCAUSE)
        (offset 0x38)
        (size 0x8)
        (access read-only)
        (reset-value 0x1)
        (description "Reset Cause")
        (field
            (name POR)
            (bit-offset 0)
            (bit-width 1)
            (description "Power On Reset")
        )
        (field
            (name BOD12)
            (bit-offset 1)
            (bit-width 1)
            (description "Brown Out 12 Detector Reset")
        )
        (field
            (name BOD33)
            (bit-offset 2)
            (bit-width 1)
            (description "Brown Out 33 Detector Reset")
        )
        (field
            (name EXT)
            (bit-offset 4)
            (bit-width 1)
            (description "External Reset")
        )
        (field
            (name WDT)
            (bit-offset 5)
            (bit-width 1)
            (description "Watchdog Reset")
        )
        (field
            (name SYST)
            (bit-offset 6)
            (bit-width 1)
            (description "System Reset Request")
        )
    )
    (register
        (name SLEEP)
        (offset 0x1)
        (size 0x8)
        (description "Sleep Mode")
        (field
            (name IDLE)
            (bit-offset 0)
            (bit-width 2)
            (description "Idle Mode Configuration")
            (value
                (value "0x0")
                (name "CPU")
                (description "The CPU clock domain is stopped")
            )
            (value
                (value "0x1")
                (name "AHB")
                (description "The CPU and AHB clock domains are stopped")
            )
            (value
                (value "0x2")
                (name "APB")
                (description "The CPU, AHB and APB clock domains are stopped")
            )
        )
    )
)