<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<board schema_version="2.1" vendor="aliexpress.com" name="hpc_xc7k420t"
    display_name="Kintex-7 HPC V2 XC7K420T"
    url="https://www.aliexpress.com/item/32956526454.html"
    preset_file="preset.xml">
  <images>
    <image name="hpc-xc7k420t.jpg" display_name="HPC-V2" sub_type="board">
      <description>HPC_XC7K420T Board File Image</description>
    </image>
  </images>
  <compatible_board_revisions>
    <revision id="0">1.0</revision>
  </compatible_board_revisions>
  <file_version>1.0</file_version>
  <description>Kintex-7 HPC V2 Board</description>
  <jumpers>
    <jumper name="J3_2V5" default_value="true">
      <description>value=true will configure GPIO header to run at 2.5V</description>
    </jumper>
    <jumper name="J3_3V3" default_value="false">
      <description>value=true will configure GPIO header to run at 3.3V.</description>
    </jumper>
  </jumpers>
  
  <components>

    <component name="part0" display_name="Kintex-7 HPC V2 Board" type="fpga" part_name="xc7k420tffg901-2" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.aliexpress.com/item/32956526454.html">
      <description>FPGA part on the board</description>
      <interfaces>
        <interface mode="master" name="dip_switches_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="dip_switches_4bits" preset_proc="dip_switches_4bits_preset">
          <description>4-position user DIP Switch</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="dip_switches_tri_i" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="GPIO_DIP_SW0"/>
                <pin_map port_index="1" component_pin="GPIO_DIP_SW1"/>
                <pin_map port_index="2" component_pin="GPIO_DIP_SW2"/>
                <pin_map port_index="3" component_pin="GPIO_DIP_SW3"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        <!-- interface mode="master" name="reset_button" type="xilinx.com:signal:reset_rtl:1.0" of_component="reset_button">
          <parameters>
            <parameter name="type" value="RESET_BUTTON"/>
            <parameter name="rst_polarity" value="1"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="proc_sys_reset" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="reset_button_tri_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="GPIO_BTN_2"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <enablement_dependencies>
            <parameters>
              <parameter name="RESET_BUTTON">true</parameter>
              <parameter name="PUSH_BUTTONS">false</parameter>
            </parameters>
          </enablement_dependencies>
        </interface -->

        <interface mode="master" name="push_buttons_3bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="push_buttons_3bits" preset_proc="push_buttons_preset">
          <parameters>
            <parameter name="type" value="PUSH_BUTTONS"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="push_button_3_tri_i" dir="in" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="GPIO_BTN_0"/>
                <pin_map port_index="1" component_pin="GPIO_BTN_1"/>
                <pin_map port_index="2" component_pin="GPIO_BTN_2"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <enablement_dependencies>
            <parameters>
              <parameter name="RESET_BUTTON">false</parameter>
              <parameter name="PUSH_BUTTONS">true</parameter>
              <parameter name="PUSH_BUTTONS_2">false</parameter>
            </parameters>
          </enablement_dependencies>
        </interface>

        <!-- interface mode="master" name="push_buttons_2bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="push_buttons_2bits" preset_proc="push_buttons_preset">
          <parameters>
            <parameter name="type" value="PUSH_BUTTONS_2"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="push_button_2_tri_i" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="GPIO_BTN_0"/>
                <pin_map port_index="1" component_pin="GPIO_BTN_1"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <enablement_dependencies>
            <parameters>
              <parameter name="PUSH_BUTTONS_2">true</parameter>
              <parameter name="PUSH_BUTTONS">false</parameter>
            </parameters>
          </enablement_dependencies>
        </interface -->

        <interface mode="master" name="led_a_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_a_8bits" preset_proc="led_8bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="leds_a_8bits_tri_o" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="GPIO_LED_A_0_LS"/>
                <pin_map port_index="1" component_pin="GPIO_LED_A_1_LS"/>
                <pin_map port_index="2" component_pin="GPIO_LED_A_2_LS"/>
                <pin_map port_index="3" component_pin="GPIO_LED_A_3_LS"/>
                <pin_map port_index="4" component_pin="GPIO_LED_A_4_LS"/>
                <pin_map port_index="5" component_pin="GPIO_LED_A_5_LS"/>
                <pin_map port_index="6" component_pin="GPIO_LED_A_6_LS"/>
                <pin_map port_index="7" component_pin="GPIO_LED_A_7_LS"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="led_b_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_b_8bits" preset_proc="led_8bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="leds_b_8bits_tri_o" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="GPIO_LED_B_0_LS"/>
                <pin_map port_index="1" component_pin="GPIO_LED_B_1_LS"/>
                <pin_map port_index="2" component_pin="GPIO_LED_B_2_LS"/>
                <pin_map port_index="3" component_pin="GPIO_LED_B_3_LS"/>
                <pin_map port_index="4" component_pin="GPIO_LED_B_4_LS"/>
                <pin_map port_index="5" component_pin="GPIO_LED_B_5_LS"/>
                <pin_map port_index="6" component_pin="GPIO_LED_B_6_LS"/>
                <pin_map port_index="7" component_pin="GPIO_LED_B_7_LS"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="rs232_uart" type="xilinx.com:interface:uart_rtl:1.0" of_component="rs232_uart" preset_proc="rs232_uart_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TxD" physical_port="rs232_uart_txd" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="USB_TX"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RxD" physical_port="rs232_uart_rxd" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="USB_RX"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="sysclk_100" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sysclk_100" preset_proc="sysclk_100_preset">
          <parameters>
            <parameter name="frequency" value="100000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="clk_100_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SYSCLK_100_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="clk_100_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SYSCLK_100_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="sysclk_133" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sysclk_133" preset_proc="sysclk_133_preset">
          <parameters>
            <parameter name="frequency" value="133333333"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="clk_133_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SYSCLK_133_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="clk_133_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SYSCLK_133_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        <interface mode="master" name="spi_flash" type="xilinx.com:interface:spi_rtl:1.0" of_component="spi_flash">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="IO0_I" physical_port="spi_io0_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="SPI_D0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO0_O" physical_port="spi_io0_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="SPI_D0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO0_T" physical_port="spi_io0_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="SPI_D0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_I" physical_port="spi_io1_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="SPI_D1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_O" physical_port="spi_io1_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="SPI_D1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_T" physical_port="spi_io1_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="SPI_D1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO2_I" physical_port="spi_io2_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="SPI_D2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO2_O" physical_port="spi_io2_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="SPI_D2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO2_T" physical_port="spi_io2_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="SPI_D2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO3_I" physical_port="spi_io3_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="SPI_D3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO3_O" physical_port="spi_io3_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="SPI_D3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO3_T" physical_port="spi_io3_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="SPI_D3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SS_I" physical_port="spi_ss_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="SPI_CS"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SS_O" physical_port="spi_ss_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="SPI_CS"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SS_T" physical_port="spi_ss_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="SPI_CS"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
      </interfaces>
    </component>
        
    <component name="dip_switches_4bits" display_name="DIP switches" type="chip" sub_type="switch" major_group="General Purpose Input or Output" part_name="SDA05H1SBD" vendor="CandK" spec_url="www.ck-components.com">
      <description>DIP Switches 3 to 0</description>
    </component>

    <component name="push_buttons_3bits" display_name="Push buttons" type="chip" sub_type="push_button" major_group="General Purpose Input or Output" part_name="TL3301EP100QG" vendor="ESwitch">
      <description>Push Buttons K2, K3, K4, Active High</description>
    </component>

    <!-- component name="push_buttons_2bits" display_name="Push buttons" type="chip" sub_type="push_button" major_group="General Purpose Input or Output" part_name="TL3301EP100QG" vendor="ESwitch">
      <description>Push Buttons K2 & K3, Active High</description>
    </component>

    <component name="reset_button" display_name="Push buttons" type="chip" sub_type="push_button" major_group="General Purpose Input or Output" part_name="TL3301EP100QG" vendor="ESwitch">
      <description>Reset Button, Active High</description>
    </component -->

    <component name="led_a_8bits" display_name="LED Bank A" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>LEDs QSPI side, 7 to 0, Active High</description>
    </component>

    <component name="led_b_8bits" display_name="LED Bank B" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>LEDs Power side, 7 to 0, Active High</description>
    </component>

    <component name="rs232_uart" display_name="USB UART" type="chip" sub_type="uart" major_group="Miscellaneous" part_name="CP2103GM" vendor="SiliconLabs">
      <description>USB-to-UART Bridge, which allows a connection to a host computer with a USB port </description>
      <pins>
        <pin index="0" name="rs232_uart_USB_TX" iostandard="LVCMOS25"/>
        <pin index="1" name="rs232_uart_USB_RX" iostandard="LVCMOS25"/>
      </pins>
    </component>

    <component name="sysclk_100" display_name="100MHz system differential clock" type="chip" sub_type="system_clock" major_group="Clock Sources">
      <description>2.5V LVDS differential 100 MHz oscillator used as system differential clock on the board</description>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
    </component>

    <component name="sysclk_133" display_name="133MHz system differential clock" type="chip" sub_type="system_clock" major_group="Clock Sources">
      <description>2.5V LVDS differential 133 MHz oscillator used as system differential clock on the board</description>
      <parameters>
        <parameter name="frequency" value="133333333"/>
      </parameters>
    </component>

    <component name="spi_flash" display_name="SPI flash" type="chip" sub_type="memory_flash_qspi" major_group="External Memory" part_name="N25Q256-3.3V">
      <description>256Mb (8MB) of nonvolatile storage that can be used for configuration or data storage</description>
      <component_modes>
        <component_mode name="spi_flash" display_name="Spi flash">
          <interfaces>
            <interface name="spi_flash" order="0"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
    
  </components>
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
  

  <connections>
    <connection name="part0_dip_switches_4bits" component1="part0" component2="dip_switches_4bits">
      <connection_map name="part0_dip_switches_4bits_1" typical_delay="5" c1_st_index="0" c1_end_index="3" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_push_buttons_3bits" component1="part0" component2="push_buttons_3bits">
      <connection_map name="part0_push_buttons_3bits_1" typical_delay="5" c1_st_index="4" c1_end_index="6" c2_st_index="0" c2_end_index="2"/>
    </connection>
    <!-- connection name="part0_push_buttons_2bits" component1="part0" component2="push_buttons_2bits">
      <connection_map name="part0_push_buttons_2bits_1" typical_delay="5" c1_st_index="4" c1_end_index="5" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_reset_button" component1="part0" component2="reset_button">
      <connection_map name="part0_reset_button_1" typical_delay="5" c1_st_index="6" c1_end_index="6" c2_st_index="0" c2_end_index="0"/>
    </connection -->
    <connection name="part0_led_a_8bits" component1="part0" component2="led_a_8bits">
      <connection_map name="part0_led_a_8bits_1" typical_delay="5" c1_st_index="7" c1_end_index="14" c2_st_index="0" c2_end_index="7"/>
    </connection>
    <connection name="part0_led_b_8bits" component1="part0" component2="led_b_8bits">
      <connection_map name="part0_led_b_8bits_1" typical_delay="5" c1_st_index="15" c1_end_index="22" c2_st_index="0" c2_end_index="7"/>
    </connection>
    <connection name="part0_rs232_uart" component1="part0" component2="rs232_uart">
      <connection_map name="part0_rs232_uart_1" typical_delay="5" c1_st_index="58" c1_end_index="59" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_sysclk100" component1="part0" component2="sysclk100">
      <connection_map name="part0_sysclk100_1" typical_delay="5" c1_st_index="210" c1_end_index="211" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_sysclk133" component1="part0" component2="sysclk133">
      <connection_map name="part0_sysclk133_1" typical_delay="5" c1_st_index="144" c1_end_index="145" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_spi_flash" component1="part0" component2="spi_flash">
      <connection_map name="part0_spi_flash_1" typical_delay="5" c1_st_index="81" c1_end_index="84" c2_st_index="0" c2_end_index="3"/>
    </connection>
  </connections>
  
  <ip_associated_rules>
    <ip_associated_rule name="default">
      <ip vendor="xilinx.com" library="ip" name="util_ds_buf" version="*" ip_interface="CLK_IN_D">
        <associated_board_interfaces>
          <associated_board_interface name="sysclk_100" order="0"/> 
          <associated_board_interface name="sysclk_133" order="1"/> 
        </associated_board_interfaces>
      </ip>
    </ip_associated_rule>
  </ip_associated_rules>
</board>
