<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<part_info part_name="xcvu440-flga2892-1-c">
<pins>
	<!-- clocks -->
	<pin index="0"    name ="CLK_OSC2_P"      iostandard="LVDS"            loc="G50" />
	<pin index="1"    name ="CLK_OSC2_N"      iostandard="LVDS"            loc="G51" />

	<pin index="2"    name ="CLK_OSC3_P"      iostandard="LVDS"            loc="C31"/>
	<pin index="3"    name ="CLK_OSC3_N"      iostandard="LVDS"            loc="C32"/>

	<pin index="4"    name ="CLK0_PLLOUT1_P"      iostandard="LVDS"            loc="AY38"/>
	<pin index="5"    name ="CLK0_PLLOUT1_N"      iostandard="LVDS"            loc="BA38"/>

	<pin index="6"    name ="CLK1_PLLOUT1_P"      iostandard="LVDS"            loc="AY37" />
	<pin index="7"    name ="CLK1_PLLOUT1_N"      iostandard="LVDS"            loc="BA37" />

	<!-- QSFP+ -->
	<pin index="8" name="FPGA1_QSFP_INTL" iostandard="LVCMOS33" loc ="BM22"/>
	<pin index="9" name="FPGA1_QSFP_LPMODE" iostandard="LVCMOS33" loc ="BN23"/>
	<pin index="10" name="FPGA1_QSFP_MODPRSL" iostandard="LVCMOS33" loc ="BL22"/>
	<pin index="11" name="FPGA1_QSFP_MODSELL" iostandard="LVCMOS33" loc ="BM24"/>
	<pin index="12" name="FPGA1_QSFP_RESETL" iostandard="LVCMOS33" loc ="BN24"/>
	<pin index="13" name="FPGA1_QSFP_SCL" iostandard="LVCMOS33" loc ="BL23"/>
	<pin index="14" name="FPGA1_QSFP_SDA" iostandard="LVCMOS33" loc ="BL24"/>
	<pin index="15" name="FPGA1_QSFP_TXN1" loc ="BG7"/>
	<pin index="16" name="FPGA1_QSFP_TXP1" loc ="BG8"/>
	<pin index="17" name="FPGA1_QSFP_RXN1" loc ="BG3"/>
	<pin index="18" name="FPGA1_QSFP_RXP1" loc ="BG4"/>
	<pin index="19" name="FPGA1_QSFP_TXN2" loc ="BF5"/>
	<pin index="20" name="FPGA1_QSFP_TXP2" loc ="BF6"/>
	<pin index="21" name="FPGA1_QSFP_RXN2" loc ="BF1"/>
	<pin index="22" name="FPGA1_QSFP_RXP2" loc ="BF2"/>
	<pin index="23" name="FPGA1_QSFP_TXN3" loc ="BE7"/>
	<pin index="24" name="FPGA1_QSFP_TXP3" loc ="BE8"/>
	<pin index="25" name="FPGA1_QSFP_RXN3" loc ="BE3"/>
	<pin index="26" name="FPGA1_QSFP_RXP3" loc ="BE4"/>
	<pin index="27" name="FPGA1_QSFP_TXN4" loc ="BD5"/>
	<pin index="28" name="FPGA1_QSFP_TXP4" loc ="BD6"/>
	<pin index="29" name="FPGA1_QSFP_RXN4" loc ="BD1"/>
	<pin index="30" name="FPGA1_QSFP_RXP4" loc ="BD2"/>
	<pin index="31" name="REFCLK_QSFP_N" loc ="BD9"/>
	<pin index="32" name="REFCLK_QSFP_P" loc ="BD10"/>

	<!-- SO-DIMM 1 -->
	<pin index="33" name="c1_ddr4_adr0" iostandard="SSTL12_DCI" loc ="BE16"/>
	<pin index="34" name="c1_ddr4_adr1" iostandard="SSTL12_DCI" loc ="BG16"/>
	<pin index="35" name="c1_ddr4_adr2" iostandard="SSTL12_DCI" loc ="BF17"/>
	<pin index="36" name="c1_ddr4_adr3" iostandard="SSTL12_DCI" loc ="BG19"/>
	<pin index="37" name="c1_ddr4_adr4" iostandard="SSTL12_DCI" loc ="BH16"/>
	<pin index="38" name="c1_ddr4_adr5" iostandard="SSTL12_DCI" loc ="BG20"/>
	<pin index="39" name="c1_ddr4_adr6" iostandard="SSTL12_DCI" loc ="BF19"/>
	<pin index="40" name="c1_ddr4_adr7" iostandard="SSTL12_DCI" loc ="BF18"/>
	<pin index="41" name="c1_ddr4_adr8" iostandard="SSTL12_DCI" loc ="BH17"/>
	<pin index="42" name="c1_ddr4_adr9" iostandard="SSTL12_DCI" loc ="BH19"/>
	<pin index="43" name="c1_ddr4_adr10" iostandard="SSTL12_DCI" loc ="BJ19"/>
	<pin index="44" name="c1_ddr4_adr11" iostandard="SSTL12_DCI" loc ="BF20"/>
	<pin index="45" name="c1_ddr4_adr12" iostandard="SSTL12_DCI" loc ="BJ20"/>
	<pin index="46" name="c1_ddr4_adr13" iostandard="SSTL12_DCI" loc ="BD16"/>
	<pin index="47" name="c1_ddr4_adr14" iostandard="SSTL12_DCI" loc ="BE17"/>
	<pin index="48" name="c1_ddr4_adr15" iostandard="SSTL12_DCI" loc ="BD18"/>
	<pin index="49" name="c1_ddr4_adr16" iostandard="SSTL12_DCI" loc ="BG17"/>
	<pin index="50" name="c1_ddr4_act_n" iostandard="SSTL12_DCI" loc ="BE20"/>
	<pin index="51" name="c1_ddr4_ba0" iostandard="SSTL12_DCI" loc ="BE18"/>
	<pin index="52" name="c1_ddr4_ba1" iostandard="SSTL12_DCI" loc ="BB19"/>
	<pin index="53" name="c1_ddr4_bg0" iostandard="SSTL12_DCI" loc ="BC19"/>
	<pin index="54" name="c1_ddr4_bg1" iostandard="SSTL12_DCI" loc ="BA19"/>
	<pin index="55" name="c1_ddr4_ck_c2" iostandard="DIFF_SSTL12_DCI" loc ="BA17"/>
	<pin index="56" name="c1_ddr4_ck_t2" iostandard="DIFF_SSTL12_DCI" loc ="AY17"/>
	<pin index="57" name="c1_ddr4_cke2" iostandard="SSTL12_DCI" loc ="AV19"/>
	<pin index="58" name="c1_ddr4_cs_n4" iostandard="SSTL12_DCI" loc ="AT20"/>
	<pin index="59" name="c1_ddr4_dm_dbi_n0" iostandard="POD12_DCI" loc ="AU22"/>
	<pin index="60" name="c1_ddr4_dm_dbi_n1" iostandard="POD12_DCI" loc ="AY23"/>
	<pin index="61" name="c1_ddr4_dm_dbi_n2" iostandard="POD12_DCI" loc ="BD21"/>
	<pin index="62" name="c1_ddr4_dm_dbi_n3" iostandard="POD12_DCI" loc ="BH21"/>
	<pin index="63" name="c1_ddr4_dm_dbi_n4" iostandard="POD12_DCI" loc ="BH11"/>
	<pin index="64" name="c1_ddr4_dm_dbi_n5" iostandard="POD12_DCI" loc ="BD15"/>
	<pin index="65" name="c1_ddr4_dm_dbi_n6" iostandard="POD12_DCI" loc ="BA15"/>
	<pin index="66" name="c1_ddr4_dm_dbi_n7" iostandard="POD12_DCI" loc ="AU16"/>
	<pin index="67" name="c1_ddr4_dq0" iostandard="POD12_DCI" loc ="AW23"/>
	<pin index="68" name="c1_ddr4_dq1" iostandard="POD12_DCI" loc ="AW24"/>
	<pin index="69" name="c1_ddr4_dq2" iostandard="POD12_DCI" loc ="AU24"/>
	<pin index="70" name="c1_ddr4_dq3" iostandard="POD12_DCI" loc ="AT23"/>
	<pin index="71" name="c1_ddr4_dq4" iostandard="POD12_DCI" loc ="AW25"/>
	<pin index="72" name="c1_ddr4_dq5" iostandard="POD12_DCI" loc ="AV24"/>
	<pin index="73" name="c1_ddr4_dq6" iostandard="POD12_DCI" loc ="AT22"/>
	<pin index="74" name="c1_ddr4_dq7" iostandard="POD12_DCI" loc ="AV23"/>
	<pin index="75" name="c1_ddr4_dq8" iostandard="POD12_DCI" loc ="BA25"/>
	<pin index="76" name="c1_ddr4_dq9" iostandard="POD12_DCI" loc ="BB24"/>
	<pin index="77" name="c1_ddr4_dq10" iostandard="POD12_DCI" loc ="BA22"/>
	<pin index="78" name="c1_ddr4_dq11" iostandard="POD12_DCI" loc ="BB21"/>
	<pin index="79" name="c1_ddr4_dq12" iostandard="POD12_DCI" loc ="BA24"/>
	<pin index="80" name="c1_ddr4_dq13" iostandard="POD12_DCI" loc ="AY25"/>
	<pin index="81" name="c1_ddr4_dq14" iostandard="POD12_DCI" loc ="BB22"/>
	<pin index="82" name="c1_ddr4_dq15" iostandard="POD12_DCI" loc ="BC21"/>
	<pin index="83" name="c1_ddr4_dq16" iostandard="POD12_DCI" loc ="BF22"/>
	<pin index="84" name="c1_ddr4_dq17" iostandard="POD12_DCI" loc ="BF23"/>
	<pin index="85" name="c1_ddr4_dq18" iostandard="POD12_DCI" loc ="BC24"/>
	<pin index="86" name="c1_ddr4_dq19" iostandard="POD12_DCI" loc ="BC23"/>
	<pin index="87" name="c1_ddr4_dq20" iostandard="POD12_DCI" loc ="BF24"/>
	<pin index="88" name="c1_ddr4_dq21" iostandard="POD12_DCI" loc ="BE22"/>
	<pin index="89" name="c1_ddr4_dq22" iostandard="POD12_DCI" loc ="BC22"/>
	<pin index="90" name="c1_ddr4_dq23" iostandard="POD12_DCI" loc ="BD24"/>
	<pin index="91" name="c1_ddr4_dq24" iostandard="POD12_DCI" loc ="BH24"/>
	<pin index="92" name="c1_ddr4_dq25" iostandard="POD12_DCI" loc ="BJ23"/>
	<pin index="93" name="c1_ddr4_dq26" iostandard="POD12_DCI" loc ="BG24"/>
	<pin index="94" name="c1_ddr4_dq27" iostandard="POD12_DCI" loc ="BH23"/>
	<pin index="95" name="c1_ddr4_dq28" iostandard="POD12_DCI" loc ="BF25"/>
	<pin index="96" name="c1_ddr4_dq29" iostandard="POD12_DCI" loc ="BG25"/>
	<pin index="97" name="c1_ddr4_dq30" iostandard="POD12_DCI" loc ="BG22"/>
	<pin index="98" name="c1_ddr4_dq31" iostandard="POD12_DCI" loc ="BH22"/>
	<pin index="99" name="c1_ddr4_dq32" iostandard="POD12_DCI" loc ="BH14"/>
	<pin index="100" name="c1_ddr4_dq33" iostandard="POD12_DCI" loc ="BJ13"/>
	<pin index="101" name="c1_ddr4_dq34" iostandard="POD12_DCI" loc ="BF15"/>
	<pin index="102" name="c1_ddr4_dq35" iostandard="POD12_DCI" loc ="BG15"/>
	<pin index="103" name="c1_ddr4_dq36" iostandard="POD12_DCI" loc ="BJ15"/>
	<pin index="104" name="c1_ddr4_dq37" iostandard="POD12_DCI" loc ="BJ14"/>
	<pin index="105" name="c1_ddr4_dq38" iostandard="POD12_DCI" loc ="BG14"/>
	<pin index="106" name="c1_ddr4_dq39" iostandard="POD12_DCI" loc ="BH13"/>
	<pin index="107" name="c1_ddr4_dq40" iostandard="POD12_DCI" loc ="BF12"/>
	<pin index="108" name="c1_ddr4_dq41" iostandard="POD12_DCI" loc ="BE12"/>
	<pin index="109" name="c1_ddr4_dq42" iostandard="POD12_DCI" loc ="BC14"/>
	<pin index="110" name="c1_ddr4_dq43" iostandard="POD12_DCI" loc ="BD14"/>
	<pin index="111" name="c1_ddr4_dq44" iostandard="POD12_DCI" loc ="BE13"/>
	<pin index="112" name="c1_ddr4_dq45" iostandard="POD12_DCI" loc ="BF13"/>
	<pin index="113" name="c1_ddr4_dq46" iostandard="POD12_DCI" loc ="BD13"/>
	<pin index="114" name="c1_ddr4_dq47" iostandard="POD12_DCI" loc ="BC13"/>
	<pin index="115" name="c1_ddr4_dq48" iostandard="POD12_DCI" loc ="AY15"/>
	<pin index="116" name="c1_ddr4_dq49" iostandard="POD12_DCI" loc ="AW15"/>
	<pin index="117" name="c1_ddr4_dq50" iostandard="POD12_DCI" loc ="BA12"/>
	<pin index="118" name="c1_ddr4_dq51" iostandard="POD12_DCI" loc ="BA13"/>
	<pin index="119" name="c1_ddr4_dq52" iostandard="POD12_DCI" loc ="AY13"/>
	<pin index="120" name="c1_ddr4_dq53" iostandard="POD12_DCI" loc ="AY12"/>
	<pin index="121" name="c1_ddr4_dq54" iostandard="POD12_DCI" loc ="BB14"/>
	<pin index="122" name="c1_ddr4_dq55" iostandard="POD12_DCI" loc ="BA14"/>
	<pin index="123" name="c1_ddr4_dq56" iostandard="POD12_DCI" loc ="AV13"/>
	<pin index="124" name="c1_ddr4_dq57" iostandard="POD12_DCI" loc ="AW13"/>
	<pin index="125" name="c1_ddr4_dq58" iostandard="POD12_DCI" loc ="AU15"/>
	<pin index="126" name="c1_ddr4_dq59" iostandard="POD12_DCI" loc ="AT15"/>
	<pin index="127" name="c1_ddr4_dq60" iostandard="POD12_DCI" loc ="AW14"/>
	<pin index="128" name="c1_ddr4_dq61" iostandard="POD12_DCI" loc ="AV14"/>
	<pin index="129" name="c1_ddr4_dq62" iostandard="POD12_DCI" loc ="AU14"/>
	<pin index="130" name="c1_ddr4_dq63" iostandard="POD12_DCI" loc ="AT14"/>
	<pin index="131" name="c1_ddr4_dqs_c0" iostandard="DIFF_POD12_DCI" loc ="AU25"/>
	<pin index="132" name="c1_ddr4_dqs_t0" iostandard="DIFF_POD12_DCI" loc ="AT25"/>
	<pin index="133" name="c1_ddr4_dqs_c1" iostandard="DIFF_POD12_DCI" loc ="AY21"/>
	<pin index="134" name="c1_ddr4_dqs_t1" iostandard="DIFF_POD12_DCI" loc ="AY22"/>
	<pin index="135" name="c1_ddr4_dqs_c2" iostandard="DIFF_POD12_DCI" loc ="BE23"/>
	<pin index="136" name="c1_ddr4_dqs_t2" iostandard="DIFF_POD12_DCI" loc ="BD23"/>
	<pin index="137" name="c1_ddr4_dqs_c3" iostandard="DIFF_POD12_DCI" loc ="BJ24"/>
	<pin index="138" name="c1_ddr4_dqs_t3" iostandard="DIFF_POD12_DCI" loc ="BJ25"/>
	<pin index="139" name="c1_ddr4_dqs_c4" iostandard="DIFF_POD12_DCI" loc ="BH12"/>
	<pin index="140" name="c1_ddr4_dqs_t4" iostandard="DIFF_POD12_DCI" loc ="BG12"/>
	<pin index="141" name="c1_ddr4_dqs_c5" iostandard="DIFF_POD12_DCI" loc ="BC12"/>
	<pin index="142" name="c1_ddr4_dqs_t5" iostandard="DIFF_POD12_DCI" loc ="BB12"/>
	<pin index="143" name="c1_ddr4_dqs_c6" iostandard="DIFF_POD12_DCI" loc ="AY16"/>
	<pin index="144" name="c1_ddr4_dqs_t6" iostandard="DIFF_POD12_DCI" loc ="AW16"/>
	<pin index="145" name="c1_ddr4_dqs_c7" iostandard="DIFF_POD12_DCI" loc ="AU12"/>
	<pin index="146" name="c1_ddr4_dqs_t7" iostandard="DIFF_POD12_DCI" loc ="AT12"/>
	<pin index="147" name="c1_ddr4_odt2" iostandard="SSTL12_DCI" loc ="AU21"/>
	<pin index="148" name="c1_ddr4_reset_n" iostandard="LVCMOS12" loc ="BJ21"/>

	<pin index="1335" name="c1_ddr4_ck_c0" iostandard="DIFF_SSTL12_DCI" loc ="BJ18"/>
	<pin index="1336" name="c1_ddr4_ck_t0" iostandard="DIFF_SSTL12_DCI" loc ="BH18"/>
	<pin index="1337" name="c1_ddr4_cke0" iostandard="SSTL12_DCI" loc ="AW19"/>
	<pin index="1338" name="c1_ddr4_cs_n0" iostandard="SSTL12_DCI" loc ="AY20"/>
	<pin index="1339" name="c1_ddr4_odt0" iostandard="SSTL12_DCI" loc ="BB20"/>

	<!-- SO-DIMM 2 -->
	<pin index="149" name="c2_ddr4_adr0" iostandard="SSTL12_DCI" loc ="N18"/>
	<pin index="150" name="c2_ddr4_adr1" iostandard="SSTL12_DCI" loc ="P19"/>
	<pin index="151" name="c2_ddr4_adr2" iostandard="SSTL12_DCI" loc ="M17"/>
	<pin index="152" name="c2_ddr4_adr3" iostandard="SSTL12_DCI" loc ="P18"/>
	<pin index="153" name="c2_ddr4_adr4" iostandard="SSTL12_DCI" loc ="R20"/>
	<pin index="154" name="c2_ddr4_adr5" iostandard="SSTL12_DCI" loc ="N19"/>
	<pin index="155" name="c2_ddr4_adr6" iostandard="SSTL12_DCI" loc ="M19"/>
	<pin index="156" name="c2_ddr4_adr7" iostandard="SSTL12_DCI" loc ="T18"/>
	<pin index="157" name="c2_ddr4_adr8" iostandard="SSTL12_DCI" loc ="T19"/>
	<pin index="158" name="c2_ddr4_adr9" iostandard="SSTL12_DCI" loc ="T20"/>
	<pin index="159" name="c2_ddr4_adr10" iostandard="SSTL12_DCI" loc ="T17"/>
	<pin index="160" name="c2_ddr4_adr11" iostandard="SSTL12_DCI" loc ="N17"/>
	<pin index="161" name="c2_ddr4_adr12" iostandard="SSTL12_DCI" loc ="V18"/>
	<pin index="162" name="c2_ddr4_adr13" iostandard="SSTL12_DCI" loc ="V17"/>
	<pin index="163" name="c2_ddr4_adr14" iostandard="SSTL12_DCI" loc ="U19"/>
	<pin index="164" name="c2_ddr4_adr15" iostandard="SSTL12_DCI" loc ="U20"/>
	<pin index="165" name="c2_ddr4_adr16" iostandard="SSTL12_DCI" loc ="U17"/>
	<pin index="166" name="c2_ddr4_act_n" iostandard="SSTL12_DCI" loc ="G17"/>
	<pin index="167" name="c2_ddr4_ba0" iostandard="SSTL12_DCI" loc ="P20"/>
	<pin index="168" name="c2_ddr4_ba1" iostandard="SSTL12_DCI" loc ="L19"/>
	<pin index="169" name="c2_ddr4_bg0" iostandard="SSTL12_DCI" loc ="K17"/>
	<pin index="170" name="c2_ddr4_bg1" iostandard="SSTL12_DCI" loc ="L17"/>
	<pin index="171" name="c2_ddr4_ck_c2" iostandard="DIFF_SSTL12_DCI" loc ="H19"/>
	<pin index="172" name="c2_ddr4_ck_t2" iostandard="DIFF_SSTL12_DCI" loc ="J19"/>
	<pin index="173" name="c2_ddr4_cke2" iostandard="SSTL12_DCI" loc ="F17"/>
	<pin index="174" name="c2_ddr4_cs_n4" iostandard="SSTL12_DCI" loc ="K18"/>
	<pin index="175" name="c2_ddr4_dm_dbi_n0" iostandard="POD12_DCI" loc ="V13"/>
	<pin index="176" name="c2_ddr4_dm_dbi_n1" iostandard="POD12_DCI" loc ="P16"/>
	<pin index="177" name="c2_ddr4_dm_dbi_n2" iostandard="POD12_DCI" loc ="L15"/>
	<pin index="178" name="c2_ddr4_dm_dbi_n3" iostandard="POD12_DCI" loc ="H14"/>
	<pin index="179" name="c2_ddr4_dm_dbi_n4" iostandard="POD12_DCI" loc ="G25"/>
	<pin index="180" name="c2_ddr4_dm_dbi_n5" iostandard="POD12_DCI" loc ="L23"/>
	<pin index="181" name="c2_ddr4_dm_dbi_n6" iostandard="POD12_DCI" loc ="P25"/>
	<pin index="182" name="c2_ddr4_dm_dbi_n7" iostandard="POD12_DCI" loc ="U25"/>
	<pin index="183" name="c2_ddr4_dq0" iostandard="POD12_DCI" loc ="T14"/>
	<pin index="184" name="c2_ddr4_dq1" iostandard="POD12_DCI" loc ="T12"/>
	<pin index="185" name="c2_ddr4_dq2" iostandard="POD12_DCI" loc ="U15"/>
	<pin index="186" name="c2_ddr4_dq3" iostandard="POD12_DCI" loc ="T15"/>
	<pin index="187" name="c2_ddr4_dq4" iostandard="POD12_DCI" loc ="U12"/>
	<pin index="188" name="c2_ddr4_dq5" iostandard="POD12_DCI" loc ="U14"/>
	<pin index="189" name="c2_ddr4_dq6" iostandard="POD12_DCI" loc ="R16"/>
	<pin index="190" name="c2_ddr4_dq7" iostandard="POD12_DCI" loc ="R15"/>
	<pin index="191" name="c2_ddr4_dq8" iostandard="POD12_DCI" loc ="P13"/>
	<pin index="192" name="c2_ddr4_dq9" iostandard="POD12_DCI" loc ="N13"/>
	<pin index="193" name="c2_ddr4_dq10" iostandard="POD12_DCI" loc ="N14"/>
	<pin index="194" name="c2_ddr4_dq11" iostandard="POD12_DCI" loc ="M16"/>
	<pin index="195" name="c2_ddr4_dq12" iostandard="POD12_DCI" loc ="P15"/>
	<pin index="196" name="c2_ddr4_dq13" iostandard="POD12_DCI" loc ="P14"/>
	<pin index="197" name="c2_ddr4_dq14" iostandard="POD12_DCI" loc ="M14"/>
	<pin index="198" name="c2_ddr4_dq15" iostandard="POD12_DCI" loc ="M15"/>
	<pin index="199" name="c2_ddr4_dq16" iostandard="POD12_DCI" loc ="K13"/>
	<pin index="200" name="c2_ddr4_dq17" iostandard="POD12_DCI" loc ="K12"/>
	<pin index="201" name="c2_ddr4_dq18" iostandard="POD12_DCI" loc ="K16"/>
	<pin index="202" name="c2_ddr4_dq19" iostandard="POD12_DCI" loc ="K15"/>
	<pin index="203" name="c2_ddr4_dq20" iostandard="POD12_DCI" loc ="L13"/>
	<pin index="204" name="c2_ddr4_dq21" iostandard="POD12_DCI" loc ="L12"/>
	<pin index="205" name="c2_ddr4_dq22" iostandard="POD12_DCI" loc ="J16"/>
	<pin index="206" name="c2_ddr4_dq23" iostandard="POD12_DCI" loc ="J15"/>
	<pin index="207" name="c2_ddr4_dq24" iostandard="POD12_DCI" loc ="F14"/>
	<pin index="208" name="c2_ddr4_dq25" iostandard="POD12_DCI" loc ="F15"/>
	<pin index="209" name="c2_ddr4_dq26" iostandard="POD12_DCI" loc ="F13"/>
	<pin index="210" name="c2_ddr4_dq27" iostandard="POD12_DCI" loc ="F12"/>
	<pin index="211" name="c2_ddr4_dq28" iostandard="POD12_DCI" loc ="E15"/>
	<pin index="212" name="c2_ddr4_dq29" iostandard="POD12_DCI" loc ="E16"/>
	<pin index="213" name="c2_ddr4_dq30" iostandard="POD12_DCI" loc ="G12"/>
	<pin index="214" name="c2_ddr4_dq31" iostandard="POD12_DCI" loc ="H12"/>
	<pin index="215" name="c2_ddr4_dq32" iostandard="POD12_DCI" loc ="F22"/>
	<pin index="216" name="c2_ddr4_dq33" iostandard="POD12_DCI" loc ="E22"/>
	<pin index="217" name="c2_ddr4_dq34" iostandard="POD12_DCI" loc ="G24"/>
	<pin index="218" name="c2_ddr4_dq35" iostandard="POD12_DCI" loc ="E26"/>
	<pin index="219" name="c2_ddr4_dq36" iostandard="POD12_DCI" loc ="H22"/>
	<pin index="220" name="c2_ddr4_dq37" iostandard="POD12_DCI" loc ="G22"/>
	<pin index="221" name="c2_ddr4_dq38" iostandard="POD12_DCI" loc ="E25"/>
	<pin index="222" name="c2_ddr4_dq39" iostandard="POD12_DCI" loc ="F24"/>
	<pin index="223" name="c2_ddr4_dq40" iostandard="POD12_DCI" loc ="J23"/>
	<pin index="224" name="c2_ddr4_dq41" iostandard="POD12_DCI" loc ="H23"/>
	<pin index="225" name="c2_ddr4_dq42" iostandard="POD12_DCI" loc ="J26"/>
	<pin index="226" name="c2_ddr4_dq43" iostandard="POD12_DCI" loc ="K25"/>
	<pin index="227" name="c2_ddr4_dq44" iostandard="POD12_DCI" loc ="L22"/>
	<pin index="228" name="c2_ddr4_dq45" iostandard="POD12_DCI" loc ="K22"/>
	<pin index="229" name="c2_ddr4_dq46" iostandard="POD12_DCI" loc ="J25"/>
	<pin index="230" name="c2_ddr4_dq47" iostandard="POD12_DCI" loc ="H26"/>
	<pin index="231" name="c2_ddr4_dq48" iostandard="POD12_DCI" loc ="L25"/>
	<pin index="232" name="c2_ddr4_dq49" iostandard="POD12_DCI" loc ="M25"/>
	<pin index="233" name="c2_ddr4_dq50" iostandard="POD12_DCI" loc ="M22"/>
	<pin index="234" name="c2_ddr4_dq51" iostandard="POD12_DCI" loc ="N23"/>
	<pin index="235" name="c2_ddr4_dq52" iostandard="POD12_DCI" loc ="M24"/>
	<pin index="236" name="c2_ddr4_dq53" iostandard="POD12_DCI" loc ="N24"/>
	<pin index="237" name="c2_ddr4_dq54" iostandard="POD12_DCI" loc ="P23"/>
	<pin index="238" name="c2_ddr4_dq55" iostandard="POD12_DCI" loc ="N22"/>
	<pin index="239" name="c2_ddr4_dq56" iostandard="POD12_DCI" loc ="R23"/>
	<pin index="240" name="c2_ddr4_dq57" iostandard="POD12_DCI" loc ="T24"/>
	<pin index="241" name="c2_ddr4_dq58" iostandard="POD12_DCI" loc ="V22"/>
	<pin index="242" name="c2_ddr4_dq59" iostandard="POD12_DCI" loc ="U22"/>
	<pin index="243" name="c2_ddr4_dq60" iostandard="POD12_DCI" loc ="T23"/>
	<pin index="244" name="c2_ddr4_dq61" iostandard="POD12_DCI" loc ="T22"/>
	<pin index="245" name="c2_ddr4_dq62" iostandard="POD12_DCI" loc ="U24"/>
	<pin index="246" name="c2_ddr4_dq63" iostandard="POD12_DCI" loc ="V23"/>
	<pin index="247" name="c2_ddr4_dqs_c0" iostandard="DIFF_POD12_DCI" loc ="R13"/>
	<pin index="248" name="c2_ddr4_dqs_t0" iostandard="DIFF_POD12_DCI" loc ="T13"/>
	<pin index="249" name="c2_ddr4_dqs_c1" iostandard="DIFF_POD12_DCI" loc ="M12"/>
	<pin index="250" name="c2_ddr4_dqs_t1" iostandard="DIFF_POD12_DCI" loc ="N12"/>
	<pin index="251" name="c2_ddr4_dqs_c2" iostandard="DIFF_POD12_DCI" loc ="J13"/>
	<pin index="252" name="c2_ddr4_dqs_t2" iostandard="DIFF_POD12_DCI" loc ="J14"/>
	<pin index="253" name="c2_ddr4_dqs_c3" iostandard="DIFF_POD12_DCI" loc ="G14"/>
	<pin index="254" name="c2_ddr4_dqs_t3" iostandard="DIFF_POD12_DCI" loc ="G15"/>
	<pin index="255" name="c2_ddr4_dqs_c4" iostandard="DIFF_POD12_DCI" loc ="E23"/>
	<pin index="256" name="c2_ddr4_dqs_t4" iostandard="DIFF_POD12_DCI" loc ="F23"/>
	<pin index="257" name="c2_ddr4_dqs_c5" iostandard="DIFF_POD12_DCI" loc ="H24"/>
	<pin index="258" name="c2_ddr4_dqs_t5" iostandard="DIFF_POD12_DCI" loc ="J24"/>
	<pin index="259" name="c2_ddr4_dqs_c6" iostandard="DIFF_POD12_DCI" loc ="P21"/>
	<pin index="260" name="c2_ddr4_dqs_t6" iostandard="DIFF_POD12_DCI" loc ="R21"/>
	<pin index="261" name="c2_ddr4_dqs_c7" iostandard="DIFF_POD12_DCI" loc ="U21"/>
	<pin index="262" name="c2_ddr4_dqs_t7" iostandard="DIFF_POD12_DCI" loc ="V21"/>
	<pin index="263" name="c2_ddr4_odt2" iostandard="SSTL12_DCI" loc ="J18"/>
	<pin index="264" name="c2_ddr4_reset_n" iostandard="LVCMOS12" loc ="H13"/>

	<pin index="1340" name="c2_ddr4_ck_c0" iostandard="DIFF_SSTL12_DCI" loc ="R17"/>
	<pin index="1341" name="c2_ddr4_ck_t0" iostandard="DIFF_SSTL12_DCI" loc ="R18"/>
	<pin index="1342" name="c2_ddr4_cke0" iostandard="SSTL12_DCI" loc ="E18"/>
	<pin index="1343" name="c2_ddr4_cs_n0" iostandard="SSTL12_DCI" loc ="F19"/>
	<pin index="1344" name="c2_ddr4_odt0" iostandard="SSTL12_DCI" loc ="E20"/>

	<!-- DDR clocks -->
	<pin index="265" name="CLK0_200M_N" iostandard="DIFF_SSTL12" loc ="BD19"/>
	<pin index="266" name="CLK0_200M_P" iostandard="DIFF_SSTL12" loc ="BD20"/>
	<pin index="267" name="CLK1_200M_N" iostandard="DIFF_SSTL12" loc ="L20"/>
	<pin index="268" name="CLK1_200M_P" iostandard="DIFF_SSTL12" loc ="M20"/>

	<!-- PCIE -->
	<pin index="269" name="PCIE_REF250CLK_N" loc ="BB9"/>
	<pin index="270" name="PCIE_REF250CLK_P" loc ="BB10"/>
	<pin index="271" name="pcie_perstn_rst" iostandard="LVCMOS18" loc ="AT28"/>
	<pin index="272" name="pcie_rx0_n" loc ="AT1"/>
	<pin index="273" name="pcie_rx0_p" loc ="AT2"/>
	<pin index="274" name="pcie_rx1_n" loc ="AU3"/>
	<pin index="275" name="pcie_rx1_p" loc ="AU4"/>
	<pin index="276" name="pcie_rx2_n" loc ="AV1"/>
	<pin index="277" name="pcie_rx2_p" loc ="AV2"/>
	<pin index="278" name="pcie_rx3_n" loc ="AW3"/>
	<pin index="279" name="pcie_rx3_p" loc ="AW4"/>
	<pin index="280" name="pcie_rx4_n" loc ="AY1"/>
	<pin index="281" name="pcie_rx4_p" loc ="AY2"/>
	<pin index="282" name="pcie_rx5_n" loc ="BA3"/>
	<pin index="283" name="pcie_rx5_p" loc ="BA4"/>
	<pin index="284" name="pcie_rx6_n" loc ="BB1"/>
	<pin index="285" name="pcie_rx6_p" loc ="BB2"/>
	<pin index="286" name="pcie_rx7_n" loc ="BC3"/>
	<pin index="287" name="pcie_rx7_p" loc ="BC4"/>
	<pin index="288" name="pcie_tx0_n" loc ="AT5"/>
	<pin index="289" name="pcie_tx0_p" loc ="AT6"/>
	<pin index="290" name="pcie_tx1_n" loc ="AU7"/>
	<pin index="291" name="pcie_tx1_p" loc ="AU8"/>
	<pin index="292" name="pcie_tx2_n" loc ="AV5"/>
	<pin index="293" name="pcie_tx2_p" loc ="AV6"/>
	<pin index="294" name="pcie_tx3_n" loc ="AW7"/>
	<pin index="295" name="pcie_tx3_p" loc ="AW8"/>
	<pin index="296" name="pcie_tx4_n" loc ="AY5"/>
	<pin index="297" name="pcie_tx4_p" loc ="AY6"/>
	<pin index="298" name="pcie_tx5_n" loc ="BA7"/>
	<pin index="299" name="pcie_tx5_p" loc ="BA8"/>
	<pin index="300" name="pcie_tx6_n" loc ="BB5"/>
	<pin index="301" name="pcie_tx6_p" loc ="BB6"/>
	<pin index="302" name="pcie_tx7_n" loc ="BC7"/>
	<pin index="303" name="pcie_tx7_p" loc ="BC8"/>

	<!-- RLD clocks -->
	<pin index="304" name="CLK2_200M_N" iostandard="DIFF_SSTL12" loc ="BN16"/>
	<pin index="305" name="CLK2_200M_P" iostandard="DIFF_SSTL12" loc ="BM16"/>
	<pin index="306" name="CLK3_200M_N" iostandard="DIFF_SSTL12" loc ="B16"/>
	<pin index="307" name="CLK3_200M_P" iostandard="DIFF_SSTL12" loc ="C16"/>

	<!--FMC1 Connector-->
	<pin index="308" name="fmc_hpc0_la00_cc_n" loc="J38"/>
	<pin index="309" name="fmc_hpc0_la00_cc_p" loc="K38"/>
	<pin index="310" name="fmc_hpc0_la01_cc_n" loc="M31"/>
	<pin index="311" name="fmc_hpc0_la01_cc_p" loc="N31"/>
	<pin index="312" name="fmc_hpc0_la02_n" loc="V34"/>
	<pin index="313" name="fmc_hpc0_la02_p" loc="W34"/>
	<pin index="314" name="fmc_hpc0_la03_n" loc="V33"/>
	<pin index="315" name="fmc_hpc0_la03_p" loc="V32"/>
	<pin index="316" name="fmc_hpc0_la04_n" loc="R33"/>
	<pin index="317" name="fmc_hpc0_la04_p" loc="T33"/>
	<pin index="318" name="fmc_hpc0_la05_n" loc="N34"/>
	<pin index="319" name="fmc_hpc0_la05_p" loc="P34"/>
	<pin index="320" name="fmc_hpc0_la06_n" loc="N38"/>
	<pin index="321" name="fmc_hpc0_la06_p" loc="P38"/>
	<pin index="322" name="fmc_hpc0_la07_n" loc="U39"/>
	<pin index="323" name="fmc_hpc0_la07_p" loc="V39"/>
	<pin index="324" name="fmc_hpc0_la08_n" loc="N33"/>
	<pin index="325" name="fmc_hpc0_la08_p" loc="P33"/>
	<pin index="326" name="fmc_hpc0_la09_n" loc="L34"/>
	<pin index="327" name="fmc_hpc0_la09_p" loc="M34"/>
	<pin index="328" name="fmc_hpc0_la10_n" loc="J35"/>
	<pin index="329" name="fmc_hpc0_la10_p" loc="K35"/>
	<pin index="330" name="fmc_hpc0_la11_n" loc="F35"/>
	<pin index="331" name="fmc_hpc0_la11_p" loc="G35"/>
	<pin index="332" name="fmc_hpc0_la12_n" loc="J31"/>
	<pin index="333" name="fmc_hpc0_la12_p" loc="K31"/>
	<pin index="334" name="fmc_hpc0_la13_n" loc="F34"/>
	<pin index="335" name="fmc_hpc0_la13_p" loc="G34"/>
	<pin index="336" name="fmc_hpc0_la14_n" loc="G31"/>
	<pin index="337" name="fmc_hpc0_la14_p" loc="H31"/>
	<pin index="338" name="fmc_hpc0_la15_n" loc="R37"/>
	<pin index="339" name="fmc_hpc0_la15_p" loc="T37"/>
	<pin index="340" name="fmc_hpc0_la16_n" loc="R38"/>
	<pin index="341" name="fmc_hpc0_la16_p" loc="T38"/>
	<pin index="342" name="fmc_hpc0_la17_cc_n" loc="K33"/>
	<pin index="343" name="fmc_hpc0_la17_cc_p" loc="L33"/>
	<pin index="344" name="fmc_hpc0_la18_cc_n" loc="K32"/>
	<pin index="345" name="fmc_hpc0_la18_cc_p" loc="L32"/>
	<pin index="346" name="fmc_hpc0_la19_n" loc="F32"/>
	<pin index="347" name="fmc_hpc0_la19_p" loc="G32"/>
	<pin index="348" name="fmc_hpc0_la20_n" loc="H33"/>
	<pin index="349" name="fmc_hpc0_la20_p" loc="J33"/>
	<pin index="350" name="fmc_hpc0_la21_n" loc="E30"/>
	<pin index="351" name="fmc_hpc0_la21_p" loc="F30"/>
	<pin index="352" name="fmc_hpc0_la22_n" loc="E32"/>
	<pin index="353" name="fmc_hpc0_la22_p" loc="E31"/>
	<pin index="354" name="fmc_hpc0_la23_n" loc="H34"/>
	<pin index="355" name="fmc_hpc0_la23_p" loc="J34"/>
	<pin index="356" name="fmc_hpc0_la24_n" loc="M36"/>
	<pin index="357" name="fmc_hpc0_la24_p" loc="N36"/>
	<pin index="358" name="fmc_hpc0_la25_n" loc="U31"/>
	<pin index="359" name="fmc_hpc0_la25_p" loc="V31"/>
	<pin index="360" name="fmc_hpc0_la26_n" loc="T32"/>
	<pin index="361" name="fmc_hpc0_la26_p" loc="U32"/>
	<pin index="362" name="fmc_hpc0_la27_n" loc="P31"/>
	<pin index="363" name="fmc_hpc0_la27_p" loc="R31"/>
	<pin index="364" name="fmc_hpc0_la28_n" loc="P35"/>
	<pin index="365" name="fmc_hpc0_la28_p" loc="R35"/>
	<pin index="366" name="fmc_hpc0_la29_n" loc="P36"/>
	<pin index="367" name="fmc_hpc0_la29_p" loc="R36"/>
	<pin index="368" name="fmc_hpc0_la30_n" loc="T34"/>
	<pin index="369" name="fmc_hpc0_la30_p" loc="U34"/>
	<pin index="370" name="fmc_hpc0_la31_n" loc="U37"/>
	<pin index="371" name="fmc_hpc0_la31_p" loc="V37"/>
	<pin index="372" name="fmc_hpc0_la32_n" loc="U36"/>
	<pin index="373" name="fmc_hpc0_la32_p" loc="V36"/>
	<pin index="374" name="fmc_hpc0_la33_n" loc="T35"/>
	<pin index="375" name="fmc_hpc0_la33_p" loc="U35"/>

	<pin index="376" name="fmc_hpc0_clk0_m2c_n" loc="L39"/>
	<pin index="377" name="fmc_hpc0_clk0_m2c_p" loc="L38"/>
	<pin index="378" name="fmc_hpc0_clk1_m2c_n" loc="M32"/>
	<pin index="379" name="fmc_hpc0_clk1_m2c_p" loc="N32"/>

	<pin index="380" name="fmc_hpc0_gbtclk0_m2c_p" loc="C7"/>
	<pin index="381" name="fmc_hpc0_gbtclk0_m2c_n" loc="C8"/>
	<pin index="382" name="fmc_hpc0_gbtclk1_m2c_p" loc="H9"/>
	<pin index="383" name="fmc_hpc0_gbtclk1_m2c_n" loc="H10"/>

	<pin index="384" name="fmc_hpc0_ha00_cc_n" loc="D44"/>
	<pin index="385" name="fmc_hpc0_ha00_cc_p" loc="D43"/>
	<pin index="386" name="fmc_hpc0_ha01_cc_n" loc="B44"/>
	<pin index="387" name="fmc_hpc0_ha01_cc_p" loc="C44"/>
	<pin index="388" name="fmc_hpc0_ha02_n" loc="G45"/>
	<pin index="389" name="fmc_hpc0_ha02_p" loc="G44"/>
	<pin index="390" name="fmc_hpc0_ha03_n" loc="E42"/>
	<pin index="391" name="fmc_hpc0_ha03_p" loc="F42"/>
	<pin index="392" name="fmc_hpc0_ha04_n" loc="H44"/>
	<pin index="393" name="fmc_hpc0_ha04_p" loc="H43"/>
	<pin index="394" name="fmc_hpc0_ha05_n" loc="G42"/>
	<pin index="395" name="fmc_hpc0_ha05_p" loc="G41"/>
	<pin index="396" name="fmc_hpc0_ha06_n" loc="C46"/>
	<pin index="397" name="fmc_hpc0_ha06_p" loc="D46"/>
	<pin index="398" name="fmc_hpc0_ha07_n" loc="F45"/>
	<pin index="399" name="fmc_hpc0_ha07_p" loc="F44"/>
	<pin index="400" name="fmc_hpc0_ha08_n" loc="E43"/>
	<pin index="401" name="fmc_hpc0_ha08_p" loc="F43"/>
	<pin index="402" name="fmc_hpc0_ha09_n" loc="E41"/>
	<pin index="403" name="fmc_hpc0_ha09_p" loc="E40"/>
	<pin index="404" name="fmc_hpc0_ha10_n" loc="A49"/>
	<pin index="405" name="fmc_hpc0_ha10_p" loc="B49"/>
	<pin index="406" name="fmc_hpc0_ha11_n" loc="C48"/>
	<pin index="407" name="fmc_hpc0_ha11_p" loc="D48"/>
	<pin index="408" name="fmc_hpc0_ha12_n" loc="B47"/>
	<pin index="409" name="fmc_hpc0_ha12_p" loc="C47"/>
	<pin index="410" name="fmc_hpc0_ha13_n" loc="B41"/>
	<pin index="411" name="fmc_hpc0_ha13_p" loc="C41"/>
	<pin index="412" name="fmc_hpc0_ha14_n" loc="A48"/>
	<pin index="413" name="fmc_hpc0_ha14_p" loc="A47"/>
	<pin index="414" name="fmc_hpc0_ha15_n" loc="B46"/>
	<pin index="415" name="fmc_hpc0_ha15_p" loc="B45"/>
	<pin index="416" name="fmc_hpc0_ha16_n" loc="A40"/>
	<pin index="417" name="fmc_hpc0_ha16_p" loc="B40"/>

	<pin index="418" name="fmc_hpc0_hb00_cc_n" loc="N29"/>
	<pin index="419" name="fmc_hpc0_hb00_cc_p" loc="P29"/>
	<pin index="420" name="fmc_hpc0_hb01_n" loc="U30"/>
	<pin index="421" name="fmc_hpc0_hb01_p" loc="U29"/>
	<pin index="422" name="fmc_hpc0_hb02_n" loc="V29"/>
	<pin index="423" name="fmc_hpc0_hb02_p" loc="V28"/>
	<pin index="424" name="fmc_hpc0_hb03_n" loc="W30"/>
	<pin index="425" name="fmc_hpc0_hb03_p" loc="W29"/>
	<pin index="426" name="fmc_hpc0_hb04_n" loc="R27"/>
	<pin index="427" name="fmc_hpc0_hb04_p" loc="R26"/>
	<pin index="428" name="fmc_hpc0_hb05_n" loc="T28"/>
	<pin index="429" name="fmc_hpc0_hb05_p" loc="T27"/>
	<pin index="430" name="fmc_hpc0_hb06_cc_n" loc="L30"/>
	<pin index="431" name="fmc_hpc0_hb06_cc_p" loc="M30"/>
	<pin index="432" name="fmc_hpc0_hb07_n" loc="P30"/>
	<pin index="433" name="fmc_hpc0_hb07_p" loc="R30"/>
	<pin index="434" name="fmc_hpc0_hb08_n" loc="L29"/>
	<pin index="435" name="fmc_hpc0_hb08_p" loc="M29"/>
	<pin index="436" name="fmc_hpc0_hb09_n" loc="P28"/>
	<pin index="437" name="fmc_hpc0_hb09_p" loc="R28"/>
	<pin index="438" name="fmc_hpc0_hb10_n" loc="H29"/>
	<pin index="439" name="fmc_hpc0_hb10_p" loc="J29"/>
	<pin index="440" name="fmc_hpc0_hb11_n" loc="U27"/>
	<pin index="441" name="fmc_hpc0_hb11_p" loc="V27"/>
	<pin index="442" name="fmc_hpc0_hb12_n" loc="J30"/>
	<pin index="443" name="fmc_hpc0_hb12_p" loc="K30"/>
	<pin index="444" name="fmc_hpc0_hb13_n" loc="K28"/>
	<pin index="445" name="fmc_hpc0_hb13_p" loc="L28"/>
	<pin index="446" name="fmc_hpc0_hb14_n" loc="K27"/>
	<pin index="447" name="fmc_hpc0_hb14_p" loc="L27"/>
	<pin index="448" name="fmc_hpc0_hb15_n" loc="U26"/>
	<pin index="449" name="fmc_hpc0_hb15_p" loc="V26"/>
	<pin index="450" name="fmc_hpc0_hb16_n" loc="H28"/>
	<pin index="451" name="fmc_hpc0_hb16_p" loc="J28"/>
	<pin index="452" name="fmc_hpc0_hb17_cc_n" loc="N28"/>
	<pin index="453" name="fmc_hpc0_hb17_cc_p" loc="N27"/>
	<pin index="454" name="fmc_hpc0_hb18_n" loc="N26"/>
	<pin index="455" name="fmc_hpc0_hb18_p" loc="P26"/>
	<pin index="456" name="fmc_hpc0_hb19_n" loc="F29"/>
	<pin index="457" name="fmc_hpc0_hb19_p" loc="G29"/>
	<pin index="458" name="fmc_hpc0_hb20_n" loc="M27"/>
	<pin index="459" name="fmc_hpc0_hb20_p" loc="M26"/>
	<pin index="460" name="fmc_hpc0_hb21_n" loc="G27"/>
	<pin index="461" name="fmc_hpc0_hb21_p" loc="H27"/>

	<pin index="462" name="fmc_hpc0_iic_scl_main" loc="F27"/>
	<pin index="463" name="fmc_hpc0_iic_sda_main" loc="E27"/>

	<!--FMC2 Connector-->
	<pin index="708" name="fmc_hpc1_la00_cc_n" loc="AA47"/>
	<pin index="709" name="fmc_hpc1_la00_cc_p" loc="AB47"/>
	<pin index="710" name="fmc_hpc1_la01_cc_n" loc="AA49"/>
	<pin index="711" name="fmc_hpc1_la01_cc_p" loc="AA48"/>
	<pin index="712" name="fmc_hpc1_la02_n" loc="AB42"/>
	<pin index="713" name="fmc_hpc1_la02_p" loc="AB41"/>
	<pin index="714" name="fmc_hpc1_la03_n" loc="AC43"/>
	<pin index="715" name="fmc_hpc1_la03_p" loc="AC42"/>
	<pin index="716" name="fmc_hpc1_la04_n" loc="AA43"/>
	<pin index="717" name="fmc_hpc1_la04_p" loc="AA42"/>
	<pin index="718" name="fmc_hpc1_la05_n" loc="AC47"/>
	<pin index="719" name="fmc_hpc1_la05_p" loc="AC46"/>
	<pin index="720" name="fmc_hpc1_la06_n" loc="AB44"/>
	<pin index="721" name="fmc_hpc1_la06_p" loc="AC44"/>
	<pin index="722" name="fmc_hpc1_la07_n" loc="AB46"/>
	<pin index="723" name="fmc_hpc1_la07_p" loc="AB45"/>
	<pin index="724" name="fmc_hpc1_la08_n" loc="AB49"/>
	<pin index="725" name="fmc_hpc1_la08_p" loc="AC49"/>
	<pin index="726" name="fmc_hpc1_la09_n" loc="W45"/>
	<pin index="727" name="fmc_hpc1_la09_p" loc="W44"/>
	<pin index="728" name="fmc_hpc1_la10_n" loc="AA45"/>
	<pin index="729" name="fmc_hpc1_la10_p" loc="AA44"/>
	<pin index="730" name="fmc_hpc1_la11_n" loc="AA50"/>
	<pin index="731" name="fmc_hpc1_la11_p" loc="AB50"/>
	<pin index="732" name="fmc_hpc1_la12_n" loc="V48"/>
	<pin index="733" name="fmc_hpc1_la12_p" loc="W48"/>
	<pin index="734" name="fmc_hpc1_la13_n" loc="W43"/>
	<pin index="735" name="fmc_hpc1_la13_p" loc="Y43"/>
	<pin index="736" name="fmc_hpc1_la14_n" loc="Y42"/>
	<pin index="737" name="fmc_hpc1_la14_p" loc="Y41"/>
	<pin index="738" name="fmc_hpc1_la15_n" loc="Y52"/>
	<pin index="739" name="fmc_hpc1_la15_p" loc="AA52"/>
	<pin index="740" name="fmc_hpc1_la16_n" loc="AB51"/>
	<pin index="741" name="fmc_hpc1_la16_p" loc="AC51"/>
	<pin index="742" name="fmc_hpc1_la17_cc_n" loc="U49"/>
	<pin index="743" name="fmc_hpc1_la17_cc_p" loc="V49"/>
	<pin index="744" name="fmc_hpc1_la18_cc_n" loc="T49"/>
	<pin index="745" name="fmc_hpc1_la18_cc_p" loc="T48"/>
	<pin index="746" name="fmc_hpc1_la19_n" loc="AC53"/>
	<pin index="747" name="fmc_hpc1_la19_p" loc="AD53"/>
	<pin index="748" name="fmc_hpc1_la20_n" loc="AB52"/>
	<pin index="749" name="fmc_hpc1_la20_p" loc="AC52"/>
	<pin index="750" name="fmc_hpc1_la21_n" loc="Y54"/>
	<pin index="751" name="fmc_hpc1_la21_p" loc="AA54"/>
	<pin index="752" name="fmc_hpc1_la22_n" loc="Y53"/>
	<pin index="753" name="fmc_hpc1_la22_p" loc="AA53"/>
	<pin index="754" name="fmc_hpc1_la23_n" loc="AB54"/>
	<pin index="755" name="fmc_hpc1_la23_p" loc="AC54"/>
	<pin index="756" name="fmc_hpc1_la24_n" loc="T54"/>
	<pin index="757" name="fmc_hpc1_la24_p" loc="U54"/>
	<pin index="758" name="fmc_hpc1_la25_n" loc="U52"/>
	<pin index="759" name="fmc_hpc1_la25_p" loc="V52"/>
	<pin index="760" name="fmc_hpc1_la26_n" loc="V54"/>
	<pin index="761" name="fmc_hpc1_la26_p" loc="V53"/>
	<pin index="762" name="fmc_hpc1_la27_n" loc="W54"/>
	<pin index="763" name="fmc_hpc1_la27_p" loc="W53"/>
	<pin index="764" name="fmc_hpc1_la28_n" loc="V51"/>
	<pin index="765" name="fmc_hpc1_la28_p" loc="W51"/>
	<pin index="766" name="fmc_hpc1_la29_n" loc="T53"/>
	<pin index="767" name="fmc_hpc1_la29_p" loc="T52"/>
	<pin index="768" name="fmc_hpc1_la30_n" loc="T50"/>
	<pin index="769" name="fmc_hpc1_la30_p" loc="U50"/>
	<pin index="770" name="fmc_hpc1_la31_n" loc="R52"/>
	<pin index="771" name="fmc_hpc1_la31_p" loc="R51"/>
	<pin index="772" name="fmc_hpc1_la32_n" loc="Y51"/>
	<pin index="773" name="fmc_hpc1_la32_p" loc="Y50"/>
	<pin index="774" name="fmc_hpc1_la33_n" loc="W50"/>
	<pin index="775" name="fmc_hpc1_la33_p" loc="W49"/>

	<pin index="776" name="fmc_hpc1_clk0_m2c_n" loc="T47"/>
	<pin index="777" name="fmc_hpc1_clk0_m2c_p" loc="U47"/>
	<pin index="778" name="fmc_hpc1_clk1_m2c_n" loc="W46"/>
	<pin index="779" name="fmc_hpc1_clk1_m2c_p" loc="Y46"/>

	<pin index="780" name="fmc_hpc1_gbtclk0_m2c_p" loc="M9"/>
	<pin index="781" name="fmc_hpc1_gbtclk0_m2c_n" loc="M10"/>
	<pin index="782" name="fmc_hpc1_gbtclk1_m2c_p" loc="T9"/>
	<pin index="783" name="fmc_hpc1_gbtclk1_m2c_n" loc="T10"/>

	<pin index="784" name="fmc_hpc1_ha00_cc_n" loc="AF49"/>
	<pin index="785" name="fmc_hpc1_ha00_cc_p" loc="AF48"/>
	<pin index="786" name="fmc_hpc1_ha01_cc_n" loc="AE48"/>
	<pin index="787" name="fmc_hpc1_ha01_cc_p" loc="AE47"/>
	<pin index="788" name="fmc_hpc1_ha02_n" loc="AG49"/>
	<pin index="789" name="fmc_hpc1_ha02_p" loc="AH49"/>
	<pin index="790" name="fmc_hpc1_ha03_n" loc="AH52"/>
	<pin index="791" name="fmc_hpc1_ha03_p" loc="AH51"/>
	<pin index="792" name="fmc_hpc1_ha04_n" loc="AG42"/>
	<pin index="793" name="fmc_hpc1_ha04_p" loc="AG41"/>
	<pin index="794" name="fmc_hpc1_ha05_n" loc="AD41"/>
	<pin index="795" name="fmc_hpc1_ha05_p" loc="AE41"/>
	<pin index="796" name="fmc_hpc1_ha06_n" loc="AF54"/>
	<pin index="797" name="fmc_hpc1_ha06_p" loc="AG54"/>
	<pin index="798" name="fmc_hpc1_ha07_n" loc="AF43"/>
	<pin index="799" name="fmc_hpc1_ha07_p" loc="AF42"/>
	<pin index="800" name="fmc_hpc1_ha08_n" loc="AE43"/>
	<pin index="801" name="fmc_hpc1_ha08_p" loc="AE42"/>
	<pin index="802" name="fmc_hpc1_ha09_n" loc="AH43"/>
	<pin index="803" name="fmc_hpc1_ha09_p" loc="AH42"/>
	<pin index="804" name="fmc_hpc1_ha10_n" loc="AF53"/>
	<pin index="805" name="fmc_hpc1_ha10_p" loc="AF52"/>
	<pin index="806" name="fmc_hpc1_ha11_n" loc="AG44"/>
	<pin index="807" name="fmc_hpc1_ha11_p" loc="AH44"/>
	<pin index="808" name="fmc_hpc1_ha12_n" loc="AF47"/>
	<pin index="809" name="fmc_hpc1_ha12_p" loc="AG47"/>
	<pin index="810" name="fmc_hpc1_ha13_n" loc="AG46"/>
	<pin index="811" name="fmc_hpc1_ha13_p" loc="AG45"/>
	<pin index="812" name="fmc_hpc1_ha14_n" loc="AE53"/>
	<pin index="813" name="fmc_hpc1_ha14_p" loc="AE52"/>
	<pin index="814" name="fmc_hpc1_ha15_n" loc="AD50"/>
	<pin index="815" name="fmc_hpc1_ha15_p" loc="AE50"/>
	<pin index="816" name="fmc_hpc1_ha16_n" loc="AE45"/>
	<pin index="817" name="fmc_hpc1_ha16_p" loc="AF45"/>

	<pin index="818" name="fmc_hpc1_hb00_cc_n" loc="M46"/>
	<pin index="819" name="fmc_hpc1_hb00_cc_p" loc="N46"/>
	<pin index="820" name="fmc_hpc1_hb01_n" loc="P46"/>
	<pin index="821" name="fmc_hpc1_hb01_p" loc="P45"/>
	<pin index="822" name="fmc_hpc1_hb02_n" loc="N43"/>
	<pin index="823" name="fmc_hpc1_hb02_p" loc="P43"/>
	<pin index="824" name="fmc_hpc1_hb03_n" loc="N44"/>
	<pin index="825" name="fmc_hpc1_hb03_p" loc="P44"/>
	<pin index="826" name="fmc_hpc1_hb04_n" loc="P51"/>
	<pin index="827" name="fmc_hpc1_hb04_p" loc="P50"/>
	<pin index="828" name="fmc_hpc1_hb05_n" loc="N49"/>
	<pin index="829" name="fmc_hpc1_hb05_p" loc="P49"/>
	<pin index="830" name="fmc_hpc1_hb06_cc_n" loc="N48"/>
	<pin index="831" name="fmc_hpc1_hb06_cc_p" loc="N47"/>
	<pin index="832" name="fmc_hpc1_hb07_n" loc="N52"/>
	<pin index="833" name="fmc_hpc1_hb07_p" loc="N51"/>
	<pin index="834" name="fmc_hpc1_hb08_n" loc="N54"/>
	<pin index="835" name="fmc_hpc1_hb08_p" loc="N53"/>
	<pin index="836" name="fmc_hpc1_hb09_n" loc="P54"/>
	<pin index="837" name="fmc_hpc1_hb09_p" loc="P53"/>
	<pin index="838" name="fmc_hpc1_hb10_n" loc="M42"/>
	<pin index="839" name="fmc_hpc1_hb10_p" loc="N42"/>
	<pin index="840" name="fmc_hpc1_hb11_n" loc="L53"/>
	<pin index="841" name="fmc_hpc1_hb11_p" loc="L52"/>
	<pin index="842" name="fmc_hpc1_hb12_n" loc="M52"/>
	<pin index="843" name="fmc_hpc1_hb12_p" loc="M51"/>
	<pin index="844" name="fmc_hpc1_hb13_n" loc="L54"/>
	<pin index="845" name="fmc_hpc1_hb13_p" loc="M54"/>
	<pin index="846" name="fmc_hpc1_hb14_n" loc="L43"/>
	<pin index="847" name="fmc_hpc1_hb14_p" loc="L42"/>
	<pin index="848" name="fmc_hpc1_hb15_n" loc="L50"/>
	<pin index="849" name="fmc_hpc1_hb15_p" loc="M50"/>
	<pin index="850" name="fmc_hpc1_hb16_n" loc="L47"/>
	<pin index="851" name="fmc_hpc1_hb16_p" loc="M47"/>
	<pin index="852" name="fmc_hpc1_hb17_cc_n" loc="K48"/>
	<pin index="853" name="fmc_hpc1_hb17_cc_p" loc="L48"/>
	<pin index="854" name="fmc_hpc1_hb18_n" loc="K46"/>
	<pin index="855" name="fmc_hpc1_hb18_p" loc="K45"/>
	<pin index="856" name="fmc_hpc1_hb19_n" loc="L49"/>
	<pin index="857" name="fmc_hpc1_hb19_p" loc="M49"/>
	<pin index="858" name="fmc_hpc1_hb20_n" loc="L44"/>
	<pin index="859" name="fmc_hpc1_hb20_p" loc="M44"/>
	<pin index="860" name="fmc_hpc1_hb21_n" loc="L45"/>
	<pin index="861" name="fmc_hpc1_hb21_p" loc="M45"/>

	<pin index="862" name="fmc_hpc1_iic_scl_main" loc="P41"/>
	<pin index="863" name="fmc_hpc1_iic_sda_main" loc="N41"/>


	<!--FMC3 Connector-->
	<pin index="1108" name="fmc_hpc2_la00_cc_n" loc="BA48"/>
	<pin index="1109" name="fmc_hpc2_la00_cc_p" loc="BA47"/>
	<pin index="1110" name="fmc_hpc2_la01_cc_n" loc="AY48"/>
	<pin index="1111" name="fmc_hpc2_la01_cc_p" loc="AY47"/>
	<pin index="1112" name="fmc_hpc2_la02_n" loc="BH46"/>
	<pin index="1113" name="fmc_hpc2_la02_p" loc="BG46"/>
	<pin index="1114" name="fmc_hpc2_la03_n" loc="BH47"/>
	<pin index="1115" name="fmc_hpc2_la03_p" loc="BG47"/>
	<pin index="1116" name="fmc_hpc2_la04_n" loc="BJ48"/>
	<pin index="1117" name="fmc_hpc2_la04_p" loc="BH48"/>
	<pin index="1118" name="fmc_hpc2_la05_n" loc="BK52"/>
	<pin index="1119" name="fmc_hpc2_la05_p" loc="BK51"/>
	<pin index="1120" name="fmc_hpc2_la06_n" loc="BL54"/>
	<pin index="1121" name="fmc_hpc2_la06_p" loc="BL53"/>
	<pin index="1122" name="fmc_hpc2_la07_n" loc="BJ54"/>
	<pin index="1123" name="fmc_hpc2_la07_p" loc="BJ53"/>
	<pin index="1124" name="fmc_hpc2_la08_n" loc="BK50"/>
	<pin index="1125" name="fmc_hpc2_la08_p" loc="BJ50"/>
	<pin index="1126" name="fmc_hpc2_la09_n" loc="BG54"/>
	<pin index="1127" name="fmc_hpc2_la09_p" loc="BF54"/>
	<pin index="1128" name="fmc_hpc2_la10_n" loc="BH52"/>
	<pin index="1129" name="fmc_hpc2_la10_p" loc="BG52"/>
	<pin index="1130" name="fmc_hpc2_la11_n" loc="BF48"/>
	<pin index="1131" name="fmc_hpc2_la11_p" loc="BE48"/>
	<pin index="1132" name="fmc_hpc2_la12_n" loc="BH54"/>
	<pin index="1133" name="fmc_hpc2_la12_p" loc="BH53"/>
	<pin index="1134" name="fmc_hpc2_la13_n" loc="BE51"/>
	<pin index="1135" name="fmc_hpc2_la13_p" loc="BD51"/>
	<pin index="1136" name="fmc_hpc2_la14_n" loc="BD49"/>
	<pin index="1137" name="fmc_hpc2_la14_p" loc="BD48"/>
	<pin index="1138" name="fmc_hpc2_la15_n" loc="BF52"/>
	<pin index="1139" name="fmc_hpc2_la15_p" loc="BE52"/>
	<pin index="1140" name="fmc_hpc2_la16_n" loc="BE50"/>
	<pin index="1141" name="fmc_hpc2_la16_p" loc="BD50"/>
	<pin index="1142" name="fmc_hpc2_la17_cc_n" loc="BB50"/>
	<pin index="1143" name="fmc_hpc2_la17_cc_p" loc="BB49"/>
	<pin index="1144" name="fmc_hpc2_la18_cc_n" loc="BA50"/>
	<pin index="1145" name="fmc_hpc2_la18_cc_p" loc="BA49"/>
	<pin index="1146" name="fmc_hpc2_la19_n" loc="BF53"/>
	<pin index="1147" name="fmc_hpc2_la19_p" loc="BE53"/>
	<pin index="1148" name="fmc_hpc2_la20_n" loc="BC52"/>
	<pin index="1149" name="fmc_hpc2_la20_p" loc="BC51"/>
	<pin index="1150" name="fmc_hpc2_la21_n" loc="BC46"/>
	<pin index="1151" name="fmc_hpc2_la21_p" loc="BB46"/>
	<pin index="1152" name="fmc_hpc2_la22_n" loc="BC47"/>
	<pin index="1153" name="fmc_hpc2_la22_p" loc="BB47"/>
	<pin index="1154" name="fmc_hpc2_la23_n" loc="BF47"/>
	<pin index="1155" name="fmc_hpc2_la23_p" loc="BE47"/>
	<pin index="1156" name="fmc_hpc2_la24_n" loc="BC44"/>
	<pin index="1157" name="fmc_hpc2_la24_p" loc="BB44"/>
	<pin index="1158" name="fmc_hpc2_la25_n" loc="BD54"/>
	<pin index="1159" name="fmc_hpc2_la25_p" loc="BD53"/>
	<pin index="1160" name="fmc_hpc2_la26_n" loc="BB45"/>
	<pin index="1161" name="fmc_hpc2_la26_p" loc="BA45"/>
	<pin index="1162" name="fmc_hpc2_la27_n" loc="BE46"/>
	<pin index="1163" name="fmc_hpc2_la27_p" loc="BD46"/>
	<pin index="1164" name="fmc_hpc2_la28_n" loc="BB52"/>
	<pin index="1165" name="fmc_hpc2_la28_p" loc="BB51"/>
	<pin index="1166" name="fmc_hpc2_la29_n" loc="BF45"/>
	<pin index="1167" name="fmc_hpc2_la29_p" loc="BE45"/>
	<pin index="1168" name="fmc_hpc2_la30_n" loc="BB54"/>
	<pin index="1169" name="fmc_hpc2_la30_p" loc="BA54"/>
	<pin index="1170" name="fmc_hpc2_la31_n" loc="BA53"/>
	<pin index="1171" name="fmc_hpc2_la31_p" loc="BA52"/>
	<pin index="1172" name="fmc_hpc2_la32_n" loc="AW54"/>
	<pin index="1173" name="fmc_hpc2_la32_p" loc="AW53"/>
	<pin index="1174" name="fmc_hpc2_la33_n" loc="AY53"/>
	<pin index="1175" name="fmc_hpc2_la33_p" loc="AY52"/>

	<pin index="1176" name="fmc_hpc2_clk0_m2c_n" loc="BJ51"/>
	<pin index="1177" name="fmc_hpc2_clk0_m2c_p" loc="BH51"/>
	<pin index="1178" name="fmc_hpc2_clk1_m2c_n" loc="BG49"/>
	<pin index="1179" name="fmc_hpc2_clk1_m2c_p" loc="BF49"/>

	<pin index="1180" name="fmc_hpc2_gbtclk0_m2c_p" loc="AB9"/>
	<pin index="1181" name="fmc_hpc2_gbtclk0_m2c_n" loc="AB10"/>
	<pin index="1182" name="fmc_hpc2_gbtclk1_m2c_p" loc="AF9"/>
	<pin index="1183" name="fmc_hpc2_gbtclk1_m2c_n" loc="AF10"/>

	<pin index="1184" name="fmc_hpc2_ha00_cc_n" loc="BM44"/>
	<pin index="1185" name="fmc_hpc2_ha00_cc_p" loc="BL43"/>
	<pin index="1186" name="fmc_hpc2_ha01_cc_n" loc="BL45"/>
	<pin index="1187" name="fmc_hpc2_ha01_cc_p" loc="BL44"/>
	<pin index="1188" name="fmc_hpc2_ha02_n" loc="BN39"/>
	<pin index="1189" name="fmc_hpc2_ha02_p" loc="BN38"/>
	<pin index="1190" name="fmc_hpc2_ha03_n" loc="BP39"/>
	<pin index="1191" name="fmc_hpc2_ha03_p" loc="BP38"/>
	<pin index="1192" name="fmc_hpc2_ha04_n" loc="BP41"/>
	<pin index="1193" name="fmc_hpc2_ha04_p" loc="BP40"/>
	<pin index="1194" name="fmc_hpc2_ha05_n" loc="BM40"/>
	<pin index="1195" name="fmc_hpc2_ha05_p" loc="BM39"/>
	<pin index="1196" name="fmc_hpc2_ha06_n" loc="BL40"/>
	<pin index="1197" name="fmc_hpc2_ha06_p" loc="BL39"/>
	<pin index="1198" name="fmc_hpc2_ha07_n" loc="BN37"/>
	<pin index="1199" name="fmc_hpc2_ha07_p" loc="BM37"/>
	<pin index="1200" name="fmc_hpc2_ha08_n" loc="BN42"/>
	<pin index="1201" name="fmc_hpc2_ha08_p" loc="BN41"/>
	<pin index="1202" name="fmc_hpc2_ha09_n" loc="BM42"/>
	<pin index="1203" name="fmc_hpc2_ha09_p" loc="BM41"/>
	<pin index="1204" name="fmc_hpc2_ha10_n" loc="BN44"/>
	<pin index="1205" name="fmc_hpc2_ha10_p" loc="BN43"/>
	<pin index="1206" name="fmc_hpc2_ha11_n" loc="BP44"/>
	<pin index="1207" name="fmc_hpc2_ha11_p" loc="BP43"/>
	<pin index="1208" name="fmc_hpc2_ha12_n" loc="BN47"/>
	<pin index="1209" name="fmc_hpc2_ha12_p" loc="BN46"/>
	<pin index="1210" name="fmc_hpc2_ha13_n" loc="BP46"/>
	<pin index="1211" name="fmc_hpc2_ha13_p" loc="BP45"/>
	<pin index="1212" name="fmc_hpc2_ha14_n" loc="BP48"/>
	<pin index="1213" name="fmc_hpc2_ha14_p" loc="BN48"/>
	<pin index="1214" name="fmc_hpc2_ha15_n" loc="BP51"/>
	<pin index="1215" name="fmc_hpc2_ha15_p" loc="BP50"/>
	<pin index="1216" name="fmc_hpc2_ha16_n" loc="BP49"/>
	<pin index="1217" name="fmc_hpc2_ha16_p" loc="BN49"/>

	<pin index="1218" name="fmc_hpc2_hb00_cc_n" loc="AU47"/>
	<pin index="1219" name="fmc_hpc2_hb00_cc_p" loc="AU46"/>
	<pin index="1220" name="fmc_hpc2_hb01_n" loc="AT47"/>
	<pin index="1221" name="fmc_hpc2_hb01_p" loc="AR47"/>
	<pin index="1222" name="fmc_hpc2_hb02_n" loc="AR46"/>
	<pin index="1223" name="fmc_hpc2_hb02_p" loc="AR45"/>
	<pin index="1224" name="fmc_hpc2_hb03_n" loc="AT45"/>
	<pin index="1225" name="fmc_hpc2_hb03_p" loc="AT44"/>
	<pin index="1226" name="fmc_hpc2_hb04_n" loc="AU50"/>
	<pin index="1227" name="fmc_hpc2_hb04_p" loc="AT50"/>
	<pin index="1228" name="fmc_hpc2_hb05_n" loc="AP46"/>
	<pin index="1229" name="fmc_hpc2_hb05_p" loc="AP45"/>
	<pin index="1230" name="fmc_hpc2_hb06_cc_n" loc="AU49"/>
	<pin index="1231" name="fmc_hpc2_hb06_cc_p" loc="AT49"/>
	<pin index="1232" name="fmc_hpc2_hb07_n" loc="AU45"/>
	<pin index="1233" name="fmc_hpc2_hb07_p" loc="AU44"/>
	<pin index="1234" name="fmc_hpc2_hb08_n" loc="AV54"/>
	<pin index="1235" name="fmc_hpc2_hb08_p" loc="AV53"/>
	<pin index="1236" name="fmc_hpc2_hb09_n" loc="AV51"/>
	<pin index="1237" name="fmc_hpc2_hb09_p" loc="AU51"/>
	<pin index="1238" name="fmc_hpc2_hb10_n" loc="AR51"/>
	<pin index="1239" name="fmc_hpc2_hb10_p" loc="AR50"/>
	<pin index="1240" name="fmc_hpc2_hb11_n" loc="AV52"/>
	<pin index="1241" name="fmc_hpc2_hb11_p" loc="AU52"/>
	<pin index="1242" name="fmc_hpc2_hb12_n" loc="AT53"/>
	<pin index="1243" name="fmc_hpc2_hb12_p" loc="AR53"/>
	<pin index="1244" name="fmc_hpc2_hb13_n" loc="AU54"/>
	<pin index="1245" name="fmc_hpc2_hb13_p" loc="AT54"/>
	<pin index="1246" name="fmc_hpc2_hb14_n" loc="AP54"/>
	<pin index="1247" name="fmc_hpc2_hb14_p" loc="AP53"/>
	<pin index="1248" name="fmc_hpc2_hb15_n" loc="AP50"/>
	<pin index="1249" name="fmc_hpc2_hb15_p" loc="AP49"/>
	<pin index="1250" name="fmc_hpc2_hb16_n" loc="AT43"/>
	<pin index="1251" name="fmc_hpc2_hb16_p" loc="AT42"/>
	<pin index="1252" name="fmc_hpc2_hb17_cc_n" loc="AT48"/>
	<pin index="1253" name="fmc_hpc2_hb17_cc_p" loc="AR48"/>
	<pin index="1254" name="fmc_hpc2_hb18_n" loc="AR43"/>
	<pin index="1255" name="fmc_hpc2_hb18_p" loc="AR42"/>
	<pin index="1256" name="fmc_hpc2_hb19_n" loc="AT52"/>
	<pin index="1257" name="fmc_hpc2_hb19_p" loc="AR52"/>
	<pin index="1258" name="fmc_hpc2_hb20_n" loc="AR41"/>
	<pin index="1259" name="fmc_hpc2_hb20_p" loc="AP41"/>
	<pin index="1260" name="fmc_hpc2_hb21_n" loc="AU42"/>
	<pin index="1261" name="fmc_hpc2_hb21_p" loc="AU41"/>

	<pin index="1262" name="fmc_hpc2_iic_scl_main" loc="AN43"/>
	<pin index="1263" name="fmc_hpc2_iic_sda_main" loc="AN44"/>

	<!-- HDMI-OUT -->
	<pin index="1264" name="FPGA1_HDMI_DE" loc="A37"/>
	<pin index="1265" name="FPGA1_HDMI_HSYNC" loc="A35"/>
	<pin index="1266" name="FPGA1_HDMI_VSYNC" loc="A38"/>
	<pin index="1267" name="FPGA1_HDMI_D0" iostandard="LVCMOS18" loc ="A34"/>
	<pin index="1268" name="FPGA1_HDMI_D1" iostandard="LVCMOS18" loc ="A33"/>
	<pin index="1269" name="FPGA1_HDMI_D2" iostandard="LVCMOS18" loc ="A32"/>
	<pin index="1270" name="FPGA1_HDMI_D3" iostandard="LVCMOS18" loc ="A30"/>
	<pin index="1271" name="FPGA1_HDMI_D4" iostandard="LVCMOS18" loc ="D33"/>
	<pin index="1272" name="FPGA1_HDMI_D5" iostandard="LVCMOS18" loc ="B32"/>
	<pin index="1273" name="FPGA1_HDMI_D6" iostandard="LVCMOS18" loc ="C29"/>
	<pin index="1274" name="FPGA1_HDMI_D7" iostandard="LVCMOS18" loc ="D30"/>
	<pin index="1275" name="FPGA1_HDMI_D8" iostandard="LVCMOS18" loc ="A27"/>
	<pin index="1276" name="FPGA1_HDMI_D9" iostandard="LVCMOS18" loc ="D34"/>
	<pin index="1277" name="FPGA1_HDMI_D10" iostandard="LVCMOS18" loc ="A25"/>
	<pin index="1278" name="FPGA1_HDMI_D11" iostandard="LVCMOS18" loc ="B35"/>
	<pin index="1279" name="FPGA1_HDMI_D12" iostandard="LVCMOS18" loc ="E33"/>
	<pin index="1280" name="FPGA1_HDMI_D13" iostandard="LVCMOS18" loc ="D35"/>
	<pin index="1281" name="FPGA1_HDMI_D14" iostandard="LVCMOS18" loc ="B34"/>
	<pin index="1282" name="FPGA1_HDMI_D15" iostandard="LVCMOS18" loc ="B30"/>
	<pin index="1283" name="FPGA1_HDMI_D16" iostandard="LVCMOS18" loc ="D29"/>
	<pin index="1284" name="FPGA1_HDMI_D17" iostandard="LVCMOS18" loc ="D26"/>
	<pin index="1285" name="FPGA1_HDMI_D18" iostandard="LVCMOS18" loc ="B25"/>
	<pin index="1286" name="FPGA1_HDMI_D19" iostandard="LVCMOS18" loc ="D36"/>
	<pin index="1287" name="FPGA1_HDMI_D20" iostandard="LVCMOS18" loc ="E35"/>
	<pin index="1288" name="FPGA1_HDMI_D21" iostandard="LVCMOS18" loc ="B36"/>
	<pin index="1289" name="FPGA1_HDMI_D22" iostandard="LVCMOS18" loc ="C36"/>
	<pin index="1290" name="FPGA1_HDMI_D23" iostandard="LVCMOS18" loc ="E38"/>
	<pin index="1291" name="FPGA1_HDMI_D24" iostandard="LVCMOS18" loc ="B37"/>
	<pin index="1292" name="FPGA1_HDMI_D25" iostandard="LVCMOS18" loc ="C37"/>
	<pin index="1293" name="FPGA1_HDMI_D26" iostandard="LVCMOS18" loc ="C38"/>
	<pin index="1294" name="FPGA1_HDMI_D27" iostandard="LVCMOS18" loc ="D38"/>
	<pin index="1295" name="FPGA1_HDMI_D28" iostandard="LVCMOS18" loc ="C39"/>
	<pin index="1296" name="FPGA1_HDMI_D29" iostandard="LVCMOS18" loc ="D39"/>
	<pin index="1297" name="FPGA1_HDMI_D30" iostandard="LVCMOS18" loc ="B29"/>
	<pin index="1298" name="FPGA1_HDMI_D31" iostandard="LVCMOS18" loc ="B31"/>
	<pin index="1299" name="FPGA1_HDMI_D32" iostandard="LVCMOS18" loc ="B27"/>
	<pin index="1300" name="FPGA1_HDMI_D33" iostandard="LVCMOS18" loc ="D25"/>
	<pin index="1301" name="FPGA1_HDMI_D34" iostandard="LVCMOS18" loc ="A29"/>
	<pin index="1302" name="FPGA1_HDMI_D35" iostandard="LVCMOS18" loc ="A28"/>

	<pin index="1303" name="FPGA1_HDMI_CLK" iostandard="LVCMOS18" loc ="D28"/>

	<pin index="1304" name="FPGA1_HDMI_SCL" iostandard="LVCMOS18" loc ="C28"/>
	<pin index="1305" name="FPGA1_HDMI_SDA" iostandard="LVCMOS18" loc ="C27"/>

	<!-- SO-DIMM 1 IIC -->
	<pin index="1306" name="c1_ddr4_scl" iostandard="LVCMOS12" loc ="AV12"/>
	<pin index="1307" name="c1_ddr4_sda" iostandard="LVCMOS12" loc ="AV16"/>

	<!-- SO-DIMM 2 IIC -->
	<pin index="1308" name="c2_ddr4_scl" iostandard="LVCMOS12" loc ="R22"/>
	<pin index="1309" name="c2_ddr4_sda" iostandard="LVCMOS12" loc ="T25"/>

	<!-- global reset -->
	<pin index="1310" name="global_reset" iostandard="LVCMOS18" loc ="AU30"/>

	<!-- GTH clocks -->
	<pin index="1311" name="CLK0_GTH00N" loc ="BL7"/>
	<pin index="1312" name="CLK0_GTH00P" loc ="BL8"/>

	<pin index="1313" name="CLK0_GTH01N" loc ="BF9"/>
	<pin index="1314" name="CLK0_GTH01P" loc ="BF10"/>

	<pin index="1315" name="CLK0_GTH02N" loc ="AY9"/>
	<pin index="1316" name="CLK0_GTH02P" loc ="AY10"/>

	<pin index="1317" name="CLK0_GTH04N" loc ="AK9"/>
	<pin index="1318" name="CLK0_GTH04P" loc ="AK10"/>

	<pin index="1319" name="CLK0_GTH05N" loc ="AD9"/>
	<pin index="1320" name="CLK0_GTH05P" loc ="AD10"/>

	<pin index="1321" name="CLK0_GTH06N" loc ="P9"/>
	<pin index="1322" name="CLK0_GTH06P" loc ="P10"/>

	<pin index="1323" name="CLK0_GTH07N" loc ="E7"/>
	<pin index="1324" name="CLK0_GTH07P" loc ="E8"/>

	<!-- PLL clocks -->
	<pin index="1325" name="CLK2_PLLOUT1_N" iostandard="LVDS" loc ="BC37"/>
	<pin index="1326" name="CLK2_PLLOUT1_P" iostandard="LVDS" loc ="BB37"/>

	<pin index="1327" name="CLK3_PLLOUT1_N" iostandard="LVDS" loc ="BB32"/>
	<pin index="1328" name="CLK3_PLLOUT1_P" iostandard="LVDS" loc ="BA32"/>

	<pin index="1329" name="CLK4_PLLOUT1_N" iostandard="LVDS" loc ="F49"/>
	<pin index="1330" name="CLK4_PLLOUT1_P" iostandard="LVDS" loc ="G49"/>

	<pin index="1331" name="CLK5_PLLOUT1_N" iostandard="LVDS" loc ="AL48"/>
	<pin index="1332" name="CLK5_PLLOUT1_P" iostandard="LVDS" loc ="AL47"/>

	<pin index="1333" name="CLK6_PLLOUT1_N" iostandard="LVDS" loc ="C34"/>
	<pin index="1334" name="CLK6_PLLOUT1_P" iostandard="LVDS" loc ="C33"/>

</pins>
</part_info>
