module register_file (
    input  logic        clk,
    input  logic        RUWr,              
    input  logic [4:0]  rs1,               
    input  logic [4:0]  rs2,               
    input  logic [4:0]  rd,                
    input  logic [31:0] data_in,           
    output logic [31:0] data_out1,        
    output logic [31:0] data_out2         
);

    
    logic [31:0] regs [31:0];

    
    assign data_out1 = (rs1 == 5'd0) ? 32'd0 : regs[rs1];
    assign data_out2 = (rs2 == 5'd0) ? 32'd0 : regs[rs2];

    always_ff @(posedge clk) begin
        if (RUWr && (rd != 5'd0)) begin
            regs[rd] <= data_in;
        end
    end

endmodule
