[verilog]
include_paths = ["src"]

[option]
linter = true