

================================================================
== Vitis HLS Report for 'p_sum'
================================================================
* Date:           Tue Feb  8 15:34:29 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.864 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 
2 --> 3 
3 --> 4 
4 --> 5 8 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 18 
13 --> 14 
14 --> 15 16 
15 --> 16 
16 --> 17 18 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.43>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%diff_p_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %diff_p"   --->   Operation 19 'read' 'diff_p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read24"   --->   Operation 20 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_12 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read13"   --->   Operation 21 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%agg_result_num2_3_loc = alloca i64 1"   --->   Operation 22 'alloca' 'agg_result_num2_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%agg_result_num16_3_loc = alloca i64 1"   --->   Operation 23 'alloca' 'agg_result_num16_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%agg_result_num_4_loc = alloca i64 1"   --->   Operation 24 'alloca' 'agg_result_num_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%agg_result_num2_0_loc = alloca i64 1"   --->   Operation 25 'alloca' 'agg_result_num2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%agg_result_num16_0_loc = alloca i64 1"   --->   Operation 26 'alloca' 'agg_result_num16_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%agg_result_num_1_loc = alloca i64 1"   --->   Operation 27 'alloca' 'agg_result_num_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%idx_tmp_loc = alloca i64 1"   --->   Operation 28 'alloca' 'idx_tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = trunc i128 %p_read"   --->   Operation 29 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_83 = trunc i2 %diff_p_read"   --->   Operation 30 'trunc' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%c_p = trunc i128 %p_read_12" [../src/ban.cpp:111]   --->   Operation 31 'trunc' 'c_p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln111_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_12, i32 32, i32 63" [../src/ban.cpp:111]   --->   Operation 32 'partselect' 'trunc_ln111_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%bitcast_ln111 = bitcast i32 %trunc_ln111_4" [../src/ban.cpp:111]   --->   Operation 33 'bitcast' 'bitcast_ln111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln111_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_12, i32 64, i32 95" [../src/ban.cpp:111]   --->   Operation 34 'partselect' 'trunc_ln111_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln111_3 = bitcast i32 %trunc_ln111_5" [../src/ban.cpp:111]   --->   Operation 35 'bitcast' 'bitcast_ln111_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln111_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_12, i32 96, i32 127" [../src/ban.cpp:111]   --->   Operation 36 'partselect' 'trunc_ln111_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln111_4 = bitcast i32 %trunc_ln111_6" [../src/ban.cpp:111]   --->   Operation 37 'bitcast' 'bitcast_ln111_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.44ns)   --->   "%icmp_ln77 = icmp_eq  i2 %diff_p_read, i2 0" [../src/ban.cpp:77]   --->   Operation 38 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%br_ln116 = br i1 %icmp_ln77, void %._crit_edge, void" [../src/ban.cpp:116]   --->   Operation 39 'br' 'br_ln116' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63" [../src/ban.cpp:117]   --->   Operation 40 'partselect' 'trunc_ln' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln117 = bitcast i32 %trunc_ln" [../src/ban.cpp:117]   --->   Operation 41 'bitcast' 'bitcast_ln117' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 42 [4/4] (6.43ns)   --->   "%tmp_229 = fadd i32 %bitcast_ln111, i32 %bitcast_ln117" [../src/ban.cpp:117]   --->   Operation 42 'fadd' 'tmp_229' <Predicate = (icmp_ln77)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.43>
ST_2 : Operation 43 [3/4] (6.43ns)   --->   "%tmp_229 = fadd i32 %bitcast_ln111, i32 %bitcast_ln117" [../src/ban.cpp:117]   --->   Operation 43 'fadd' 'tmp_229' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 44 [2/4] (6.43ns)   --->   "%tmp_229 = fadd i32 %bitcast_ln111, i32 %bitcast_ln117" [../src/ban.cpp:117]   --->   Operation 44 'fadd' 'tmp_229' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.86>
ST_4 : Operation 45 [1/4] (6.43ns)   --->   "%tmp_229 = fadd i32 %bitcast_ln111, i32 %bitcast_ln117" [../src/ban.cpp:117]   --->   Operation 45 'fadd' 'tmp_229' <Predicate = (icmp_ln77)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.42ns)   --->   "%br_ln119 = br void %._crit_edge" [../src/ban.cpp:119]   --->   Operation 46 'br' 'br_ln119' <Predicate = (icmp_ln77)> <Delay = 0.42>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%agg_result_num_0 = phi i32 %tmp_229, void, i32 %bitcast_ln111, void"   --->   Operation 47 'phi' 'agg_result_num_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %diff_p_read, i32 1" [../src/ban.cpp:116]   --->   Operation 48 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.42ns)   --->   "%br_ln116 = br i1 %tmp, void, void %._crit_edge1" [../src/ban.cpp:116]   --->   Operation 49 'br' 'br_ln116' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 50 [1/1] (0.28ns)   --->   "%xor_ln117 = xor i1 %empty_83, i1 1" [../src/ban.cpp:117]   --->   Operation 50 'xor' 'xor_ln117' <Predicate = (!tmp)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %xor_ln117, i5 0" [../src/ban.cpp:117]   --->   Operation 51 'bitconcatenate' 'shl_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i6 %shl_ln" [../src/ban.cpp:117]   --->   Operation 52 'zext' 'zext_ln117' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.77ns)   --->   "%add_ln117 = add i7 %zext_ln117, i7 32" [../src/ban.cpp:117]   --->   Operation 53 'add' 'add_ln117' <Predicate = (!tmp)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln117)   --->   "%zext_ln117_8 = zext i7 %add_ln117" [../src/ban.cpp:117]   --->   Operation 54 'zext' 'zext_ln117_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117)   --->   "%zext_ln117_12 = zext i7 %add_ln117" [../src/ban.cpp:117]   --->   Operation 55 'zext' 'zext_ln117_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117)   --->   "%or_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i1.i5, i1 1, i1 %xor_ln117, i5 0" [../src/ban.cpp:117]   --->   Operation 56 'bitconcatenate' 'or_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117)   --->   "%zext_ln117_13 = zext i7 %or_ln" [../src/ban.cpp:117]   --->   Operation 57 'zext' 'zext_ln117_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117)   --->   "%shl_ln117 = shl i97 1, i97 %zext_ln117_13" [../src/ban.cpp:117]   --->   Operation 58 'shl' 'shl_ln117' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117)   --->   "%trunc_ln117 = trunc i97 %shl_ln117" [../src/ban.cpp:117]   --->   Operation 59 'trunc' 'trunc_ln117' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117)   --->   "%shl_ln117_7 = shl i65 1, i65 %zext_ln117_12" [../src/ban.cpp:117]   --->   Operation 60 'shl' 'shl_ln117_7' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117)   --->   "%zext_ln117_14 = zext i65 %shl_ln117_7" [../src/ban.cpp:117]   --->   Operation 61 'zext' 'zext_ln117_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.33ns) (out node of the LUT)   --->   "%sub_ln117 = sub i96 %trunc_ln117, i96 %zext_ln117_14" [../src/ban.cpp:117]   --->   Operation 62 'sub' 'sub_ln117' <Predicate = (!tmp)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln117)   --->   "%and_ln117 = and i96 %sub_ln117, i96 %empty" [../src/ban.cpp:117]   --->   Operation 63 'and' 'and_ln117' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln117)   --->   "%zext_ln117_15 = zext i96 %and_ln117" [../src/ban.cpp:117]   --->   Operation 64 'zext' 'zext_ln117_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.51ns) (out node of the LUT)   --->   "%lshr_ln117 = lshr i128 %zext_ln117_15, i128 %zext_ln117_8" [../src/ban.cpp:117]   --->   Operation 65 'lshr' 'lshr_ln117' <Predicate = (!tmp)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln117_5 = trunc i128 %lshr_ln117" [../src/ban.cpp:117]   --->   Operation 66 'trunc' 'trunc_ln117_5' <Predicate = (!tmp)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln117_3 = bitcast i32 %trunc_ln117_5" [../src/ban.cpp:117]   --->   Operation 67 'bitcast' 'bitcast_ln117_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [4/4] (6.43ns)   --->   "%tmp_230 = fadd i32 %bitcast_ln111_3, i32 %bitcast_ln117_3" [../src/ban.cpp:117]   --->   Operation 68 'fadd' 'tmp_230' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 69 [3/4] (6.43ns)   --->   "%tmp_230 = fadd i32 %bitcast_ln111_3, i32 %bitcast_ln117_3" [../src/ban.cpp:117]   --->   Operation 69 'fadd' 'tmp_230' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 70 [2/4] (6.43ns)   --->   "%tmp_230 = fadd i32 %bitcast_ln111_3, i32 %bitcast_ln117_3" [../src/ban.cpp:117]   --->   Operation 70 'fadd' 'tmp_230' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 71 [1/4] (6.43ns)   --->   "%tmp_230 = fadd i32 %bitcast_ln111_3, i32 %bitcast_ln117_3" [../src/ban.cpp:117]   --->   Operation 71 'fadd' 'tmp_230' <Predicate = (!tmp)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.42ns)   --->   "%br_ln119 = br void %._crit_edge1" [../src/ban.cpp:119]   --->   Operation 72 'br' 'br_ln119' <Predicate = (!tmp)> <Delay = 0.42>
ST_8 : Operation 73 [1/1] (0.54ns)   --->   "%sub_ln117_2 = sub i2 2, i2 %diff_p_read" [../src/ban.cpp:117]   --->   Operation 73 'sub' 'sub_ln117_2' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln117_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %sub_ln117_2, i5 0" [../src/ban.cpp:117]   --->   Operation 74 'bitconcatenate' 'shl_ln117_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.77ns)   --->   "%add_ln117_5 = add i7 %shl_ln117_s, i7 32" [../src/ban.cpp:117]   --->   Operation 75 'add' 'add_ln117_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.77ns)   --->   "%add_ln117_6 = add i7 %shl_ln117_s, i7 63" [../src/ban.cpp:117]   --->   Operation 76 'add' 'add_ln117_6' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln117_3)   --->   "%zext_ln117_11 = zext i7 %add_ln117_5" [../src/ban.cpp:117]   --->   Operation 77 'zext' 'zext_ln117_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117_3)   --->   "%zext_ln117_16 = zext i7 %add_ln117_5" [../src/ban.cpp:117]   --->   Operation 78 'zext' 'zext_ln117_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln117_17 = zext i7 %add_ln117_6" [../src/ban.cpp:117]   --->   Operation 79 'zext' 'zext_ln117_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.77ns)   --->   "%add_ln117_7 = add i8 %zext_ln117_17, i8 1" [../src/ban.cpp:117]   --->   Operation 80 'add' 'add_ln117_7' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117_3)   --->   "%zext_ln117_18 = zext i8 %add_ln117_7" [../src/ban.cpp:117]   --->   Operation 81 'zext' 'zext_ln117_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117_3)   --->   "%shl_ln117_8 = shl i128 1, i128 %zext_ln117_18" [../src/ban.cpp:117]   --->   Operation 82 'shl' 'shl_ln117_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117_3)   --->   "%tmp_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln117_7, i32 7" [../src/ban.cpp:117]   --->   Operation 83 'bitselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117_3)   --->   "%select_ln117 = select i1 %tmp_242, i128 0, i128 %shl_ln117_8" [../src/ban.cpp:117]   --->   Operation 84 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117_3)   --->   "%shl_ln117_9 = shl i97 1, i97 %zext_ln117_16" [../src/ban.cpp:117]   --->   Operation 85 'shl' 'shl_ln117_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117_3)   --->   "%zext_ln117_19 = zext i97 %shl_ln117_9" [../src/ban.cpp:117]   --->   Operation 86 'zext' 'zext_ln117_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (1.57ns) (out node of the LUT)   --->   "%sub_ln117_3 = sub i128 %select_ln117, i128 %zext_ln117_19" [../src/ban.cpp:117]   --->   Operation 87 'sub' 'sub_ln117_3' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln117_3)   --->   "%and_ln117_3 = and i128 %sub_ln117_3, i128 %p_read" [../src/ban.cpp:117]   --->   Operation 88 'and' 'and_ln117_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (1.51ns) (out node of the LUT)   --->   "%lshr_ln117_3 = lshr i128 %and_ln117_3, i128 %zext_ln117_11" [../src/ban.cpp:117]   --->   Operation 89 'lshr' 'lshr_ln117_3' <Predicate = true> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln117_6 = trunc i128 %lshr_ln117_3" [../src/ban.cpp:117]   --->   Operation 90 'trunc' 'trunc_ln117_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [2/2] (2.78ns)   --->   "%tmp_232 = fcmp_oeq  i32 %agg_result_num_0, i32 0" [../src/ban.cpp:77]   --->   Operation 91 'fcmp' 'tmp_232' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%agg_result_num16_6 = phi i32 %tmp_230, void, i32 %bitcast_ln111_3, void %._crit_edge"   --->   Operation 92 'phi' 'agg_result_num16_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln117_4 = bitcast i32 %trunc_ln117_6" [../src/ban.cpp:117]   --->   Operation 93 'bitcast' 'bitcast_ln117_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [4/4] (6.43ns)   --->   "%tmp_231 = fadd i32 %bitcast_ln111_4, i32 %bitcast_ln117_4" [../src/ban.cpp:117]   --->   Operation 94 'fadd' 'tmp_231' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %agg_result_num_0" [../src/ban.cpp:77]   --->   Operation 95 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 96 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %bitcast_ln77" [../src/ban.cpp:77]   --->   Operation 97 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.84ns)   --->   "%icmp_ln77_11 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban.cpp:77]   --->   Operation 98 'icmp' 'icmp_ln77_11' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (1.05ns)   --->   "%icmp_ln77_12 = icmp_eq  i23 %trunc_ln77, i23 0" [../src/ban.cpp:77]   --->   Operation 99 'icmp' 'icmp_ln77_12' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_4)   --->   "%or_ln77 = or i1 %icmp_ln77_12, i1 %icmp_ln77_11" [../src/ban.cpp:77]   --->   Operation 100 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/2] (2.78ns)   --->   "%tmp_232 = fcmp_oeq  i32 %agg_result_num_0, i32 0" [../src/ban.cpp:77]   --->   Operation 101 'fcmp' 'tmp_232' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_4)   --->   "%and_ln77 = and i1 %or_ln77, i1 %tmp_232" [../src/ban.cpp:77]   --->   Operation 102 'and' 'and_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77_4 = and i1 %and_ln77, i1 %icmp_ln77" [../src/ban.cpp:77]   --->   Operation 103 'and' 'and_ln77_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 104 [3/4] (6.43ns)   --->   "%tmp_231 = fadd i32 %bitcast_ln111_4, i32 %bitcast_ln117_4" [../src/ban.cpp:117]   --->   Operation 104 'fadd' 'tmp_231' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 105 [2/4] (6.43ns)   --->   "%tmp_231 = fadd i32 %bitcast_ln111_4, i32 %bitcast_ln117_4" [../src/ban.cpp:117]   --->   Operation 105 'fadd' 'tmp_231' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 106 [1/4] (6.43ns)   --->   "%tmp_231 = fadd i32 %bitcast_ln111_4, i32 %bitcast_ln117_4" [../src/ban.cpp:117]   --->   Operation 106 'fadd' 'tmp_231' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [1/1] (0.47ns)   --->   "%br_ln122 = br i1 %and_ln77_4, void %.thread6, void %.preheader.preheader" [../src/ban.cpp:122]   --->   Operation 107 'br' 'br_ln122' <Predicate = true> <Delay = 0.47>
ST_12 : Operation 108 [2/2] (0.00ns)   --->   "%call_ln117 = call void @_sum_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_num_0, i32 %agg_result_num16_6, i32 %tmp_231, i32 %idx_tmp_loc" [../src/ban.cpp:117]   --->   Operation 108 'call' 'call_ln117' <Predicate = (and_ln77_4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.44>
ST_13 : Operation 109 [1/2] (0.44ns)   --->   "%call_ln117 = call void @_sum_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_num_0, i32 %agg_result_num16_6, i32 %tmp_231, i32 %idx_tmp_loc" [../src/ban.cpp:117]   --->   Operation 109 'call' 'call_ln117' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 1.41>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%idx_tmp_loc_load = load i32 %idx_tmp_loc"   --->   Operation 110 'load' 'idx_tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%empty_84 = trunc i32 %idx_tmp_loc_load"   --->   Operation 111 'trunc' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.99ns)   --->   "%icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 112 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 113 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i, void %.lr.ph7.i" [../src/ban.cpp:92]   --->   Operation 113 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_14 : Operation 114 [1/1] (0.28ns)   --->   "%xor_ln92 = xor i2 %empty_84, i2 3" [../src/ban.cpp:92]   --->   Operation 114 'xor' 'xor_ln92' <Predicate = (icmp_ln92)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 115 [2/2] (0.42ns)   --->   "%call_ln117 = call void @_sum_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_num_0, i32 %agg_result_num16_6, i32 %tmp_231, i2 %empty_84, i2 %xor_ln92, i32 %agg_result_num_1_loc, i32 %agg_result_num16_0_loc, i32 %agg_result_num2_0_loc" [../src/ban.cpp:117]   --->   Operation 115 'call' 'call_ln117' <Predicate = (icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.44>
ST_15 : Operation 116 [1/2] (0.44ns)   --->   "%call_ln117 = call void @_sum_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_num_0, i32 %agg_result_num16_6, i32 %tmp_231, i2 %empty_84, i2 %xor_ln92, i32 %agg_result_num_1_loc, i32 %agg_result_num16_0_loc, i32 %agg_result_num2_0_loc" [../src/ban.cpp:117]   --->   Operation 116 'call' 'call_ln117' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 3.20>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "%agg_result_num_1_loc_load = load i32 %agg_result_num_1_loc"   --->   Operation 117 'load' 'agg_result_num_1_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%agg_result_num16_0_loc_load = load i32 %agg_result_num16_0_loc"   --->   Operation 118 'load' 'agg_result_num16_0_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%agg_result_num2_0_loc_load = load i32 %agg_result_num2_0_loc"   --->   Operation 119 'load' 'agg_result_num2_0_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 120 [1/1] (0.54ns)   --->   "%sub_ln92 = sub i2 2, i2 %empty_84" [../src/ban.cpp:92]   --->   Operation 120 'sub' 'sub_ln92' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 121 [1/1] (0.54ns)   --->   "%base = add i2 %sub_ln92, i2 1" [../src/ban.cpp:97]   --->   Operation 121 'add' 'base' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp_244)   --->   "%xor_ln100 = xor i2 %sub_ln92, i2 2" [../src/ban.cpp:100]   --->   Operation 122 'xor' 'xor_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node tmp_244)   --->   "%sext_ln100 = sext i2 %xor_ln100" [../src/ban.cpp:100]   --->   Operation 123 'sext' 'sext_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_244 = add i32 %sext_ln100, i32 %c_p" [../src/ban.cpp:100]   --->   Operation 124 'add' 'tmp_244' <Predicate = (icmp_ln92)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 125 [1/1] (0.44ns)   --->   "%icmp_ln104 = icmp_eq  i2 %base, i2 3" [../src/ban.cpp:104]   --->   Operation 125 'icmp' 'icmp_ln104' <Predicate = (icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 126 [1/1] (0.47ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i, void %.thread6" [../src/ban.cpp:104]   --->   Operation 126 'br' 'br_ln104' <Predicate = (icmp_ln92)> <Delay = 0.47>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%agg_result_num_3 = phi i32 %agg_result_num_0, void %.preheader.preheader, i32 %agg_result_num_1_loc_load, void %.lr.ph7.i" [../src/ban.cpp:117]   --->   Operation 127 'phi' 'agg_result_num_3' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%agg_result_num16_2 = phi i32 %agg_result_num16_6, void %.preheader.preheader, i32 %agg_result_num16_0_loc_load, void %.lr.ph7.i" [../src/ban.cpp:117]   --->   Operation 128 'phi' 'agg_result_num16_2' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%agg_result_num2_2 = phi i32 %tmp_231, void %.preheader.preheader, i32 %agg_result_num2_0_loc_load, void %.lr.ph7.i"   --->   Operation 129 'phi' 'agg_result_num2_2' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%base_0_lcssa_i25 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i"   --->   Operation 130 'phi' 'base_0_lcssa_i25' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i2 %base_0_lcssa_i25" [../src/ban.cpp:104]   --->   Operation 131 'zext' 'zext_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (0.44ns)   --->   "%icmp_ln104_9 = icmp_ne  i2 %base_0_lcssa_i25, i2 3" [../src/ban.cpp:104]   --->   Operation 132 'icmp' 'icmp_ln104_9' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 133 [1/1] (0.54ns)   --->   "%add_ln104 = add i3 %zext_ln104, i3 1" [../src/ban.cpp:104]   --->   Operation 133 'add' 'add_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 134 [1/1] (0.20ns)   --->   "%select_ln104 = select i1 %icmp_ln104_9, i3 3, i3 %add_ln104" [../src/ban.cpp:104]   --->   Operation 134 'select' 'select_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 135 [2/2] (0.42ns)   --->   "%call_ln117 = call void @_sum_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_num_3, i32 %agg_result_num16_2, i32 %agg_result_num2_2, i2 %base_0_lcssa_i25, i3 %select_ln104, i32 %agg_result_num_4_loc, i32 %agg_result_num16_3_loc, i32 %agg_result_num2_3_loc" [../src/ban.cpp:117]   --->   Operation 135 'call' 'call_ln117' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 1.13>
ST_17 : Operation 136 [1/2] (1.13ns)   --->   "%call_ln117 = call void @_sum_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_num_3, i32 %agg_result_num16_2, i32 %agg_result_num2_2, i2 %base_0_lcssa_i25, i3 %select_ln104, i32 %agg_result_num_4_loc, i32 %agg_result_num16_3_loc, i32 %agg_result_num2_3_loc" [../src/ban.cpp:117]   --->   Operation 136 'call' 'call_ln117' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.47>
ST_18 : Operation 137 [1/1] (0.00ns)   --->   "%agg_result_p_0 = phi i32 0, void %.preheader.preheader, i32 %tmp_244, void %.lr.ph7.i"   --->   Operation 137 'phi' 'agg_result_p_0' <Predicate = (and_ln77_4 & !icmp_ln104) | (and_ln77_4 & !icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "%agg_result_num_4_loc_load = load i32 %agg_result_num_4_loc"   --->   Operation 138 'load' 'agg_result_num_4_loc_load' <Predicate = (and_ln77_4 & !icmp_ln104) | (and_ln77_4 & !icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%agg_result_num16_3_loc_load = load i32 %agg_result_num16_3_loc"   --->   Operation 139 'load' 'agg_result_num16_3_loc_load' <Predicate = (and_ln77_4 & !icmp_ln104) | (and_ln77_4 & !icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%agg_result_num2_3_loc_load = load i32 %agg_result_num2_3_loc"   --->   Operation 140 'load' 'agg_result_num2_3_loc_load' <Predicate = (and_ln77_4 & !icmp_ln104) | (and_ln77_4 & !icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.47ns)   --->   "%br_ln0 = br void %.thread6"   --->   Operation 141 'br' 'br_ln0' <Predicate = (and_ln77_4 & !icmp_ln104) | (and_ln77_4 & !icmp_ln92)> <Delay = 0.47>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "%this_num_0_write_assign = phi i32 %agg_result_num_4_loc_load, void %.lr.ph.i, i32 %agg_result_num_1_loc_load, void %.lr.ph7.i, i32 %agg_result_num_0, void %._crit_edge1" [../src/ban.cpp:117]   --->   Operation 142 'phi' 'this_num_0_write_assign' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "%this_num_1_write_assign = phi i32 %agg_result_num16_3_loc_load, void %.lr.ph.i, i32 %agg_result_num16_0_loc_load, void %.lr.ph7.i, i32 %agg_result_num16_6, void %._crit_edge1" [../src/ban.cpp:117]   --->   Operation 143 'phi' 'this_num_1_write_assign' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 144 [1/1] (0.00ns)   --->   "%this_num_2_write_assign = phi i32 %agg_result_num2_3_loc_load, void %.lr.ph.i, i32 %agg_result_num2_0_loc_load, void %.lr.ph7.i, i32 %tmp_231, void %._crit_edge1"   --->   Operation 144 'phi' 'this_num_2_write_assign' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 145 [1/1] (0.00ns)   --->   "%this_p_write_assign = phi i32 %agg_result_p_0, void %.lr.ph.i, i32 %tmp_244, void %.lr.ph7.i, i32 %c_p, void %._crit_edge1"   --->   Operation 145 'phi' 'this_p_write_assign' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 146 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %this_p_write_assign" [../src/ban.cpp:125]   --->   Operation 146 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %this_num_0_write_assign" [../src/ban.cpp:125]   --->   Operation 147 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %this_num_1_write_assign" [../src/ban.cpp:125]   --->   Operation 148 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %this_num_2_write_assign" [../src/ban.cpp:125]   --->   Operation 149 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%ret_ln125 = ret i128 %mrv_3" [../src/ban.cpp:125]   --->   Operation 150 'ret' 'ret_ln125' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.44ns
The critical path consists of the following:
	wire read operation ('p_read') on port 'p_read24' [5]  (0 ns)
	'fadd' operation ('tmp', ../src/ban.cpp:117) [28]  (6.44 ns)

 <State 2>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [28]  (6.44 ns)

 <State 3>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [28]  (6.44 ns)

 <State 4>: 6.86ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [28]  (6.44 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('bitcast_ln111', ../src/ban.cpp:111) ('tmp', ../src/ban.cpp:117) [31]  (0.427 ns)
	'phi' operation ('tmp') with incoming values : ('bitcast_ln111', ../src/ban.cpp:111) ('tmp', ../src/ban.cpp:117) [31]  (0 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [53]  (6.44 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [53]  (6.44 ns)

 <State 7>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [53]  (6.44 ns)

 <State 8>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [53]  (6.44 ns)

 <State 9>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [76]  (6.44 ns)

 <State 10>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [76]  (6.44 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [76]  (6.44 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [76]  (6.44 ns)
	'call' operation ('call_ln117', ../src/ban.cpp:117) to '_sum_Pipeline_VITIS_LOOP_84_1' [88]  (0 ns)

 <State 13>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln117', ../src/ban.cpp:117) to '_sum_Pipeline_VITIS_LOOP_84_1' [88]  (0.446 ns)

 <State 14>: 1.42ns
The critical path consists of the following:
	'load' operation ('idx_tmp_loc_load') on local variable 'idx_tmp_loc' [89]  (0 ns)
	'icmp' operation ('icmp_ln92', ../src/ban.cpp:92) [91]  (0.991 ns)
	multiplexor before 'phi' operation ('agg_result_num_3', ../src/ban.cpp:117) with incoming values : ('bitcast_ln111', ../src/ban.cpp:111) ('tmp', ../src/ban.cpp:117) ('agg_result_num_1_loc_load') [107]  (0.427 ns)

 <State 15>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln117', ../src/ban.cpp:117) to '_sum_Pipeline_VITIS_LOOP_92_2' [95]  (0.446 ns)

 <State 16>: 3.2ns
The critical path consists of the following:
	'sub' operation ('sub_ln92', ../src/ban.cpp:92) [99]  (0.548 ns)
	'add' operation ('base', ../src/ban.cpp:97) [100]  (0.548 ns)
	'icmp' operation ('icmp_ln104', ../src/ban.cpp:104) [104]  (0.446 ns)
	multiplexor before 'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [111]  (0.476 ns)
	'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [111]  (0 ns)
	'add' operation ('add_ln104', ../src/ban.cpp:104) [114]  (0.548 ns)
	'select' operation ('select_ln104', ../src/ban.cpp:104) [115]  (0.208 ns)
	'call' operation ('call_ln117', ../src/ban.cpp:117) to '_sum_Pipeline_VITIS_LOOP_104_3' [116]  (0.427 ns)

 <State 17>: 1.13ns
The critical path consists of the following:
	'call' operation ('call_ln117', ../src/ban.cpp:117) to '_sum_Pipeline_VITIS_LOOP_104_3' [116]  (1.13 ns)

 <State 18>: 0.476ns
The critical path consists of the following:
	'load' operation ('agg_result_num_4_loc_load') on local variable 'agg_result_num_4_loc' [117]  (0 ns)
	multiplexor before 'phi' operation ('this.num[0]', ../src/ban.cpp:117) with incoming values : ('bitcast_ln111', ../src/ban.cpp:111) ('tmp', ../src/ban.cpp:117) ('agg_result_num_1_loc_load') ('agg_result_num_4_loc_load') [122]  (0.476 ns)
	'phi' operation ('this.num[0]', ../src/ban.cpp:117) with incoming values : ('bitcast_ln111', ../src/ban.cpp:111) ('tmp', ../src/ban.cpp:117) ('agg_result_num_1_loc_load') ('agg_result_num_4_loc_load') [122]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
