mkdir -p /project/fun/featherweight-ip/fwrisc-trunk2/verilog/synth/fwrisc_mul_fast/cache/openlane
make -C /project/fun/featherweight-ip/fwrisc-trunk2/verilog/synth/fwrisc_mul_fast/cache/openlane -f /project/fun/featherweight-ip/fwrisc-trunk2/verilog/synth/fwrisc_mul_fast/mkdv.mk \
	MKDV_RUNDIR=/project/fun/featherweight-ip/fwrisc-trunk2/verilog/synth/fwrisc_mul_fast/rundir \
	MKDV_CACHEDIR=/project/fun/featherweight-ip/fwrisc-trunk2/verilog/synth/fwrisc_mul_fast/cache/openlane \
	build-openlane || (echo "FAIL: exit status $?" > status.txt; exit 1)
make[1]: Entering directory '/project/fun/featherweight-ip/fwrisc-trunk2/verilog/synth/fwrisc_mul_fast/cache/openlane'
make[1]: Nothing to be done for 'build-openlane'.
make[1]: Leaving directory '/project/fun/featherweight-ip/fwrisc-trunk2/verilog/synth/fwrisc_mul_fast/cache/openlane'
INCFILES: /project/fun/featherweight-ip/fwrisc-trunk2/packages/mkdv/src/mkdv/share/mkfiles/mkdv_ncsim.mk /project/fun/featherweight-ip/fwrisc-trunk2/packages/mkdv/src/mkdv/share/mkfiles/mkdv_icestorm.mk /project/fun/featherweight-ip/fwrisc-trunk2/packages/mkdv/src/mkdv/share/mkfiles/mkdv_vcs.mk /project/fun/featherweight-ip/fwrisc-trunk2/packages/mkdv/src/mkdv/share/mkfiles/mkdv_icarus.mk /project/fun/featherweight-ip/fwrisc-trunk2/packages/mkdv/src/mkdv/share/mkfiles/mkdv_cocotb.mk /project/fun/featherweight-ip/fwrisc-trunk2/packages/mkdv/src/mkdv/share/mkfiles/mkdv_vlsim.mk /project/fun/featherweight-ip/fwrisc-trunk2/packages/mkdv/src/mkdv/share/mkfiles/mkdv_openlane.mk /project/fun/featherweight-ip/fwrisc-trunk2/packages/mkdv/src/mkdv/share/mkfiles/mkdv_questa.mk /project/fun/featherweight-ip/fwrisc-trunk2/packages/mkdv/src/mkdv/share/mkfiles/mkdv_quartus.mk /project/fun/featherweight-ip/fwrisc-trunk2/packages/mkdv/src/mkdv/share/mkfiles/mkdv_sby.mk /project/fun/featherweight-ip/fwrisc-trunk2/packages/mkdv/src/mkdv/share/mkfiles/mkdv_pybfms.mk sby questa icestorm vlsim quartus openlane icarus questa icestorm quartus openlane cocotb pybfms
make[1]: Entering directory '/project/fun/featherweight-ip/fwrisc-trunk2/verilog/synth/fwrisc_mul_fast/rundir'
mkdir -p `dirname /project/fun/featherweight-ip/fwrisc-trunk2/verilog/synth/fwrisc_mul_fast/rundir/fwrisc_mul_fast/config.tcl`
cp /project/fun/featherweight-ip/fwrisc-trunk2/verilog/synth/fwrisc_mul_fast//config.tcl /project/fun/featherweight-ip/fwrisc-trunk2/verilog/synth/fwrisc_mul_fast/rundir/fwrisc_mul_fast/config.tcl
docker run -it -v /project/fun/openlane/openlane-mpw-one-b:/openLANE_flow \
	-v /project/fun/openlane/pdk_root-mpw-one-b:/project/fun/openlane/pdk_root-mpw-one-b \
	-v /project/fun/featherweight-ip/fwrisc-trunk2/verilog/synth/fwrisc_mul_fast/rundir:/mkdv_rundir \
	-v /project/fun/featherweight-ip/fwrisc-trunk2/packages/fwprotocol-defs/verilog/:/project/fun/featherweight-ip/fwrisc-trunk2/packages/fwprotocol-defs/verilog/ -v /project/fun/featherweight-ip/fwrisc-trunk2/packages/mkdv/src/mkdv/share/mkfiles/../:/project/fun/featherweight-ip/fwrisc-trunk2/packages/mkdv/src/mkdv/share/mkfiles/../ -v /project/fun/featherweight-ip/fwrisc-trunk2/verilog/:/project/fun/featherweight-ip/fwrisc-trunk2/verilog/ -v /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/:/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/ \
	-e PDK_ROOT=/project/fun/openlane/pdk_root-mpw-one-b \
	-e DESIGN_NAME=fwrisc_mul_fast \
	-e VERILOG_FILES="/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_decode.sv /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_c_decode.sv /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc.sv /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_rv32im.sv /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_regfile.sv /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_rv32i.sv /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_fetch.sv /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_exec.sv /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_rv32ic.sv /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_mul_div_shift.sv /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_rv32imc.sv /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_wb.sv /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_tracer.sv /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_rv32i_wb.sv /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_shift_fast.sv /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_mul_fast.sv /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_alu.sv /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_mem.sv" \
	-e VERILOG_INCLUDE_DIRS="/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl /project/fun/featherweight-ip/fwrisc-trunk2/packages/fwprotocol-defs/verilog/rtl /project/fun/featherweight-ip/fwrisc-trunk2/packages/mkdv/src/mkdv/share/mkfiles/../include" \
	-e SYNTH_DEFINES="" \
	 \
	openlane:rc6 sh -c "cd /mkdv_rundir && pwd && ls && flow.tcl -design ./fwrisc_mul_fast -save_path . -save -tag fwrisc_mul_fast -overwrite"
Emulate Docker CLI using podman. Create /etc/containers/nodocker to quiet msg.
/mkdv_rundir
fwrisc_mul_fast
[36m[INFO]: 
	___   ____   ___  ____   _       ____  ____     ___
	/   \ |    \ /  _]|    \ | |     /    ||    \   /  _]
	|     ||  o  )  [_ |  _  || |    |  o  ||  _  | /  [_
	|  O  ||   _/    _]|  |  || |___ |     ||  |  ||    _]
	|     ||  | |   [_ |  |  ||     ||  _  ||  |  ||   [_
	\___/ |__| |_____||__|__||_____||__|__||__|__||_____|

[37m
[36m[INFO]: Version: mpw-one-b[37m
[36m[INFO]: Running non-interactively[37m
[36m[INFO]: Using design configuration at /mkdv_rundir/fwrisc_mul_fast/config.tcl[37m
[36m[INFO]: Sourcing Configurations from /mkdv_rundir/fwrisc_mul_fast/config.tcl[37m
[36m[INFO]: PDKs root directory: /project/fun/openlane/pdk_root-mpw-one-b[37m
[36m[INFO]: PDK: sky130A[37m
[36m[INFO]: Setting PDKPATH to /project/fun/openlane/pdk_root-mpw-one-b/sky130A[37m
[36m[INFO]: Standard Cell Library: sky130_fd_sc_hd[37m
[36m[INFO]: Sourcing Configurations from /mkdv_rundir/fwrisc_mul_fast/config.tcl[37m
[36m[INFO]: Current run directory is /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast[37m
[36m[INFO]: Preparing LEF Files[37m
mergeLef.py : Merging LEFs
sky130_ef_sc_hd__fakediode_2.lef: SITEs matched found: 0
sky130_ef_sc_hd__fakediode_2.lef: MACROs matched found: 1
sky130_fd_sc_hd.lef: SITEs matched found: 0
sky130_fd_sc_hd.lef: MACROs matched found: 437
mergeLef.py : Merging LEFs complete
[36m[INFO]: Trimming Liberty...[37m
[36m[INFO]: Preparation complete[37m
[36m[INFO]: Running Synthesis...[37m

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_decode.sv
Parsing SystemVerilog input from `/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_decode.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_decode'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_c_decode.sv
Parsing SystemVerilog input from `/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_c_decode.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_c_decode'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc.sv
Parsing SystemVerilog input from `/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_rv32im.sv
Parsing SystemVerilog input from `/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_rv32im.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_rv32im'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_regfile.sv
Parsing SystemVerilog input from `/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_regfile.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_regfile'.
/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_regfile.sv:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_rv32i.sv
Parsing SystemVerilog input from `/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_rv32i.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_rv32i'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_fetch.sv
Parsing SystemVerilog input from `/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_fetch.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_fetch'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_exec.sv
Parsing SystemVerilog input from `/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_exec.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_exec'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_rv32ic.sv
Parsing SystemVerilog input from `/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_rv32ic.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_rv32ic'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_mul_div_shift.sv
Parsing SystemVerilog input from `/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_mul_div_shift.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_mul_div_shift'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_rv32imc.sv
Parsing SystemVerilog input from `/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_rv32imc.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_rv32imc'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_wb.sv
Parsing SystemVerilog input from `/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_wb.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_wb'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_tracer.sv
Parsing SystemVerilog input from `/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_tracer.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_tracer'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_rv32i_wb.sv
Parsing SystemVerilog input from `/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_rv32i_wb.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_rv32i_wb'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_shift_fast.sv
Parsing SystemVerilog input from `/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_shift_fast.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_shift_fast'.
/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_shift_fast.sv:42: Warning: Identifier `\mul_tmp2' is implicitly declared.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_mul_fast.sv
Parsing SystemVerilog input from `/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_mul_fast.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_mul_fast'.
Warning: wire '\op_r' is assigned in a block at /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_mul_fast.sv:48.5-48.15.
/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_mul_fast.sv:48: Warning: Identifier `\op_r' is implicitly declared.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_alu.sv
Parsing SystemVerilog input from `/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_alu.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_alu'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_mem.sv
Parsing SystemVerilog input from `/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_mem.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_mem'.
Successfully finished Verilog frontend.

19. Generating Graphviz representation of design.
Writing dot description to `/mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/synthesis/hierarchy.dot'.
Dumping module fwrisc_mul_fast to page 1.

20. Executing HIERARCHY pass (managing design hierarchy).

20.1. Analyzing design hierarchy..
Top module:  \fwrisc_mul_fast

20.2. Analyzing design hierarchy..
Top module:  \fwrisc_mul_fast
Removing unused module `\fwrisc_mem'.
Removing unused module `\fwrisc_alu'.
Removing unused module `\fwrisc_shift_fast'.
Removing unused module `\fwrisc_rv32i_wb'.
Removing unused module `\fwrisc_wb'.
Removing unused module `\fwrisc_rv32imc'.
Removing unused module `\fwrisc_mul_div_shift'.
Removing unused module `\fwrisc_rv32ic'.
Removing unused module `\fwrisc_exec'.
Removing unused module `\fwrisc_fetch'.
Removing unused module `\fwrisc_rv32i'.
Removing unused module `\fwrisc_regfile'.
Removing unused module `\fwrisc_rv32im'.
Removing unused module `\fwrisc'.
Removing unused module `\fwrisc_c_decode'.
Removing unused module `\fwrisc_decode'.
Removed 16 unused modules.

21. Executing TRIBUF pass.

22. Executing SYNTH pass.

22.1. Executing HIERARCHY pass (managing design hierarchy).

22.1.1. Analyzing design hierarchy..
Top module:  \fwrisc_mul_fast

22.1.2. Analyzing design hierarchy..
Top module:  \fwrisc_mul_fast
Removed 0 unused modules.

22.2. Executing PROC pass (convert processes to netlists).

22.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

22.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_mul_fast.sv:42$513 in module fwrisc_mul_fast.
Removed a total of 0 dead cases.

22.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 2 assignments to connections.

22.2.4. Executing PROC_INIT pass (extract init attributes).

22.2.5. Executing PROC_ARST pass (detect async resets in processes).

22.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\fwrisc_mul_fast.$proc$/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_mul_fast.sv:40$518'.
Creating decoders for process `\fwrisc_mul_fast.$proc$/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_mul_fast.sv:39$517'.
Creating decoders for process `\fwrisc_mul_fast.$proc$/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_mul_fast.sv:42$513'.
     1/3: $0\out_valid[0:0]
     2/3: $0\op_r[0:0]
     3/3: $0\out[31:0]

22.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\fwrisc_mul_fast.\op_b' from process `\fwrisc_mul_fast.$proc$/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_mul_fast.sv:40$518'.
No latch inferred for signal `\fwrisc_mul_fast.\op_a' from process `\fwrisc_mul_fast.$proc$/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_mul_fast.sv:39$517'.

22.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\fwrisc_mul_fast.\out' using process `\fwrisc_mul_fast.$proc$/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_mul_fast.sv:42$513'.
  created $dff cell `$procdff$562' with positive edge clock.
Creating register for signal `\fwrisc_mul_fast.\out_valid' using process `\fwrisc_mul_fast.$proc$/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_mul_fast.sv:42$513'.
  created $dff cell `$procdff$563' with positive edge clock.
Creating register for signal `\fwrisc_mul_fast.\op_r' using process `\fwrisc_mul_fast.$proc$/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_mul_fast.sv:42$513'.
  created $dff cell `$procdff$564' with positive edge clock.

22.2.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `fwrisc_mul_fast.$proc$/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_mul_fast.sv:40$518'.
Removing empty process `fwrisc_mul_fast.$proc$/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_mul_fast.sv:39$517'.
Found and cleaned up 3 empty switches in `\fwrisc_mul_fast.$proc$/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_mul_fast.sv:42$513'.
Removing empty process `fwrisc_mul_fast.$proc$/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_mul_fast.sv:42$513'.
Cleaned up 3 empty switches.

22.3. Executing FLATTEN pass (flatten design).

22.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module fwrisc_mul_fast.
<suppressed ~1 debug messages>

22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fwrisc_mul_fast..
Removed 3 unused cells and 15 unused wires.
<suppressed ~5 debug messages>

22.6. Executing CHECK pass (checking for obvious problems).
checking module fwrisc_mul_fast..
found and reported 0 problems.

22.7. Executing OPT pass (performing simple optimizations).

22.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fwrisc_mul_fast.

22.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fwrisc_mul_fast'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

22.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fwrisc_mul_fast..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

22.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fwrisc_mul_fast.
Performed a total of 0 changes.

22.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fwrisc_mul_fast'.
Removed a total of 0 cells.

22.7.6. Executing OPT_DFF pass (perform DFF optimizations).

22.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fwrisc_mul_fast..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

22.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fwrisc_mul_fast.

22.7.9. Rerunning OPT passes. (Maybe there is more to do..)

22.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fwrisc_mul_fast..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

22.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fwrisc_mul_fast.
Performed a total of 0 changes.

22.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fwrisc_mul_fast'.
Removed a total of 0 cells.

22.7.13. Executing OPT_DFF pass (perform DFF optimizations).

22.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fwrisc_mul_fast..

22.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fwrisc_mul_fast.

22.7.16. Finished OPT passes. (There is nothing left to do.)

22.8. Executing FSM pass (extract and optimize FSM).

22.8.1. Executing FSM_DETECT pass (finding FSMs in design).

22.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

22.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

22.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fwrisc_mul_fast..

22.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

22.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

22.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

22.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

22.9. Executing OPT pass (performing simple optimizations).

22.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fwrisc_mul_fast.

22.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fwrisc_mul_fast'.
Removed a total of 0 cells.

22.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fwrisc_mul_fast..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

22.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fwrisc_mul_fast.
Performed a total of 0 changes.

22.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fwrisc_mul_fast'.
Removed a total of 0 cells.

22.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$563 ($dff) from module fwrisc_mul_fast (D = $procmux$542_Y, Q = \out_valid, rval = 1'0).
Adding SRST signal on $procdff$562 ($dff) from module fwrisc_mul_fast (D = $procmux$557_Y, Q = \out, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$566 ($sdff) from module fwrisc_mul_fast (D = $procmux$554_Y, Q = \out).

22.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fwrisc_mul_fast..
Removed 3 unused cells and 3 unused wires.
<suppressed ~4 debug messages>

22.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fwrisc_mul_fast.
<suppressed ~1 debug messages>

22.9.9. Rerunning OPT passes. (Maybe there is more to do..)

22.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fwrisc_mul_fast..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

22.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fwrisc_mul_fast.
Performed a total of 0 changes.

22.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fwrisc_mul_fast'.
Removed a total of 0 cells.

22.9.13. Executing OPT_DFF pass (perform DFF optimizations).

22.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fwrisc_mul_fast..

22.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fwrisc_mul_fast.

22.9.16. Finished OPT passes. (There is nothing left to do.)

22.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 4) from port B of cell fwrisc_mul_fast.$procmux$556_CMP1 ($eq).
Removed top 2 bits (of 4) from port B of cell fwrisc_mul_fast.$procmux$556_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell fwrisc_mul_fast.$procmux$555_CMP1 ($eq).
Removed top 1 bits (of 4) from port B of cell fwrisc_mul_fast.$procmux$555_CMP0 ($eq).
Removed top 1 bits (of 33) from port A of cell fwrisc_mul_fast.$mul$/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_mul_fast.sv:51$514 ($mul).
Removed top 1 bits (of 33) from port B of cell fwrisc_mul_fast.$mul$/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_mul_fast.sv:51$514 ($mul).

22.11. Executing PEEPOPT pass (run peephole optimizers).

22.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fwrisc_mul_fast..

22.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module fwrisc_mul_fast:
  creating $macc model for $mul$/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_mul_fast.sv:51$514 ($mul).
  creating $macc cell for $mul$/project/fun/featherweight-ip/fwrisc-trunk2/verilog/rtl/fwrisc_mul_fast.sv:51$514: $auto$alumacc.cc:365:replace_macc$572
  created 0 $alu and 1 $macc cells.

22.14. Executing SHARE pass (SAT-based resource sharing).

22.15. Executing OPT pass (performing simple optimizations).

22.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fwrisc_mul_fast.

22.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fwrisc_mul_fast'.
Removed a total of 0 cells.

22.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fwrisc_mul_fast..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

22.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fwrisc_mul_fast.
Performed a total of 0 changes.

22.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fwrisc_mul_fast'.
Removed a total of 0 cells.

22.15.6. Executing OPT_DFF pass (perform DFF optimizations).

22.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fwrisc_mul_fast..

22.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fwrisc_mul_fast.

22.15.9. Finished OPT passes. (There is nothing left to do.)

22.16. Executing MEMORY pass.

22.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

22.16.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

22.16.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fwrisc_mul_fast..

22.16.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

22.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fwrisc_mul_fast..

22.16.6. Executing MEMORY_COLLECT pass (generating $mem cells).

22.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fwrisc_mul_fast..

22.18. Executing OPT pass (performing simple optimizations).

22.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fwrisc_mul_fast.
<suppressed ~2 debug messages>

22.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fwrisc_mul_fast'.
Removed a total of 0 cells.

22.18.3. Executing OPT_DFF pass (perform DFF optimizations).

22.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fwrisc_mul_fast..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

22.18.5. Finished fast OPT passes.

22.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

22.20. Executing OPT pass (performing simple optimizations).

22.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fwrisc_mul_fast.

22.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fwrisc_mul_fast'.
Removed a total of 0 cells.

22.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fwrisc_mul_fast..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

22.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fwrisc_mul_fast.
Performed a total of 0 changes.

22.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fwrisc_mul_fast'.
Removed a total of 0 cells.

22.20.6. Executing OPT_SHARE pass.

22.20.7. Executing OPT_DFF pass (perform DFF optimizations).

22.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fwrisc_mul_fast..

22.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module fwrisc_mul_fast.

22.20.10. Finished OPT passes. (There is nothing left to do.)

22.21. Executing TECHMAP pass (map to technology primitives).

22.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

22.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using extmapper maccmap for cells of type $macc.
  add \in_a * \in_b (32x32 bits, unsigned)
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_fa\WIDTH=33 for cells of type $fa.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=33\B_WIDTH=33\Y_WIDTH=33 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_lcu\WIDTH=33 for cells of type $lcu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~598 debug messages>

22.22. Executing OPT pass (performing simple optimizations).

22.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fwrisc_mul_fast.
<suppressed ~2993 debug messages>

22.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fwrisc_mul_fast'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

22.22.3. Executing OPT_DFF pass (perform DFF optimizations).

22.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fwrisc_mul_fast..
Removed 123 unused cells and 356 unused wires.
<suppressed ~124 debug messages>

22.22.5. Finished fast OPT passes.

22.23. Executing ABC pass (technology mapping using ABC).

22.23.1. Extracting gate netlist of module `\fwrisc_mul_fast' to `<abc-temp-dir>/input.blif'..
Extracted 3269 gates and 3339 wires to a netlist network with 69 inputs and 33 outputs.

22.23.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

22.23.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      549
ABC RESULTS:            ANDNOT cells:      912
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:      111
ABC RESULTS:               NOR cells:      173
ABC RESULTS:               NOT cells:       62
ABC RESULTS:                OR cells:      231
ABC RESULTS:             ORNOT cells:      193
ABC RESULTS:              XNOR cells:      338
ABC RESULTS:               XOR cells:      754
ABC RESULTS:        internal signals:     3237
ABC RESULTS:           input signals:       69
ABC RESULTS:          output signals:       33
Removing temp directory.

22.24. Executing OPT pass (performing simple optimizations).

22.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fwrisc_mul_fast.

22.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fwrisc_mul_fast'.
Removed a total of 0 cells.

22.24.3. Executing OPT_DFF pass (perform DFF optimizations).

22.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fwrisc_mul_fast..
Removed 0 unused cells and 369 unused wires.
<suppressed ~1 debug messages>

22.24.5. Finished fast OPT passes.

22.25. Executing HIERARCHY pass (managing design hierarchy).

22.25.1. Analyzing design hierarchy..
Top module:  \fwrisc_mul_fast

22.25.2. Analyzing design hierarchy..
Top module:  \fwrisc_mul_fast
Removed 0 unused modules.

22.26. Printing statistics.

=== fwrisc_mul_fast ===

   Number of wires:               3334
   Number of wire bits:           3494
   Number of public wires:          10
   Number of public wire bits:     170
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3357
     $_ANDNOT_                     912
     $_AND_                        549
     $_MUX_                          1
     $_NAND_                       111
     $_NOR_                        173
     $_NOT_                         62
     $_ORNOT_                      193
     $_OR_                         231
     $_SDFFE_PP0P_                  32
     $_SDFF_PP0_                     1
     $_XNOR_                       338
     $_XOR_                        754

22.27. Executing CHECK pass (checking for obvious problems).
checking module fwrisc_mul_fast..
found and reported 0 problems.

23. Executing SHARE pass (SAT-based resource sharing).

24. Executing OPT pass (performing simple optimizations).

24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fwrisc_mul_fast.

24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fwrisc_mul_fast'.
Removed a total of 0 cells.

24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fwrisc_mul_fast..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fwrisc_mul_fast.
Performed a total of 0 changes.

24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fwrisc_mul_fast'.
Removed a total of 0 cells.

24.6. Executing OPT_DFF pass (perform DFF optimizations).

24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fwrisc_mul_fast..

24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fwrisc_mul_fast.

24.9. Finished OPT passes. (There is nothing left to do.)

25. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fwrisc_mul_fast..
Removed 0 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

26. Printing statistics.
mapping tbuf

=== fwrisc_mul_fast ===

   Number of wires:               3332
   Number of wire bits:           3428
   Number of public wires:           8
   Number of public wire bits:     104
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3357
     $_ANDNOT_                     912
     $_AND_                        549
     $_MUX_                          1
     $_NAND_                       111
     $_NOR_                        173
     $_NOT_                         62
     $_ORNOT_                      193
     $_OR_                         231
     $_SDFFE_PP0P_                  32
     $_SDFF_PP0_                     1
     $_XNOR_                       338
     $_XOR_                        754

27. Executing TECHMAP pass (map to technology primitives).

27.1. Executing Verilog-2005 frontend: /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

27.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

28. Executing SIMPLEMAP pass (map simple cells to gate primitives).

29. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_4 (noninv, pins=3, area=23.77) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_4 (noninv, pins=4, area=28.78) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_4 (noninv, pins=4, area=30.03) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_4 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_4 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_4 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

29.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\fwrisc_mul_fast':
  mapped 33 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_4 cells.

30. Printing statistics.
[INFO]: ABC: WireLoad : S_2

=== fwrisc_mul_fast ===

   Number of wires:               3397
   Number of wire bits:           3493
   Number of public wires:           8
   Number of public wire bits:     104
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3422
     $_ANDNOT_                     912
     $_AND_                        549
     $_MUX_                         66
     $_NAND_                       111
     $_NOR_                        173
     $_NOT_                         62
     $_ORNOT_                      193
     $_OR_                         231
     $_XNOR_                       338
     $_XOR_                        754
     sky130_fd_sc_hd__dfxtp_4       33

31. Executing ABC pass (technology mapping using ABC).

31.1. Extracting gate netlist of module `\fwrisc_mul_fast' to `/tmp/yosys-abc-xNOz7a/input.blif'..
Extracted 3389 gates and 3492 wires to a netlist network with 102 inputs and 33 outputs.

31.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-xNOz7a/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-xNOz7a/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-xNOz7a/input.blif 
ABC: + read_lib -w /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.01 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/trimmed.lib" has 43 cells (6 skipped: 6 seq; 0 tri-state; 0 no func; 0 dont_use).  Time =     0.02 sec
ABC: Memory =    1.82 MB. Time =     0.02 sec
ABC: + read_constr -v /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/synthesis/yosys.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_8".
ABC: Setting output load to be 17.650000.
ABC: + read_constr /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/synthesis/yosys.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000 
ABC: + buffer -N 5 -S 1000.0 
ABC: Node 213 has dup fanin 208.
ABC: Node 213 has dup fanin 212.
ABC: Node 213 has dup fanin 208.
ABC: Node 213 has dup fanin 212.
ABC: Node 220 has dup fanin 213.
ABC: Node 220 has dup fanin 219.
ABC: Node 220 has dup fanin 213.
ABC: Node 220 has dup fanin 219.
ABC: Node 221 has dup fanin 207.
ABC: Node 221 has dup fanin 220.
ABC: Node 221 has dup fanin 207.
ABC: Node 221 has dup fanin 220.
ABC: Node 222 has dup fanin 216.
ABC: Node 222 has dup fanin 218.
ABC: Node 222 has dup fanin 216.
ABC: Node 222 has dup fanin 218.
ABC: Node 230 has dup fanin 222.
ABC: Node 230 has dup fanin 228.
ABC: Node 230 has dup fanin 222.
ABC: Node 230 has dup fanin 228.
ABC: Node 233 has dup fanin 221.
ABC: Node 233 has dup fanin 231.
ABC: Node 233 has dup fanin 221.
ABC: Node 233 has dup fanin 231.
ABC: Node 240 has dup fanin 235.
ABC: Node 240 has dup fanin 239.
ABC: Node 240 has dup fanin 235.
ABC: Node 240 has dup fanin 239.
ABC: Node 249 has dup fanin 244.
ABC: Node 249 has dup fanin 248.
ABC: Node 249 has dup fanin 244.
ABC: Node 249 has dup fanin 248.
ABC: Node 256 has dup fanin 249.
ABC: Node 256 has dup fanin 255.
ABC: Node 256 has dup fanin 249.
ABC: Node 256 has dup fanin 255.
ABC: Node 262 has dup fanin 257.
ABC: Node 262 has dup fanin 261.
ABC: Node 262 has dup fanin 257.
ABC: Node 262 has dup fanin 261.
ABC: Node 263 has dup fanin 256.
ABC: Node 263 has dup fanin 262.
ABC: Node 263 has dup fanin 256.
ABC: Node 263 has dup fanin 262.
ABC: Node 264 has dup fanin 243.
ABC: Node 264 has dup fanin 263.
ABC: Node 264 has dup fanin 243.
ABC: Node 264 has dup fanin 263.
ABC: Node 265 has dup fanin 252.
ABC: Node 265 has dup fanin 254.
ABC: Node 265 has dup fanin 252.
ABC: Node 265 has dup fanin 254.
ABC: Node 277 has dup fanin 272.
ABC: Node 277 has dup fanin 276.
ABC: Node 277 has dup fanin 272.
ABC: Node 277 has dup fanin 276.
ABC: Node 278 has dup fanin 265.
ABC: Node 278 has dup fanin 271.
ABC: Node 278 has dup fanin 265.
ABC: Node 278 has dup fanin 271.
ABC: Node 293 has dup fanin 288.
ABC: Node 293 has dup fanin 292.
ABC: Node 293 has dup fanin 288.
ABC: Node 293 has dup fanin 292.
ABC: Node 294 has dup fanin 287.
ABC: Node 294 has dup fanin 293.
ABC: Node 294 has dup fanin 287.
ABC: Node 294 has dup fanin 293.
ABC: Node 295 has dup fanin 286.
ABC: Node 295 has dup fanin 294.
ABC: Node 295 has dup fanin 286.
ABC: Node 295 has dup fanin 294.
ABC: Node 297 has dup fanin 283.
ABC: Node 297 has dup fanin 285.
ABC: Node 297 has dup fanin 283.
ABC: Node 297 has dup fanin 285.
ABC: Node 304 has dup fanin 296.
ABC: Node 304 has dup fanin 297.
ABC: Node 304 has dup fanin 296.
ABC: Node 304 has dup fanin 297.
ABC: Node 306 has dup fanin 295.
ABC: Node 306 has dup fanin 305.
ABC: Node 306 has dup fanin 295.
ABC: Node 306 has dup fanin 305.
ABC: Node 312 has dup fanin 307.
ABC: Node 312 has dup fanin 311.
ABC: Node 312 has dup fanin 307.
ABC: Node 312 has dup fanin 311.
ABC: Node 318 has dup fanin 313.
ABC: Node 318 has dup fanin 317.
ABC: Node 318 has dup fanin 313.
ABC: Node 318 has dup fanin 317.
ABC: Node 325 has dup fanin 318.
ABC: Node 325 has dup fanin 324.
ABC: Node 325 has dup fanin 318.
ABC: Node 325 has dup fanin 324.
ABC: Node 326 has dup fanin 312.
ABC: Node 326 has dup fanin 325.
ABC: Node 326 has dup fanin 312.
ABC: Node 326 has dup fanin 325.
ABC: Node 327 has dup fanin 306.
ABC: Node 327 has dup fanin 326.
ABC: Node 327 has dup fanin 306.
ABC: Node 327 has dup fanin 326.
ABC: Node 328 has dup fanin 280.
ABC: Node 328 has dup fanin 327.
ABC: Node 328 has dup fanin 280.
ABC: Node 328 has dup fanin 327.
ABC: Node 329 has dup fanin 303.
ABC: Node 329 has dup fanin 304.
ABC: Node 329 has dup fanin 303.
ABC: Node 329 has dup fanin 304.
ABC: Node 336 has dup fanin 300.
ABC: Node 336 has dup fanin 302.
ABC: Node 336 has dup fanin 300.
ABC: Node 336 has dup fanin 302.
ABC: Node 343 has dup fanin 335.
ABC: Node 343 has dup fanin 336.
ABC: Node 343 has dup fanin 335.
ABC: Node 343 has dup fanin 336.
ABC: Node 345 has dup fanin 329.
ABC: Node 345 has dup fanin 344.
ABC: Node 345 has dup fanin 329.
ABC: Node 345 has dup fanin 344.
ABC: Node 351 has dup fanin 346.
ABC: Node 351 has dup fanin 350.
ABC: Node 351 has dup fanin 346.
ABC: Node 351 has dup fanin 350.
ABC: Node 352 has dup fanin 321.
ABC: Node 352 has dup fanin 323.
ABC: Node 352 has dup fanin 321.
ABC: Node 352 has dup fanin 323.
ABC: Node 359 has dup fanin 352.
ABC: Node 359 has dup fanin 358.
ABC: Node 359 has dup fanin 352.
ABC: Node 359 has dup fanin 358.
ABC: Node 360 has dup fanin 351.
ABC: Node 360 has dup fanin 359.
ABC: Node 360 has dup fanin 351.
ABC: Node 360 has dup fanin 359.
ABC: Node 369 has dup fanin 364.
ABC: Node 369 has dup fanin 368.
ABC: Node 369 has dup fanin 364.
ABC: Node 369 has dup fanin 368.
ABC: Node 376 has dup fanin 363.
ABC: Node 376 has dup fanin 369.
ABC: Node 376 has dup fanin 363.
ABC: Node 376 has dup fanin 369.
ABC: Node 386 has dup fanin 381.
ABC: Node 386 has dup fanin 385.
ABC: Node 386 has dup fanin 381.
ABC: Node 386 has dup fanin 385.
ABC: Node 387 has dup fanin 380.
ABC: Node 387 has dup fanin 386.
ABC: Node 387 has dup fanin 380.
ABC: Node 387 has dup fanin 386.
ABC: Node 388 has dup fanin 379.
ABC: Node 388 has dup fanin 387.
ABC: Node 388 has dup fanin 379.
ABC: Node 388 has dup fanin 387.
ABC: Node 389 has dup fanin 378.
ABC: Node 389 has dup fanin 388.
ABC: Node 389 has dup fanin 378.
ABC: Node 389 has dup fanin 388.
ABC: Node 390 has dup fanin 377.
ABC: Node 390 has dup fanin 389.
ABC: Node 390 has dup fanin 377.
ABC: Node 390 has dup fanin 389.
ABC: Node 392 has dup fanin 375.
ABC: Node 392 has dup fanin 376.
ABC: Node 392 has dup fanin 375.
ABC: Node 392 has dup fanin 376.
ABC: Node 399 has dup fanin 372.
ABC: Node 399 has dup fanin 374.
ABC: Node 399 has dup fanin 372.
ABC: Node 399 has dup fanin 374.
ABC: Node 406 has dup fanin 398.
ABC: Node 406 has dup fanin 399.
ABC: Node 406 has dup fanin 398.
ABC: Node 406 has dup fanin 399.
ABC: Node 408 has dup fanin 391.
ABC: Node 408 has dup fanin 392.
ABC: Node 408 has dup fanin 391.
ABC: Node 408 has dup fanin 392.
ABC: Node 410 has dup fanin 390.
ABC: Node 410 has dup fanin 409.
ABC: Node 410 has dup fanin 390.
ABC: Node 410 has dup fanin 409.
ABC: Node 411 has dup fanin 232.
ABC: Node 411 has dup fanin 233.
ABC: Node 411 has dup fanin 232.
ABC: Node 411 has dup fanin 233.
ABC: Node 412 has dup fanin 410.
ABC: Node 412 has dup fanin 411.
ABC: Node 412 has dup fanin 410.
ABC: Node 412 has dup fanin 411.
ABC: Node 413 has dup fanin 362.
ABC: Node 413 has dup fanin 412.
ABC: Node 413 has dup fanin 362.
ABC: Node 413 has dup fanin 412.
ABC: Node 414 has dup fanin 407.
ABC: Node 414 has dup fanin 408.
ABC: Node 414 has dup fanin 407.
ABC: Node 414 has dup fanin 408.
ABC: Node 415 has dup fanin 355.
ABC: Node 415 has dup fanin 357.
ABC: Node 415 has dup fanin 355.
ABC: Node 415 has dup fanin 357.
ABC: Node 422 has dup fanin 395.
ABC: Node 422 has dup fanin 397.
ABC: Node 422 has dup fanin 395.
ABC: Node 422 has dup fanin 397.
ABC: Node 423 has dup fanin 415.
ABC: Node 423 has dup fanin 421.
ABC: Node 423 has dup fanin 415.
ABC: Node 423 has dup fanin 421.
ABC: Node 425 has dup fanin 405.
ABC: Node 425 has dup fanin 406.
ABC: Node 425 has dup fanin 405.
ABC: Node 425 has dup fanin 406.
ABC: Node 432 has dup fanin 402.
ABC: Node 432 has dup fanin 404.
ABC: Node 432 has dup fanin 402.
ABC: Node 432 has dup fanin 404.
ABC: Node 439 has dup fanin 431.
ABC: Node 439 has dup fanin 432.
ABC: Node 439 has dup fanin 431.
ABC: Node 439 has dup fanin 432.
ABC: Node 441 has dup fanin 424.
ABC: Node 441 has dup fanin 425.
ABC: Node 441 has dup fanin 424.
ABC: Node 441 has dup fanin 425.
ABC: Node 443 has dup fanin 414.
ABC: Node 443 has dup fanin 442.
ABC: Node 443 has dup fanin 414.
ABC: Node 443 has dup fanin 442.
ABC: Node 445 has dup fanin 229.
ABC: Node 445 has dup fanin 230.
ABC: Node 445 has dup fanin 229.
ABC: Node 445 has dup fanin 230.
ABC: Node 446 has dup fanin 225.
ABC: Node 446 has dup fanin 227.
ABC: Node 446 has dup fanin 225.
ABC: Node 446 has dup fanin 227.
ABC: Node 454 has dup fanin 446.
ABC: Node 454 has dup fanin 452.
ABC: Node 454 has dup fanin 446.
ABC: Node 454 has dup fanin 452.
ABC: Node 456 has dup fanin 445.
ABC: Node 456 has dup fanin 455.
ABC: Node 456 has dup fanin 445.
ABC: Node 456 has dup fanin 455.
ABC: Node 457 has dup fanin 444.
ABC: Node 457 has dup fanin 456.
ABC: Node 457 has dup fanin 444.
ABC: Node 457 has dup fanin 456.
ABC: Node 465 has dup fanin 460.
ABC: Node 465 has dup fanin 464.
ABC: Node 465 has dup fanin 460.
ABC: Node 465 has dup fanin 464.
ABC: Node 473 has dup fanin 468.
ABC: Node 473 has dup fanin 472.
ABC: Node 473 has dup fanin 468.
ABC: Node 473 has dup fanin 472.
ABC: Node 475 has dup fanin 473.
ABC: Node 475 has dup fanin 474.
ABC: Node 475 has dup fanin 473.
ABC: Node 475 has dup fanin 474.
ABC: Node 481 has dup fanin 476.
ABC: Node 481 has dup fanin 480.
ABC: Node 481 has dup fanin 476.
ABC: Node 481 has dup fanin 480.
ABC: Node 482 has dup fanin 475.
ABC: Node 482 has dup fanin 481.
ABC: Node 482 has dup fanin 475.
ABC: Node 482 has dup fanin 481.
ABC: Node 483 has dup fanin 467.
ABC: Node 483 has dup fanin 482.
ABC: Node 483 has dup fanin 467.
ABC: Node 483 has dup fanin 482.
ABC: Node 493 has dup fanin 488.
ABC: Node 493 has dup fanin 492.
ABC: Node 493 has dup fanin 488.
ABC: Node 493 has dup fanin 492.
ABC: Node 494 has dup fanin 487.
ABC: Node 494 has dup fanin 493.
ABC: Node 494 has dup fanin 487.
ABC: Node 494 has dup fanin 493.
ABC: Node 495 has dup fanin 486.
ABC: Node 495 has dup fanin 494.
ABC: Node 495 has dup fanin 486.
ABC: Node 495 has dup fanin 494.
ABC: Node 497 has dup fanin 495.
ABC: Node 497 has dup fanin 496.
ABC: Node 497 has dup fanin 495.
ABC: Node 497 has dup fanin 496.
ABC: Node 503 has dup fanin 498.
ABC: Node 503 has dup fanin 502.
ABC: Node 503 has dup fanin 498.
ABC: Node 503 has dup fanin 502.
ABC: Node 509 has dup fanin 504.
ABC: Node 509 has dup fanin 508.
ABC: Node 509 has dup fanin 504.
ABC: Node 509 has dup fanin 508.
ABC: Node 511 has dup fanin 509.
ABC: Node 511 has dup fanin 510.
ABC: Node 511 has dup fanin 509.
ABC: Node 511 has dup fanin 510.
ABC: Node 512 has dup fanin 503.
ABC: Node 512 has dup fanin 511.
ABC: Node 512 has dup fanin 503.
ABC: Node 512 has dup fanin 511.
ABC: Node 513 has dup fanin 497.
ABC: Node 513 has dup fanin 512.
ABC: Node 513 has dup fanin 497.
ABC: Node 513 has dup fanin 512.
ABC: Node 514 has dup fanin 485.
ABC: Node 514 has dup fanin 513.
ABC: Node 514 has dup fanin 485.
ABC: Node 514 has dup fanin 513.
ABC: Node 526 has dup fanin 521.
ABC: Node 526 has dup fanin 525.
ABC: Node 526 has dup fanin 521.
ABC: Node 526 has dup fanin 525.
ABC: Node 527 has dup fanin 520.
ABC: Node 527 has dup fanin 526.
ABC: Node 527 has dup fanin 520.
ABC: Node 527 has dup fanin 526.
ABC: Node 528 has dup fanin 519.
ABC: Node 528 has dup fanin 527.
ABC: Node 528 has dup fanin 519.
ABC: Node 528 has dup fanin 527.
ABC: Node 529 has dup fanin 518.
ABC: Node 529 has dup fanin 528.
ABC: Node 529 has dup fanin 518.
ABC: Node 529 has dup fanin 528.
ABC: Node 530 has dup fanin 517.
ABC: Node 530 has dup fanin 529.
ABC: Node 530 has dup fanin 517.
ABC: Node 530 has dup fanin 529.
ABC: Node 532 has dup fanin 530.
ABC: Node 532 has dup fanin 531.
ABC: Node 532 has dup fanin 530.
ABC: Node 532 has dup fanin 531.
ABC: Node 540 has dup fanin 535.
ABC: Node 540 has dup fanin 539.
ABC: Node 540 has dup fanin 535.
ABC: Node 540 has dup fanin 539.
ABC: Node 542 has dup fanin 540.
ABC: Node 542 has dup fanin 541.
ABC: Node 542 has dup fanin 540.
ABC: Node 542 has dup fanin 541.
ABC: Node 543 has dup fanin 534.
ABC: Node 543 has dup fanin 542.
ABC: Node 543 has dup fanin 534.
ABC: Node 543 has dup fanin 542.
ABC: Node 545 has dup fanin 543.
ABC: Node 545 has dup fanin 544.
ABC: Node 545 has dup fanin 543.
ABC: Node 545 has dup fanin 544.
ABC: Node 546 has dup fanin 533.
ABC: Node 546 has dup fanin 545.
ABC: Node 546 has dup fanin 533.
ABC: Node 546 has dup fanin 545.
ABC: Node 547 has dup fanin 532.
ABC: Node 547 has dup fanin 546.
ABC: Node 547 has dup fanin 532.
ABC: Node 547 has dup fanin 546.
ABC: Node 548 has dup fanin 516.
ABC: Node 548 has dup fanin 547.
ABC: Node 548 has dup fanin 516.
ABC: Node 548 has dup fanin 547.
ABC: Node 550 has dup fanin 548.
ABC: Node 550 has dup fanin 549.
ABC: Node 550 has dup fanin 548.
ABC: Node 550 has dup fanin 549.
ABC: Node 556 has dup fanin 551.
ABC: Node 556 has dup fanin 555.
ABC: Node 556 has dup fanin 551.
ABC: Node 556 has dup fanin 555.
ABC: Node 564 has dup fanin 559.
ABC: Node 564 has dup fanin 563.
ABC: Node 564 has dup fanin 559.
ABC: Node 564 has dup fanin 563.
ABC: Node 566 has dup fanin 564.
ABC: Node 566 has dup fanin 565.
ABC: Node 566 has dup fanin 564.
ABC: Node 566 has dup fanin 565.
ABC: Node 572 has dup fanin 567.
ABC: Node 572 has dup fanin 571.
ABC: Node 572 has dup fanin 567.
ABC: Node 572 has dup fanin 571.
ABC: Node 573 has dup fanin 566.
ABC: Node 573 has dup fanin 572.
ABC: Node 573 has dup fanin 566.
ABC: Node 573 has dup fanin 572.
ABC: Node 574 has dup fanin 558.
ABC: Node 574 has dup fanin 573.
ABC: Node 574 has dup fanin 558.
ABC: Node 574 has dup fanin 573.
ABC: Node 584 has dup fanin 579.
ABC: Node 584 has dup fanin 583.
ABC: Node 584 has dup fanin 579.
ABC: Node 584 has dup fanin 583.
ABC: Node 585 has dup fanin 578.
ABC: Node 585 has dup fanin 584.
ABC: Node 585 has dup fanin 578.
ABC: Node 585 has dup fanin 584.
ABC: Node 586 has dup fanin 577.
ABC: Node 586 has dup fanin 585.
ABC: Node 586 has dup fanin 577.
ABC: Node 586 has dup fanin 585.
ABC: Node 588 has dup fanin 586.
ABC: Node 588 has dup fanin 587.
ABC: Node 588 has dup fanin 586.
ABC: Node 588 has dup fanin 587.
ABC: Node 594 has dup fanin 589.
ABC: Node 594 has dup fanin 593.
ABC: Node 594 has dup fanin 589.
ABC: Node 594 has dup fanin 593.
ABC: Node 596 has dup fanin 594.
ABC: Node 596 has dup fanin 595.
ABC: Node 596 has dup fanin 594.
ABC: Node 596 has dup fanin 595.
ABC: Node 604 has dup fanin 596.
ABC: Node 604 has dup fanin 603.
ABC: Node 604 has dup fanin 596.
ABC: Node 604 has dup fanin 603.
ABC: Node 605 has dup fanin 588.
ABC: Node 605 has dup fanin 604.
ABC: Node 605 has dup fanin 588.
ABC: Node 605 has dup fanin 604.
ABC: Node 606 has dup fanin 576.
ABC: Node 606 has dup fanin 605.
ABC: Node 606 has dup fanin 576.
ABC: Node 606 has dup fanin 605.
ABC: Node 608 has dup fanin 606.
ABC: Node 608 has dup fanin 607.
ABC: Node 608 has dup fanin 606.
ABC: Node 608 has dup fanin 607.
ABC: Node 614 has dup fanin 609.
ABC: Node 614 has dup fanin 613.
ABC: Node 614 has dup fanin 609.
ABC: Node 614 has dup fanin 613.
ABC: Node 617 has dup fanin 614.
ABC: Node 617 has dup fanin 615.
ABC: Node 617 has dup fanin 614.
ABC: Node 617 has dup fanin 615.
ABC: Node 625 has dup fanin 620.
ABC: Node 625 has dup fanin 624.
ABC: Node 625 has dup fanin 620.
ABC: Node 625 has dup fanin 624.
ABC: Node 627 has dup fanin 625.
ABC: Node 627 has dup fanin 626.
ABC: Node 627 has dup fanin 625.
ABC: Node 627 has dup fanin 626.
ABC: Node 633 has dup fanin 628.
ABC: Node 633 has dup fanin 632.
ABC: Node 633 has dup fanin 628.
ABC: Node 633 has dup fanin 632.
ABC: Node 634 has dup fanin 627.
ABC: Node 634 has dup fanin 633.
ABC: Node 634 has dup fanin 627.
ABC: Node 634 has dup fanin 633.
ABC: Node 635 has dup fanin 619.
ABC: Node 635 has dup fanin 634.
ABC: Node 635 has dup fanin 619.
ABC: Node 635 has dup fanin 634.
ABC: Node 637 has dup fanin 635.
ABC: Node 637 has dup fanin 636.
ABC: Node 637 has dup fanin 635.
ABC: Node 637 has dup fanin 636.
ABC: Node 649 has dup fanin 644.
ABC: Node 649 has dup fanin 648.
ABC: Node 649 has dup fanin 644.
ABC: Node 649 has dup fanin 648.
ABC: Node 650 has dup fanin 643.
ABC: Node 650 has dup fanin 649.
ABC: Node 650 has dup fanin 643.
ABC: Node 650 has dup fanin 649.
ABC: Node 652 has dup fanin 650.
ABC: Node 652 has dup fanin 651.
ABC: Node 652 has dup fanin 650.
ABC: Node 652 has dup fanin 651.
ABC: Node 666 has dup fanin 641.
ABC: Node 666 has dup fanin 642.
ABC: Node 666 has dup fanin 641.
ABC: Node 666 has dup fanin 642.
ABC: Node 671 has dup fanin 652.
ABC: Node 671 has dup fanin 670.
ABC: Node 671 has dup fanin 652.
ABC: Node 671 has dup fanin 670.
ABC: Node 676 has dup fanin 617.
ABC: Node 676 has dup fanin 618.
ABC: Node 676 has dup fanin 617.
ABC: Node 676 has dup fanin 618.
ABC: Node 677 has dup fanin 672.
ABC: Node 677 has dup fanin 674.
ABC: Node 677 has dup fanin 672.
ABC: Node 677 has dup fanin 674.
ABC: Node 679 has dup fanin 671.
ABC: Node 679 has dup fanin 678.
ABC: Node 679 has dup fanin 671.
ABC: Node 679 has dup fanin 678.
ABC: Node 680 has dup fanin 637.
ABC: Node 680 has dup fanin 679.
ABC: Node 680 has dup fanin 637.
ABC: Node 680 has dup fanin 679.
ABC: Node 681 has dup fanin 676.
ABC: Node 681 has dup fanin 677.
ABC: Node 681 has dup fanin 676.
ABC: Node 681 has dup fanin 677.
ABC: Node 686 has dup fanin 683.
ABC: Node 686 has dup fanin 684.
ABC: Node 686 has dup fanin 683.
ABC: Node 686 has dup fanin 684.
ABC: Node 689 has dup fanin 574.
ABC: Node 689 has dup fanin 575.
ABC: Node 689 has dup fanin 574.
ABC: Node 689 has dup fanin 575.
ABC: Node 690 has dup fanin 681.
ABC: Node 690 has dup fanin 688.
ABC: Node 690 has dup fanin 681.
ABC: Node 690 has dup fanin 688.
ABC: Node 692 has dup fanin 680.
ABC: Node 692 has dup fanin 691.
ABC: Node 692 has dup fanin 680.
ABC: Node 692 has dup fanin 691.
ABC: Node 693 has dup fanin 608.
ABC: Node 693 has dup fanin 692.
ABC: Node 693 has dup fanin 608.
ABC: Node 693 has dup fanin 692.
ABC: Node 694 has dup fanin 689.
ABC: Node 694 has dup fanin 690.
ABC: Node 694 has dup fanin 689.
ABC: Node 694 has dup fanin 690.
ABC: Node 695 has dup fanin 686.
ABC: Node 695 has dup fanin 687.
ABC: Node 695 has dup fanin 686.
ABC: Node 695 has dup fanin 687.
ABC: Node 700 has dup fanin 483.
ABC: Node 700 has dup fanin 484.
ABC: Node 700 has dup fanin 483.
ABC: Node 700 has dup fanin 484.
ABC: Node 701 has dup fanin 695.
ABC: Node 701 has dup fanin 699.
ABC: Node 701 has dup fanin 695.
ABC: Node 701 has dup fanin 699.
ABC: Node 703 has dup fanin 514.
ABC: Node 703 has dup fanin 515.
ABC: Node 703 has dup fanin 514.
ABC: Node 703 has dup fanin 515.
ABC: Node 704 has dup fanin 694.
ABC: Node 704 has dup fanin 702.
ABC: Node 704 has dup fanin 694.
ABC: Node 704 has dup fanin 702.
ABC: Node 706 has dup fanin 693.
ABC: Node 706 has dup fanin 705.
ABC: Node 706 has dup fanin 693.
ABC: Node 706 has dup fanin 705.
ABC: Node 707 has dup fanin 550.
ABC: Node 707 has dup fanin 706.
ABC: Node 707 has dup fanin 550.
ABC: Node 707 has dup fanin 706.
ABC: Node 708 has dup fanin 703.
ABC: Node 708 has dup fanin 704.
ABC: Node 708 has dup fanin 703.
ABC: Node 708 has dup fanin 704.
ABC: Node 709 has dup fanin 700.
ABC: Node 709 has dup fanin 701.
ABC: Node 709 has dup fanin 700.
ABC: Node 709 has dup fanin 701.
ABC: Node 714 has dup fanin 264.
ABC: Node 714 has dup fanin 279.
ABC: Node 714 has dup fanin 264.
ABC: Node 714 has dup fanin 279.
ABC: Node 715 has dup fanin 710.
ABC: Node 715 has dup fanin 713.
ABC: Node 715 has dup fanin 710.
ABC: Node 715 has dup fanin 713.
ABC: Node 717 has dup fanin 328.
ABC: Node 717 has dup fanin 361.
ABC: Node 717 has dup fanin 328.
ABC: Node 717 has dup fanin 361.
ABC: Node 718 has dup fanin 709.
ABC: Node 718 has dup fanin 716.
ABC: Node 718 has dup fanin 709.
ABC: Node 718 has dup fanin 716.
ABC: Node 720 has dup fanin 413.
ABC: Node 720 has dup fanin 458.
ABC: Node 720 has dup fanin 413.
ABC: Node 720 has dup fanin 458.
ABC: Node 721 has dup fanin 708.
ABC: Node 721 has dup fanin 719.
ABC: Node 721 has dup fanin 708.
ABC: Node 721 has dup fanin 719.
ABC: Node 723 has dup fanin 707.
ABC: Node 723 has dup fanin 722.
ABC: Node 723 has dup fanin 707.
ABC: Node 723 has dup fanin 722.
ABC: Node 724 has dup fanin 459.
ABC: Node 724 has dup fanin 723.
ABC: Node 724 has dup fanin 459.
ABC: Node 724 has dup fanin 723.
ABC: Node 725 has dup fanin 720.
ABC: Node 725 has dup fanin 721.
ABC: Node 725 has dup fanin 720.
ABC: Node 725 has dup fanin 721.
ABC: Node 726 has dup fanin 717.
ABC: Node 726 has dup fanin 718.
ABC: Node 726 has dup fanin 717.
ABC: Node 726 has dup fanin 718.
ABC: Node 727 has dup fanin 714.
ABC: Node 727 has dup fanin 715.
ABC: Node 727 has dup fanin 714.
ABC: Node 727 has dup fanin 715.
ABC: Node 732 has dup fanin 277.
ABC: Node 732 has dup fanin 278.
ABC: Node 732 has dup fanin 277.
ABC: Node 732 has dup fanin 278.
ABC: Node 733 has dup fanin 268.
ABC: Node 733 has dup fanin 270.
ABC: Node 733 has dup fanin 268.
ABC: Node 733 has dup fanin 270.
ABC: Node 740 has dup fanin 332.
ABC: Node 740 has dup fanin 334.
ABC: Node 740 has dup fanin 332.
ABC: Node 740 has dup fanin 334.
ABC: Node 741 has dup fanin 733.
ABC: Node 741 has dup fanin 739.
ABC: Node 741 has dup fanin 733.
ABC: Node 741 has dup fanin 739.
ABC: Node 745 has dup fanin 728.
ABC: Node 745 has dup fanin 730.
ABC: Node 745 has dup fanin 728.
ABC: Node 745 has dup fanin 730.
ABC: Node 747 has dup fanin 345.
ABC: Node 747 has dup fanin 360.
ABC: Node 747 has dup fanin 345.
ABC: Node 747 has dup fanin 360.
ABC: Node 748 has dup fanin 743.
ABC: Node 748 has dup fanin 747.
ABC: Node 748 has dup fanin 743.
ABC: Node 748 has dup fanin 747.
ABC: Node 749 has dup fanin 342.
ABC: Node 749 has dup fanin 343.
ABC: Node 749 has dup fanin 342.
ABC: Node 749 has dup fanin 343.
ABC: Node 756 has dup fanin 339.
ABC: Node 756 has dup fanin 341.
ABC: Node 756 has dup fanin 339.
ABC: Node 756 has dup fanin 341.
ABC: Node 763 has dup fanin 755.
ABC: Node 763 has dup fanin 756.
ABC: Node 763 has dup fanin 755.
ABC: Node 763 has dup fanin 756.
ABC: Node 765 has dup fanin 749.
ABC: Node 765 has dup fanin 764.
ABC: Node 765 has dup fanin 749.
ABC: Node 765 has dup fanin 764.
ABC: Node 766 has dup fanin 422.
ABC: Node 766 has dup fanin 423.
ABC: Node 766 has dup fanin 422.
ABC: Node 766 has dup fanin 423.
ABC: Node 768 has dup fanin 748.
ABC: Node 768 has dup fanin 767.
ABC: Node 768 has dup fanin 748.
ABC: Node 768 has dup fanin 767.
ABC: Node 769 has dup fanin 727.
ABC: Node 769 has dup fanin 746.
ABC: Node 769 has dup fanin 727.
ABC: Node 769 has dup fanin 746.
ABC: Node 772 has dup fanin 443.
ABC: Node 772 has dup fanin 457.
ABC: Node 772 has dup fanin 443.
ABC: Node 772 has dup fanin 457.
ABC: Node 773 has dup fanin 771.
ABC: Node 773 has dup fanin 772.
ABC: Node 773 has dup fanin 771.
ABC: Node 773 has dup fanin 772.
ABC: Node 774 has dup fanin 440.
ABC: Node 774 has dup fanin 441.
ABC: Node 774 has dup fanin 440.
ABC: Node 774 has dup fanin 441.
ABC: Node 775 has dup fanin 418.
ABC: Node 775 has dup fanin 420.
ABC: Node 775 has dup fanin 418.
ABC: Node 775 has dup fanin 420.
ABC: Node 782 has dup fanin 428.
ABC: Node 782 has dup fanin 430.
ABC: Node 782 has dup fanin 428.
ABC: Node 782 has dup fanin 430.
ABC: Node 783 has dup fanin 775.
ABC: Node 783 has dup fanin 781.
ABC: Node 783 has dup fanin 775.
ABC: Node 783 has dup fanin 781.
ABC: Node 785 has dup fanin 438.
ABC: Node 785 has dup fanin 439.
ABC: Node 785 has dup fanin 438.
ABC: Node 785 has dup fanin 439.
ABC: Node 792 has dup fanin 435.
ABC: Node 792 has dup fanin 437.
ABC: Node 792 has dup fanin 435.
ABC: Node 792 has dup fanin 437.
ABC: Node 799 has dup fanin 791.
ABC: Node 799 has dup fanin 792.
ABC: Node 799 has dup fanin 791.
ABC: Node 799 has dup fanin 792.
ABC: Node 801 has dup fanin 784.
ABC: Node 801 has dup fanin 785.
ABC: Node 801 has dup fanin 784.
ABC: Node 801 has dup fanin 785.
ABC: Node 803 has dup fanin 774.
ABC: Node 803 has dup fanin 802.
ABC: Node 803 has dup fanin 774.
ABC: Node 803 has dup fanin 802.
ABC: Node 805 has dup fanin 453.
ABC: Node 805 has dup fanin 454.
ABC: Node 805 has dup fanin 453.
ABC: Node 805 has dup fanin 454.
ABC: Node 806 has dup fanin 449.
ABC: Node 806 has dup fanin 451.
ABC: Node 806 has dup fanin 449.
ABC: Node 806 has dup fanin 451.
ABC: Node 814 has dup fanin 806.
ABC: Node 814 has dup fanin 812.
ABC: Node 814 has dup fanin 806.
ABC: Node 814 has dup fanin 812.
ABC: Node 816 has dup fanin 805.
ABC: Node 816 has dup fanin 815.
ABC: Node 816 has dup fanin 805.
ABC: Node 816 has dup fanin 815.
ABC: Node 817 has dup fanin 804.
ABC: Node 817 has dup fanin 816.
ABC: Node 817 has dup fanin 804.
ABC: Node 817 has dup fanin 816.
ABC: Node 819 has dup fanin 773.
ABC: Node 819 has dup fanin 818.
ABC: Node 819 has dup fanin 773.
ABC: Node 819 has dup fanin 818.
ABC: Node 820 has dup fanin 726.
ABC: Node 820 has dup fanin 770.
ABC: Node 820 has dup fanin 726.
ABC: Node 820 has dup fanin 770.
ABC: Node 823 has dup fanin 725.
ABC: Node 823 has dup fanin 821.
ABC: Node 823 has dup fanin 725.
ABC: Node 823 has dup fanin 821.
ABC: Node 825 has dup fanin 724.
ABC: Node 825 has dup fanin 824.
ABC: Node 825 has dup fanin 724.
ABC: Node 825 has dup fanin 824.
ABC: Node 826 has dup fanin 234.
ABC: Node 826 has dup fanin 825.
ABC: Node 826 has dup fanin 234.
ABC: Node 826 has dup fanin 825.
ABC: Node 827 has dup fanin 822.
ABC: Node 827 has dup fanin 823.
ABC: Node 827 has dup fanin 822.
ABC: Node 827 has dup fanin 823.
ABC: Node 828 has dup fanin 819.
ABC: Node 828 has dup fanin 820.
ABC: Node 828 has dup fanin 819.
ABC: Node 828 has dup fanin 820.
ABC: Node 829 has dup fanin 768.
ABC: Node 829 has dup fanin 769.
ABC: Node 829 has dup fanin 768.
ABC: Node 829 has dup fanin 769.
ABC: Node 830 has dup fanin 744.
ABC: Node 830 has dup fanin 745.
ABC: Node 830 has dup fanin 744.
ABC: Node 830 has dup fanin 745.
ABC: Node 835 has dup fanin 832.
ABC: Node 835 has dup fanin 833.
ABC: Node 835 has dup fanin 832.
ABC: Node 835 has dup fanin 833.
ABC: Node 836 has dup fanin 740.
ABC: Node 836 has dup fanin 741.
ABC: Node 836 has dup fanin 740.
ABC: Node 836 has dup fanin 741.
ABC: Node 837 has dup fanin 736.
ABC: Node 837 has dup fanin 738.
ABC: Node 837 has dup fanin 736.
ABC: Node 837 has dup fanin 738.
ABC: Node 844 has dup fanin 752.
ABC: Node 844 has dup fanin 754.
ABC: Node 844 has dup fanin 752.
ABC: Node 844 has dup fanin 754.
ABC: Node 845 has dup fanin 837.
ABC: Node 845 has dup fanin 843.
ABC: Node 845 has dup fanin 837.
ABC: Node 845 has dup fanin 843.
ABC: Node 850 has dup fanin 765.
ABC: Node 850 has dup fanin 766.
ABC: Node 850 has dup fanin 765.
ABC: Node 850 has dup fanin 766.
ABC: Node 851 has dup fanin 847.
ABC: Node 851 has dup fanin 850.
ABC: Node 851 has dup fanin 847.
ABC: Node 851 has dup fanin 850.
ABC: Node 852 has dup fanin 762.
ABC: Node 852 has dup fanin 763.
ABC: Node 852 has dup fanin 762.
ABC: Node 852 has dup fanin 763.
ABC: Node 859 has dup fanin 759.
ABC: Node 859 has dup fanin 761.
ABC: Node 859 has dup fanin 759.
ABC: Node 859 has dup fanin 761.
ABC: Node 866 has dup fanin 858.
ABC: Node 866 has dup fanin 859.
ABC: Node 866 has dup fanin 858.
ABC: Node 866 has dup fanin 859.
ABC: Node 868 has dup fanin 852.
ABC: Node 868 has dup fanin 867.
ABC: Node 868 has dup fanin 852.
ABC: Node 868 has dup fanin 867.
ABC: Node 869 has dup fanin 782.
ABC: Node 869 has dup fanin 783.
ABC: Node 869 has dup fanin 782.
ABC: Node 869 has dup fanin 783.
ABC: Node 871 has dup fanin 851.
ABC: Node 871 has dup fanin 870.
ABC: Node 871 has dup fanin 851.
ABC: Node 871 has dup fanin 870.
ABC: Node 872 has dup fanin 830.
ABC: Node 872 has dup fanin 849.
ABC: Node 872 has dup fanin 830.
ABC: Node 872 has dup fanin 849.
ABC: Node 875 has dup fanin 803.
ABC: Node 875 has dup fanin 817.
ABC: Node 875 has dup fanin 803.
ABC: Node 875 has dup fanin 817.
ABC: Node 876 has dup fanin 874.
ABC: Node 876 has dup fanin 875.
ABC: Node 876 has dup fanin 874.
ABC: Node 876 has dup fanin 875.
ABC: Node 877 has dup fanin 800.
ABC: Node 877 has dup fanin 801.
ABC: Node 877 has dup fanin 800.
ABC: Node 877 has dup fanin 801.
ABC: Node 878 has dup fanin 778.
ABC: Node 878 has dup fanin 780.
ABC: Node 878 has dup fanin 778.
ABC: Node 878 has dup fanin 780.
ABC: Node 885 has dup fanin 788.
ABC: Node 885 has dup fanin 790.
ABC: Node 885 has dup fanin 788.
ABC: Node 885 has dup fanin 790.
ABC: Node 886 has dup fanin 878.
ABC: Node 886 has dup fanin 884.
ABC: Node 886 has dup fanin 878.
ABC: Node 886 has dup fanin 884.
ABC: Node 888 has dup fanin 798.
ABC: Node 888 has dup fanin 799.
ABC: Node 888 has dup fanin 798.
ABC: Node 888 has dup fanin 799.
ABC: Node 895 has dup fanin 795.
ABC: Node 895 has dup fanin 797.
ABC: Node 895 has dup fanin 795.
ABC: Node 895 has dup fanin 797.
ABC: Node 902 has dup fanin 894.
ABC: Node 902 has dup fanin 895.
ABC: Node 902 has dup fanin 894.
ABC: Node 902 has dup fanin 895.
ABC: Node 904 has dup fanin 887.
ABC: Node 904 has dup fanin 888.
ABC: Node 904 has dup fanin 887.
ABC: Node 904 has dup fanin 888.
ABC: Node 906 has dup fanin 877.
ABC: Node 906 has dup fanin 905.
ABC: Node 906 has dup fanin 877.
ABC: Node 906 has dup fanin 905.
ABC: Node 908 has dup fanin 813.
ABC: Node 908 has dup fanin 814.
ABC: Node 908 has dup fanin 813.
ABC: Node 908 has dup fanin 814.
ABC: Node 909 has dup fanin 809.
ABC: Node 909 has dup fanin 811.
ABC: Node 909 has dup fanin 809.
ABC: Node 909 has dup fanin 811.
ABC: Node 917 has dup fanin 909.
ABC: Node 917 has dup fanin 915.
ABC: Node 917 has dup fanin 909.
ABC: Node 917 has dup fanin 915.
ABC: Node 919 has dup fanin 908.
ABC: Node 919 has dup fanin 918.
ABC: Node 919 has dup fanin 908.
ABC: Node 919 has dup fanin 918.
ABC: Node 920 has dup fanin 907.
ABC: Node 920 has dup fanin 919.
ABC: Node 920 has dup fanin 907.
ABC: Node 920 has dup fanin 919.
ABC: Node 922 has dup fanin 876.
ABC: Node 922 has dup fanin 921.
ABC: Node 922 has dup fanin 876.
ABC: Node 922 has dup fanin 921.
ABC: Node 923 has dup fanin 829.
ABC: Node 923 has dup fanin 873.
ABC: Node 923 has dup fanin 829.
ABC: Node 923 has dup fanin 873.
ABC: Node 926 has dup fanin 828.
ABC: Node 926 has dup fanin 924.
ABC: Node 926 has dup fanin 828.
ABC: Node 926 has dup fanin 924.
ABC: Node 929 has dup fanin 827.
ABC: Node 929 has dup fanin 927.
ABC: Node 929 has dup fanin 827.
ABC: Node 929 has dup fanin 927.
ABC: Node 945 has dup fanin 940.
ABC: Node 945 has dup fanin 944.
ABC: Node 945 has dup fanin 940.
ABC: Node 945 has dup fanin 944.
ABC: Node 946 has dup fanin 939.
ABC: Node 946 has dup fanin 945.
ABC: Node 946 has dup fanin 939.
ABC: Node 946 has dup fanin 945.
ABC: Node 947 has dup fanin 933.
ABC: Node 947 has dup fanin 946.
ABC: Node 947 has dup fanin 933.
ABC: Node 947 has dup fanin 946.
ABC: Node 954 has dup fanin 936.
ABC: Node 954 has dup fanin 938.
ABC: Node 954 has dup fanin 936.
ABC: Node 954 has dup fanin 938.
ABC: Node 956 has dup fanin 953.
ABC: Node 956 has dup fanin 954.
ABC: Node 956 has dup fanin 953.
ABC: Node 956 has dup fanin 954.
ABC: Node 959 has dup fanin 947.
ABC: Node 959 has dup fanin 957.
ABC: Node 959 has dup fanin 947.
ABC: Node 959 has dup fanin 957.
ABC: Node 962 has dup fanin 955.
ABC: Node 962 has dup fanin 956.
ABC: Node 962 has dup fanin 955.
ABC: Node 962 has dup fanin 956.
ABC: Node 969 has dup fanin 950.
ABC: Node 969 has dup fanin 952.
ABC: Node 969 has dup fanin 950.
ABC: Node 969 has dup fanin 952.
ABC: Node 971 has dup fanin 968.
ABC: Node 971 has dup fanin 969.
ABC: Node 971 has dup fanin 968.
ABC: Node 971 has dup fanin 969.
ABC: Node 973 has dup fanin 962.
ABC: Node 973 has dup fanin 972.
ABC: Node 973 has dup fanin 962.
ABC: Node 973 has dup fanin 972.
ABC: Node 974 has dup fanin 961.
ABC: Node 974 has dup fanin 973.
ABC: Node 974 has dup fanin 961.
ABC: Node 974 has dup fanin 973.
ABC: Node 980 has dup fanin 975.
ABC: Node 980 has dup fanin 979.
ABC: Node 980 has dup fanin 975.
ABC: Node 980 has dup fanin 979.
ABC: Node 990 has dup fanin 985.
ABC: Node 990 has dup fanin 989.
ABC: Node 990 has dup fanin 985.
ABC: Node 990 has dup fanin 989.
ABC: Node 998 has dup fanin 958.
ABC: Node 998 has dup fanin 959.
ABC: Node 998 has dup fanin 958.
ABC: Node 998 has dup fanin 959.
ABC: Node 1005 has dup fanin 1000.
ABC: Node 1005 has dup fanin 1004.
ABC: Node 1005 has dup fanin 1000.
ABC: Node 1005 has dup fanin 1004.
ABC: Node 1010 has dup fanin 1008.
ABC: Node 1010 has dup fanin 1009.
ABC: Node 1010 has dup fanin 1008.
ABC: Node 1010 has dup fanin 1009.
ABC: Node 1011 has dup fanin 998.
ABC: Node 1011 has dup fanin 1010.
ABC: Node 1011 has dup fanin 998.
ABC: Node 1011 has dup fanin 1010.
ABC: Node 1022 has dup fanin 1019.
ABC: Node 1022 has dup fanin 1020.
ABC: Node 1022 has dup fanin 1019.
ABC: Node 1022 has dup fanin 1020.
ABC: Node 1030 has dup fanin 1025.
ABC: Node 1030 has dup fanin 1029.
ABC: Node 1030 has dup fanin 1025.
ABC: Node 1030 has dup fanin 1029.
ABC: Node 1034 has dup fanin 1016.
ABC: Node 1034 has dup fanin 1033.
ABC: Node 1034 has dup fanin 1016.
ABC: Node 1034 has dup fanin 1033.
ABC: Node 1043 has dup fanin 1038.
ABC: Node 1043 has dup fanin 1042.
ABC: Node 1043 has dup fanin 1038.
ABC: Node 1043 has dup fanin 1042.
ABC: Node 1044 has dup fanin 1037.
ABC: Node 1044 has dup fanin 1043.
ABC: Node 1044 has dup fanin 1037.
ABC: Node 1044 has dup fanin 1043.
ABC: Node 1045 has dup fanin 1036.
ABC: Node 1045 has dup fanin 1044.
ABC: Node 1045 has dup fanin 1036.
ABC: Node 1045 has dup fanin 1044.
ABC: Node 1047 has dup fanin 1045.
ABC: Node 1047 has dup fanin 1046.
ABC: Node 1047 has dup fanin 1045.
ABC: Node 1047 has dup fanin 1046.
ABC: Node 1048 has dup fanin 1035.
ABC: Node 1048 has dup fanin 1047.
ABC: Node 1048 has dup fanin 1035.
ABC: Node 1048 has dup fanin 1047.
ABC: Node 1055 has dup fanin 1050.
ABC: Node 1055 has dup fanin 1054.
ABC: Node 1055 has dup fanin 1050.
ABC: Node 1055 has dup fanin 1054.
ABC: Node 1056 has dup fanin 1013.
ABC: Node 1056 has dup fanin 1055.
ABC: Node 1056 has dup fanin 1013.
ABC: Node 1056 has dup fanin 1055.
ABC: Node 1057 has dup fanin 1049.
ABC: Node 1057 has dup fanin 1056.
ABC: Node 1057 has dup fanin 1049.
ABC: Node 1057 has dup fanin 1056.
ABC: Node 1060 has dup fanin 1057.
ABC: Node 1060 has dup fanin 1059.
ABC: Node 1060 has dup fanin 1057.
ABC: Node 1060 has dup fanin 1059.
ABC: Node 1062 has dup fanin 1048.
ABC: Node 1062 has dup fanin 1061.
ABC: Node 1062 has dup fanin 1048.
ABC: Node 1062 has dup fanin 1061.
ABC: Node 1066 has dup fanin 1034.
ABC: Node 1066 has dup fanin 1065.
ABC: Node 1066 has dup fanin 1034.
ABC: Node 1066 has dup fanin 1065.
ABC: Node 1067 has dup fanin 1024.
ABC: Node 1067 has dup fanin 1066.
ABC: Node 1067 has dup fanin 1024.
ABC: Node 1067 has dup fanin 1066.
ABC: Node 1068 has dup fanin 1012.
ABC: Node 1068 has dup fanin 1067.
ABC: Node 1068 has dup fanin 1012.
ABC: Node 1068 has dup fanin 1067.
ABC: Node 1069 has dup fanin 1022.
ABC: Node 1069 has dup fanin 1023.
ABC: Node 1069 has dup fanin 1022.
ABC: Node 1069 has dup fanin 1023.
ABC: Node 1072 has dup fanin 970.
ABC: Node 1072 has dup fanin 971.
ABC: Node 1072 has dup fanin 970.
ABC: Node 1072 has dup fanin 971.
ABC: Node 1079 has dup fanin 965.
ABC: Node 1079 has dup fanin 967.
ABC: Node 1079 has dup fanin 965.
ABC: Node 1079 has dup fanin 967.
ABC: Node 1081 has dup fanin 1078.
ABC: Node 1081 has dup fanin 1079.
ABC: Node 1081 has dup fanin 1078.
ABC: Node 1081 has dup fanin 1079.
ABC: Node 1083 has dup fanin 1072.
ABC: Node 1083 has dup fanin 1082.
ABC: Node 1083 has dup fanin 1072.
ABC: Node 1083 has dup fanin 1082.
ABC: Node 1084 has dup fanin 1071.
ABC: Node 1084 has dup fanin 1083.
ABC: Node 1084 has dup fanin 1071.
ABC: Node 1084 has dup fanin 1083.
ABC: Node 1089 has dup fanin 1085.
ABC: Node 1089 has dup fanin 1086.
ABC: Node 1089 has dup fanin 1085.
ABC: Node 1089 has dup fanin 1086.
ABC: Node 1092 has dup fanin 1068.
ABC: Node 1092 has dup fanin 1091.
ABC: Node 1092 has dup fanin 1068.
ABC: Node 1092 has dup fanin 1091.
ABC: Node 1093 has dup fanin 960.
ABC: Node 1093 has dup fanin 1092.
ABC: Node 1093 has dup fanin 960.
ABC: Node 1093 has dup fanin 1092.
ABC: Node 1094 has dup fanin 1088.
ABC: Node 1094 has dup fanin 1089.
ABC: Node 1094 has dup fanin 1088.
ABC: Node 1094 has dup fanin 1089.
ABC: Node 1099 has dup fanin 1080.
ABC: Node 1099 has dup fanin 1081.
ABC: Node 1099 has dup fanin 1080.
ABC: Node 1099 has dup fanin 1081.
ABC: Node 1106 has dup fanin 1075.
ABC: Node 1106 has dup fanin 1077.
ABC: Node 1106 has dup fanin 1075.
ABC: Node 1106 has dup fanin 1077.
ABC: Node 1108 has dup fanin 1105.
ABC: Node 1108 has dup fanin 1106.
ABC: Node 1108 has dup fanin 1105.
ABC: Node 1108 has dup fanin 1106.
ABC: Node 1110 has dup fanin 1099.
ABC: Node 1110 has dup fanin 1109.
ABC: Node 1110 has dup fanin 1099.
ABC: Node 1110 has dup fanin 1109.
ABC: Node 1111 has dup fanin 1098.
ABC: Node 1111 has dup fanin 1110.
ABC: Node 1111 has dup fanin 1098.
ABC: Node 1111 has dup fanin 1110.
ABC: Node 1113 has dup fanin 1095.
ABC: Node 1113 has dup fanin 1112.
ABC: Node 1113 has dup fanin 1095.
ABC: Node 1113 has dup fanin 1112.
ABC: Node 1119 has dup fanin 1116.
ABC: Node 1119 has dup fanin 1117.
ABC: Node 1119 has dup fanin 1116.
ABC: Node 1119 has dup fanin 1117.
ABC: Node 1124 has dup fanin 1118.
ABC: Node 1124 has dup fanin 1119.
ABC: Node 1124 has dup fanin 1118.
ABC: Node 1124 has dup fanin 1119.
ABC: Node 1126 has dup fanin 1113.
ABC: Node 1126 has dup fanin 1114.
ABC: Node 1126 has dup fanin 1113.
ABC: Node 1126 has dup fanin 1114.
ABC: Node 1129 has dup fanin 1107.
ABC: Node 1129 has dup fanin 1108.
ABC: Node 1129 has dup fanin 1107.
ABC: Node 1129 has dup fanin 1108.
ABC: Node 1130 has dup fanin 1102.
ABC: Node 1130 has dup fanin 1104.
ABC: Node 1130 has dup fanin 1102.
ABC: Node 1130 has dup fanin 1104.
ABC: Node 1134 has dup fanin 1130.
ABC: Node 1134 has dup fanin 1131.
ABC: Node 1134 has dup fanin 1130.
ABC: Node 1134 has dup fanin 1131.
ABC: Node 1136 has dup fanin 1129.
ABC: Node 1136 has dup fanin 1135.
ABC: Node 1136 has dup fanin 1129.
ABC: Node 1136 has dup fanin 1135.
ABC: Node 1137 has dup fanin 1128.
ABC: Node 1137 has dup fanin 1136.
ABC: Node 1137 has dup fanin 1128.
ABC: Node 1137 has dup fanin 1136.
ABC: Node 1141 has dup fanin 1138.
ABC: Node 1141 has dup fanin 1139.
ABC: Node 1141 has dup fanin 1138.
ABC: Node 1141 has dup fanin 1139.
ABC: Node 1145 has dup fanin 1125.
ABC: Node 1145 has dup fanin 1143.
ABC: Node 1145 has dup fanin 1125.
ABC: Node 1145 has dup fanin 1143.
ABC: Node 1147 has dup fanin 1124.
ABC: Node 1147 has dup fanin 1146.
ABC: Node 1147 has dup fanin 1124.
ABC: Node 1147 has dup fanin 1146.
ABC: Node 1148 has dup fanin 1144.
ABC: Node 1148 has dup fanin 1145.
ABC: Node 1148 has dup fanin 1144.
ABC: Node 1148 has dup fanin 1145.
ABC: Node 1149 has dup fanin 1140.
ABC: Node 1149 has dup fanin 1141.
ABC: Node 1149 has dup fanin 1140.
ABC: Node 1149 has dup fanin 1141.
ABC: Node 1156 has dup fanin 1153.
ABC: Node 1156 has dup fanin 1154.
ABC: Node 1156 has dup fanin 1153.
ABC: Node 1156 has dup fanin 1154.
ABC: Node 1161 has dup fanin 1155.
ABC: Node 1161 has dup fanin 1156.
ABC: Node 1161 has dup fanin 1155.
ABC: Node 1161 has dup fanin 1156.
ABC: Node 1164 has dup fanin 1133.
ABC: Node 1164 has dup fanin 1134.
ABC: Node 1164 has dup fanin 1133.
ABC: Node 1164 has dup fanin 1134.
ABC: Node 1171 has dup fanin 1169.
ABC: Node 1171 has dup fanin 1170.
ABC: Node 1171 has dup fanin 1169.
ABC: Node 1171 has dup fanin 1170.
ABC: Node 1176 has dup fanin 1149.
ABC: Node 1176 has dup fanin 1175.
ABC: Node 1176 has dup fanin 1149.
ABC: Node 1176 has dup fanin 1175.
ABC: Node 1178 has dup fanin 1161.
ABC: Node 1178 has dup fanin 1177.
ABC: Node 1178 has dup fanin 1161.
ABC: Node 1178 has dup fanin 1177.
ABC: Node 1179 has dup fanin 1162.
ABC: Node 1179 has dup fanin 1176.
ABC: Node 1179 has dup fanin 1162.
ABC: Node 1179 has dup fanin 1176.
ABC: Node 1185 has dup fanin 1183.
ABC: Node 1185 has dup fanin 1184.
ABC: Node 1185 has dup fanin 1183.
ABC: Node 1185 has dup fanin 1184.
ABC: Node 1188 has dup fanin 1186.
ABC: Node 1188 has dup fanin 1187.
ABC: Node 1188 has dup fanin 1186.
ABC: Node 1188 has dup fanin 1187.
ABC: Node 1193 has dup fanin 1163.
ABC: Node 1193 has dup fanin 1192.
ABC: Node 1193 has dup fanin 1163.
ABC: Node 1193 has dup fanin 1192.
ABC: Node 1195 has dup fanin 1179.
ABC: Node 1195 has dup fanin 1194.
ABC: Node 1195 has dup fanin 1179.
ABC: Node 1195 has dup fanin 1194.
ABC: Node 1196 has dup fanin 1180.
ABC: Node 1196 has dup fanin 1193.
ABC: Node 1196 has dup fanin 1180.
ABC: Node 1196 has dup fanin 1193.
ABC: Node 1208 has dup fanin 1181.
ABC: Node 1208 has dup fanin 1207.
ABC: Node 1208 has dup fanin 1181.
ABC: Node 1208 has dup fanin 1207.
ABC: Node 1210 has dup fanin 1196.
ABC: Node 1210 has dup fanin 1209.
ABC: Node 1210 has dup fanin 1196.
ABC: Node 1210 has dup fanin 1209.
ABC: Node 1211 has dup fanin 1197.
ABC: Node 1211 has dup fanin 1208.
ABC: Node 1211 has dup fanin 1197.
ABC: Node 1211 has dup fanin 1208.
ABC: Node 1220 has dup fanin 1198.
ABC: Node 1220 has dup fanin 1219.
ABC: Node 1220 has dup fanin 1198.
ABC: Node 1220 has dup fanin 1219.
ABC: Node 1222 has dup fanin 1211.
ABC: Node 1222 has dup fanin 1221.
ABC: Node 1222 has dup fanin 1211.
ABC: Node 1222 has dup fanin 1221.
ABC: Node 1223 has dup fanin 1202.
ABC: Node 1223 has dup fanin 1220.
ABC: Node 1223 has dup fanin 1202.
ABC: Node 1223 has dup fanin 1220.
ABC: Node 1229 has dup fanin 1212.
ABC: Node 1229 has dup fanin 1228.
ABC: Node 1229 has dup fanin 1212.
ABC: Node 1229 has dup fanin 1228.
ABC: Node 1256 has dup fanin 1251.
ABC: Node 1256 has dup fanin 1255.
ABC: Node 1256 has dup fanin 1251.
ABC: Node 1256 has dup fanin 1255.
ABC: Node 1258 has dup fanin 1250.
ABC: Node 1258 has dup fanin 1256.
ABC: Node 1258 has dup fanin 1250.
ABC: Node 1258 has dup fanin 1256.
ABC: Node 1267 has dup fanin 1265.
ABC: Node 1267 has dup fanin 1266.
ABC: Node 1267 has dup fanin 1265.
ABC: Node 1267 has dup fanin 1266.
ABC: Node 1268 has dup fanin 1261.
ABC: Node 1268 has dup fanin 1267.
ABC: Node 1268 has dup fanin 1261.
ABC: Node 1268 has dup fanin 1267.
ABC: Node 1269 has dup fanin 1260.
ABC: Node 1269 has dup fanin 1268.
ABC: Node 1269 has dup fanin 1260.
ABC: Node 1269 has dup fanin 1268.
ABC: Node 1271 has dup fanin 1259.
ABC: Node 1271 has dup fanin 1269.
ABC: Node 1271 has dup fanin 1259.
ABC: Node 1271 has dup fanin 1269.
ABC: Node 1282 has dup fanin 1280.
ABC: Node 1282 has dup fanin 1281.
ABC: Node 1282 has dup fanin 1280.
ABC: Node 1282 has dup fanin 1281.
ABC: Node 1294 has dup fanin 1289.
ABC: Node 1294 has dup fanin 1293.
ABC: Node 1294 has dup fanin 1289.
ABC: Node 1294 has dup fanin 1293.
ABC: Node 1299 has dup fanin 1287.
ABC: Node 1299 has dup fanin 1298.
ABC: Node 1299 has dup fanin 1287.
ABC: Node 1299 has dup fanin 1298.
ABC: Node 1306 has dup fanin 1301.
ABC: Node 1306 has dup fanin 1305.
ABC: Node 1306 has dup fanin 1301.
ABC: Node 1306 has dup fanin 1305.
ABC: Node 1308 has dup fanin 1300.
ABC: Node 1308 has dup fanin 1306.
ABC: Node 1308 has dup fanin 1300.
ABC: Node 1308 has dup fanin 1306.
ABC: Node 1317 has dup fanin 1315.
ABC: Node 1317 has dup fanin 1316.
ABC: Node 1317 has dup fanin 1315.
ABC: Node 1317 has dup fanin 1316.
ABC: Node 1318 has dup fanin 1311.
ABC: Node 1318 has dup fanin 1317.
ABC: Node 1318 has dup fanin 1311.
ABC: Node 1318 has dup fanin 1317.
ABC: Node 1319 has dup fanin 1310.
ABC: Node 1319 has dup fanin 1318.
ABC: Node 1319 has dup fanin 1310.
ABC: Node 1319 has dup fanin 1318.
ABC: Node 1320 has dup fanin 1295.
ABC: Node 1320 has dup fanin 1319.
ABC: Node 1320 has dup fanin 1295.
ABC: Node 1320 has dup fanin 1319.
ABC: Node 1321 has dup fanin 1309.
ABC: Node 1321 has dup fanin 1320.
ABC: Node 1321 has dup fanin 1309.
ABC: Node 1321 has dup fanin 1320.
ABC: Node 1323 has dup fanin 1307.
ABC: Node 1323 has dup fanin 1308.
ABC: Node 1323 has dup fanin 1307.
ABC: Node 1323 has dup fanin 1308.
ABC: Node 1325 has dup fanin 1321.
ABC: Node 1325 has dup fanin 1324.
ABC: Node 1325 has dup fanin 1321.
ABC: Node 1325 has dup fanin 1324.
ABC: Node 1327 has dup fanin 1257.
ABC: Node 1327 has dup fanin 1258.
ABC: Node 1327 has dup fanin 1257.
ABC: Node 1327 has dup fanin 1258.
ABC: Node 1329 has dup fanin 1247.
ABC: Node 1329 has dup fanin 1249.
ABC: Node 1329 has dup fanin 1247.
ABC: Node 1329 has dup fanin 1249.
ABC: Node 1331 has dup fanin 1328.
ABC: Node 1331 has dup fanin 1329.
ABC: Node 1331 has dup fanin 1328.
ABC: Node 1331 has dup fanin 1329.
ABC: Node 1333 has dup fanin 1327.
ABC: Node 1333 has dup fanin 1332.
ABC: Node 1333 has dup fanin 1327.
ABC: Node 1333 has dup fanin 1332.
ABC: Node 1334 has dup fanin 1326.
ABC: Node 1334 has dup fanin 1333.
ABC: Node 1334 has dup fanin 1326.
ABC: Node 1334 has dup fanin 1333.
ABC: Node 1335 has dup fanin 1325.
ABC: Node 1335 has dup fanin 1334.
ABC: Node 1335 has dup fanin 1325.
ABC: Node 1335 has dup fanin 1334.
ABC: Node 1338 has dup fanin 1336.
ABC: Node 1338 has dup fanin 1337.
ABC: Node 1338 has dup fanin 1336.
ABC: Node 1338 has dup fanin 1337.
ABC: Node 1340 has dup fanin 1330.
ABC: Node 1340 has dup fanin 1331.
ABC: Node 1340 has dup fanin 1330.
ABC: Node 1340 has dup fanin 1331.
ABC: Node 1342 has dup fanin 1340.
ABC: Node 1342 has dup fanin 1341.
ABC: Node 1342 has dup fanin 1340.
ABC: Node 1342 has dup fanin 1341.
ABC: Node 1343 has dup fanin 1339.
ABC: Node 1343 has dup fanin 1342.
ABC: Node 1343 has dup fanin 1339.
ABC: Node 1343 has dup fanin 1342.
ABC: Node 1353 has dup fanin 1348.
ABC: Node 1353 has dup fanin 1352.
ABC: Node 1353 has dup fanin 1348.
ABC: Node 1353 has dup fanin 1352.
ABC: Node 1354 has dup fanin 1274.
ABC: Node 1354 has dup fanin 1353.
ABC: Node 1354 has dup fanin 1274.
ABC: Node 1354 has dup fanin 1353.
ABC: Node 1360 has dup fanin 1355.
ABC: Node 1360 has dup fanin 1359.
ABC: Node 1360 has dup fanin 1355.
ABC: Node 1360 has dup fanin 1359.
ABC: Node 1361 has dup fanin 1354.
ABC: Node 1361 has dup fanin 1360.
ABC: Node 1361 has dup fanin 1354.
ABC: Node 1361 has dup fanin 1360.
ABC: Node 1365 has dup fanin 1286.
ABC: Node 1365 has dup fanin 1364.
ABC: Node 1365 has dup fanin 1286.
ABC: Node 1365 has dup fanin 1364.
ABC: Node 1374 has dup fanin 1369.
ABC: Node 1374 has dup fanin 1373.
ABC: Node 1374 has dup fanin 1369.
ABC: Node 1374 has dup fanin 1373.
ABC: Node 1375 has dup fanin 1368.
ABC: Node 1375 has dup fanin 1374.
ABC: Node 1375 has dup fanin 1368.
ABC: Node 1375 has dup fanin 1374.
ABC: Node 1377 has dup fanin 1375.
ABC: Node 1377 has dup fanin 1376.
ABC: Node 1377 has dup fanin 1375.
ABC: Node 1377 has dup fanin 1376.
ABC: Node 1378 has dup fanin 1283.
ABC: Node 1378 has dup fanin 1377.
ABC: Node 1378 has dup fanin 1283.
ABC: Node 1378 has dup fanin 1377.
ABC: Node 1379 has dup fanin 1367.
ABC: Node 1379 has dup fanin 1378.
ABC: Node 1379 has dup fanin 1367.
ABC: Node 1379 has dup fanin 1378.
ABC: Node 1380 has dup fanin 1366.
ABC: Node 1380 has dup fanin 1379.
ABC: Node 1380 has dup fanin 1366.
ABC: Node 1380 has dup fanin 1379.
ABC: Node 1381 has dup fanin 1270.
ABC: Node 1381 has dup fanin 1271.
ABC: Node 1381 has dup fanin 1270.
ABC: Node 1381 has dup fanin 1271.
ABC: Node 1382 has dup fanin 1380.
ABC: Node 1382 has dup fanin 1381.
ABC: Node 1382 has dup fanin 1380.
ABC: Node 1382 has dup fanin 1381.
ABC: Node 1386 has dup fanin 1365.
ABC: Node 1386 has dup fanin 1385.
ABC: Node 1386 has dup fanin 1365.
ABC: Node 1386 has dup fanin 1385.
ABC: Node 1387 has dup fanin 1347.
ABC: Node 1387 has dup fanin 1386.
ABC: Node 1387 has dup fanin 1347.
ABC: Node 1387 has dup fanin 1386.
ABC: Node 1397 has dup fanin 1392.
ABC: Node 1397 has dup fanin 1396.
ABC: Node 1397 has dup fanin 1392.
ABC: Node 1397 has dup fanin 1396.
ABC: Node 1398 has dup fanin 1391.
ABC: Node 1398 has dup fanin 1397.
ABC: Node 1398 has dup fanin 1391.
ABC: Node 1398 has dup fanin 1397.
ABC: Node 1404 has dup fanin 1399.
ABC: Node 1404 has dup fanin 1403.
ABC: Node 1404 has dup fanin 1399.
ABC: Node 1404 has dup fanin 1403.
ABC: Node 1405 has dup fanin 1398.
ABC: Node 1405 has dup fanin 1404.
ABC: Node 1405 has dup fanin 1398.
ABC: Node 1405 has dup fanin 1404.
ABC: Node 1411 has dup fanin 1363.
ABC: Node 1411 has dup fanin 1410.
ABC: Node 1411 has dup fanin 1363.
ABC: Node 1411 has dup fanin 1410.
ABC: Node 1421 has dup fanin 1416.
ABC: Node 1421 has dup fanin 1420.
ABC: Node 1421 has dup fanin 1416.
ABC: Node 1421 has dup fanin 1420.
ABC: Node 1422 has dup fanin 1415.
ABC: Node 1422 has dup fanin 1421.
ABC: Node 1422 has dup fanin 1415.
ABC: Node 1422 has dup fanin 1421.
ABC: Node 1423 has dup fanin 1414.
ABC: Node 1423 has dup fanin 1422.
ABC: Node 1423 has dup fanin 1414.
ABC: Node 1423 has dup fanin 1422.
ABC: Node 1424 has dup fanin 1413.
ABC: Node 1424 has dup fanin 1423.
ABC: Node 1424 has dup fanin 1413.
ABC: Node 1424 has dup fanin 1423.
ABC: Node 1426 has dup fanin 1424.
ABC: Node 1426 has dup fanin 1425.
ABC: Node 1426 has dup fanin 1424.
ABC: Node 1426 has dup fanin 1425.
ABC: Node 1427 has dup fanin 1412.
ABC: Node 1427 has dup fanin 1426.
ABC: Node 1427 has dup fanin 1412.
ABC: Node 1427 has dup fanin 1426.
ABC: Node 1435 has dup fanin 1430.
ABC: Node 1435 has dup fanin 1434.
ABC: Node 1435 has dup fanin 1430.
ABC: Node 1435 has dup fanin 1434.
ABC: Node 1436 has dup fanin 1429.
ABC: Node 1436 has dup fanin 1435.
ABC: Node 1436 has dup fanin 1429.
ABC: Node 1436 has dup fanin 1435.
ABC: Node 1438 has dup fanin 1436.
ABC: Node 1438 has dup fanin 1437.
ABC: Node 1438 has dup fanin 1436.
ABC: Node 1438 has dup fanin 1437.
ABC: Node 1440 has dup fanin 1438.
ABC: Node 1440 has dup fanin 1439.
ABC: Node 1440 has dup fanin 1438.
ABC: Node 1440 has dup fanin 1439.
ABC: Node 1441 has dup fanin 1428.
ABC: Node 1441 has dup fanin 1440.
ABC: Node 1441 has dup fanin 1428.
ABC: Node 1441 has dup fanin 1440.
ABC: Node 1442 has dup fanin 1427.
ABC: Node 1442 has dup fanin 1441.
ABC: Node 1442 has dup fanin 1427.
ABC: Node 1442 has dup fanin 1441.
ABC: Node 1446 has dup fanin 1411.
ABC: Node 1446 has dup fanin 1445.
ABC: Node 1446 has dup fanin 1411.
ABC: Node 1446 has dup fanin 1445.
ABC: Node 1447 has dup fanin 1389.
ABC: Node 1447 has dup fanin 1446.
ABC: Node 1447 has dup fanin 1389.
ABC: Node 1447 has dup fanin 1446.
ABC: Node 1448 has dup fanin 1384.
ABC: Node 1448 has dup fanin 1447.
ABC: Node 1448 has dup fanin 1384.
ABC: Node 1448 has dup fanin 1447.
ABC: Node 1449 has dup fanin 1388.
ABC: Node 1449 has dup fanin 1448.
ABC: Node 1449 has dup fanin 1388.
ABC: Node 1449 has dup fanin 1448.
ABC: Node 1450 has dup fanin 1272.
ABC: Node 1450 has dup fanin 1449.
ABC: Node 1450 has dup fanin 1272.
ABC: Node 1450 has dup fanin 1449.
ABC: Node 1452 has dup fanin 1032.
ABC: Node 1452 has dup fanin 1451.
ABC: Node 1452 has dup fanin 1032.
ABC: Node 1452 has dup fanin 1451.
ABC: Node 1453 has dup fanin 1338.
ABC: Node 1453 has dup fanin 1343.
ABC: Node 1453 has dup fanin 1338.
ABC: Node 1453 has dup fanin 1343.
ABC: Node 1458 has dup fanin 1299.
ABC: Node 1458 has dup fanin 1346.
ABC: Node 1458 has dup fanin 1299.
ABC: Node 1458 has dup fanin 1346.
ABC: Node 1459 has dup fanin 1457.
ABC: Node 1459 has dup fanin 1458.
ABC: Node 1459 has dup fanin 1457.
ABC: Node 1459 has dup fanin 1458.
ABC: Node 1461 has dup fanin 1345.
ABC: Node 1461 has dup fanin 1387.
ABC: Node 1461 has dup fanin 1345.
ABC: Node 1461 has dup fanin 1387.
ABC: Node 1463 has dup fanin 1460.
ABC: Node 1463 has dup fanin 1461.
ABC: Node 1463 has dup fanin 1460.
ABC: Node 1463 has dup fanin 1461.
ABC: Node 1468 has dup fanin 1462.
ABC: Node 1468 has dup fanin 1463.
ABC: Node 1468 has dup fanin 1462.
ABC: Node 1468 has dup fanin 1463.
ABC: Node 1470 has dup fanin 1452.
ABC: Node 1470 has dup fanin 1456.
ABC: Node 1470 has dup fanin 1452.
ABC: Node 1470 has dup fanin 1456.
ABC: Node 1471 has dup fanin 1469.
ABC: Node 1471 has dup fanin 1470.
ABC: Node 1471 has dup fanin 1469.
ABC: Node 1471 has dup fanin 1470.
ABC: Node 1473 has dup fanin 1455.
ABC: Node 1473 has dup fanin 1459.
ABC: Node 1473 has dup fanin 1455.
ABC: Node 1473 has dup fanin 1459.
ABC: Node 1475 has dup fanin 1472.
ABC: Node 1475 has dup fanin 1473.
ABC: Node 1475 has dup fanin 1472.
ABC: Node 1475 has dup fanin 1473.
ABC: Node 1480 has dup fanin 1474.
ABC: Node 1480 has dup fanin 1475.
ABC: Node 1480 has dup fanin 1474.
ABC: Node 1480 has dup fanin 1475.
ABC: Node 1483 has dup fanin 1064.
ABC: Node 1483 has dup fanin 1471.
ABC: Node 1483 has dup fanin 1064.
ABC: Node 1483 has dup fanin 1471.
ABC: Node 1485 has dup fanin 1482.
ABC: Node 1485 has dup fanin 1483.
ABC: Node 1485 has dup fanin 1482.
ABC: Node 1485 has dup fanin 1483.
ABC: Node 1493 has dup fanin 1484.
ABC: Node 1493 has dup fanin 1485.
ABC: Node 1493 has dup fanin 1484.
ABC: Node 1493 has dup fanin 1485.
ABC: Node 1516 has dup fanin 1511.
ABC: Node 1516 has dup fanin 1515.
ABC: Node 1516 has dup fanin 1511.
ABC: Node 1516 has dup fanin 1515.
ABC: Node 1517 has dup fanin 1510.
ABC: Node 1517 has dup fanin 1516.
ABC: Node 1517 has dup fanin 1510.
ABC: Node 1517 has dup fanin 1516.
ABC: Node 1518 has dup fanin 1504.
ABC: Node 1518 has dup fanin 1517.
ABC: Node 1518 has dup fanin 1504.
ABC: Node 1518 has dup fanin 1517.
ABC: Node 1525 has dup fanin 1507.
ABC: Node 1525 has dup fanin 1509.
ABC: Node 1525 has dup fanin 1507.
ABC: Node 1525 has dup fanin 1509.
ABC: Node 1527 has dup fanin 1524.
ABC: Node 1527 has dup fanin 1525.
ABC: Node 1527 has dup fanin 1524.
ABC: Node 1527 has dup fanin 1525.
ABC: Node 1530 has dup fanin 1518.
ABC: Node 1530 has dup fanin 1528.
ABC: Node 1530 has dup fanin 1518.
ABC: Node 1530 has dup fanin 1528.
ABC: Node 1537 has dup fanin 1532.
ABC: Node 1537 has dup fanin 1536.
ABC: Node 1537 has dup fanin 1532.
ABC: Node 1537 has dup fanin 1536.
ABC: Node 1554 has dup fanin 1549.
ABC: Node 1554 has dup fanin 1553.
ABC: Node 1554 has dup fanin 1549.
ABC: Node 1554 has dup fanin 1553.
ABC: Node 1555 has dup fanin 1548.
ABC: Node 1555 has dup fanin 1554.
ABC: Node 1555 has dup fanin 1548.
ABC: Node 1555 has dup fanin 1554.
ABC: Node 1561 has dup fanin 1556.
ABC: Node 1561 has dup fanin 1560.
ABC: Node 1561 has dup fanin 1556.
ABC: Node 1561 has dup fanin 1560.
ABC: Node 1562 has dup fanin 1555.
ABC: Node 1562 has dup fanin 1561.
ABC: Node 1562 has dup fanin 1555.
ABC: Node 1562 has dup fanin 1561.
ABC: Node 1568 has dup fanin 1545.
ABC: Node 1568 has dup fanin 1547.
ABC: Node 1568 has dup fanin 1545.
ABC: Node 1568 has dup fanin 1547.
ABC: Node 1569 has dup fanin 1567.
ABC: Node 1569 has dup fanin 1568.
ABC: Node 1569 has dup fanin 1567.
ABC: Node 1569 has dup fanin 1568.
ABC: Node 1575 has dup fanin 1570.
ABC: Node 1575 has dup fanin 1574.
ABC: Node 1575 has dup fanin 1570.
ABC: Node 1575 has dup fanin 1574.
ABC: Node 1576 has dup fanin 1569.
ABC: Node 1576 has dup fanin 1575.
ABC: Node 1576 has dup fanin 1569.
ABC: Node 1576 has dup fanin 1575.
ABC: Node 1592 has dup fanin 1587.
ABC: Node 1592 has dup fanin 1591.
ABC: Node 1592 has dup fanin 1587.
ABC: Node 1592 has dup fanin 1591.
ABC: Node 1597 has dup fanin 1541.
ABC: Node 1597 has dup fanin 1596.
ABC: Node 1597 has dup fanin 1541.
ABC: Node 1597 has dup fanin 1596.
ABC: Node 1604 has dup fanin 1599.
ABC: Node 1604 has dup fanin 1603.
ABC: Node 1604 has dup fanin 1599.
ABC: Node 1604 has dup fanin 1603.
ABC: Node 1605 has dup fanin 1598.
ABC: Node 1605 has dup fanin 1604.
ABC: Node 1605 has dup fanin 1598.
ABC: Node 1605 has dup fanin 1604.
ABC: Node 1611 has dup fanin 1606.
ABC: Node 1611 has dup fanin 1610.
ABC: Node 1611 has dup fanin 1606.
ABC: Node 1611 has dup fanin 1610.
ABC: Node 1612 has dup fanin 1605.
ABC: Node 1612 has dup fanin 1611.
ABC: Node 1612 has dup fanin 1605.
ABC: Node 1612 has dup fanin 1611.
ABC: Node 1613 has dup fanin 1597.
ABC: Node 1613 has dup fanin 1612.
ABC: Node 1613 has dup fanin 1597.
ABC: Node 1613 has dup fanin 1612.
ABC: Node 1619 has dup fanin 1581.
ABC: Node 1619 has dup fanin 1618.
ABC: Node 1619 has dup fanin 1581.
ABC: Node 1619 has dup fanin 1618.
ABC: Node 1628 has dup fanin 1623.
ABC: Node 1628 has dup fanin 1627.
ABC: Node 1628 has dup fanin 1623.
ABC: Node 1628 has dup fanin 1627.
ABC: Node 1629 has dup fanin 1622.
ABC: Node 1629 has dup fanin 1628.
ABC: Node 1629 has dup fanin 1622.
ABC: Node 1629 has dup fanin 1628.
ABC: Node 1630 has dup fanin 1621.
ABC: Node 1630 has dup fanin 1629.
ABC: Node 1630 has dup fanin 1621.
ABC: Node 1630 has dup fanin 1629.
ABC: Node 1632 has dup fanin 1620.
ABC: Node 1632 has dup fanin 1630.
ABC: Node 1632 has dup fanin 1620.
ABC: Node 1632 has dup fanin 1630.
ABC: Node 1643 has dup fanin 1638.
ABC: Node 1643 has dup fanin 1642.
ABC: Node 1643 has dup fanin 1638.
ABC: Node 1643 has dup fanin 1642.
ABC: Node 1644 has dup fanin 1637.
ABC: Node 1644 has dup fanin 1643.
ABC: Node 1644 has dup fanin 1637.
ABC: Node 1644 has dup fanin 1643.
ABC: Node 1645 has dup fanin 1636.
ABC: Node 1645 has dup fanin 1644.
ABC: Node 1645 has dup fanin 1636.
ABC: Node 1645 has dup fanin 1644.
ABC: Node 1646 has dup fanin 1635.
ABC: Node 1646 has dup fanin 1645.
ABC: Node 1646 has dup fanin 1635.
ABC: Node 1646 has dup fanin 1645.
ABC: Node 1647 has dup fanin 1634.
ABC: Node 1647 has dup fanin 1646.
ABC: Node 1647 has dup fanin 1634.
ABC: Node 1647 has dup fanin 1646.
ABC: Node 1648 has dup fanin 1633.
ABC: Node 1648 has dup fanin 1647.
ABC: Node 1648 has dup fanin 1633.
ABC: Node 1648 has dup fanin 1647.
ABC: Node 1656 has dup fanin 1651.
ABC: Node 1656 has dup fanin 1655.
ABC: Node 1656 has dup fanin 1651.
ABC: Node 1656 has dup fanin 1655.
ABC: Node 1658 has dup fanin 1650.
ABC: Node 1658 has dup fanin 1656.
ABC: Node 1658 has dup fanin 1650.
ABC: Node 1658 has dup fanin 1656.
ABC: Node 1662 has dup fanin 1521.
ABC: Node 1662 has dup fanin 1523.
ABC: Node 1662 has dup fanin 1521.
ABC: Node 1662 has dup fanin 1523.
ABC: Node 1663 has dup fanin 1661.
ABC: Node 1663 has dup fanin 1662.
ABC: Node 1663 has dup fanin 1661.
ABC: Node 1663 has dup fanin 1662.
ABC: Node 1664 has dup fanin 1660.
ABC: Node 1664 has dup fanin 1663.
ABC: Node 1664 has dup fanin 1660.
ABC: Node 1664 has dup fanin 1663.
ABC: Node 1665 has dup fanin 1659.
ABC: Node 1665 has dup fanin 1664.
ABC: Node 1665 has dup fanin 1659.
ABC: Node 1665 has dup fanin 1664.
ABC: Node 1666 has dup fanin 1649.
ABC: Node 1666 has dup fanin 1665.
ABC: Node 1666 has dup fanin 1649.
ABC: Node 1666 has dup fanin 1665.
ABC: Node 1678 has dup fanin 1673.
ABC: Node 1678 has dup fanin 1677.
ABC: Node 1678 has dup fanin 1673.
ABC: Node 1678 has dup fanin 1677.
ABC: Node 1679 has dup fanin 1672.
ABC: Node 1679 has dup fanin 1678.
ABC: Node 1679 has dup fanin 1672.
ABC: Node 1679 has dup fanin 1678.
ABC: Node 1680 has dup fanin 1671.
ABC: Node 1680 has dup fanin 1679.
ABC: Node 1680 has dup fanin 1671.
ABC: Node 1680 has dup fanin 1679.
ABC: Node 1681 has dup fanin 1670.
ABC: Node 1681 has dup fanin 1680.
ABC: Node 1681 has dup fanin 1670.
ABC: Node 1681 has dup fanin 1680.
ABC: Node 1682 has dup fanin 1669.
ABC: Node 1682 has dup fanin 1681.
ABC: Node 1682 has dup fanin 1669.
ABC: Node 1682 has dup fanin 1681.
ABC: Node 1683 has dup fanin 1668.
ABC: Node 1683 has dup fanin 1682.
ABC: Node 1683 has dup fanin 1668.
ABC: Node 1683 has dup fanin 1682.
ABC: Node 1685 has dup fanin 1526.
ABC: Node 1685 has dup fanin 1527.
ABC: Node 1685 has dup fanin 1526.
ABC: Node 1685 has dup fanin 1527.
ABC: Node 1687 has dup fanin 1685.
ABC: Node 1687 has dup fanin 1686.
ABC: Node 1687 has dup fanin 1685.
ABC: Node 1687 has dup fanin 1686.
ABC: Node 1688 has dup fanin 1684.
ABC: Node 1688 has dup fanin 1687.
ABC: Node 1688 has dup fanin 1684.
ABC: Node 1688 has dup fanin 1687.
ABC: Node 1689 has dup fanin 1683.
ABC: Node 1689 has dup fanin 1688.
ABC: Node 1689 has dup fanin 1683.
ABC: Node 1689 has dup fanin 1688.
ABC: Node 1690 has dup fanin 1578.
ABC: Node 1690 has dup fanin 1689.
ABC: Node 1690 has dup fanin 1578.
ABC: Node 1690 has dup fanin 1689.
ABC: Node 1691 has dup fanin 1667.
ABC: Node 1691 has dup fanin 1690.
ABC: Node 1691 has dup fanin 1667.
ABC: Node 1691 has dup fanin 1690.
ABC: Node 1702 has dup fanin 1583.
ABC: Node 1702 has dup fanin 1701.
ABC: Node 1702 has dup fanin 1583.
ABC: Node 1702 has dup fanin 1701.
ABC: Node 1709 has dup fanin 1704.
ABC: Node 1709 has dup fanin 1708.
ABC: Node 1709 has dup fanin 1704.
ABC: Node 1709 has dup fanin 1708.
ABC: Node 1714 has dup fanin 1594.
ABC: Node 1714 has dup fanin 1713.
ABC: Node 1714 has dup fanin 1594.
ABC: Node 1714 has dup fanin 1713.
ABC: Node 1721 has dup fanin 1716.
ABC: Node 1721 has dup fanin 1720.
ABC: Node 1721 has dup fanin 1716.
ABC: Node 1721 has dup fanin 1720.
ABC: Node 1722 has dup fanin 1715.
ABC: Node 1722 has dup fanin 1721.
ABC: Node 1722 has dup fanin 1715.
ABC: Node 1722 has dup fanin 1721.
ABC: Node 1728 has dup fanin 1723.
ABC: Node 1728 has dup fanin 1727.
ABC: Node 1728 has dup fanin 1723.
ABC: Node 1728 has dup fanin 1727.
ABC: Node 1729 has dup fanin 1722.
ABC: Node 1729 has dup fanin 1728.
ABC: Node 1729 has dup fanin 1722.
ABC: Node 1729 has dup fanin 1728.
ABC: Node 1730 has dup fanin 1714.
ABC: Node 1730 has dup fanin 1729.
ABC: Node 1730 has dup fanin 1714.
ABC: Node 1730 has dup fanin 1729.
ABC: Node 1734 has dup fanin 1702.
ABC: Node 1734 has dup fanin 1733.
ABC: Node 1734 has dup fanin 1702.
ABC: Node 1734 has dup fanin 1733.
ABC: Node 1736 has dup fanin 1617.
ABC: Node 1736 has dup fanin 1735.
ABC: Node 1736 has dup fanin 1617.
ABC: Node 1736 has dup fanin 1735.
ABC: Node 1748 has dup fanin 1743.
ABC: Node 1748 has dup fanin 1747.
ABC: Node 1748 has dup fanin 1743.
ABC: Node 1748 has dup fanin 1747.
ABC: Node 1749 has dup fanin 1742.
ABC: Node 1749 has dup fanin 1748.
ABC: Node 1749 has dup fanin 1742.
ABC: Node 1749 has dup fanin 1748.
ABC: Node 1750 has dup fanin 1741.
ABC: Node 1750 has dup fanin 1749.
ABC: Node 1750 has dup fanin 1741.
ABC: Node 1750 has dup fanin 1749.
ABC: Node 1751 has dup fanin 1740.
ABC: Node 1751 has dup fanin 1750.
ABC: Node 1751 has dup fanin 1740.
ABC: Node 1751 has dup fanin 1750.
ABC: Node 1752 has dup fanin 1739.
ABC: Node 1752 has dup fanin 1751.
ABC: Node 1752 has dup fanin 1739.
ABC: Node 1752 has dup fanin 1751.
ABC: Node 1753 has dup fanin 1738.
ABC: Node 1753 has dup fanin 1752.
ABC: Node 1753 has dup fanin 1738.
ABC: Node 1753 has dup fanin 1752.
ABC: Node 1754 has dup fanin 1529.
ABC: Node 1754 has dup fanin 1530.
ABC: Node 1754 has dup fanin 1529.
ABC: Node 1754 has dup fanin 1530.
ABC: Node 1755 has dup fanin 1753.
ABC: Node 1755 has dup fanin 1754.
ABC: Node 1755 has dup fanin 1753.
ABC: Node 1755 has dup fanin 1754.
ABC: Node 1756 has dup fanin 1614.
ABC: Node 1756 has dup fanin 1755.
ABC: Node 1756 has dup fanin 1614.
ABC: Node 1756 has dup fanin 1755.
ABC: Node 1757 has dup fanin 1737.
ABC: Node 1757 has dup fanin 1756.
ABC: Node 1757 has dup fanin 1737.
ABC: Node 1757 has dup fanin 1756.
ABC: Node 1758 has dup fanin 1736.
ABC: Node 1758 has dup fanin 1757.
ABC: Node 1758 has dup fanin 1736.
ABC: Node 1758 has dup fanin 1757.
ABC: Node 1760 has dup fanin 1692.
ABC: Node 1760 has dup fanin 1758.
ABC: Node 1760 has dup fanin 1692.
ABC: Node 1760 has dup fanin 1758.
ABC: Node 1770 has dup fanin 1765.
ABC: Node 1770 has dup fanin 1769.
ABC: Node 1770 has dup fanin 1765.
ABC: Node 1770 has dup fanin 1769.
ABC: Node 1777 has dup fanin 1699.
ABC: Node 1777 has dup fanin 1775.
ABC: Node 1777 has dup fanin 1699.
ABC: Node 1777 has dup fanin 1775.
ABC: Node 1783 has dup fanin 1778.
ABC: Node 1783 has dup fanin 1782.
ABC: Node 1783 has dup fanin 1778.
ABC: Node 1783 has dup fanin 1782.
ABC: Node 1790 has dup fanin 1785.
ABC: Node 1790 has dup fanin 1789.
ABC: Node 1790 has dup fanin 1785.
ABC: Node 1790 has dup fanin 1789.
ABC: Node 1791 has dup fanin 1784.
ABC: Node 1791 has dup fanin 1790.
ABC: Node 1791 has dup fanin 1784.
ABC: Node 1791 has dup fanin 1790.
ABC: Node 1792 has dup fanin 1783.
ABC: Node 1792 has dup fanin 1791.
ABC: Node 1792 has dup fanin 1783.
ABC: Node 1792 has dup fanin 1791.
ABC: Node 1799 has dup fanin 1794.
ABC: Node 1799 has dup fanin 1798.
ABC: Node 1799 has dup fanin 1794.
ABC: Node 1799 has dup fanin 1798.
ABC: Node 1800 has dup fanin 1694.
ABC: Node 1800 has dup fanin 1799.
ABC: Node 1800 has dup fanin 1694.
ABC: Node 1800 has dup fanin 1799.
ABC: Node 1801 has dup fanin 1793.
ABC: Node 1801 has dup fanin 1800.
ABC: Node 1801 has dup fanin 1793.
ABC: Node 1801 has dup fanin 1800.
ABC: Node 1803 has dup fanin 1711.
ABC: Node 1803 has dup fanin 1802.
ABC: Node 1803 has dup fanin 1711.
ABC: Node 1803 has dup fanin 1802.
ABC: Node 1804 has dup fanin 1792.
ABC: Node 1804 has dup fanin 1803.
ABC: Node 1804 has dup fanin 1792.
ABC: Node 1804 has dup fanin 1803.
ABC: Node 1808 has dup fanin 1777.
ABC: Node 1808 has dup fanin 1807.
ABC: Node 1808 has dup fanin 1777.
ABC: Node 1808 has dup fanin 1807.
ABC: Node 1809 has dup fanin 1764.
ABC: Node 1809 has dup fanin 1808.
ABC: Node 1809 has dup fanin 1764.
ABC: Node 1809 has dup fanin 1808.
ABC: Node 1821 has dup fanin 1816.
ABC: Node 1821 has dup fanin 1820.
ABC: Node 1821 has dup fanin 1816.
ABC: Node 1821 has dup fanin 1820.
ABC: Node 1822 has dup fanin 1815.
ABC: Node 1822 has dup fanin 1821.
ABC: Node 1822 has dup fanin 1815.
ABC: Node 1822 has dup fanin 1821.
ABC: Node 1823 has dup fanin 1814.
ABC: Node 1823 has dup fanin 1822.
ABC: Node 1823 has dup fanin 1814.
ABC: Node 1823 has dup fanin 1822.
ABC: Node 1824 has dup fanin 1813.
ABC: Node 1824 has dup fanin 1823.
ABC: Node 1824 has dup fanin 1813.
ABC: Node 1824 has dup fanin 1823.
ABC: Node 1825 has dup fanin 1812.
ABC: Node 1825 has dup fanin 1824.
ABC: Node 1825 has dup fanin 1812.
ABC: Node 1825 has dup fanin 1824.
ABC: Node 1826 has dup fanin 1811.
ABC: Node 1826 has dup fanin 1825.
ABC: Node 1826 has dup fanin 1811.
ABC: Node 1826 has dup fanin 1825.
ABC: Node 1834 has dup fanin 1829.
ABC: Node 1834 has dup fanin 1833.
ABC: Node 1834 has dup fanin 1829.
ABC: Node 1834 has dup fanin 1833.
ABC: Node 1836 has dup fanin 1834.
ABC: Node 1836 has dup fanin 1835.
ABC: Node 1836 has dup fanin 1834.
ABC: Node 1836 has dup fanin 1835.
ABC: Node 1837 has dup fanin 1828.
ABC: Node 1837 has dup fanin 1836.
ABC: Node 1837 has dup fanin 1828.
ABC: Node 1837 has dup fanin 1836.
ABC: Node 1839 has dup fanin 1837.
ABC: Node 1839 has dup fanin 1838.
ABC: Node 1839 has dup fanin 1837.
ABC: Node 1839 has dup fanin 1838.
ABC: Node 1840 has dup fanin 1827.
ABC: Node 1840 has dup fanin 1839.
ABC: Node 1840 has dup fanin 1827.
ABC: Node 1840 has dup fanin 1839.
ABC: Node 1841 has dup fanin 1826.
ABC: Node 1841 has dup fanin 1840.
ABC: Node 1841 has dup fanin 1826.
ABC: Node 1841 has dup fanin 1840.
ABC: Node 1842 has dup fanin 1732.
ABC: Node 1842 has dup fanin 1841.
ABC: Node 1842 has dup fanin 1732.
ABC: Node 1842 has dup fanin 1841.
ABC: Node 1843 has dup fanin 1810.
ABC: Node 1843 has dup fanin 1842.
ABC: Node 1843 has dup fanin 1810.
ABC: Node 1843 has dup fanin 1842.
ABC: Node 1844 has dup fanin 1809.
ABC: Node 1844 has dup fanin 1843.
ABC: Node 1844 has dup fanin 1809.
ABC: Node 1844 has dup fanin 1843.
ABC: Node 1845 has dup fanin 1763.
ABC: Node 1845 has dup fanin 1844.
ABC: Node 1845 has dup fanin 1763.
ABC: Node 1845 has dup fanin 1844.
ABC: Node 1846 has dup fanin 1762.
ABC: Node 1846 has dup fanin 1845.
ABC: Node 1846 has dup fanin 1762.
ABC: Node 1846 has dup fanin 1845.
ABC: Node 1847 has dup fanin 1761.
ABC: Node 1847 has dup fanin 1846.
ABC: Node 1847 has dup fanin 1761.
ABC: Node 1847 has dup fanin 1846.
ABC: Node 1848 has dup fanin 1531.
ABC: Node 1848 has dup fanin 1847.
ABC: Node 1848 has dup fanin 1531.
ABC: Node 1848 has dup fanin 1847.
ABC: Node 1855 has dup fanin 1849.
ABC: Node 1855 has dup fanin 1854.
ABC: Node 1855 has dup fanin 1849.
ABC: Node 1855 has dup fanin 1854.
ABC: Node 1857 has dup fanin 1631.
ABC: Node 1857 has dup fanin 1632.
ABC: Node 1857 has dup fanin 1631.
ABC: Node 1857 has dup fanin 1632.
ABC: Node 1858 has dup fanin 1856.
ABC: Node 1858 has dup fanin 1857.
ABC: Node 1858 has dup fanin 1856.
ABC: Node 1858 has dup fanin 1857.
ABC: Node 1861 has dup fanin 1657.
ABC: Node 1861 has dup fanin 1658.
ABC: Node 1861 has dup fanin 1657.
ABC: Node 1861 has dup fanin 1658.
ABC: Node 1862 has dup fanin 1860.
ABC: Node 1862 has dup fanin 1861.
ABC: Node 1862 has dup fanin 1860.
ABC: Node 1862 has dup fanin 1861.
ABC: Node 1863 has dup fanin 1859.
ABC: Node 1863 has dup fanin 1862.
ABC: Node 1863 has dup fanin 1859.
ABC: Node 1863 has dup fanin 1862.
ABC: Node 1865 has dup fanin 1648.
ABC: Node 1865 has dup fanin 1666.
ABC: Node 1865 has dup fanin 1648.
ABC: Node 1865 has dup fanin 1666.
ABC: Node 1866 has dup fanin 1852.
ABC: Node 1866 has dup fanin 1865.
ABC: Node 1866 has dup fanin 1852.
ABC: Node 1866 has dup fanin 1865.
ABC: Node 1867 has dup fanin 1864.
ABC: Node 1867 has dup fanin 1866.
ABC: Node 1867 has dup fanin 1864.
ABC: Node 1867 has dup fanin 1866.
ABC: Node 1869 has dup fanin 1619.
ABC: Node 1869 has dup fanin 1691.
ABC: Node 1869 has dup fanin 1619.
ABC: Node 1869 has dup fanin 1691.
ABC: Node 1870 has dup fanin 1868.
ABC: Node 1870 has dup fanin 1869.
ABC: Node 1870 has dup fanin 1868.
ABC: Node 1870 has dup fanin 1869.
ABC: Node 1873 has dup fanin 1759.
ABC: Node 1873 has dup fanin 1760.
ABC: Node 1873 has dup fanin 1759.
ABC: Node 1873 has dup fanin 1760.
ABC: Node 1875 has dup fanin 1872.
ABC: Node 1875 has dup fanin 1873.
ABC: Node 1875 has dup fanin 1872.
ABC: Node 1875 has dup fanin 1873.
ABC: Node 1889 has dup fanin 1884.
ABC: Node 1889 has dup fanin 1888.
ABC: Node 1889 has dup fanin 1884.
ABC: Node 1889 has dup fanin 1888.
ABC: Node 1895 has dup fanin 1890.
ABC: Node 1895 has dup fanin 1894.
ABC: Node 1895 has dup fanin 1890.
ABC: Node 1895 has dup fanin 1894.
ABC: Node 1897 has dup fanin 1895.
ABC: Node 1897 has dup fanin 1896.
ABC: Node 1897 has dup fanin 1895.
ABC: Node 1897 has dup fanin 1896.
ABC: Node 1898 has dup fanin 1889.
ABC: Node 1898 has dup fanin 1897.
ABC: Node 1898 has dup fanin 1889.
ABC: Node 1898 has dup fanin 1897.
ABC: Node 1906 has dup fanin 1901.
ABC: Node 1906 has dup fanin 1905.
ABC: Node 1906 has dup fanin 1901.
ABC: Node 1906 has dup fanin 1905.
ABC: Node 1907 has dup fanin 1900.
ABC: Node 1907 has dup fanin 1906.
ABC: Node 1907 has dup fanin 1900.
ABC: Node 1907 has dup fanin 1906.
ABC: Node 1908 has dup fanin 1899.
ABC: Node 1908 has dup fanin 1907.
ABC: Node 1908 has dup fanin 1899.
ABC: Node 1908 has dup fanin 1907.
ABC: Node 1910 has dup fanin 1908.
ABC: Node 1910 has dup fanin 1909.
ABC: Node 1910 has dup fanin 1908.
ABC: Node 1910 has dup fanin 1909.
ABC: Node 1911 has dup fanin 1898.
ABC: Node 1911 has dup fanin 1910.
ABC: Node 1911 has dup fanin 1898.
ABC: Node 1911 has dup fanin 1910.
ABC: Node 1920 has dup fanin 1915.
ABC: Node 1920 has dup fanin 1919.
ABC: Node 1920 has dup fanin 1915.
ABC: Node 1920 has dup fanin 1919.
ABC: Node 1930 has dup fanin 1773.
ABC: Node 1930 has dup fanin 1928.
ABC: Node 1930 has dup fanin 1773.
ABC: Node 1930 has dup fanin 1928.
ABC: Node 1931 has dup fanin 1914.
ABC: Node 1931 has dup fanin 1930.
ABC: Node 1931 has dup fanin 1914.
ABC: Node 1931 has dup fanin 1930.
ABC: Node 1933 has dup fanin 1931.
ABC: Node 1933 has dup fanin 1932.
ABC: Node 1933 has dup fanin 1931.
ABC: Node 1933 has dup fanin 1932.
ABC: Node 1945 has dup fanin 1940.
ABC: Node 1945 has dup fanin 1944.
ABC: Node 1945 has dup fanin 1940.
ABC: Node 1945 has dup fanin 1944.
ABC: Node 1946 has dup fanin 1939.
ABC: Node 1946 has dup fanin 1945.
ABC: Node 1946 has dup fanin 1939.
ABC: Node 1946 has dup fanin 1945.
ABC: Node 1947 has dup fanin 1938.
ABC: Node 1947 has dup fanin 1946.
ABC: Node 1947 has dup fanin 1938.
ABC: Node 1947 has dup fanin 1946.
ABC: Node 1948 has dup fanin 1937.
ABC: Node 1948 has dup fanin 1947.
ABC: Node 1948 has dup fanin 1937.
ABC: Node 1948 has dup fanin 1947.
ABC: Node 1949 has dup fanin 1936.
ABC: Node 1949 has dup fanin 1948.
ABC: Node 1949 has dup fanin 1936.
ABC: Node 1949 has dup fanin 1948.
ABC: Node 1950 has dup fanin 1935.
ABC: Node 1950 has dup fanin 1949.
ABC: Node 1950 has dup fanin 1935.
ABC: Node 1950 has dup fanin 1949.
ABC: Node 1958 has dup fanin 1953.
ABC: Node 1958 has dup fanin 1957.
ABC: Node 1958 has dup fanin 1953.
ABC: Node 1958 has dup fanin 1957.
ABC: Node 1960 has dup fanin 1958.
ABC: Node 1960 has dup fanin 1959.
ABC: Node 1960 has dup fanin 1958.
ABC: Node 1960 has dup fanin 1959.
ABC: Node 1961 has dup fanin 1952.
ABC: Node 1961 has dup fanin 1960.
ABC: Node 1961 has dup fanin 1952.
ABC: Node 1961 has dup fanin 1960.
ABC: Node 1963 has dup fanin 1961.
ABC: Node 1963 has dup fanin 1962.
ABC: Node 1963 has dup fanin 1961.
ABC: Node 1963 has dup fanin 1962.
ABC: Node 1964 has dup fanin 1951.
ABC: Node 1964 has dup fanin 1963.
ABC: Node 1964 has dup fanin 1951.
ABC: Node 1964 has dup fanin 1963.
ABC: Node 1965 has dup fanin 1950.
ABC: Node 1965 has dup fanin 1964.
ABC: Node 1965 has dup fanin 1950.
ABC: Node 1965 has dup fanin 1964.
ABC: Node 1966 has dup fanin 1806.
ABC: Node 1966 has dup fanin 1965.
ABC: Node 1966 has dup fanin 1806.
ABC: Node 1966 has dup fanin 1965.
ABC: Node 1967 has dup fanin 1934.
ABC: Node 1967 has dup fanin 1966.
ABC: Node 1967 has dup fanin 1934.
ABC: Node 1967 has dup fanin 1966.
ABC: Node 1968 has dup fanin 1933.
ABC: Node 1968 has dup fanin 1967.
ABC: Node 1968 has dup fanin 1933.
ABC: Node 1968 has dup fanin 1967.
ABC: Node 1969 has dup fanin 1883.
ABC: Node 1969 has dup fanin 1968.
ABC: Node 1969 has dup fanin 1883.
ABC: Node 1969 has dup fanin 1968.
ABC: Node 1970 has dup fanin 1882.
ABC: Node 1970 has dup fanin 1969.
ABC: Node 1970 has dup fanin 1882.
ABC: Node 1970 has dup fanin 1969.
ABC: Node 1971 has dup fanin 1881.
ABC: Node 1971 has dup fanin 1970.
ABC: Node 1971 has dup fanin 1881.
ABC: Node 1971 has dup fanin 1970.
ABC: Node 1972 has dup fanin 1880.
ABC: Node 1972 has dup fanin 1971.
ABC: Node 1972 has dup fanin 1880.
ABC: Node 1972 has dup fanin 1971.
ABC: Node 1990 has dup fanin 1985.
ABC: Node 1990 has dup fanin 1989.
ABC: Node 1990 has dup fanin 1985.
ABC: Node 1990 has dup fanin 1989.
ABC: Node 1996 has dup fanin 1991.
ABC: Node 1996 has dup fanin 1995.
ABC: Node 1996 has dup fanin 1991.
ABC: Node 1996 has dup fanin 1995.
ABC: Node 1998 has dup fanin 1996.
ABC: Node 1998 has dup fanin 1997.
ABC: Node 1998 has dup fanin 1996.
ABC: Node 1998 has dup fanin 1997.
ABC: Node 1999 has dup fanin 1990.
ABC: Node 1999 has dup fanin 1998.
ABC: Node 1999 has dup fanin 1990.
ABC: Node 1999 has dup fanin 1998.
ABC: Node 2007 has dup fanin 2002.
ABC: Node 2007 has dup fanin 2006.
ABC: Node 2007 has dup fanin 2002.
ABC: Node 2007 has dup fanin 2006.
ABC: Node 2008 has dup fanin 2001.
ABC: Node 2008 has dup fanin 2007.
ABC: Node 2008 has dup fanin 2001.
ABC: Node 2008 has dup fanin 2007.
ABC: Node 2009 has dup fanin 2000.
ABC: Node 2009 has dup fanin 2008.
ABC: Node 2009 has dup fanin 2000.
ABC: Node 2009 has dup fanin 2008.
ABC: Node 2011 has dup fanin 2009.
ABC: Node 2011 has dup fanin 2010.
ABC: Node 2011 has dup fanin 2009.
ABC: Node 2011 has dup fanin 2010.
ABC: Node 2012 has dup fanin 1999.
ABC: Node 2012 has dup fanin 2011.
ABC: Node 2012 has dup fanin 1999.
ABC: Node 2012 has dup fanin 2011.
ABC: Node 2021 has dup fanin 2016.
ABC: Node 2021 has dup fanin 2020.
ABC: Node 2021 has dup fanin 2016.
ABC: Node 2021 has dup fanin 2020.
ABC: Node 2035 has dup fanin 1926.
ABC: Node 2035 has dup fanin 2033.
ABC: Node 2035 has dup fanin 1926.
ABC: Node 2035 has dup fanin 2033.
ABC: Node 2036 has dup fanin 2015.
ABC: Node 2036 has dup fanin 2035.
ABC: Node 2036 has dup fanin 2015.
ABC: Node 2036 has dup fanin 2035.
ABC: Node 2038 has dup fanin 2036.
ABC: Node 2038 has dup fanin 2037.
ABC: Node 2038 has dup fanin 2036.
ABC: Node 2038 has dup fanin 2037.
ABC: Node 2050 has dup fanin 2045.
ABC: Node 2050 has dup fanin 2049.
ABC: Node 2050 has dup fanin 2045.
ABC: Node 2050 has dup fanin 2049.
ABC: Node 2051 has dup fanin 2044.
ABC: Node 2051 has dup fanin 2050.
ABC: Node 2051 has dup fanin 2044.
ABC: Node 2051 has dup fanin 2050.
ABC: Node 2052 has dup fanin 2043.
ABC: Node 2052 has dup fanin 2051.
ABC: Node 2052 has dup fanin 2043.
ABC: Node 2052 has dup fanin 2051.
ABC: Node 2053 has dup fanin 2042.
ABC: Node 2053 has dup fanin 2052.
ABC: Node 2053 has dup fanin 2042.
ABC: Node 2053 has dup fanin 2052.
ABC: Node 2054 has dup fanin 2041.
ABC: Node 2054 has dup fanin 2053.
ABC: Node 2054 has dup fanin 2041.
ABC: Node 2054 has dup fanin 2053.
ABC: Node 2055 has dup fanin 2040.
ABC: Node 2055 has dup fanin 2054.
ABC: Node 2055 has dup fanin 2040.
ABC: Node 2055 has dup fanin 2054.
ABC: Node 2063 has dup fanin 2058.
ABC: Node 2063 has dup fanin 2062.
ABC: Node 2063 has dup fanin 2058.
ABC: Node 2063 has dup fanin 2062.
ABC: Node 2065 has dup fanin 2063.
ABC: Node 2065 has dup fanin 2064.
ABC: Node 2065 has dup fanin 2063.
ABC: Node 2065 has dup fanin 2064.
ABC: Node 2066 has dup fanin 2057.
ABC: Node 2066 has dup fanin 2065.
ABC: Node 2066 has dup fanin 2057.
ABC: Node 2066 has dup fanin 2065.
ABC: Node 2068 has dup fanin 2066.
ABC: Node 2068 has dup fanin 2067.
ABC: Node 2068 has dup fanin 2066.
ABC: Node 2068 has dup fanin 2067.
ABC: Node 2069 has dup fanin 2056.
ABC: Node 2069 has dup fanin 2068.
ABC: Node 2069 has dup fanin 2056.
ABC: Node 2069 has dup fanin 2068.
ABC: Node 2070 has dup fanin 2055.
ABC: Node 2070 has dup fanin 2069.
ABC: Node 2070 has dup fanin 2055.
ABC: Node 2070 has dup fanin 2069.
ABC: Node 2071 has dup fanin 1913.
ABC: Node 2071 has dup fanin 2070.
ABC: Node 2071 has dup fanin 1913.
ABC: Node 2071 has dup fanin 2070.
ABC: Node 2072 has dup fanin 2039.
ABC: Node 2072 has dup fanin 2071.
ABC: Node 2072 has dup fanin 2039.
ABC: Node 2072 has dup fanin 2071.
ABC: Node 2073 has dup fanin 2038.
ABC: Node 2073 has dup fanin 2072.
ABC: Node 2073 has dup fanin 2038.
ABC: Node 2073 has dup fanin 2072.
ABC: Node 2074 has dup fanin 1984.
ABC: Node 2074 has dup fanin 2073.
ABC: Node 2074 has dup fanin 1984.
ABC: Node 2074 has dup fanin 2073.
ABC: Node 2075 has dup fanin 1983.
ABC: Node 2075 has dup fanin 2074.
ABC: Node 2075 has dup fanin 1983.
ABC: Node 2075 has dup fanin 2074.
ABC: Node 2076 has dup fanin 1982.
ABC: Node 2076 has dup fanin 2075.
ABC: Node 2076 has dup fanin 1982.
ABC: Node 2076 has dup fanin 2075.
ABC: Node 2077 has dup fanin 1981.
ABC: Node 2077 has dup fanin 2076.
ABC: Node 2077 has dup fanin 1981.
ABC: Node 2077 has dup fanin 2076.
ABC: Node 2086 has dup fanin 855.
ABC: Node 2086 has dup fanin 857.
ABC: Node 2086 has dup fanin 855.
ABC: Node 2086 has dup fanin 857.
ABC: Node 2087 has dup fanin 840.
ABC: Node 2087 has dup fanin 842.
ABC: Node 2087 has dup fanin 840.
ABC: Node 2087 has dup fanin 842.
ABC: Node 2089 has dup fanin 2024.
ABC: Node 2089 has dup fanin 2088.
ABC: Node 2089 has dup fanin 2024.
ABC: Node 2089 has dup fanin 2088.
ABC: Node 2090 has dup fanin 2086.
ABC: Node 2090 has dup fanin 2089.
ABC: Node 2090 has dup fanin 2086.
ABC: Node 2090 has dup fanin 2089.
ABC: Node 2098 has dup fanin 2031.
ABC: Node 2098 has dup fanin 2096.
ABC: Node 2098 has dup fanin 2031.
ABC: Node 2098 has dup fanin 2096.
ABC: Node 2102 has dup fanin 862.
ABC: Node 2102 has dup fanin 864.
ABC: Node 2102 has dup fanin 862.
ABC: Node 2102 has dup fanin 864.
ABC: Node 2103 has dup fanin 2101.
ABC: Node 2103 has dup fanin 2102.
ABC: Node 2103 has dup fanin 2101.
ABC: Node 2103 has dup fanin 2102.
ABC: Node 2104 has dup fanin 2100.
ABC: Node 2104 has dup fanin 2103.
ABC: Node 2104 has dup fanin 2100.
ABC: Node 2104 has dup fanin 2103.
ABC: Node 2106 has dup fanin 2104.
ABC: Node 2106 has dup fanin 2105.
ABC: Node 2106 has dup fanin 2104.
ABC: Node 2106 has dup fanin 2105.
ABC: Node 2107 has dup fanin 891.
ABC: Node 2107 has dup fanin 893.
ABC: Node 2107 has dup fanin 891.
ABC: Node 2107 has dup fanin 893.
ABC: Node 2108 has dup fanin 881.
ABC: Node 2108 has dup fanin 883.
ABC: Node 2108 has dup fanin 881.
ABC: Node 2108 has dup fanin 883.
ABC: Node 2110 has dup fanin 2108.
ABC: Node 2110 has dup fanin 2109.
ABC: Node 2110 has dup fanin 2108.
ABC: Node 2110 has dup fanin 2109.
ABC: Node 2111 has dup fanin 2107.
ABC: Node 2111 has dup fanin 2110.
ABC: Node 2111 has dup fanin 2107.
ABC: Node 2111 has dup fanin 2110.
ABC: Node 2112 has dup fanin 2106.
ABC: Node 2112 has dup fanin 2111.
ABC: Node 2112 has dup fanin 2106.
ABC: Node 2112 has dup fanin 2111.
ABC: Node 2113 has dup fanin 2028.
ABC: Node 2113 has dup fanin 2112.
ABC: Node 2113 has dup fanin 2028.
ABC: Node 2113 has dup fanin 2112.
ABC: Node 2114 has dup fanin 2099.
ABC: Node 2114 has dup fanin 2113.
ABC: Node 2114 has dup fanin 2099.
ABC: Node 2114 has dup fanin 2113.
ABC: Node 2115 has dup fanin 2098.
ABC: Node 2115 has dup fanin 2114.
ABC: Node 2115 has dup fanin 2098.
ABC: Node 2115 has dup fanin 2114.
ABC: Node 2117 has dup fanin 2115.
ABC: Node 2117 has dup fanin 2116.
ABC: Node 2117 has dup fanin 2115.
ABC: Node 2117 has dup fanin 2116.
ABC: Node 2123 has dup fanin 898.
ABC: Node 2123 has dup fanin 900.
ABC: Node 2123 has dup fanin 898.
ABC: Node 2123 has dup fanin 900.
ABC: Node 2124 has dup fanin 2122.
ABC: Node 2124 has dup fanin 2123.
ABC: Node 2124 has dup fanin 2122.
ABC: Node 2124 has dup fanin 2123.
ABC: Node 2125 has dup fanin 2121.
ABC: Node 2125 has dup fanin 2124.
ABC: Node 2125 has dup fanin 2121.
ABC: Node 2125 has dup fanin 2124.
ABC: Node 2126 has dup fanin 2120.
ABC: Node 2126 has dup fanin 2125.
ABC: Node 2126 has dup fanin 2120.
ABC: Node 2126 has dup fanin 2125.
ABC: Node 2127 has dup fanin 2119.
ABC: Node 2127 has dup fanin 2126.
ABC: Node 2127 has dup fanin 2119.
ABC: Node 2127 has dup fanin 2126.
ABC: Node 2129 has dup fanin 2127.
ABC: Node 2129 has dup fanin 2128.
ABC: Node 2129 has dup fanin 2127.
ABC: Node 2129 has dup fanin 2128.
ABC: Node 2137 has dup fanin 2132.
ABC: Node 2137 has dup fanin 2136.
ABC: Node 2137 has dup fanin 2132.
ABC: Node 2137 has dup fanin 2136.
ABC: Node 2139 has dup fanin 2137.
ABC: Node 2139 has dup fanin 2138.
ABC: Node 2139 has dup fanin 2137.
ABC: Node 2139 has dup fanin 2138.
ABC: Node 2140 has dup fanin 2131.
ABC: Node 2140 has dup fanin 2139.
ABC: Node 2140 has dup fanin 2131.
ABC: Node 2140 has dup fanin 2139.
ABC: Node 2142 has dup fanin 2140.
ABC: Node 2142 has dup fanin 2141.
ABC: Node 2142 has dup fanin 2140.
ABC: Node 2142 has dup fanin 2141.
ABC: Node 2143 has dup fanin 2130.
ABC: Node 2143 has dup fanin 2142.
ABC: Node 2143 has dup fanin 2130.
ABC: Node 2143 has dup fanin 2142.
ABC: Node 2144 has dup fanin 2129.
ABC: Node 2144 has dup fanin 2143.
ABC: Node 2144 has dup fanin 2129.
ABC: Node 2144 has dup fanin 2143.
ABC: Node 2145 has dup fanin 2014.
ABC: Node 2145 has dup fanin 2144.
ABC: Node 2145 has dup fanin 2014.
ABC: Node 2145 has dup fanin 2144.
ABC: Node 2146 has dup fanin 2118.
ABC: Node 2146 has dup fanin 2145.
ABC: Node 2146 has dup fanin 2118.
ABC: Node 2146 has dup fanin 2145.
ABC: Node 2147 has dup fanin 2117.
ABC: Node 2147 has dup fanin 2146.
ABC: Node 2147 has dup fanin 2117.
ABC: Node 2147 has dup fanin 2146.
ABC: Node 2148 has dup fanin 2085.
ABC: Node 2148 has dup fanin 2147.
ABC: Node 2148 has dup fanin 2085.
ABC: Node 2148 has dup fanin 2147.
ABC: Node 2149 has dup fanin 2084.
ABC: Node 2149 has dup fanin 2148.
ABC: Node 2149 has dup fanin 2084.
ABC: Node 2149 has dup fanin 2148.
ABC: Node 2150 has dup fanin 2083.
ABC: Node 2150 has dup fanin 2149.
ABC: Node 2150 has dup fanin 2083.
ABC: Node 2150 has dup fanin 2149.
ABC: Node 2151 has dup fanin 2082.
ABC: Node 2151 has dup fanin 2150.
ABC: Node 2151 has dup fanin 2082.
ABC: Node 2151 has dup fanin 2150.
ABC: Node 2161 has dup fanin 1874.
ABC: Node 2161 has dup fanin 1875.
ABC: Node 2161 has dup fanin 1874.
ABC: Node 2161 has dup fanin 1875.
ABC: Node 2163 has dup fanin 1409.
ABC: Node 2163 has dup fanin 2162.
ABC: Node 2163 has dup fanin 1409.
ABC: Node 2163 has dup fanin 2162.
ABC: Node 2164 has dup fanin 1858.
ABC: Node 2164 has dup fanin 1863.
ABC: Node 2164 has dup fanin 1858.
ABC: Node 2164 has dup fanin 1863.
ABC: Node 2169 has dup fanin 1855.
ABC: Node 2169 has dup fanin 1867.
ABC: Node 2169 has dup fanin 1855.
ABC: Node 2169 has dup fanin 1867.
ABC: Node 2170 has dup fanin 2168.
ABC: Node 2170 has dup fanin 2169.
ABC: Node 2170 has dup fanin 2168.
ABC: Node 2170 has dup fanin 2169.
ABC: Node 2172 has dup fanin 1870.
ABC: Node 2172 has dup fanin 1871.
ABC: Node 2172 has dup fanin 1870.
ABC: Node 2172 has dup fanin 1871.
ABC: Node 2174 has dup fanin 2171.
ABC: Node 2174 has dup fanin 2172.
ABC: Node 2174 has dup fanin 2171.
ABC: Node 2174 has dup fanin 2172.
ABC: Node 2181 has dup fanin 2173.
ABC: Node 2181 has dup fanin 2174.
ABC: Node 2181 has dup fanin 2173.
ABC: Node 2181 has dup fanin 2174.
ABC: Node 2183 has dup fanin 2163.
ABC: Node 2183 has dup fanin 2167.
ABC: Node 2183 has dup fanin 2163.
ABC: Node 2183 has dup fanin 2167.
ABC: Node 2184 has dup fanin 2182.
ABC: Node 2184 has dup fanin 2183.
ABC: Node 2184 has dup fanin 2182.
ABC: Node 2184 has dup fanin 2183.
ABC: Node 2186 has dup fanin 2166.
ABC: Node 2186 has dup fanin 2170.
ABC: Node 2186 has dup fanin 2166.
ABC: Node 2186 has dup fanin 2170.
ABC: Node 2188 has dup fanin 2185.
ABC: Node 2188 has dup fanin 2186.
ABC: Node 2188 has dup fanin 2185.
ABC: Node 2188 has dup fanin 2186.
ABC: Node 2193 has dup fanin 2187.
ABC: Node 2193 has dup fanin 2188.
ABC: Node 2193 has dup fanin 2187.
ABC: Node 2193 has dup fanin 2188.
ABC: Node 2196 has dup fanin 1444.
ABC: Node 2196 has dup fanin 2184.
ABC: Node 2196 has dup fanin 1444.
ABC: Node 2196 has dup fanin 2184.
ABC: Node 2198 has dup fanin 2195.
ABC: Node 2198 has dup fanin 2196.
ABC: Node 2198 has dup fanin 2195.
ABC: Node 2198 has dup fanin 2196.
ABC: Node 2206 has dup fanin 2197.
ABC: Node 2206 has dup fanin 2198.
ABC: Node 2206 has dup fanin 2197.
ABC: Node 2206 has dup fanin 2198.
ABC: Node 2226 has dup fanin 865.
ABC: Node 2226 has dup fanin 866.
ABC: Node 2226 has dup fanin 865.
ABC: Node 2226 has dup fanin 866.
ABC: Node 2228 has dup fanin 2226.
ABC: Node 2228 has dup fanin 2227.
ABC: Node 2228 has dup fanin 2226.
ABC: Node 2228 has dup fanin 2227.
ABC: Node 2229 has dup fanin 885.
ABC: Node 2229 has dup fanin 886.
ABC: Node 2229 has dup fanin 885.
ABC: Node 2229 has dup fanin 886.
ABC: Node 2230 has dup fanin 2228.
ABC: Node 2230 has dup fanin 2229.
ABC: Node 2230 has dup fanin 2228.
ABC: Node 2230 has dup fanin 2229.
ABC: Node 2231 has dup fanin 2091.
ABC: Node 2231 has dup fanin 2230.
ABC: Node 2231 has dup fanin 2091.
ABC: Node 2231 has dup fanin 2230.
ABC: Node 2233 has dup fanin 2231.
ABC: Node 2233 has dup fanin 2232.
ABC: Node 2233 has dup fanin 2231.
ABC: Node 2233 has dup fanin 2232.
ABC: Node 2234 has dup fanin 844.
ABC: Node 2234 has dup fanin 845.
ABC: Node 2234 has dup fanin 844.
ABC: Node 2234 has dup fanin 845.
ABC: Node 2244 has dup fanin 2094.
ABC: Node 2244 has dup fanin 2243.
ABC: Node 2244 has dup fanin 2094.
ABC: Node 2244 has dup fanin 2243.
ABC: Node 2245 has dup fanin 2233.
ABC: Node 2245 has dup fanin 2244.
ABC: Node 2245 has dup fanin 2233.
ABC: Node 2245 has dup fanin 2244.
ABC: Node 2247 has dup fanin 2245.
ABC: Node 2247 has dup fanin 2246.
ABC: Node 2247 has dup fanin 2245.
ABC: Node 2247 has dup fanin 2246.
ABC: Node 2251 has dup fanin 901.
ABC: Node 2251 has dup fanin 902.
ABC: Node 2251 has dup fanin 901.
ABC: Node 2251 has dup fanin 902.
ABC: Node 2252 has dup fanin 2250.
ABC: Node 2252 has dup fanin 2251.
ABC: Node 2252 has dup fanin 2250.
ABC: Node 2252 has dup fanin 2251.
ABC: Node 2253 has dup fanin 2249.
ABC: Node 2253 has dup fanin 2252.
ABC: Node 2253 has dup fanin 2249.
ABC: Node 2253 has dup fanin 2252.
ABC: Node 2255 has dup fanin 2253.
ABC: Node 2255 has dup fanin 2254.
ABC: Node 2255 has dup fanin 2253.
ABC: Node 2255 has dup fanin 2254.
ABC: Node 2258 has dup fanin 912.
ABC: Node 2258 has dup fanin 914.
ABC: Node 2258 has dup fanin 912.
ABC: Node 2258 has dup fanin 914.
ABC: Node 2260 has dup fanin 2258.
ABC: Node 2260 has dup fanin 2259.
ABC: Node 2260 has dup fanin 2258.
ABC: Node 2260 has dup fanin 2259.
ABC: Node 2261 has dup fanin 2257.
ABC: Node 2261 has dup fanin 2260.
ABC: Node 2261 has dup fanin 2257.
ABC: Node 2261 has dup fanin 2260.
ABC: Node 2263 has dup fanin 2261.
ABC: Node 2263 has dup fanin 2262.
ABC: Node 2263 has dup fanin 2261.
ABC: Node 2263 has dup fanin 2262.
ABC: Node 2264 has dup fanin 2256.
ABC: Node 2264 has dup fanin 2263.
ABC: Node 2264 has dup fanin 2256.
ABC: Node 2264 has dup fanin 2263.
ABC: Node 2265 has dup fanin 2255.
ABC: Node 2265 has dup fanin 2264.
ABC: Node 2265 has dup fanin 2255.
ABC: Node 2265 has dup fanin 2264.
ABC: Node 2266 has dup fanin 2248.
ABC: Node 2266 has dup fanin 2265.
ABC: Node 2266 has dup fanin 2248.
ABC: Node 2266 has dup fanin 2265.
ABC: Node 2268 has dup fanin 2266.
ABC: Node 2268 has dup fanin 2267.
ABC: Node 2268 has dup fanin 2266.
ABC: Node 2268 has dup fanin 2267.
ABC: Node 2269 has dup fanin 2247.
ABC: Node 2269 has dup fanin 2268.
ABC: Node 2269 has dup fanin 2247.
ABC: Node 2269 has dup fanin 2268.
ABC: Node 2271 has dup fanin 2269.
ABC: Node 2271 has dup fanin 2270.
ABC: Node 2271 has dup fanin 2269.
ABC: Node 2271 has dup fanin 2270.
ABC: Node 2272 has dup fanin 2225.
ABC: Node 2272 has dup fanin 2271.
ABC: Node 2272 has dup fanin 2225.
ABC: Node 2272 has dup fanin 2271.
ABC: Node 2273 has dup fanin 2224.
ABC: Node 2273 has dup fanin 2272.
ABC: Node 2273 has dup fanin 2224.
ABC: Node 2273 has dup fanin 2272.
ABC: Node 2274 has dup fanin 2223.
ABC: Node 2274 has dup fanin 2273.
ABC: Node 2274 has dup fanin 2223.
ABC: Node 2274 has dup fanin 2273.
ABC: Node 2282 has dup fanin 903.
ABC: Node 2282 has dup fanin 904.
ABC: Node 2282 has dup fanin 903.
ABC: Node 2282 has dup fanin 904.
ABC: Node 2284 has dup fanin 2282.
ABC: Node 2284 has dup fanin 2283.
ABC: Node 2284 has dup fanin 2282.
ABC: Node 2284 has dup fanin 2283.
ABC: Node 2286 has dup fanin 916.
ABC: Node 2286 has dup fanin 917.
ABC: Node 2286 has dup fanin 916.
ABC: Node 2286 has dup fanin 917.
ABC: Node 2288 has dup fanin 2286.
ABC: Node 2288 has dup fanin 2287.
ABC: Node 2288 has dup fanin 2286.
ABC: Node 2288 has dup fanin 2287.
ABC: Node 2289 has dup fanin 2285.
ABC: Node 2289 has dup fanin 2288.
ABC: Node 2289 has dup fanin 2285.
ABC: Node 2289 has dup fanin 2288.
ABC: Node 2290 has dup fanin 2284.
ABC: Node 2290 has dup fanin 2289.
ABC: Node 2290 has dup fanin 2284.
ABC: Node 2290 has dup fanin 2289.
ABC: Node 2291 has dup fanin 2281.
ABC: Node 2291 has dup fanin 2290.
ABC: Node 2291 has dup fanin 2281.
ABC: Node 2291 has dup fanin 2290.
ABC: Node 2293 has dup fanin 2291.
ABC: Node 2293 has dup fanin 2292.
ABC: Node 2293 has dup fanin 2291.
ABC: Node 2293 has dup fanin 2292.
ABC: Node 2294 has dup fanin 868.
ABC: Node 2294 has dup fanin 869.
ABC: Node 2294 has dup fanin 868.
ABC: Node 2294 has dup fanin 869.
ABC: Node 2295 has dup fanin 2236.
ABC: Node 2295 has dup fanin 2294.
ABC: Node 2295 has dup fanin 2236.
ABC: Node 2295 has dup fanin 2294.
ABC: Node 2297 has dup fanin 2295.
ABC: Node 2297 has dup fanin 2296.
ABC: Node 2297 has dup fanin 2295.
ABC: Node 2297 has dup fanin 2296.
ABC: Node 2298 has dup fanin 835.
ABC: Node 2298 has dup fanin 848.
ABC: Node 2298 has dup fanin 835.
ABC: Node 2298 has dup fanin 848.
ABC: Node 2300 has dup fanin 2241.
ABC: Node 2300 has dup fanin 2299.
ABC: Node 2300 has dup fanin 2241.
ABC: Node 2300 has dup fanin 2299.
ABC: Node 2301 has dup fanin 2297.
ABC: Node 2301 has dup fanin 2300.
ABC: Node 2301 has dup fanin 2297.
ABC: Node 2301 has dup fanin 2300.
ABC: Node 2303 has dup fanin 2301.
ABC: Node 2303 has dup fanin 2302.
ABC: Node 2303 has dup fanin 2301.
ABC: Node 2303 has dup fanin 2302.
ABC: Node 2304 has dup fanin 2293.
ABC: Node 2304 has dup fanin 2303.
ABC: Node 2304 has dup fanin 2293.
ABC: Node 2304 has dup fanin 2303.
ABC: Node 2306 has dup fanin 2304.
ABC: Node 2306 has dup fanin 2305.
ABC: Node 2306 has dup fanin 2304.
ABC: Node 2306 has dup fanin 2305.
ABC: Node 2307 has dup fanin 2280.
ABC: Node 2307 has dup fanin 2306.
ABC: Node 2307 has dup fanin 2280.
ABC: Node 2307 has dup fanin 2306.
ABC: Node 2309 has dup fanin 2307.
ABC: Node 2309 has dup fanin 2308.
ABC: Node 2309 has dup fanin 2307.
ABC: Node 2309 has dup fanin 2308.
ABC: Node 2310 has dup fanin 2279.
ABC: Node 2310 has dup fanin 2309.
ABC: Node 2310 has dup fanin 2279.
ABC: Node 2310 has dup fanin 2309.
ABC: Node 2321 has dup fanin 906.
ABC: Node 2321 has dup fanin 920.
ABC: Node 2321 has dup fanin 906.
ABC: Node 2321 has dup fanin 920.
ABC: Node 2322 has dup fanin 2320.
ABC: Node 2322 has dup fanin 2321.
ABC: Node 2322 has dup fanin 2320.
ABC: Node 2322 has dup fanin 2321.
ABC: Node 2324 has dup fanin 2322.
ABC: Node 2324 has dup fanin 2323.
ABC: Node 2324 has dup fanin 2322.
ABC: Node 2324 has dup fanin 2323.
ABC: Node 2325 has dup fanin 871.
ABC: Node 2325 has dup fanin 872.
ABC: Node 2325 has dup fanin 871.
ABC: Node 2325 has dup fanin 872.
ABC: Node 2327 has dup fanin 2325.
ABC: Node 2327 has dup fanin 2326.
ABC: Node 2327 has dup fanin 2325.
ABC: Node 2327 has dup fanin 2326.
ABC: Node 2328 has dup fanin 2324.
ABC: Node 2328 has dup fanin 2327.
ABC: Node 2328 has dup fanin 2324.
ABC: Node 2328 has dup fanin 2327.
ABC: Node 2330 has dup fanin 2328.
ABC: Node 2330 has dup fanin 2329.
ABC: Node 2330 has dup fanin 2328.
ABC: Node 2330 has dup fanin 2329.
ABC: Node 2331 has dup fanin 2319.
ABC: Node 2331 has dup fanin 2330.
ABC: Node 2331 has dup fanin 2319.
ABC: Node 2331 has dup fanin 2330.
ABC: Node 2333 has dup fanin 2331.
ABC: Node 2333 has dup fanin 2332.
ABC: Node 2333 has dup fanin 2331.
ABC: Node 2333 has dup fanin 2332.
ABC: Node 2334 has dup fanin 2318.
ABC: Node 2334 has dup fanin 2333.
ABC: Node 2334 has dup fanin 2318.
ABC: Node 2334 has dup fanin 2333.
ABC: Node 2340 has dup fanin 922.
ABC: Node 2340 has dup fanin 923.
ABC: Node 2340 has dup fanin 922.
ABC: Node 2340 has dup fanin 923.
ABC: Node 2342 has dup fanin 2340.
ABC: Node 2342 has dup fanin 2341.
ABC: Node 2342 has dup fanin 2340.
ABC: Node 2342 has dup fanin 2341.
ABC: Node 2343 has dup fanin 2339.
ABC: Node 2343 has dup fanin 2342.
ABC: Node 2343 has dup fanin 2339.
ABC: Node 2343 has dup fanin 2342.
ABC: Node 2345 has dup fanin 2343.
ABC: Node 2345 has dup fanin 2344.
ABC: Node 2345 has dup fanin 2343.
ABC: Node 2345 has dup fanin 2344.
ABC: Node 2346 has dup fanin 2338.
ABC: Node 2346 has dup fanin 2345.
ABC: Node 2346 has dup fanin 2338.
ABC: Node 2346 has dup fanin 2345.
ABC: Node 2360 has dup fanin 925.
ABC: Node 2360 has dup fanin 926.
ABC: Node 2360 has dup fanin 925.
ABC: Node 2360 has dup fanin 926.
ABC: Node 2362 has dup fanin 2360.
ABC: Node 2362 has dup fanin 2361.
ABC: Node 2362 has dup fanin 2360.
ABC: Node 2362 has dup fanin 2361.
ABC: Node 2363 has dup fanin 2359.
ABC: Node 2363 has dup fanin 2362.
ABC: Node 2363 has dup fanin 2359.
ABC: Node 2363 has dup fanin 2362.
ABC: Node 2367 has dup fanin 928.
ABC: Node 2367 has dup fanin 929.
ABC: Node 2367 has dup fanin 928.
ABC: Node 2367 has dup fanin 929.
ABC: Node 2526 has dup fanin 2521.
ABC: Node 2526 has dup fanin 2525.
ABC: Node 2526 has dup fanin 2521.
ABC: Node 2526 has dup fanin 2525.
ABC: Node 2527 has dup fanin 2520.
ABC: Node 2527 has dup fanin 2526.
ABC: Node 2527 has dup fanin 2520.
ABC: Node 2527 has dup fanin 2526.
ABC: Node 2528 has dup fanin 2519.
ABC: Node 2528 has dup fanin 2527.
ABC: Node 2528 has dup fanin 2519.
ABC: Node 2528 has dup fanin 2527.
ABC: Node 2529 has dup fanin 2518.
ABC: Node 2529 has dup fanin 2528.
ABC: Node 2529 has dup fanin 2518.
ABC: Node 2529 has dup fanin 2528.
ABC: Node 2530 has dup fanin 2517.
ABC: Node 2530 has dup fanin 2529.
ABC: Node 2530 has dup fanin 2517.
ABC: Node 2530 has dup fanin 2529.
ABC: Node 2532 has dup fanin 2530.
ABC: Node 2532 has dup fanin 2531.
ABC: Node 2532 has dup fanin 2530.
ABC: Node 2532 has dup fanin 2531.
ABC: Node 2540 has dup fanin 2535.
ABC: Node 2540 has dup fanin 2539.
ABC: Node 2540 has dup fanin 2535.
ABC: Node 2540 has dup fanin 2539.
ABC: Node 2546 has dup fanin 2534.
ABC: Node 2546 has dup fanin 2545.
ABC: Node 2546 has dup fanin 2534.
ABC: Node 2546 has dup fanin 2545.
ABC: Node 2552 has dup fanin 2533.
ABC: Node 2552 has dup fanin 2551.
ABC: Node 2552 has dup fanin 2533.
ABC: Node 2552 has dup fanin 2551.
ABC: Node 2553 has dup fanin 2532.
ABC: Node 2553 has dup fanin 2552.
ABC: Node 2553 has dup fanin 2532.
ABC: Node 2553 has dup fanin 2552.
ABC: Node 2554 has dup fanin 2516.
ABC: Node 2554 has dup fanin 2553.
ABC: Node 2554 has dup fanin 2516.
ABC: Node 2554 has dup fanin 2553.
ABC: Node 2556 has dup fanin 2554.
ABC: Node 2556 has dup fanin 2555.
ABC: Node 2556 has dup fanin 2554.
ABC: Node 2556 has dup fanin 2555.
ABC: Node 2565 has dup fanin 2560.
ABC: Node 2565 has dup fanin 2564.
ABC: Node 2565 has dup fanin 2560.
ABC: Node 2565 has dup fanin 2564.
ABC: Node 2566 has dup fanin 2559.
ABC: Node 2566 has dup fanin 2565.
ABC: Node 2566 has dup fanin 2559.
ABC: Node 2566 has dup fanin 2565.
ABC: Node 2567 has dup fanin 2558.
ABC: Node 2567 has dup fanin 2566.
ABC: Node 2567 has dup fanin 2558.
ABC: Node 2567 has dup fanin 2566.
ABC: Node 2569 has dup fanin 2567.
ABC: Node 2569 has dup fanin 2568.
ABC: Node 2569 has dup fanin 2567.
ABC: Node 2569 has dup fanin 2568.
ABC: Node 2575 has dup fanin 2570.
ABC: Node 2575 has dup fanin 2574.
ABC: Node 2575 has dup fanin 2570.
ABC: Node 2575 has dup fanin 2574.
ABC: Node 2577 has dup fanin 2575.
ABC: Node 2577 has dup fanin 2576.
ABC: Node 2577 has dup fanin 2575.
ABC: Node 2577 has dup fanin 2576.
ABC: Node 2585 has dup fanin 2577.
ABC: Node 2585 has dup fanin 2584.
ABC: Node 2585 has dup fanin 2577.
ABC: Node 2585 has dup fanin 2584.
ABC: Node 2586 has dup fanin 2569.
ABC: Node 2586 has dup fanin 2585.
ABC: Node 2586 has dup fanin 2569.
ABC: Node 2586 has dup fanin 2585.
ABC: Node 2587 has dup fanin 2557.
ABC: Node 2587 has dup fanin 2586.
ABC: Node 2587 has dup fanin 2557.
ABC: Node 2587 has dup fanin 2586.
ABC: Node 2589 has dup fanin 2587.
ABC: Node 2589 has dup fanin 2588.
ABC: Node 2589 has dup fanin 2587.
ABC: Node 2589 has dup fanin 2588.
ABC: Node 2596 has dup fanin 2591.
ABC: Node 2596 has dup fanin 2595.
ABC: Node 2596 has dup fanin 2591.
ABC: Node 2596 has dup fanin 2595.
ABC: Node 2598 has dup fanin 2596.
ABC: Node 2598 has dup fanin 2597.
ABC: Node 2598 has dup fanin 2596.
ABC: Node 2598 has dup fanin 2597.
ABC: Node 2604 has dup fanin 2599.
ABC: Node 2604 has dup fanin 2603.
ABC: Node 2604 has dup fanin 2599.
ABC: Node 2604 has dup fanin 2603.
ABC: Node 2605 has dup fanin 2598.
ABC: Node 2605 has dup fanin 2604.
ABC: Node 2605 has dup fanin 2598.
ABC: Node 2605 has dup fanin 2604.
ABC: Node 2606 has dup fanin 2590.
ABC: Node 2606 has dup fanin 2605.
ABC: Node 2606 has dup fanin 2590.
ABC: Node 2606 has dup fanin 2605.
ABC: Node 2608 has dup fanin 2606.
ABC: Node 2608 has dup fanin 2607.
ABC: Node 2608 has dup fanin 2606.
ABC: Node 2608 has dup fanin 2607.
ABC: Node 2615 has dup fanin 2610.
ABC: Node 2615 has dup fanin 2614.
ABC: Node 2615 has dup fanin 2610.
ABC: Node 2615 has dup fanin 2614.
ABC: Node 2616 has dup fanin 2609.
ABC: Node 2616 has dup fanin 2615.
ABC: Node 2616 has dup fanin 2609.
ABC: Node 2616 has dup fanin 2615.
ABC: Node 2618 has dup fanin 2616.
ABC: Node 2618 has dup fanin 2617.
ABC: Node 2618 has dup fanin 2616.
ABC: Node 2618 has dup fanin 2617.
ABC: Node 2624 has dup fanin 2619.
ABC: Node 2624 has dup fanin 2623.
ABC: Node 2624 has dup fanin 2619.
ABC: Node 2624 has dup fanin 2623.
ABC: Node 2625 has dup fanin 661.
ABC: Node 2625 has dup fanin 2624.
ABC: Node 2625 has dup fanin 661.
ABC: Node 2625 has dup fanin 2624.
ABC: Node 2631 has dup fanin 2626.
ABC: Node 2631 has dup fanin 2630.
ABC: Node 2631 has dup fanin 2626.
ABC: Node 2631 has dup fanin 2630.
ABC: Node 2632 has dup fanin 2625.
ABC: Node 2632 has dup fanin 2631.
ABC: Node 2632 has dup fanin 2625.
ABC: Node 2632 has dup fanin 2631.
ABC: Node 2633 has dup fanin 664.
ABC: Node 2633 has dup fanin 2632.
ABC: Node 2633 has dup fanin 664.
ABC: Node 2633 has dup fanin 2632.
ABC: Node 2634 has dup fanin 2618.
ABC: Node 2634 has dup fanin 2633.
ABC: Node 2634 has dup fanin 2618.
ABC: Node 2634 has dup fanin 2633.
ABC: Node 2636 has dup fanin 2634.
ABC: Node 2636 has dup fanin 2635.
ABC: Node 2636 has dup fanin 2634.
ABC: Node 2636 has dup fanin 2635.
ABC: Node 2637 has dup fanin 2608.
ABC: Node 2637 has dup fanin 2636.
ABC: Node 2637 has dup fanin 2608.
ABC: Node 2637 has dup fanin 2636.
ABC: Node 2639 has dup fanin 2637.
ABC: Node 2639 has dup fanin 2638.
ABC: Node 2639 has dup fanin 2637.
ABC: Node 2639 has dup fanin 2638.
ABC: Node 2640 has dup fanin 2589.
ABC: Node 2640 has dup fanin 2639.
ABC: Node 2640 has dup fanin 2589.
ABC: Node 2640 has dup fanin 2639.
ABC: Node 2642 has dup fanin 2640.
ABC: Node 2642 has dup fanin 2641.
ABC: Node 2642 has dup fanin 2640.
ABC: Node 2642 has dup fanin 2641.
ABC: Node 2643 has dup fanin 2556.
ABC: Node 2643 has dup fanin 2642.
ABC: Node 2643 has dup fanin 2556.
ABC: Node 2643 has dup fanin 2642.
ABC: Node 2645 has dup fanin 2643.
ABC: Node 2645 has dup fanin 2644.
ABC: Node 2645 has dup fanin 2643.
ABC: Node 2645 has dup fanin 2644.
ABC: Node 2646 has dup fanin 2515.
ABC: Node 2646 has dup fanin 2645.
ABC: Node 2646 has dup fanin 2515.
ABC: Node 2646 has dup fanin 2645.
ABC: Node 2648 has dup fanin 2646.
ABC: Node 2648 has dup fanin 2647.
ABC: Node 2648 has dup fanin 2646.
ABC: Node 2648 has dup fanin 2647.
ABC: Node 2649 has dup fanin 2514.
ABC: Node 2649 has dup fanin 2648.
ABC: Node 2649 has dup fanin 2514.
ABC: Node 2649 has dup fanin 2648.
ABC: Node 2668 has dup fanin 2666.
ABC: Node 2668 has dup fanin 2667.
ABC: Node 2668 has dup fanin 2666.
ABC: Node 2668 has dup fanin 2667.
ABC: Node 2671 has dup fanin 2669.
ABC: Node 2671 has dup fanin 2670.
ABC: Node 2671 has dup fanin 2669.
ABC: Node 2671 has dup fanin 2670.
ABC: Node 2675 has dup fanin 2673.
ABC: Node 2675 has dup fanin 2674.
ABC: Node 2675 has dup fanin 2673.
ABC: Node 2675 has dup fanin 2674.
ABC: Node 2676 has dup fanin 2671.
ABC: Node 2676 has dup fanin 2675.
ABC: Node 2676 has dup fanin 2671.
ABC: Node 2676 has dup fanin 2675.
ABC: Node 2682 has dup fanin 2676.
ABC: Node 2682 has dup fanin 2681.
ABC: Node 2682 has dup fanin 2676.
ABC: Node 2682 has dup fanin 2681.
ABC: Node 2683 has dup fanin 2668.
ABC: Node 2683 has dup fanin 2682.
ABC: Node 2683 has dup fanin 2668.
ABC: Node 2683 has dup fanin 2682.
ABC: Node 2688 has dup fanin 2660.
ABC: Node 2688 has dup fanin 2687.
ABC: Node 2688 has dup fanin 2660.
ABC: Node 2688 has dup fanin 2687.
ABC: Node 2695 has dup fanin 2693.
ABC: Node 2695 has dup fanin 2694.
ABC: Node 2695 has dup fanin 2693.
ABC: Node 2695 has dup fanin 2694.
ABC: Node 2698 has dup fanin 2690.
ABC: Node 2698 has dup fanin 2697.
ABC: Node 2698 has dup fanin 2690.
ABC: Node 2698 has dup fanin 2697.
ABC: Node 2703 has dup fanin 2701.
ABC: Node 2703 has dup fanin 2702.
ABC: Node 2703 has dup fanin 2701.
ABC: Node 2703 has dup fanin 2702.
ABC: Node 2709 has dup fanin 2703.
ABC: Node 2709 has dup fanin 2708.
ABC: Node 2709 has dup fanin 2703.
ABC: Node 2709 has dup fanin 2708.
ABC: Node 2715 has dup fanin 2713.
ABC: Node 2715 has dup fanin 2714.
ABC: Node 2715 has dup fanin 2713.
ABC: Node 2715 has dup fanin 2714.
ABC: Node 2717 has dup fanin 2715.
ABC: Node 2717 has dup fanin 2716.
ABC: Node 2717 has dup fanin 2715.
ABC: Node 2717 has dup fanin 2716.
ABC: Node 2723 has dup fanin 2721.
ABC: Node 2723 has dup fanin 2722.
ABC: Node 2723 has dup fanin 2721.
ABC: Node 2723 has dup fanin 2722.
ABC: Node 2728 has dup fanin 2726.
ABC: Node 2728 has dup fanin 2727.
ABC: Node 2728 has dup fanin 2726.
ABC: Node 2728 has dup fanin 2727.
ABC: Node 2732 has dup fanin 2730.
ABC: Node 2732 has dup fanin 2731.
ABC: Node 2732 has dup fanin 2730.
ABC: Node 2732 has dup fanin 2731.
ABC: Node 2741 has dup fanin 2735.
ABC: Node 2741 has dup fanin 2740.
ABC: Node 2741 has dup fanin 2735.
ABC: Node 2741 has dup fanin 2740.
ABC: Node 2742 has dup fanin 2734.
ABC: Node 2742 has dup fanin 2741.
ABC: Node 2742 has dup fanin 2734.
ABC: Node 2742 has dup fanin 2741.
ABC: Node 2744 has dup fanin 2733.
ABC: Node 2744 has dup fanin 2743.
ABC: Node 2744 has dup fanin 2733.
ABC: Node 2744 has dup fanin 2743.
ABC: Node 2747 has dup fanin 2745.
ABC: Node 2747 has dup fanin 2746.
ABC: Node 2747 has dup fanin 2745.
ABC: Node 2747 has dup fanin 2746.
ABC: Node 2750 has dup fanin 2748.
ABC: Node 2750 has dup fanin 2749.
ABC: Node 2750 has dup fanin 2748.
ABC: Node 2750 has dup fanin 2749.
ABC: Node 2752 has dup fanin 2747.
ABC: Node 2752 has dup fanin 2751.
ABC: Node 2752 has dup fanin 2747.
ABC: Node 2752 has dup fanin 2751.
ABC: Node 2753 has dup fanin 2744.
ABC: Node 2753 has dup fanin 2752.
ABC: Node 2753 has dup fanin 2744.
ABC: Node 2753 has dup fanin 2752.
ABC: Node 2756 has dup fanin 2754.
ABC: Node 2756 has dup fanin 2755.
ABC: Node 2756 has dup fanin 2754.
ABC: Node 2756 has dup fanin 2755.
ABC: Node 2758 has dup fanin 2753.
ABC: Node 2758 has dup fanin 2757.
ABC: Node 2758 has dup fanin 2753.
ABC: Node 2758 has dup fanin 2757.
ABC: Node 2759 has dup fanin 2732.
ABC: Node 2759 has dup fanin 2758.
ABC: Node 2759 has dup fanin 2732.
ABC: Node 2759 has dup fanin 2758.
ABC: Node 2770 has dup fanin 2768.
ABC: Node 2770 has dup fanin 2769.
ABC: Node 2770 has dup fanin 2768.
ABC: Node 2770 has dup fanin 2769.
ABC: Node 2772 has dup fanin 2770.
ABC: Node 2772 has dup fanin 2771.
ABC: Node 2772 has dup fanin 2770.
ABC: Node 2772 has dup fanin 2771.
ABC: Node 2783 has dup fanin 2781.
ABC: Node 2783 has dup fanin 2782.
ABC: Node 2783 has dup fanin 2781.
ABC: Node 2783 has dup fanin 2782.
ABC: Node 2797 has dup fanin 2795.
ABC: Node 2797 has dup fanin 2796.
ABC: Node 2797 has dup fanin 2795.
ABC: Node 2797 has dup fanin 2796.
ABC: Node 2798 has dup fanin 2794.
ABC: Node 2798 has dup fanin 2797.
ABC: Node 2798 has dup fanin 2794.
ABC: Node 2798 has dup fanin 2797.
ABC: Node 2800 has dup fanin 2793.
ABC: Node 2800 has dup fanin 2799.
ABC: Node 2800 has dup fanin 2793.
ABC: Node 2800 has dup fanin 2799.
ABC: Node 2829 has dup fanin 2827.
ABC: Node 2829 has dup fanin 2828.
ABC: Node 2829 has dup fanin 2827.
ABC: Node 2829 has dup fanin 2828.
ABC: + upsize -D 10000 
ABC: Current delay (8352.66 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   3106 ( 23.3 %)   Cap = 11.0 ff (  0.0 %)   Area =    39527.91 (100.0 %)   Delay =  8352.66 ps  (  6.7 %)               
ABC: Path  0 --      35 : 0    3 pi                        A =   0.00  Df =  11.1   -7.5 ps  S =  23.9 ps  Cin =  0.0 ff  Cout =   8.8 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     944 : 1    5 sky130_fd_sc_hd__inv_2    A =   3.75  Df =  74.4  -21.6 ps  S =  83.9 ps  Cin =  4.5 ff  Cout =  17.0 ff  Cmax = 331.4 ff  G =  362  
ABC: Path  2 --    3011 : 4    2 sky130_fd_sc_hd__or4_4    A =  11.26  Df = 604.9 -381.2 ps  S = 102.2 ps  Cin =  2.4 ff  Cout =  13.6 ff  Cmax = 534.7 ff  G =  550  
ABC: Path  3 --    3012 : 1    1 sky130_fd_sc_hd__inv_2    A =   3.75  Df = 662.8 -412.3 ps  S =  34.0 ps  Cin =  4.5 ff  Cout =   2.5 ff  Cmax = 331.4 ff  G =   54  
ABC: Path  4 --    3014 : 2    3 sky130_fd_sc_hd__or2_4    A =   8.76  Df = 795.4 -268.4 ps  S =  69.6 ps  Cin =  2.4 ff  Cout =  18.3 ff  Cmax = 514.5 ff  G =  722  
ABC: Path  5 --    3015 : 4    3 sky130_fd_sc_hd__a2bb2o_4 A =  20.02  Df =1024.5  -91.2 ps  S =  59.1 ps  Cin =  4.6 ff  Cout =  13.9 ff  Cmax = 502.6 ff  G =  284  
ABC: Path  6 --    3140 : 4    2 sky130_fd_sc_hd__o22a_4   A =  17.52  Df =1450.9  -74.2 ps  S =  46.2 ps  Cin =  4.6 ff  Cout =   9.2 ff  Cmax = 530.1 ff  G =  192  
ABC: Path  7 --    3141 : 4    1 sky130_fd_sc_hd__a2bb2o_4 A =  20.02  Df =1646.4   -7.5 ps  S =  34.6 ps  Cin =  4.6 ff  Cout =   4.6 ff  Cmax = 502.6 ff  G =   96  
ABC: Path  8 --    3142 : 1    2 sky130_fd_sc_hd__inv_2    A =   3.75  Df =1703.1  -30.9 ps  S =  49.6 ps  Cin =  4.5 ff  Cout =   9.2 ff  Cmax = 331.4 ff  G =  197  
ABC: Path  9 --    3143 : 4    2 sky130_fd_sc_hd__a2bb2o_4 A =  20.02  Df =1919.3  -55.3 ps  S =  46.0 ps  Cin =  4.6 ff  Cout =   9.2 ff  Cmax = 502.6 ff  G =  190  
ABC: Path 10 --    3144 : 4    2 sky130_fd_sc_hd__a2bb2o_4 A =  20.02  Df =2124.0   -4.9 ps  S =  48.6 ps  Cin =  4.6 ff  Cout =  10.1 ff  Cmax = 502.6 ff  G =  209  
ABC: Path 11 --    3149 : 4    2 sky130_fd_sc_hd__a2bb2o_4 A =  20.02  Df =2341.7   -0.5 ps  S =  46.0 ps  Cin =  4.6 ff  Cout =   9.2 ff  Cmax = 502.6 ff  G =  190  
ABC: Path 12 --    3150 : 4    2 sky130_fd_sc_hd__a2bb2o_4 A =  20.02  Df =2560.7  -15.9 ps  S =  53.1 ps  Cin =  4.6 ff  Cout =  11.8 ff  Cmax = 502.6 ff  G =  238  
ABC: Path 13 --    3151 : 3    1 sky130_fd_sc_hd__and3_4   A =  11.26  Df =2726.8  -15.1 ps  S =  38.7 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 532.8 ff  G =   99  
ABC: Path 14 --    3153 : 2    2 sky130_fd_sc_hd__or2_4    A =   8.76  Df =2977.6 -146.0 ps  S =  56.4 ps  Cin =  2.4 ff  Cout =  11.8 ff  Cmax = 514.5 ff  G =  465  
ABC: Path 15 --    3155 : 2    1 sky130_fd_sc_hd__and2_4   A =   8.76  Df =3128.1 -171.0 ps  S =  31.1 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 539.3 ff  G =   99  
ABC: Path 16 --    3156 : 2    2 sky130_fd_sc_hd__or2_4    A =   8.76  Df =3360.2 -191.9 ps  S =  56.7 ps  Cin =  2.4 ff  Cout =  11.6 ff  Cmax = 514.5 ff  G =  462  
ABC: Path 17 --    3167 : 2    1 sky130_fd_sc_hd__and2_4   A =   8.76  Df =3492.5 -203.0 ps  S =  31.1 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 539.3 ff  G =   99  
ABC: Path 18 --    3168 : 2    2 sky130_fd_sc_hd__or2_4    A =   8.76  Df =3724.2 -148.8 ps  S =  56.4 ps  Cin =  2.4 ff  Cout =  11.8 ff  Cmax = 514.5 ff  G =  465  
ABC: Path 19 --    3170 : 2    1 sky130_fd_sc_hd__and2_4   A =   8.76  Df =3874.6 -173.8 ps  S =  31.1 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 539.3 ff  G =   99  
ABC: Path 20 --    3171 : 2    2 sky130_fd_sc_hd__or2_4    A =   8.76  Df =4106.8 -191.9 ps  S =  56.7 ps  Cin =  2.4 ff  Cout =  11.6 ff  Cmax = 514.5 ff  G =  462  
ABC: Path 21 --    3177 : 2    1 sky130_fd_sc_hd__and2_4   A =   8.76  Df =4239.0 -203.0 ps  S =  31.1 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 539.3 ff  G =   99  
ABC: Path 22 --    3178 : 2    2 sky130_fd_sc_hd__or2_4    A =   8.76  Df =4470.8 -148.9 ps  S =  56.4 ps  Cin =  2.4 ff  Cout =  11.8 ff  Cmax = 514.5 ff  G =  465  
ABC: Path 23 --    3180 : 2    1 sky130_fd_sc_hd__and2_4   A =   8.76  Df =4621.2 -173.8 ps  S =  31.1 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 539.3 ff  G =   99  
ABC: Path 24 --    3181 : 2    2 sky130_fd_sc_hd__or2_4    A =   8.76  Df =4853.4 -191.9 ps  S =  56.7 ps  Cin =  2.4 ff  Cout =  11.6 ff  Cmax = 514.5 ff  G =  462  
ABC: Path 25 --    3195 : 2    1 sky130_fd_sc_hd__and2_4   A =   8.76  Df =4985.6 -203.0 ps  S =  31.1 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 539.3 ff  G =   99  
ABC: Path 26 --    3196 : 2    2 sky130_fd_sc_hd__or2_4    A =   8.76  Df =5217.3 -148.8 ps  S =  56.4 ps  Cin =  2.4 ff  Cout =  11.8 ff  Cmax = 514.5 ff  G =  465  
ABC: Path 27 --    3198 : 2    1 sky130_fd_sc_hd__and2_4   A =   8.76  Df =5367.8 -173.8 ps  S =  31.1 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 539.3 ff  G =   99  
ABC: Path 28 --    3199 : 2    2 sky130_fd_sc_hd__or2_4    A =   8.76  Df =5599.9 -192.4 ps  S =  56.7 ps  Cin =  2.4 ff  Cout =  11.3 ff  Cmax = 514.5 ff  G =  458  
ABC: Path 29 --    3205 : 2    1 sky130_fd_sc_hd__or2_4    A =   8.76  Df =5839.2 -330.7 ps  S =  42.3 ps  Cin =  2.4 ff  Cout =   2.4 ff  Cmax = 514.5 ff  G =   97  
ABC: Path 30 --    3207 : 2    2 sky130_fd_sc_hd__and2_4   A =   8.76  Df =5981.1 -188.0 ps  S =  55.6 ps  Cin =  2.4 ff  Cout =  11.8 ff  Cmax = 539.3 ff  G =  468  
ABC: Path 31 --    3209 : 2    1 sky130_fd_sc_hd__and2_4   A =   8.76  Df =6123.5 -203.7 ps  S =  31.1 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 539.3 ff  G =   99  
ABC: Path 32 --    3210 : 2    2 sky130_fd_sc_hd__or2_4    A =   8.76  Df =6355.3 -189.6 ps  S =  56.4 ps  Cin =  2.4 ff  Cout =  11.8 ff  Cmax = 514.5 ff  G =  465  
ABC: Path 33 --    3212 : 2    1 sky130_fd_sc_hd__and2_4   A =   8.76  Df =6505.7 -214.5 ps  S =  31.1 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 539.3 ff  G =   99  
ABC: Path 34 --    3213 : 2    2 sky130_fd_sc_hd__or2_4    A =   8.76  Df =6737.9 -192.4 ps  S =  56.7 ps  Cin =  2.4 ff  Cout =  11.3 ff  Cmax = 514.5 ff  G =  458  
ABC: Path 35 --    3225 : 2    1 sky130_fd_sc_hd__or2_4    A =   8.76  Df =6977.1 -330.7 ps  S =  42.3 ps  Cin =  2.4 ff  Cout =   2.4 ff  Cmax = 514.5 ff  G =   97  
ABC: Path 36 --    3227 : 2    2 sky130_fd_sc_hd__and2_4   A =   8.76  Df =7119.0 -188.0 ps  S =  55.6 ps  Cin =  2.4 ff  Cout =  11.8 ff  Cmax = 539.3 ff  G =  468  
ABC: Path 37 --    3229 : 2    1 sky130_fd_sc_hd__and2_4   A =   8.76  Df =7261.4 -203.7 ps  S =  31.1 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 539.3 ff  G =   99  
ABC: Path 38 --    3230 : 2    2 sky130_fd_sc_hd__or2_4    A =   8.76  Df =7494.6 -190.1 ps  S =  57.3 ps  Cin =  2.4 ff  Cout =  12.3 ff  Cmax = 514.5 ff  G =  485  
ABC: Path 39 --    3231 : 2    1 sky130_fd_sc_hd__or2_4    A =   8.76  Df =7714.0 -311.2 ps  S =  42.3 ps  Cin =  2.4 ff  Cout =   2.4 ff  Cmax = 514.5 ff  G =   97  
ABC: Path 40 --    3233 : 2    1 sky130_fd_sc_hd__and2_4   A =   8.76  Df =7839.8  -83.1 ps  S =  30.9 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 539.3 ff  G =   96  
ABC: Path 41 --    3234 : 3    1 sky130_fd_sc_hd__or3_4    A =  11.26  Df =8147.2 -296.0 ps  S =  60.1 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 531.9 ff  G =  102  
ABC: Path 42 --    3235 : 3    1 sky130_fd_sc_hd__and3_4   A =  11.26  Df =8352.7 -296.0 ps  S =  80.5 ps  Cin =  2.4 ff  Cout =  17.6 ff  Cmax = 532.8 ff  G =  729  
ABC: Start-point = pi34 (\in_b [0]).  End-point = po30 ($auto$rtlil.cc:2290:MuxGate$10853).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  102/   33  lat =    0  nd =  3106  edge =   8660  area =39527.34  delay =44.00  lev = 44
ABC: + write_blif /tmp/yosys-abc-xNOz7a/output.blif 

31.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a211o_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21bo_4 cells:       59
ABC RESULTS:   sky130_fd_sc_hd__a21boi_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21o_4 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__a21oi_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a22oi_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_4 cells:      771
ABC RESULTS:   sky130_fd_sc_hd__a32o_4 cells:       36
ABC RESULTS:   sky130_fd_sc_hd__and2_4 cells:       92
ABC RESULTS:   sky130_fd_sc_hd__and3_4 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:      389
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      334
ABC RESULTS:   sky130_fd_sc_hd__nand2_4 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__nor2_4 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__o21a_4 cells:      151
ABC RESULTS:   sky130_fd_sc_hd__o21ai_4 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o22a_4 cells:      467
ABC RESULTS:   sky130_fd_sc_hd__o41a_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_4 cells:      537
ABC RESULTS:   sky130_fd_sc_hd__or3_4 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__or4_4 cells:      162
ABC RESULTS:        internal signals:     3357
ABC RESULTS:           input signals:      102
ABC RESULTS:          output signals:       33
Removing temp directory.

32. Executing SETUNDEF pass (replace undef values with defined constants).

33. Executing HILOMAP pass (mapping to constant drivers).

34. Executing SPLITNETS pass (splitting up multi-bit signals).

35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fwrisc_mul_fast..
Removed 0 unused cells and 3491 unused wires.
<suppressed ~1 debug messages>

36. Executing INSBUF pass (insert buffer cells for connected wires).

37. Executing CHECK pass (checking for obvious problems).
checking module fwrisc_mul_fast..
Warning: Wire fwrisc_mul_fast.\out_valid is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [31] is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [30] is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [29] is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [28] is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [27] is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [26] is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [25] is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [24] is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [23] is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [22] is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [21] is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [20] is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [19] is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [18] is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [17] is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [16] is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [15] is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [14] is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [13] is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [12] is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [11] is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [10] is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [9] is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [8] is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [7] is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [6] is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [5] is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [4] is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [3] is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [2] is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [1] is used but has no driver.
Warning: Wire fwrisc_mul_fast.\out [0] is used but has no driver.
found and reported 33 problems.

38. Printing statistics.

=== fwrisc_mul_fast ===

   Number of wires:               3114
   Number of wire bits:           3210
   Number of public wires:           8
   Number of public wire bits:     104
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3139
     sky130_fd_sc_hd__a211o_4        3
     sky130_fd_sc_hd__a21bo_4       59
     sky130_fd_sc_hd__a21boi_4       2
     sky130_fd_sc_hd__a21o_4        15
     sky130_fd_sc_hd__a21oi_4        3
     sky130_fd_sc_hd__a22oi_4        2
     sky130_fd_sc_hd__a2bb2o_4     771
     sky130_fd_sc_hd__a32o_4        36
     sky130_fd_sc_hd__and2_4        92
     sky130_fd_sc_hd__and3_4         4
     sky130_fd_sc_hd__and4_4         2
     sky130_fd_sc_hd__buf_2        389
     sky130_fd_sc_hd__dfxtp_4       33
     sky130_fd_sc_hd__inv_2        334
     sky130_fd_sc_hd__nand2_4       32
     sky130_fd_sc_hd__nor2_4        32
     sky130_fd_sc_hd__o21a_4       151
     sky130_fd_sc_hd__o21ai_4        7
     sky130_fd_sc_hd__o22a_4       467
     sky130_fd_sc_hd__o41a_4         1
     sky130_fd_sc_hd__or2_4        537
     sky130_fd_sc_hd__or3_4          5
     sky130_fd_sc_hd__or4_4        162

   Chip area for module '\fwrisc_mul_fast': 40312.412800

39. Executing Verilog backend.
Dumping module `\fwrisc_mul_fast'.

Warnings: 37 unique messages, 37 total
End of script. Logfile hash: 38b146af7e, CPU: user 1.60s system 0.01s, MEM: 50.46 MB peak
Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)
Time spent: 70% 2x abc (3 sec), 8% 2x write_verilog (0 sec), ...
[36m[INFO]: Changing netlist from 0 to /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/synthesis/fwrisc_mul_fast.synthesis.v[37m
[36m[INFO]: Running Static Timing Analysis...[37m
OpenSTA 2.2.0 7662c12482 Copyright (c) 2019, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
Error: cannot open '/root/.sta'.
Warning: /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib, line 31 default_operating_condition ff_n40C_1v95 not found.
Warning: /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, line 32 default_operating_condition ss_100C_1v60 not found.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 2.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 2.0
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
tns -136.00
wns -8.18
[36m[INFO]: Synthesis was successful[37m
[36m[INFO]: Running Floorplanning...[37m
[36m[INFO]: Running Initial Floorplanning...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Warning: /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib, line 31 default_operating_condition tt_025C_1v80 not found.
Notice 0: Reading LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged_unpadded.lef
Info: Added 120 rows of 736 sites.
[36m[INFO]: Core area width: 338.96000000000004[37m
[36m[INFO]: Core area height: 328.24[37m
[36m[INFO]: Changing layout from 0 to /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/floorplan/verilog2def_openroad.def[37m
[36m[INFO]: Running IO Placement...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged.lef
Notice 0: 
Reading DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/floorplan/verilog2def_openroad.def
Notice 0: Design: fwrisc_mul_fast
Notice 0:     Created 104 pins.
Notice 0:     Created 3139 components and 24421 component-terminals.
Notice 0:     Created 3210 nets and 11865 connections.
Notice 0: Finished DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/floorplan/verilog2def_openroad.def
#Macro blocks found: 0
Using 5u default boundaries offset
Using 2 tracks default min distance between IO pins
 > Running IO placement
 * Num of slots          1252
 * Num of I/O            104
 * Num of I/O w/sink     104
 * Num of I/O w/o sink   0
 * Slots Per Section     200
 * Slots Increase Factor 0.01
 * Usage Per Section     0.8
 * Usage Increase Factor 0.01
 * Force Pin Spread      1

Random pin placement
RandomMode Even
 > IO placement done.
[36m[INFO]: Changing layout from /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/floorplan/verilog2def_openroad.def to /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/floorplan/ioPlacer.def[37m
[36m[INFO]: Running Tap/Decap Insertion...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/floorplan/ioPlacer.def
Notice 0: Design: fwrisc_mul_fast
Notice 0:     Created 104 pins.
Notice 0:     Created 3139 components and 24421 component-terminals.
Notice 0:     Created 3210 nets and 11865 connections.
Notice 0: Finished DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/floorplan/ioPlacer.def
Running tapcell...
Step 1: Cut rows...
[INFO] Macro blocks found: 0
[INFO] #Original rows: 120
[INFO] #Cut rows: 0
Step 2: Insert endcaps...
[INFO] #Endcaps inserted: 240
Step 3: Insert tapcells...
[INFO] #Tapcells inserted: 1462
Running tapcell... Done!
[36m[INFO]: Changing layout from /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/floorplan/ioPlacer.def to /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/floorplan/fwrisc_mul_fast.floorplan.def[37m
[36m[INFO]: Power planning the following nets[37m
[36m[INFO]: Power: VPWR[37m
[36m[INFO]: Ground: VGND[37m
[36m[INFO]: Generating PDN...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/floorplan/fwrisc_mul_fast.floorplan.def
Notice 0: Design: fwrisc_mul_fast
Notice 0:     Created 104 pins.
Notice 0:     Created 4841 components and 28305 component-terminals.
Notice 0:     Created 3210 nets and 11865 connections.
Notice 0: Finished DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/floorplan/fwrisc_mul_fast.floorplan.def
[INFO] [PDNG-0016] Power Delivery Network Generator: Generating PDN
[INFO] [PDNG-0016]   config: /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.tech/openlane/common_pdn.tcl
[INFO] [PDNG-0008] Design Name is fwrisc_mul_fast
[INFO] [PDNG-0009] Reading technology data
[INFO] [PDNG-0011] ****** INFO ******
Type: stdcell, grid
    Stdcell Rails
      Layer: met1 -  width: 0.480  pitch: 2.720  offset: 0.000 
    Straps
      Layer: met4 -  width: 1.600  pitch: 153.600  offset: 16.320 
    Connect:  {met1 met4}
Type: macro, macro_1
    Macro orientation: R0 R180 MX MY R90 R270 MXR90 MYR90
    Straps
    Connect: {met4_PIN_ver met5}
[INFO] [PDNG-0012] **** END INFO ****
[INFO] [PDNG-0013] Inserting stdcell grid - grid
[INFO] [PDNG-0015] Writing to database
[36m[INFO]: Changing layout from /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/floorplan/fwrisc_mul_fast.floorplan.def to /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/floorplan/pdn.def[37m
[36m[INFO]: Running Placement...[37m
[36m[INFO]: Running Global Placement...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/floorplan/pdn.def
Notice 0: Design: fwrisc_mul_fast
Notice 0:     Created 106 pins.
Notice 0:     Created 4841 components and 28305 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 3210 nets and 11865 connections.
Notice 0: Finished DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/floorplan/pdn.def
[INFO] DBU = 1000
[INFO] SiteSize = (460, 2720)
[INFO] CoreAreaLxLy = (5520, 10880)
[INFO] CoreAreaUxUy = (344080, 337280)
[INFO] NumInstances = 4841
[INFO] NumPlaceInstances = 3139
[INFO] NumFixedInstances = 1702
[INFO] NumDummyInstances = 0
[INFO] NumNets = 3210
[INFO] NumPins = 11969
[INFO] DieAreaLxLy = (0, 0)
[INFO] DieAreaUxUy = (350000, 350000)
[INFO] CoreAreaLxLy = (5520, 10880)
[INFO] CoreAreaUxUy = (344080, 337280)
[INFO] CoreArea = 110505984000
[INFO] NonPlaceInstsArea = 2730118400
[INFO] PlaceInstsArea = 40312412800
[INFO] Util(%) = 37.403931
[INFO] StdInstsArea = 40312412800
[INFO] MacroInstsArea = 0
[InitialPlace]  Iter: 1 CG Error: 1.07646e-07 HPWL: 65515630
[InitialPlace]  Iter: 2 CG Error: 1.15691e-07 HPWL: 58493736
[InitialPlace]  Iter: 3 CG Error: 1.12365e-07 HPWL: 58705075
[InitialPlace]  Iter: 4 CG Error: 4.71026e-08 HPWL: 58949781
[InitialPlace]  Iter: 5 CG Error: 1.00511e-07 HPWL: 58955887
[INFO] FillerInit: NumGCells = 3774
[INFO] FillerInit: NumGNets = 3210
[INFO] FillerInit: NumGPins = 11969
[INFO] TargetDensity = 0.450000
[INFO] AveragePlaceInstArea = 12842437
[INFO] IdealBinArea = 28538750
[INFO] IdealBinCnt = 3872
[INFO] TotalBinArea = 110505984000
[INFO] BinCnt = (32, 32)
[INFO] BinSize = (10580, 10200)
[INFO] NumBins = 1024
[NesterovSolve] Iter: 1 overflow: 0.951038 HPWL: 42223324
[NesterovSolve] Iter: 10 overflow: 0.896863 HPWL: 54914100
[NesterovSolve] Iter: 20 overflow: 0.894647 HPWL: 55658870
[NesterovSolve] Iter: 30 overflow: 0.893953 HPWL: 55770438
[NesterovSolve] Iter: 40 overflow: 0.894233 HPWL: 55751236
[NesterovSolve] Iter: 50 overflow: 0.894416 HPWL: 55701421
[NesterovSolve] Iter: 60 overflow: 0.894422 HPWL: 55692934
[NesterovSolve] Iter: 70 overflow: 0.894386 HPWL: 55719800
[NesterovSolve] Iter: 80 overflow: 0.894171 HPWL: 55794459
[NesterovSolve] Iter: 90 overflow: 0.893855 HPWL: 55910305
[NesterovSolve] Iter: 100 overflow: 0.893413 HPWL: 56085339
[NesterovSolve] Iter: 110 overflow: 0.892604 HPWL: 56391763
[NesterovSolve] Iter: 120 overflow: 0.891299 HPWL: 56956607
[NesterovSolve] Iter: 130 overflow: 0.889337 HPWL: 57992784
[NesterovSolve] Iter: 140 overflow: 0.886057 HPWL: 59752246
[NesterovSolve] Iter: 150 overflow: 0.879295 HPWL: 62264453
[NesterovSolve] Iter: 160 overflow: 0.868606 HPWL: 65165336
[NesterovSolve] Iter: 170 overflow: 0.855725 HPWL: 68524663
[NesterovSolve] Iter: 180 overflow: 0.834767 HPWL: 72649572
[NesterovSolve] Iter: 190 overflow: 0.807197 HPWL: 77200155
[NesterovSolve] Iter: 200 overflow: 0.774454 HPWL: 81771771
[NesterovSolve] Iter: 210 overflow: 0.73482 HPWL: 86398393
[NesterovSolve] Iter: 220 overflow: 0.690368 HPWL: 90778268
[NesterovSolve] Iter: 230 overflow: 0.643105 HPWL: 94709018
[NesterovSolve] Iter: 240 overflow: 0.588852 HPWL: 98401832
[NesterovSolve] Iter: 250 overflow: 0.531292 HPWL: 100756493
[NesterovSolve] Iter: 260 overflow: 0.469037 HPWL: 102598730
[NesterovSolve] Iter: 270 overflow: 0.416204 HPWL: 105047128
[NesterovSolve] Iter: 280 overflow: 0.347173 HPWL: 107456182
[NesterovSolve] Iter: 290 overflow: 0.299801 HPWL: 108583141
[NesterovSolve] Iter: 300 overflow: 0.264289 HPWL: 110666230
[NesterovSolve] Iter: 310 overflow: 0.241118 HPWL: 113010793
[NesterovSolve] Iter: 320 overflow: 0.215293 HPWL: 114179934
[NesterovSolve] Iter: 330 overflow: 0.187296 HPWL: 114985968
[NesterovSolve] Iter: 340 overflow: 0.164208 HPWL: 115416401
[NesterovSolve] Iter: 350 overflow: 0.146175 HPWL: 115949566
[NesterovSolve] Iter: 360 overflow: 0.126247 HPWL: 116226654
[NesterovSolve] Iter: 370 overflow: 0.108588 HPWL: 116437210
[NesterovSolve] Finished with Overflow: 0.0991309
Warning: /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, line 32 default_operating_condition ss_100C_1v60 not found.
Warning: /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib, line 31 default_operating_condition ff_n40C_1v95 not found.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 2.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 2.0
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
[36m[INFO]: Global placement was successful[37m
[36m[INFO]: Changing layout from /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/floorplan/pdn.def to /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/placement/replace.def[37m
[36m[INFO]: Running OpenPhySyn Timing Optimization...[37m
[36m[INFO]: Trimming Liberty...[37m
[OpenPhySyn] [2021-02-12 03:03:29.969] [info] Loaded 6 transforms.
[OpenPhySyn] [2021-02-12 03:03:30.206] [info] OpenPhySyn: 1.8.1
Warning: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/opt.lib, line 32 default_operating_condition ss_100C_1v60 not found.
Notice 0: Reading LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/placement/replace.def
Notice 0: Design: fwrisc_mul_fast
Notice 0:     Created 106 pins.
Notice 0:     Created 4841 components and 28305 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 3210 nets and 11865 connections.
Notice 0: Finished DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/placement/replace.def
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.01765
=============== Initial Reports =============
Startpoint: in_a[2] (input port clocked by clock)
Endpoint: _6213_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   2.00    2.00 ^ input external delay
   0.06    2.06 ^ in_a[2] (in)
   0.08    2.14 v _3192_/Y (sky130_fd_sc_hd__inv_2)
   0.29    2.44 v _3193_/X (sky130_fd_sc_hd__buf_2)
   0.33    2.76 v _3194_/X (sky130_fd_sc_hd__buf_2)
   0.32    3.09 v _3195_/X (sky130_fd_sc_hd__buf_2)
   0.31    3.40 v _3196_/X (sky130_fd_sc_hd__buf_2)
   0.31    3.71 v _4103_/X (sky130_fd_sc_hd__buf_2)
   0.34    4.05 v _4241_/X (sky130_fd_sc_hd__buf_2)
   0.90    4.95 v _4878_/X (sky130_fd_sc_hd__or4_4)
   0.10    5.05 ^ _4879_/Y (sky130_fd_sc_hd__inv_2)
   0.23    5.28 ^ _4880_/X (sky130_fd_sc_hd__or2_4)
   0.30    5.58 ^ _5010_/X (sky130_fd_sc_hd__o21a_4)
   0.45    6.03 v _5017_/X (sky130_fd_sc_hd__a2bb2o_4)
   0.43    6.47 ^ _5019_/X (sky130_fd_sc_hd__a2bb2o_4)
   0.44    6.90 v _5020_/X (sky130_fd_sc_hd__a2bb2o_4)
   0.40    7.30 ^ _5021_/X (sky130_fd_sc_hd__a2bb2o_4)
   0.44    7.74 v _5022_/X (sky130_fd_sc_hd__a2bb2o_4)
   0.41    8.15 v _5024_/X (sky130_fd_sc_hd__a2bb2o_4)
   0.52    8.67 v _5026_/X (sky130_fd_sc_hd__or2_4)
   0.36    9.03 ^ _5027_/X (sky130_fd_sc_hd__a21bo_4)
   0.44    9.47 v _5028_/X (sky130_fd_sc_hd__a2bb2o_4)
   0.39    9.86 ^ _5029_/X (sky130_fd_sc_hd__a2bb2o_4)
   0.44   10.30 v _5133_/X (sky130_fd_sc_hd__a2bb2o_4)
   0.39   10.69 ^ _5135_/X (sky130_fd_sc_hd__a2bb2o_4)
   0.41   11.11 v _5139_/X (sky130_fd_sc_hd__a2bb2o_4)
   0.51   11.61 v _5181_/X (sky130_fd_sc_hd__or2_4)
   0.36   11.97 ^ _5184_/X (sky130_fd_sc_hd__a21bo_4)
   0.24   12.21 ^ _5185_/X (sky130_fd_sc_hd__or2_4)
   0.21   12.43 ^ _5409_/X (sky130_fd_sc_hd__or4_4)
   0.05   12.47 v _5410_/Y (sky130_fd_sc_hd__inv_2)
   0.95   13.42 v _5411_/X (sky130_fd_sc_hd__or4_4)
   0.72   14.14 v _5696_/X (sky130_fd_sc_hd__a211o_4)
   0.39   14.53 v _5697_/X (sky130_fd_sc_hd__and4_4)
   0.86   15.39 v _5698_/X (sky130_fd_sc_hd__or4_4)
   0.17   15.56 ^ _5699_/Y (sky130_fd_sc_hd__inv_2)
   0.27   15.83 ^ _5700_/X (sky130_fd_sc_hd__or3_4)
   0.07   15.90 v _6018_/Y (sky130_fd_sc_hd__nor2_4)
   0.96   16.87 v _6019_/X (sky130_fd_sc_hd__or4_4)
   0.54   17.41 v _6201_/X (sky130_fd_sc_hd__or2_4)
   0.27   17.68 v _6203_/X (sky130_fd_sc_hd__and2_4)
   0.63   18.31 v _6204_/X (sky130_fd_sc_hd__or3_4)
   0.33   18.64 v _6205_/X (sky130_fd_sc_hd__and3_4)
   0.00   18.64 v _6213_/D (sky130_fd_sc_hd__dfxtp_4)
          18.64   data arrival time

  10.00   10.00   clock clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ _6213_/CLK (sky130_fd_sc_hd__dfxtp_4)
  -0.28    9.72   library setup time
           9.72   data required time
---------------------------------------------------------
           9.72   data required time
         -18.64   data arrival time
---------------------------------------------------------
          -8.92   slack (VIOLATED)


Capacitance violations: 0
Transition violations: 0
wns -8.92
tns -149.05
Initial area: 430424 um2
OpenPhySyn timing repair:
[OpenPhySyn] [2021-02-12 03:03:33.240] [info] Invoking repair_timing transform
[OpenPhySyn] [2021-02-12 03:03:33.258] [info] Buffer library: sky130_fd_sc_hd__buf_2, sky130_fd_sc_hd__buf_4, sky130_fd_sc_hd__buf_8
[OpenPhySyn] [2021-02-12 03:03:33.258] [info] Inverter library: None
[OpenPhySyn] [2021-02-12 03:03:33.258] [info] Buffering: enabled
[OpenPhySyn] [2021-02-12 03:03:33.258] [info] Driver sizing: enabled
[OpenPhySyn] [2021-02-12 03:03:33.258] [info] Pin-swapping: enabled
[OpenPhySyn] [2021-02-12 03:03:33.258] [info] Mode: Timing-Driven
[OpenPhySyn] [2021-02-12 03:03:33.258] [info] Iteration 1
[OpenPhySyn] [2021-02-12 03:03:33.721] [info] Found 27 negative slack paths
[OpenPhySyn] [2021-02-12 03:03:41.202] [info] Runtime: 7s
[OpenPhySyn] [2021-02-12 03:03:41.202] [info] Buffers: 463
[OpenPhySyn] [2021-02-12 03:03:41.202] [info] Resize up: 0
[OpenPhySyn] [2021-02-12 03:03:41.202] [info] Resize down: 0
[OpenPhySyn] [2021-02-12 03:03:41.202] [info] Pin Swap: 182
[OpenPhySyn] [2021-02-12 03:03:41.202] [info] Buffered nets: 392
[OpenPhySyn] [2021-02-12 03:03:41.202] [info] Fanout violations: 0
[OpenPhySyn] [2021-02-12 03:03:41.202] [info] Transition violations: 0
[OpenPhySyn] [2021-02-12 03:03:41.202] [info] Capacitance violations: 0
[OpenPhySyn] [2021-02-12 03:03:41.202] [info] Slack gain: 1.79044e-07
[OpenPhySyn] [2021-02-12 03:03:41.202] [info] Initial area: 43042
[OpenPhySyn] [2021-02-12 03:03:41.202] [info] New area: 45360
[OpenPhySyn] [2021-02-12 03:03:41.202] [info] Finished repair_timing transform (645)
Added/updated 645 cells
=============== Final Reports =============
Startpoint: in_b[0] (input port clocked by clock)
Endpoint: _6213_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   2.00    2.00 ^ input external delay
   0.07    2.07 ^ in_b[0] (in)
   0.13    2.20 v _3914_/Y (sky130_fd_sc_hd__inv_2)
   1.12    3.32 v _5981_/X (sky130_fd_sc_hd__or4_4)
   0.11    3.42 ^ _5982_/Y (sky130_fd_sc_hd__inv_2)
   0.24    3.67 ^ _5984_/X (sky130_fd_sc_hd__or2_4)
   0.44    4.11 v _5985_/X (sky130_fd_sc_hd__a2bb2o_4)
   0.41    4.51 v _5986_/X (sky130_fd_sc_hd__a2bb2o_4)
   0.41    4.93 v _6110_/X (sky130_fd_sc_hd__o22a_4)
   0.37    5.30 v _6111_/X (sky130_fd_sc_hd__a2bb2o_4)
   0.10    5.41 ^ _6112_/Y (sky130_fd_sc_hd__inv_2)
   0.42    5.82 v _6113_/X (sky130_fd_sc_hd__a2bb2o_4)
   0.38    6.20 v _6114_/X (sky130_fd_sc_hd__a2bb2o_4)
   0.41    6.61 ^ _6119_/X (sky130_fd_sc_hd__a2bb2o_4)
   0.43    7.04 v _6120_/X (sky130_fd_sc_hd__a2bb2o_4)
   0.32    7.36 v _6121_/X (sky130_fd_sc_hd__and3_4)
   0.48    7.84 v _6123_/X (sky130_fd_sc_hd__or2_4)
   0.28    8.12 v _6125_/X (sky130_fd_sc_hd__and2_4)
   0.45    8.57 v _6126_/X (sky130_fd_sc_hd__or2_4)
   0.25    8.82 v _6137_/X (sky130_fd_sc_hd__and2_4)
   0.45    9.28 v _6138_/X (sky130_fd_sc_hd__or2_4)
   0.28    9.56 v _6140_/X (sky130_fd_sc_hd__and2_4)
   0.45   10.01 v _6141_/X (sky130_fd_sc_hd__or2_4)
   0.25   10.26 v _6147_/X (sky130_fd_sc_hd__and2_4)
   0.45   10.71 v _6148_/X (sky130_fd_sc_hd__or2_4)
   0.28   10.99 v _6150_/X (sky130_fd_sc_hd__and2_4)
   0.45   11.44 v _6151_/X (sky130_fd_sc_hd__or2_4)
   0.25   11.69 v _6165_/X (sky130_fd_sc_hd__and2_4)
   0.45   12.14 v _6166_/X (sky130_fd_sc_hd__or2_4)
   0.28   12.43 v _6168_/X (sky130_fd_sc_hd__and2_4)
   0.45   12.88 v _6169_/X (sky130_fd_sc_hd__or2_4)
   0.47   13.35 v _6175_/X (sky130_fd_sc_hd__or2_4)
   0.27   13.61 v _6177_/X (sky130_fd_sc_hd__and2_4)
   0.27   13.88 v _6179_/X (sky130_fd_sc_hd__and2_4)
   0.46   14.33 v _6180_/X (sky130_fd_sc_hd__or2_4)
   0.28   14.62 v _6182_/X (sky130_fd_sc_hd__and2_4)
   0.45   15.07 v _6183_/X (sky130_fd_sc_hd__or2_4)
   0.47   15.54 v _6195_/X (sky130_fd_sc_hd__or2_4)
   0.26   15.80 v _6197_/X (sky130_fd_sc_hd__and2_4)
   0.27   16.07 v _6199_/X (sky130_fd_sc_hd__and2_4)
   0.46   16.53 v _6200_/X (sky130_fd_sc_hd__or2_4)
   0.47   17.00 v _6201_/X (sky130_fd_sc_hd__or2_4)
   0.27   17.27 v _6203_/X (sky130_fd_sc_hd__and2_4)
   0.63   17.90 v _6204_/X (sky130_fd_sc_hd__or3_4)
   0.27   18.18 v _6205_/X (sky130_fd_sc_hd__and3_4)
   0.00   18.18 v _6213_/D (sky130_fd_sc_hd__dfxtp_4)
          18.18   data arrival time

  10.00   10.00   clock clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ _6213_/CLK (sky130_fd_sc_hd__dfxtp_4)
  -0.28    9.72   library setup time
           9.72   data required time
---------------------------------------------------------
           9.72   data required time
         -18.18   data arrival time
---------------------------------------------------------
          -8.46   slack (VIOLATED)


Capacitance violations: 0
Transition violations: 0
wns -8.46
tns -173.99
Final area: 453601 um2
Export optimized design
[36m[INFO]: Changing layout from /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/placement/replace.def to /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/placement/openphysyn.def[37m
[36m[INFO]: Writing Verilog...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/placement/openphysyn.def
Notice 0: Design: fwrisc_mul_fast
Notice 0:     Created 106 pins.
Notice 0:     Created 5304 components and 31083 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 3673 nets and 12791 connections.
Notice 0: Finished DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/placement/openphysyn.def
[36m[INFO]: Changing netlist from /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/synthesis/fwrisc_mul_fast.synthesis.v to /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/synthesis/fwrisc_mul_fast.synthesis_optimized.v[37m
[36m[INFO]: Running Static Timing Analysis...[37m
OpenSTA 2.2.0 7662c12482 Copyright (c) 2019, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
Error: cannot open '/root/.sta'.
Warning: /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib, line 31 default_operating_condition ff_n40C_1v95 not found.
Warning: /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, line 32 default_operating_condition ss_100C_1v60 not found.
Warning: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/synthesis/fwrisc_mul_fast.synthesis_optimized.v, line 12127 module sky130_fd_sc_hd__tapvpwrvgnd_1 not found.  Creating black box for PHY_240.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 2.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 2.0
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
tns -163.01
wns -8.17
[36m[INFO]: Running Detailed Placement...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/placement/openphysyn.def
Notice 0: Design: fwrisc_mul_fast
Notice 0:     Created 106 pins.
Notice 0:     Created 5304 components and 31083 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 3673 nets and 12791 connections.
Notice 0: Finished DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/placement/openphysyn.def
Design Stats
--------------------------------
total instances          5304
multi row instances         0
fixed instances          1702
nets                     3675
design area          110506.0 u^2
fixed area             2730.1 u^2
movable area          42629.6 u^2
utilization                40 %
utilization padded         73 %
rows                      120
row height                2.7 u

Placement Analysis
--------------------------------
total displacement    52123.2 u
average displacement      9.8 u
max displacement        151.1 u
original HPWL        117344.7 u
legalized HPWL       173087.1 u
delta HPWL                 48 %

[36m[INFO]: Changing layout from /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/placement/openphysyn.def to /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/placement/fwrisc_mul_fast.placement.def[37m
[36m[INFO]: Changing layout from /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/placement/fwrisc_mul_fast.placement.def to /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/placement/fwrisc_mul_fast.placement.def[37m
[36m[INFO]: Running TritonCTS...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged_unpadded.lef
Warning: /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib, line 31 default_operating_condition tt_025C_1v80 not found.
Notice 0: 
Reading DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/placement/fwrisc_mul_fast.placement.def
Notice 0: Design: fwrisc_mul_fast
Notice 0:     Created 106 pins.
Notice 0:     Created 5304 components and 31083 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 3673 nets and 12791 connections.
Notice 0: Finished DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/placement/fwrisc_mul_fast.placement.def
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.01765
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Looking for the following net(s): clock
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Create characterization  *
 *****************************
Number of created patterns = 50000.
Number of created patterns = 100000.
Number of created patterns = 150000.
Number of created patterns = 200000.
Number of created patterns = 250000.
Number of created patterns = 300000.
Number of created patterns = 313632.
 Compiling LUT
    Min. len    Max. len    Min. cap    Max. cap   Min. slew   Max. slew
           2           8           1          39           1         199
    [WARNING] 6336 wires are pure wire and no slew degration.
    TritonCTS forced slew degradation on these wires.
    Num wire segments: 216480
    Num keys in characterization LUT: 1875
    Actual min input cap: 2
 **********************
 *  Find clock roots  *
 **********************
 Running TritonCTS with user-specified clock roots: clock
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Looking for clock nets in the design
 Net "clock" found
 Initializing clock net for : "clock"
 Clock net "clock" has 33 sinks
 TritonCTS found 1 clock nets.
 ****************************
 *  Check characterization  *
 ****************************
    The chacterization used 4 buffer(s) types. All of them are in the loaded DB.
 ***********************
 *  Build clock trees  *
 ***********************
 Generating H-Tree topology for net clock...
    Tot. number of sinks: 33
    Number of static layers: 0
 Wire segment unit: 13000 dbu (13 um)
 Original sink region: [(20505, 34060), (265225, 330420)]
 Normalized sink region: [(1.57731, 2.62), (20.4019, 25.4169)]
    Width:  18.8246
    Height: 22.7969
 Level 1
    Direction: Vertical
    # sinks per sub-region: 17
    Sub-region size: 18.8246 X 11.3985
    Segment length (rounded): 6
    Key: 1872 outSlew: 23 load: 1 length: 6 isBuffered: 1
 Level 2
    Direction: Horizontal
    # sinks per sub-region: 9
    Sub-region size: 9.41231 X 11.3985
    Segment length (rounded): 4
    Key: 339 outSlew: 11 load: 1 length: 4 isBuffered: 1
 Stop criterion found. Max number of sinks is (15)
 Building clock sub nets...
 Number of sinks covered: 33
 Clock topology of net "clock" done.
 ****************
 * Post CTS opt *
 ****************
 Avg. source sink dist: 88664.4 dbu.
 Num outlier sinks: 0
 ********************
 * Write data to DB *
 ********************
 Writing clock net "clock" to DB
    Created 7 clock buffers.
    Minimum number of buffers in the clock path: 3.
    Maximum number of buffers in the clock path: 3.
    Created 7 clock nets.
    Fanout distribution for the current clock = 8:3, 9:1.
    Max level of the clock tree: 2.
 ... End of TritonCTS execution.
[INFO]: Legalizing...
Design Stats
--------------------------------
total instances          5311
multi row instances         0
fixed instances          1702
nets                     3682
design area          110506.0 u^2
fixed area             2730.1 u^2
movable area          42677.2 u^2
utilization                40 %
utilization padded         40 %
rows                      120
row height                2.7 u

Placement Analysis
--------------------------------
total displacement       28.5 u
average displacement      0.0 u
max displacement          7.2 u
original HPWL        173730.7 u
legalized HPWL       173734.7 u
delta HPWL                  0 %

[36m[INFO]: Clock Tree Synthesis was successful[37m
[36m[INFO]: Changing layout from /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/placement/fwrisc_mul_fast.placement.def to /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/cts/fwrisc_mul_fast.cts.def[37m
[36m[INFO]: Writing Verilog...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/cts/fwrisc_mul_fast.cts.def
Notice 0: Design: fwrisc_mul_fast
Notice 0:     Created 106 pins.
Notice 0:     Created 5311 components and 31125 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 3680 nets and 12805 connections.
Notice 0: Finished DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/cts/fwrisc_mul_fast.cts.def
[36m[INFO]: Changing netlist from /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/synthesis/fwrisc_mul_fast.synthesis_optimized.v to /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/synthesis/fwrisc_mul_fast.synthesis_cts.v[37m
[36m[INFO]: Routing...[37m
[36m[INFO]: Running Global Routing...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Warning: /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib, line 31 default_operating_condition tt_025C_1v80 not found.
Notice 0: Reading LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/cts/fwrisc_mul_fast.cts.def
Notice 0: Design: fwrisc_mul_fast
Notice 0:     Created 106 pins.
Notice 0:     Created 5311 components and 31125 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 3680 nets and 12805 connections.
Notice 0: Finished DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/cts/fwrisc_mul_fast.cts.def
[PARAMS] Min routing layer: 2
[PARAMS] Max routing layer: 6
[PARAMS] Global adjustment: 0
[PARAMS] Unidirectional routing: 1
[PARAMS] Grid origin: (-1, -1)
[INFO] #DB Obstructions: 0
[INFO] #DB Obstacles: 172252
[INFO] #DB Macros: 0
[INFO] Found 0 clock nets
[INFO] Minimum degree: 2
[INFO] Maximum degree: 10
[INFO] Processing 134042 obstacles on layer 1
[INFO] Processing 15060 obstacles on layer 2
[INFO] Processing 5 obstacles on layer 5
[INFO] Reducing resources of layer 1 by 99%
[INFO] WIRELEN : 25674, WIRELEN1 : 0
[INFO] NumSeg  : 8076
[INFO] NumShift: 0
First L Route
[INFO] WIRELEN : 25671, WIRELEN1 : 25671
[INFO] NumSeg  : 8052
[INFO] NumShift: 152
[Overflow Report] Total hCap    : 69048
[Overflow Report] Total vCap    : 54351
[Overflow Report] Total Usage   : 25671
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Second L Route
[Overflow Report] Total hCap    : 69048
[Overflow Report] Total vCap    : 54351
[Overflow Report] Total Usage   : 25671
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

First Z Route
[Overflow Report] Total hCap    : 69048
[Overflow Report] Total vCap    : 54351
[Overflow Report] Total Usage   : 25671
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 0, enlarge 10 
[INFO] 10 threshold, 10 expand
[Overflow Report] total Usage   : 25671
[Overflow Report] Max H Overflow: 2
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 2
[Overflow Report] Num Overflow e: 3
[Overflow Report] H   Overflow  : 4
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 4

[INFO] LV routing round 1, enlarge 15 
[INFO] 5 threshold, 15 expand
[Overflow Report] total Usage   : 25673
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 2, enlarge 20 
[INFO] 1 threshold, 20 expand
[Overflow Report] total Usage   : 25673
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Usage checked
Maze routing finished
[INFO] P3 runtime: 0.000000 sec
[INFO] Final 2D results: 
[Overflow Report] total Usage   : 25673
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Layer Assignment Begins
Layer assignment finished
[INFO] 2D + Layer Assignment Runtime: 2.720000 sec
Post Processing Begins 
Post Processsing finished
 Starting via filling
[INFO] Via related to pin nodes 16530
[INFO] Via related stiner nodes 746
Via filling finished

Final usage/overflow report: 
[INFO] Usage per layer: 
    Layer 1 usage: 0
    Layer 2 usage: 13922
    Layer 3 usage: 10528
    Layer 4 usage: 1213
    Layer 5 usage: 121
    Layer 6 usage: 0

[INFO] Capacity per layer: 
    Layer 1 capacity: 0
    Layer 2 capacity: 39354
    Layer 3 capacity: 37191
    Layer 4 capacity: 24794
    Layer 5 capacity: 17160
    Layer 6 capacity: 4900

[INFO] Use percentage per layer: 
    Layer 1 use percentage: 0.0%
    Layer 2 use percentage: 35.38%
    Layer 3 use percentage: 28.31%
    Layer 4 use percentage: 4.89%
    Layer 5 use percentage: 0.71%
    Layer 6 use percentage: 0.00%

[INFO] Overflow per layer: 
    Layer 1 overflow: 0
    Layer 2 overflow: 0
    Layer 3 overflow: 0
    Layer 4 overflow: 0
    Layer 5 overflow: 0
    Layer 6 overflow: 0

[Overflow Report] Total Usage   : 25784
[Overflow Report] Total Capacity: 123399
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] Final usage          : 25784
[INFO] Final number of vias : 19344
[INFO] Final usage 3D       : 83816
[INFO] Total wirelength: 249904 um
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: 
disconnected net 369  _0262_
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Repairing antennas...
[WARNING]No OR_DEFAULT vias defined
[INFO] #Antenna violations: 15
Design Stats
--------------------------------
total instances          5327
multi row instances         0
fixed instances          1734
nets                     3682
design area          110506.0 u^2
fixed area             2856.5 u^2
movable area          42590.8 u^2
utilization                40 %
utilization padded         40 %
rows                      120
row height                2.7 u

Placement Analysis
--------------------------------
total displacement        0.0 u
average displacement      0.0 u
max displacement          0.0 u
original HPWL        173742.3 u
legalized HPWL       173742.3 u
delta HPWL                  0 %

Warning: Overlap check failed (3).
[INFO] 16 diodes inserted
[PARAMS] Min routing layer: 2
[PARAMS] Max routing layer: 6
[PARAMS] Global adjustment: 0.000000
[PARAMS] Unidirectional routing: 1
[PARAMS] Grid origin: (-1, -1)
[INFO] #DB Obstructions: 0
[INFO] #DB Obstacles: 172348
[INFO] #DB Macros: 0
[INFO] Found 0 clock nets
[INFO] Minimum degree: 3
[INFO] Maximum degree: 7
[INFO] Processing 134090 obstacles on layer 1
[INFO] Processing 15092 obstacles on layer 2
[INFO] Processing 5 obstacles on layer 5
[INFO] Reducing resources of layer 1 by 99%
[INFO] #Nets to reroute: 15

Final usage/overflow report: 

[Overflow Report] Total Usage   : 603
[Overflow Report] Total Capacity: 98263
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] Final usage          : 603
[INFO] Final number of vias : 134
[INFO] Final usage 3D       : 1005
Warning: Overlap check failed (3).
[INFO] Num routed nets: 3680
[36m[INFO]: Changing layout from /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/cts/fwrisc_mul_fast.cts.def to /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/routing/fastroute.def[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Warning: /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib, line 31 default_operating_condition tt_025C_1v80 not found.
Notice 0: Reading LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/routing/fastroute.def
Notice 0: Design: fwrisc_mul_fast
Notice 0:     Created 106 pins.
Notice 0:     Created 5327 components and 31205 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 3680 nets and 12821 connections.
Notice 0: Finished DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/routing/fastroute.def
[PARAMS] Min routing layer: 2
[PARAMS] Max routing layer: 6
[PARAMS] Global adjustment: 0
[PARAMS] Unidirectional routing: 1
[PARAMS] Grid origin: (-1, -1)
[INFO] #DB Obstructions: 0
[INFO] #DB Obstacles: 172348
[INFO] #DB Macros: 0
[INFO] Found 0 clock nets
[INFO] Minimum degree: 2
[INFO] Maximum degree: 10
[INFO] Processing 134090 obstacles on layer 1
[INFO] Processing 15092 obstacles on layer 2
[INFO] Processing 5 obstacles on layer 5
[INFO] Reducing resources of layer 1 by 99%
[INFO] WIRELEN : 25677, WIRELEN1 : 0
[INFO] NumSeg  : 8080
[INFO] NumShift: 0
First L Route
[INFO] WIRELEN : 25674, WIRELEN1 : 25674
[INFO] NumSeg  : 8056
[INFO] NumShift: 152
[Overflow Report] Total hCap    : 69041
[Overflow Report] Total vCap    : 54351
[Overflow Report] Total Usage   : 25674
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Second L Route
[Overflow Report] Total hCap    : 69041
[Overflow Report] Total vCap    : 54351
[Overflow Report] Total Usage   : 25674
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

First Z Route
[Overflow Report] Total hCap    : 69041
[Overflow Report] Total vCap    : 54351
[Overflow Report] Total Usage   : 25674
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 0, enlarge 10 
[INFO] 10 threshold, 10 expand
[Overflow Report] total Usage   : 25674
[Overflow Report] Max H Overflow: 2
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 2
[Overflow Report] Num Overflow e: 3
[Overflow Report] H   Overflow  : 4
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 4

[INFO] LV routing round 1, enlarge 15 
[INFO] 5 threshold, 15 expand
[Overflow Report] total Usage   : 25676
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 2, enlarge 20 
[INFO] 1 threshold, 20 expand
[Overflow Report] total Usage   : 25676
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Usage checked
Maze routing finished
[INFO] P3 runtime: 0.000000 sec
[INFO] Final 2D results: 
[Overflow Report] total Usage   : 25676
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Layer Assignment Begins
Layer assignment finished
[INFO] 2D + Layer Assignment Runtime: 2.800000 sec
Post Processing Begins 
Post Processsing finished
 Starting via filling
[INFO] Via related to pin nodes 16535
[INFO] Via related stiner nodes 746
Via filling finished

Final usage/overflow report: 
[INFO] Usage per layer: 
    Layer 1 usage: 0
    Layer 2 usage: 13925
    Layer 3 usage: 10528
    Layer 4 usage: 1213
    Layer 5 usage: 121
    Layer 6 usage: 0

[INFO] Capacity per layer: 
    Layer 1 capacity: 0
    Layer 2 capacity: 39347
    Layer 3 capacity: 37191
    Layer 4 capacity: 24794
    Layer 5 capacity: 17160
    Layer 6 capacity: 4900

[INFO] Use percentage per layer: 
    Layer 1 use percentage: 0.0%
    Layer 2 use percentage: 35.39%
    Layer 3 use percentage: 28.31%
    Layer 4 use percentage: 4.89%
    Layer 5 use percentage: 0.71%
    Layer 6 use percentage: 0.00%

[INFO] Overflow per layer: 
    Layer 1 overflow: 0
    Layer 2 overflow: 0
    Layer 3 overflow: 0
    Layer 4 overflow: 0
    Layer 5 overflow: 0
    Layer 6 overflow: 0

[Overflow Report] Total Usage   : 25787
[Overflow Report] Total Capacity: 123392
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] Final usage          : 25787
[INFO] Final number of vias : 19349
[INFO] Final usage 3D       : 83834
[INFO] Total wirelength: 249952 um
[INFO] Num routed nets: 3680
Warning: /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, line 32 default_operating_condition ss_100C_1v60 not found.
Warning: /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib, line 31 default_operating_condition ff_n40C_1v95 not found.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 2.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 2.0
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
[36m[INFO]: Changing layout from /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/routing/fastroute.def to /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/routing/fastroute.def[37m
[36m[INFO]: Current Def is /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/routing/fastroute.def[37m
[36m[INFO]: Running Fill Insertion...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/routing/fastroute.def
Notice 0: Design: fwrisc_mul_fast
Notice 0:     Created 106 pins.
Notice 0:     Created 5327 components and 31205 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 3680 nets and 12821 connections.
Notice 0: Finished DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/routing/fastroute.def
Placed 7102 filler instances.
[36m[INFO]: Changing layout from /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/routing/fastroute.def to /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/routing/addspacers.def[37m
[36m[INFO]: Writing Verilog...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/routing/addspacers.def
Notice 0: Design: fwrisc_mul_fast
Notice 0:     Created 106 pins.
Notice 0:     Created 12429 components and 59613 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 3680 nets and 12821 connections.
Notice 0: Finished DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/routing/addspacers.def
[36m[INFO]: Changing netlist from /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/synthesis/fwrisc_mul_fast.synthesis_cts.v to /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/synthesis/fwrisc_mul_fast.synthesis_preroute.v[37m
[36m[INFO]: Running Detailed Routing...[37m

reading lef ...

units:       1000
#layers:     13
#macros:     438
#vias:       25
#viarulegen: 25

reading def ...
defIn read 10000 components

design:      fwrisc_mul_fast
die area:    ( 0 0 ) ( 350000 350000 )
trackPts:    12
defvias:     3
#components: 12429
#terminals:  109
#snets:      2
#nets:       3680

reading guide ...

#guides:     27112
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
  complete 10000 instances
#unique instances = 67

init region query ...
  complete 10000 insts
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 171674
mcon shape region query size = 178380
met1 shape region query size = 29599
via shape region query size = 1212
met2 shape region query size = 670
via2 shape region query size = 1212
met3 shape region query size = 646
via3 shape region query size = 1212
met4 shape region query size = 313
via4 shape region query size = 0
met5 shape region query size = 0


start pin access
  complete 100 pins
  complete 183 pins
  complete 61 unique inst patterns
  complete 1000 groups
  complete 2000 groups
  complete 3000 groups
  complete 3607 groups
Expt1 runtime (pin-level access point gen): 0.135838
Expt2 runtime (design-level access pattern gen): 0.0296504
#scanned instances     = 12429
#unique  instances     = 67
#stdCellGenAp          = 1211
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 823
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 12821
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 40.83 (MB), peak = 46.13 (MB)

post process guides ...
GCELLGRID X -1 DO 50 STEP 6900 ;
GCELLGRID Y -1 DO 50 STEP 6900 ;
  complete 10000 orig guides
  complete 20000 orig guides
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 10544
mcon guide region query size = 0
met1 guide region query size = 8888
via guide region query size = 0
met2 guide region query size = 4623
via2 guide region query size = 0
met3 guide region query size = 117
via3 guide region query size = 0
met4 guide region query size = 4
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 15171 vertical wires in 1 frboxes and 9005 horizontal wires in 1 frboxes.
Done with 1855 vertical wires in 1 frboxes and 3381 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:02, elapsed time = 00:00:01, memory = 106.24 (MB), peak = 158.48 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 106.24 (MB), peak = 158.48 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 309.41 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:02, memory = 328.19 (MB)
    completing 30% with 2697 violations
    elapsed time = 00:00:03, memory = 306.73 (MB)
    completing 40% with 2697 violations
    elapsed time = 00:00:04, memory = 356.03 (MB)
    completing 50% with 2697 violations
    elapsed time = 00:00:05, memory = 362.32 (MB)
    completing 60% with 3753 violations
    elapsed time = 00:00:06, memory = 324.44 (MB)
    completing 70% with 3753 violations
    elapsed time = 00:00:07, memory = 342.52 (MB)
    completing 80% with 4391 violations
    elapsed time = 00:00:09, memory = 199.41 (MB)
    completing 90% with 4391 violations
    elapsed time = 00:00:10, memory = 356.15 (MB)
    completing 100% with 4234 violations
    elapsed time = 00:00:12, memory = 107.78 (MB)
  number of violations = 4410
cpu time = 00:01:01, elapsed time = 00:00:12, memory = 451.88 (MB), peak = 452.02 (MB)
total wire length = 187031 um
total wire length on LAYER li1 = 56 um
total wire length on LAYER met1 = 98517 um
total wire length on LAYER met2 = 76197 um
total wire length on LAYER met3 = 11276 um
total wire length on LAYER met4 = 981 um
total wire length on LAYER met5 = 0 um
total number of vias = 28372
up-via summary (total 28372):

------------------------
 FR_MASTERSLICE        0
            li1    12940
           met1    14849
           met2      560
           met3       23
           met4        0
------------------------
                   28372


start 1st optimization iteration ...
    completing 10% with 4410 violations
    elapsed time = 00:00:00, memory = 660.48 (MB)
    completing 20% with 4410 violations
    elapsed time = 00:00:01, memory = 701.25 (MB)
    completing 30% with 3924 violations
    elapsed time = 00:00:03, memory = 642.12 (MB)
    completing 40% with 3924 violations
    elapsed time = 00:00:04, memory = 703.36 (MB)
    completing 50% with 3924 violations
    elapsed time = 00:00:05, memory = 692.18 (MB)
    completing 60% with 3364 violations
    elapsed time = 00:00:06, memory = 671.76 (MB)
    completing 70% with 3364 violations
    elapsed time = 00:00:07, memory = 695.82 (MB)
    completing 80% with 2779 violations
    elapsed time = 00:00:08, memory = 669.31 (MB)
    completing 90% with 2779 violations
    elapsed time = 00:00:09, memory = 689.37 (MB)
    completing 100% with 2326 violations
    elapsed time = 00:00:10, memory = 463.70 (MB)
  number of violations = 2326
cpu time = 00:00:57, elapsed time = 00:00:11, memory = 463.70 (MB), peak = 708.40 (MB)
total wire length = 186283 um
total wire length on LAYER li1 = 81 um
total wire length on LAYER met1 = 97631 um
total wire length on LAYER met2 = 75746 um
total wire length on LAYER met3 = 11881 um
total wire length on LAYER met4 = 943 um
total wire length on LAYER met5 = 0 um
total number of vias = 28430
up-via summary (total 28430):

------------------------
 FR_MASTERSLICE        0
            li1    12961
           met1    14757
           met2      682
           met3       30
           met4        0
------------------------
                   28430


start 2nd optimization iteration ...
    completing 10% with 2326 violations
    elapsed time = 00:00:00, memory = 538.96 (MB)
    completing 20% with 2326 violations
    elapsed time = 00:00:01, memory = 685.43 (MB)
    completing 30% with 2557 violations
    elapsed time = 00:00:02, memory = 535.09 (MB)
    completing 40% with 2557 violations
    elapsed time = 00:00:03, memory = 682.47 (MB)
    completing 50% with 2557 violations
    elapsed time = 00:00:04, memory = 695.44 (MB)
    completing 60% with 2537 violations
    elapsed time = 00:00:05, memory = 694.15 (MB)
    completing 70% with 2537 violations
    elapsed time = 00:00:06, memory = 714.49 (MB)
    completing 80% with 2584 violations
    elapsed time = 00:00:08, memory = 667.73 (MB)
    completing 90% with 2584 violations
    elapsed time = 00:00:08, memory = 689.32 (MB)
    completing 100% with 2361 violations
    elapsed time = 00:00:11, memory = 466.58 (MB)
  number of violations = 2364
cpu time = 00:00:59, elapsed time = 00:00:11, memory = 466.58 (MB), peak = 714.59 (MB)
total wire length = 186130 um
total wire length on LAYER li1 = 57 um
total wire length on LAYER met1 = 97744 um
total wire length on LAYER met2 = 75736 um
total wire length on LAYER met3 = 11695 um
total wire length on LAYER met4 = 896 um
total wire length on LAYER met5 = 0 um
total number of vias = 28192
up-via summary (total 28192):

------------------------
 FR_MASTERSLICE        0
            li1    12935
           met1    14608
           met2      634
           met3       15
           met4        0
------------------------
                   28192


start 3rd optimization iteration ...
    completing 10% with 2364 violations
    elapsed time = 00:00:00, memory = 719.74 (MB)
    completing 20% with 2364 violations
    elapsed time = 00:00:01, memory = 725.97 (MB)
    completing 30% with 1826 violations
    elapsed time = 00:00:02, memory = 731.48 (MB)
    completing 40% with 1826 violations
    elapsed time = 00:00:02, memory = 750.43 (MB)
    completing 50% with 1826 violations
    elapsed time = 00:00:04, memory = 755.53 (MB)
    completing 60% with 1388 violations
    elapsed time = 00:00:04, memory = 717.00 (MB)
    completing 70% with 1388 violations
    elapsed time = 00:00:04, memory = 733.34 (MB)
    completing 80% with 884 violations
    elapsed time = 00:00:05, memory = 542.44 (MB)
    completing 90% with 884 violations
    elapsed time = 00:00:06, memory = 709.55 (MB)
    completing 100% with 344 violations
    elapsed time = 00:00:07, memory = 446.86 (MB)
  number of violations = 344
cpu time = 00:00:33, elapsed time = 00:00:07, memory = 446.86 (MB), peak = 755.54 (MB)
total wire length = 185653 um
total wire length on LAYER li1 = 60 um
total wire length on LAYER met1 = 92185 um
total wire length on LAYER met2 = 75269 um
total wire length on LAYER met3 = 16861 um
total wire length on LAYER met4 = 1275 um
total wire length on LAYER met5 = 0 um
total number of vias = 28771
up-via summary (total 28771):

------------------------
 FR_MASTERSLICE        0
            li1    12943
           met1    14671
           met2     1106
           met3       51
           met4        0
------------------------
                   28771


start 4th optimization iteration ...
    completing 10% with 344 violations
    elapsed time = 00:00:00, memory = 696.52 (MB)
    completing 20% with 344 violations
    elapsed time = 00:00:00, memory = 717.29 (MB)
    completing 30% with 213 violations
    elapsed time = 00:00:01, memory = 547.59 (MB)
    completing 40% with 213 violations
    elapsed time = 00:00:01, memory = 697.33 (MB)
    completing 50% with 213 violations
    elapsed time = 00:00:01, memory = 710.59 (MB)
    completing 60% with 148 violations
    elapsed time = 00:00:02, memory = 699.20 (MB)
    completing 70% with 148 violations
    elapsed time = 00:00:02, memory = 714.37 (MB)
    completing 80% with 98 violations
    elapsed time = 00:00:02, memory = 543.83 (MB)
    completing 90% with 98 violations
    elapsed time = 00:00:02, memory = 676.77 (MB)
    completing 100% with 58 violations
    elapsed time = 00:00:03, memory = 461.65 (MB)
  number of violations = 58
cpu time = 00:00:14, elapsed time = 00:00:03, memory = 461.65 (MB), peak = 755.54 (MB)
total wire length = 185605 um
total wire length on LAYER li1 = 60 um
total wire length on LAYER met1 = 91653 um
total wire length on LAYER met2 = 75007 um
total wire length on LAYER met3 = 17383 um
total wire length on LAYER met4 = 1501 um
total wire length on LAYER met5 = 0 um
total number of vias = 28860
up-via summary (total 28860):

------------------------
 FR_MASTERSLICE        0
            li1    12941
           met1    14707
           met2     1148
           met3       64
           met4        0
------------------------
                   28860


start 5th optimization iteration ...
    completing 10% with 58 violations
    elapsed time = 00:00:00, memory = 537.43 (MB)
    completing 20% with 58 violations
    elapsed time = 00:00:00, memory = 560.80 (MB)
    completing 30% with 56 violations
    elapsed time = 00:00:00, memory = 548.07 (MB)
    completing 40% with 56 violations
    elapsed time = 00:00:00, memory = 554.84 (MB)
    completing 50% with 56 violations
    elapsed time = 00:00:00, memory = 569.42 (MB)
    completing 60% with 53 violations
    elapsed time = 00:00:00, memory = 578.66 (MB)
    completing 70% with 53 violations
    elapsed time = 00:00:00, memory = 637.34 (MB)
    completing 80% with 35 violations
    elapsed time = 00:00:00, memory = 559.23 (MB)
    completing 90% with 35 violations
    elapsed time = 00:00:00, memory = 568.18 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 508.55 (MB)
  number of violations = 0
cpu time = 00:00:05, elapsed time = 00:00:01, memory = 508.55 (MB), peak = 755.54 (MB)
total wire length = 185601 um
total wire length on LAYER li1 = 60 um
total wire length on LAYER met1 = 91642 um
total wire length on LAYER met2 = 74949 um
total wire length on LAYER met3 = 17403 um
total wire length on LAYER met4 = 1544 um
total wire length on LAYER met5 = 0 um
total number of vias = 28873
up-via summary (total 28873):

------------------------
 FR_MASTERSLICE        0
            li1    12941
           met1    14721
           met2     1149
           met3       62
           met4        0
------------------------
                   28873


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 526.66 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 554.37 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 554.54 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 555.55 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 556.40 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 557.68 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 557.84 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 558.12 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 558.30 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 558.36 (MB)
  number of violations = 0
cpu time = 00:00:03, elapsed time = 00:00:00, memory = 558.36 (MB), peak = 755.54 (MB)
total wire length = 185601 um
total wire length on LAYER li1 = 60 um
total wire length on LAYER met1 = 91642 um
total wire length on LAYER met2 = 74949 um
total wire length on LAYER met3 = 17403 um
total wire length on LAYER met4 = 1544 um
total wire length on LAYER met5 = 0 um
total number of vias = 28873
up-via summary (total 28873):

------------------------
 FR_MASTERSLICE        0
            li1    12941
           met1    14721
           met2     1149
           met3       62
           met4        0
------------------------
                   28873


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 558.36 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 558.36 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 558.36 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 558.36 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 558.36 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 558.41 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 558.62 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 558.62 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 558.62 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 558.62 (MB)
  number of violations = 0
cpu time = 00:00:04, elapsed time = 00:00:00, memory = 558.62 (MB), peak = 755.54 (MB)
total wire length = 185601 um
total wire length on LAYER li1 = 60 um
total wire length on LAYER met1 = 91642 um
total wire length on LAYER met2 = 74949 um
total wire length on LAYER met3 = 17403 um
total wire length on LAYER met4 = 1544 um
total wire length on LAYER met5 = 0 um
total number of vias = 28873
up-via summary (total 28873):

------------------------
 FR_MASTERSLICE        0
            li1    12941
           met1    14721
           met2     1149
           met3       62
           met4        0
------------------------
                   28873


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 558.62 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 558.81 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 558.83 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 558.83 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 558.83 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
  number of violations = 0
cpu time = 00:00:04, elapsed time = 00:00:00, memory = 558.95 (MB), peak = 755.54 (MB)
total wire length = 185601 um
total wire length on LAYER li1 = 60 um
total wire length on LAYER met1 = 91642 um
total wire length on LAYER met2 = 74949 um
total wire length on LAYER met3 = 17403 um
total wire length on LAYER met4 = 1544 um
total wire length on LAYER met5 = 0 um
total number of vias = 28873
up-via summary (total 28873):

------------------------
 FR_MASTERSLICE        0
            li1    12941
           met1    14721
           met2     1149
           met3       62
           met4        0
------------------------
                   28873


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
  number of violations = 0
cpu time = 00:00:04, elapsed time = 00:00:00, memory = 558.95 (MB), peak = 755.54 (MB)
total wire length = 185601 um
total wire length on LAYER li1 = 60 um
total wire length on LAYER met1 = 91642 um
total wire length on LAYER met2 = 74949 um
total wire length on LAYER met3 = 17403 um
total wire length on LAYER met4 = 1544 um
total wire length on LAYER met5 = 0 um
total number of vias = 28873
up-via summary (total 28873):

------------------------
 FR_MASTERSLICE        0
            li1    12941
           met1    14721
           met2     1149
           met3       62
           met4        0
------------------------
                   28873


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
  number of violations = 0
cpu time = 00:00:04, elapsed time = 00:00:00, memory = 558.95 (MB), peak = 755.54 (MB)
total wire length = 185601 um
total wire length on LAYER li1 = 60 um
total wire length on LAYER met1 = 91642 um
total wire length on LAYER met2 = 74949 um
total wire length on LAYER met3 = 17403 um
total wire length on LAYER met4 = 1544 um
total wire length on LAYER met5 = 0 um
total number of vias = 28873
up-via summary (total 28873):

------------------------
 FR_MASTERSLICE        0
            li1    12941
           met1    14721
           met2     1149
           met3       62
           met4        0
------------------------
                   28873


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 558.95 (MB)
  number of violations = 0
cpu time = 00:00:04, elapsed time = 00:00:00, memory = 558.95 (MB), peak = 755.54 (MB)
total wire length = 185601 um
total wire length on LAYER li1 = 60 um
total wire length on LAYER met1 = 91642 um
total wire length on LAYER met2 = 74949 um
total wire length on LAYER met3 = 17403 um
total wire length on LAYER met4 = 1544 um
total wire length on LAYER met5 = 0 um
total number of vias = 28873
up-via summary (total 28873):

------------------------
 FR_MASTERSLICE        0
            li1    12941
           met1    14721
           met2     1149
           met3       62
           met4        0
------------------------
                   28873


complete detail routing
total wire length = 185601 um
total wire length on LAYER li1 = 60 um
total wire length on LAYER met1 = 91642 um
total wire length on LAYER met2 = 74949 um
total wire length on LAYER met3 = 17403 um
total wire length on LAYER met4 = 1544 um
total wire length on LAYER met5 = 0 um
total number of vias = 28873
up-via summary (total 28873):

------------------------
 FR_MASTERSLICE        0
            li1    12941
           met1    14721
           met2     1149
           met3       62
           met4        0
------------------------
                   28873

cpu time = 00:04:18, elapsed time = 00:00:49, memory = 558.95 (MB), peak = 755.54 (MB)

post processing ...

Runtime taken (hrt): 52.3481
[36m[INFO]: Changing layout from /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/routing/addspacers.def to /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/routing/fwrisc_mul_fast.def[37m
[36m[INFO]: Running SPEF Extraction...[37m
Start parsing LEF file...
Parsing LEF file done.
Start parsing DEF file...
Parsing DEF file done.

Parameters Used:
Edge Capacitance Factor: 1.0
Wire model: L 

RC Extraction is done
Start writing SPEF file
Writing SPEF is done
[36m[INFO]: Running Static Timing Analysis...[37m
OpenSTA 2.2.0 7662c12482 Copyright (c) 2019, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
Error: cannot open '/root/.sta'.
Warning: /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib, line 31 default_operating_condition ff_n40C_1v95 not found.
Warning: /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, line 32 default_operating_condition ss_100C_1v60 not found.
Warning: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/synthesis/fwrisc_mul_fast.synthesis_preroute.v, line 12127 module sky130_fd_sc_hd__tapvpwrvgnd_1 not found.  Creating black box for PHY_240.
Warning: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/synthesis/fwrisc_mul_fast.synthesis_preroute.v, line 14581 module sky130_fd_sc_hd__fill_2 not found.  Creating black box for FILLER_0_370.
Warning: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/synthesis/fwrisc_mul_fast.synthesis_preroute.v, line 14617 module sky130_fd_sc_hd__fill_1 not found.  Creating black box for FILLER_0_732.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 2.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 2.0
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
tns -198.99
wns -9.05
[36m[INFO]: Routing completed for fwrisc_mul_fast/12-02_03-03 in 0h2m16s[37m
[36m[INFO]: Writing Powered Verilog...[37m
Notice 0: Reading LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged.lef
Notice 0: 
Reading DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/routing/fwrisc_mul_fast.def
Notice 0: Design: fwrisc_mul_fast
Notice 0:     Created 109 pins.
Notice 0:     Created 12429 components and 59613 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 3680 nets and 12821 connections.
Notice 0: Finished DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/routing/fwrisc_mul_fast.def
Top-level design name: fwrisc_mul_fast
Default power net:  VPWR
Default ground net: VGND
Found a total of 1 power ports.
Found a total of 1 ground ports.
Modified power connections of 12429 cells (Remaining: 0 ).
[36m[INFO]: Writing Verilog...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/routing/fwrisc_mul_fast.powered.def
Notice 0: Design: fwrisc_mul_fast
Notice 0:     Created 106 pins.
Notice 0:     Created 12429 components and 59613 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 3682 nets and 59613 connections.
Notice 0: Finished DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/routing/fwrisc_mul_fast.powered.def
[36m[INFO]: Rewriting /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/lvs/fwrisc_mul_fast.lvs.powered.v into /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/lvs/fwrisc_mul_fast.lvs.powered.v[37m
[36m[INFO]: Changing netlist from /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/synthesis/fwrisc_mul_fast.synthesis_preroute.v to /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/lvs/fwrisc_mul_fast.lvs.powered.v[37m
[36m[INFO]: Running Magic to generate various views...[37m
[36m[INFO]: Streaming out GDS II...[37m

Magic 8.3 revision 93 - Compiled on Mon Dec  7 16:32:25 UTC 2020.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130: scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openLANE_flow/scripts/magic/mag_gds.tcl" from command line.
Reading LEF data from file /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef.
This action cannot be undone.
LEF read, Line 77 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 78 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 111 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 112 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 118 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 119 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 120 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 159 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 160 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 162 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 163 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 164 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 200 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 201 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 203 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 204 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 205 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 241 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 242 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 244 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 245 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 246 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 282 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 283 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read: Processed 789 lines.
Reading DEF data from file /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/routing/fwrisc_mul_fast.def.
This action cannot be undone.
  Processed 5 vias total.
  Processed 12429 subcell instances total.
  Processed 109 pins total.
  Processed 2 special nets total.
  Processed 3680 nets total.
DEF read: Processed 84367 lines.
[INFO]: Zeroizing Origin
[INFO]: Current Box Values: 0 0 70000 70000
   Writing cell fwrisc_mul_fast
   Writing cell sky130_fd_sc_hd__decap_12
   Writing cell sky130_fd_sc_hd__decap_3
   Writing cell sky130_fd_sc_hd__decap_4
   Writing cell sky130_fd_sc_hd__tapvpwrvgnd_1
   Writing cell sky130_fd_sc_hd__fill_2
   Writing cell sky130_fd_sc_hd__decap_8
   Writing cell sky130_fd_sc_hd__decap_6
   Writing cell sky130_fd_sc_hd__buf_2
   Writing cell sky130_fd_sc_hd__o22a_4
   Writing cell sky130_fd_sc_hd__inv_2
   Writing cell sky130_fd_sc_hd__fill_1
   Writing cell sky130_fd_sc_hd__or2_4
   Writing cell sky130_fd_sc_hd__a2bb2o_4
   Writing cell sky130_fd_sc_hd__nor2_4
   Writing cell sky130_fd_sc_hd__and2_4
   Writing cell sky130_fd_sc_hd__nand2_4
   Writing cell sky130_fd_sc_hd__o41a_4
   Writing cell sky130_fd_sc_hd__a21o_4
   Writing cell sky130_fd_sc_hd__o21ai_4
   Writing cell sky130_fd_sc_hd__or4_4
   Writing cell sky130_fd_sc_hd__a32o_4
   Writing cell sky130_fd_sc_hd__and4_4
   Writing cell sky130_fd_sc_hd__a21bo_4
   Writing cell sky130_fd_sc_hd__dfxtp_4
   Writing cell sky130_fd_sc_hd__or3_4
   Writing cell sky130_fd_sc_hd__o21a_4
   Writing cell sky130_fd_sc_hd__a211o_4
   Writing cell sky130_fd_sc_hd__diode_2
   Writing cell sky130_fd_sc_hd__clkbuf_1
   Writing cell sky130_fd_sc_hd__a21boi_4
   Writing cell sky130_fd_sc_hd__clkbuf_16
   Writing cell sky130_fd_sc_hd__and3_4
   Writing cell sky130_fd_sc_hd__a21oi_4
   Writing cell sky130_fd_sc_hd__a22oi_4
[INFO]: GDS Write Complete

Magic 8.3 revision 93 - Compiled on Mon Dec  7 16:32:25 UTC 2020.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130: scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openLANE_flow/scripts/magic/lef.tcl" from command line.
Reading LEF data from file /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef.
This action cannot be undone.
LEF read, Line 77 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 78 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 111 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 112 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 118 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 119 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 120 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 159 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 160 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 162 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 163 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 164 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 200 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 201 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 203 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 204 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 205 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 241 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 242 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 244 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 245 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 246 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 282 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 283 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read: Processed 789 lines.
fwrisc_mul_fast: 10000 rects
fwrisc_mul_fast: 20000 rects
fwrisc_mul_fast: 30000 rects
fwrisc_mul_fast: 40000 rects
fwrisc_mul_fast: 50000 rects
fwrisc_mul_fast: 60000 rects
fwrisc_mul_fast: 70000 rects
fwrisc_mul_fast: 80000 rects
fwrisc_mul_fast: 90000 rects
fwrisc_mul_fast: 100000 rects
fwrisc_mul_fast: 110000 rects
fwrisc_mul_fast: 120000 rects
fwrisc_mul_fast: 130000 rects
fwrisc_mul_fast: 140000 rects
fwrisc_mul_fast: 150000 rects
fwrisc_mul_fast: 160000 rects
fwrisc_mul_fast: 170000 rects
fwrisc_mul_fast: 180000 rects
fwrisc_mul_fast: 190000 rects
fwrisc_mul_fast: 200000 rects
fwrisc_mul_fast: 210000 rects
fwrisc_mul_fast: 220000 rects
[INFO]: Writing abstract LEF
Generating LEF output /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/fwrisc_mul_fast.lef for cell fwrisc_mul_fast:
Diagnostic:  Write LEF header for cell fwrisc_mul_fast
Diagnostic:  Writing LEF output for cell fwrisc_mul_fast
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__decap_3" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__decap_3.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__decap_3.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__fill_1" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__fill_1.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__fill_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__tapvpwrvgnd_1" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__tapvpwrvgnd_1.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__tapvpwrvgnd_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__decap_12" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__decap_12.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__decap_12.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__decap_6" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__decap_6.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__decap_6.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__inv_2" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__inv_2.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__inv_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__decap_8" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__decap_8.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__decap_8.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__buf_2" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__buf_2.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__buf_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__fill_2" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__fill_2.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__fill_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__or2_4" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__or2_4.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or2_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__and2_4" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__and2_4.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__and2_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o21a_4" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__o21a_4.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o21a_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__decap_4" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__decap_4.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__decap_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a21bo_4" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__a21bo_4.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a21bo_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__nand2_4" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__nand2_4.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__nand2_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a32o_4" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__a32o_4.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a32o_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__diode_2" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__diode_2.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__diode_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__or4_4" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__or4_4.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or4_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__dfxtp_4" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__dfxtp_4.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__dfxtp_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a2bb2o_4" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__a2bb2o_4.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a2bb2o_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o22a_4" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__o22a_4.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o22a_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a22oi_4" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__a22oi_4.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a22oi_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__nor2_4" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__nor2_4.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__nor2_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o21ai_4" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__o21ai_4.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o21ai_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a21o_4" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__a21o_4.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a21o_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__and4_4" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__and4_4.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__and4_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a21oi_4" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__a21oi_4.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a21oi_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__clkbuf_1" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__clkbuf_1.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__clkbuf_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__or3_4" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__or3_4.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or3_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__and3_4" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__and3_4.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__and3_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__clkbuf_16" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__clkbuf_16.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__clkbuf_16.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a21boi_4" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__a21boi_4.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a21boi_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a211o_4" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__a211o_4.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a211o_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o41a_4" at bad file path /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/sky130_fd_sc_hd__o41a_4.mag.
The cell exists in the search paths at /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o41a_4.mag.
The discovered version will be used.
Diagnostic:  Scale value is 0.005000
Processing timestamp mismatches: sky130_fd_sc_hd__o41a_4, sky130_fd_sc_hd__a211o_4, sky130_fd_sc_hd__a21boi_4, sky130_fd_sc_hd__clkbuf_16, sky130_fd_sc_hd__and3_4, sky130_fd_sc_hd__or3_4, sky130_fd_sc_hd__clkbuf_1, sky130_fd_sc_hd__a21oi_4, sky130_fd_sc_hd__and4_4, sky130_fd_sc_hd__a21o_4, sky130_fd_sc_hd__o21ai_4, sky130_fd_sc_hd__nor2_4, sky130_fd_sc_hd__a22oi_4, sky130_fd_sc_hd__o22a_4, sky130_fd_sc_hd__a2bb2o_4, sky130_fd_sc_hd__dfxtp_4, sky130_fd_sc_hd__or4_4, sky130_fd_sc_hd__diode_2, sky130_fd_sc_hd__a32o_4, sky130_fd_sc_hd__nand2_4, sky130_fd_sc_hd__a21bo_4, sky130_fd_sc_hd__decap_4, sky130_fd_sc_hd__o21a_4, sky130_fd_sc_hd__and2_4, sky130_fd_sc_hd__or2_4, sky130_fd_sc_hd__fill_2, sky130_fd_sc_hd__buf_2, sky130_fd_sc_hd__decap_8, sky130_fd_sc_hd__inv_2, sky130_fd_sc_hd__decap_6, sky130_fd_sc_hd__decap_12, sky130_fd_sc_hd__tapvpwrvgnd_1, sky130_fd_sc_hd__fill_1, sky130_fd_sc_hd__decap_3.
[INFO]: LEF Write Complete
Using technology "sky130A", version 1.0.85-0-g32cdb20

Magic 8.3 revision 93 - Compiled on Mon Dec  7 16:32:25 UTC 2020.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130: scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openLANE_flow/scripts/magic/maglef.tcl" from command line.
Reading LEF data from file /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/fwrisc_mul_fast.lef.
This action cannot be undone.
LEF read: Processed 1042 lines.
[INFO]: DONE GENERATING MAGLEF VIEW
[36m[INFO]: Running Magic Spice Export...[37m

Magic 8.3 revision 93 - Compiled on Mon Dec  7 16:32:25 UTC 2020.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130: scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/magic_spice.tcl" from command line.
Reading LEF data from file /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef.
This action cannot be undone.
LEF read, Line 77 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 78 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 111 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 112 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 118 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 119 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 120 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 159 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 160 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 162 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 163 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 164 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 200 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 201 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 203 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 204 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 205 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 241 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 242 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 244 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 245 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 246 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 282 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 283 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read: Processed 789 lines.
Reading DEF data from file /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/routing/fwrisc_mul_fast.def.
This action cannot be undone.
  Processed 5 vias total.
  Processed 12429 subcell instances total.
  Processed 109 pins total.
  Processed 2 special nets total.
  Processed 3680 nets total.
DEF read: Processed 84367 lines.
Processing fwrisc_mul_fast
Extracting sky130_fd_sc_hd__a22oi_4 into sky130_fd_sc_hd__a22oi_4.ext:
Extracting sky130_fd_sc_hd__a21oi_4 into sky130_fd_sc_hd__a21oi_4.ext:
Extracting sky130_fd_sc_hd__and3_4 into sky130_fd_sc_hd__and3_4.ext:
Extracting sky130_fd_sc_hd__clkbuf_16 into sky130_fd_sc_hd__clkbuf_16.ext:
Extracting sky130_fd_sc_hd__a21boi_4 into sky130_fd_sc_hd__a21boi_4.ext:
Extracting sky130_fd_sc_hd__clkbuf_1 into sky130_fd_sc_hd__clkbuf_1.ext:
Extracting sky130_fd_sc_hd__diode_2 into sky130_fd_sc_hd__diode_2.ext:
Extracting sky130_fd_sc_hd__a211o_4 into sky130_fd_sc_hd__a211o_4.ext:
Extracting sky130_fd_sc_hd__o21a_4 into sky130_fd_sc_hd__o21a_4.ext:
Extracting sky130_fd_sc_hd__or3_4 into sky130_fd_sc_hd__or3_4.ext:
Extracting sky130_fd_sc_hd__dfxtp_4 into sky130_fd_sc_hd__dfxtp_4.ext:
Extracting sky130_fd_sc_hd__a21bo_4 into sky130_fd_sc_hd__a21bo_4.ext:
Extracting sky130_fd_sc_hd__and4_4 into sky130_fd_sc_hd__and4_4.ext:
Extracting sky130_fd_sc_hd__a32o_4 into sky130_fd_sc_hd__a32o_4.ext:
Extracting sky130_fd_sc_hd__or4_4 into sky130_fd_sc_hd__or4_4.ext:
Extracting sky130_fd_sc_hd__o21ai_4 into sky130_fd_sc_hd__o21ai_4.ext:
Extracting sky130_fd_sc_hd__a21o_4 into sky130_fd_sc_hd__a21o_4.ext:
Extracting sky130_fd_sc_hd__o41a_4 into sky130_fd_sc_hd__o41a_4.ext:
Extracting sky130_fd_sc_hd__nand2_4 into sky130_fd_sc_hd__nand2_4.ext:
Extracting sky130_fd_sc_hd__and2_4 into sky130_fd_sc_hd__and2_4.ext:
Extracting sky130_fd_sc_hd__nor2_4 into sky130_fd_sc_hd__nor2_4.ext:
Extracting sky130_fd_sc_hd__a2bb2o_4 into sky130_fd_sc_hd__a2bb2o_4.ext:
Extracting sky130_fd_sc_hd__or2_4 into sky130_fd_sc_hd__or2_4.ext:
Extracting sky130_fd_sc_hd__fill_1 into sky130_fd_sc_hd__fill_1.ext:
Extracting sky130_fd_sc_hd__inv_2 into sky130_fd_sc_hd__inv_2.ext:
Extracting sky130_fd_sc_hd__o22a_4 into sky130_fd_sc_hd__o22a_4.ext:
Extracting sky130_fd_sc_hd__buf_2 into sky130_fd_sc_hd__buf_2.ext:
Extracting sky130_fd_sc_hd__fill_2 into sky130_fd_sc_hd__fill_2.ext:
Extracting sky130_fd_sc_hd__decap_8 into sky130_fd_sc_hd__decap_8.ext:
Extracting sky130_fd_sc_hd__decap_6 into sky130_fd_sc_hd__decap_6.ext:
Extracting sky130_fd_sc_hd__decap_4 into sky130_fd_sc_hd__decap_4.ext:
Extracting sky130_fd_sc_hd__tapvpwrvgnd_1 into sky130_fd_sc_hd__tapvpwrvgnd_1.ext:
Extracting sky130_fd_sc_hd__decap_12 into sky130_fd_sc_hd__decap_12.ext:
Extracting sky130_fd_sc_hd__decap_3 into sky130_fd_sc_hd__decap_3.ext:
Extracting fwrisc_mul_fast into fwrisc_mul_fast.ext:
exttospice finished.
Using technology "sky130A", version 1.0.85-0-g32cdb20
[36m[INFO]: Saving Magic Views in /mkdv_rundir[37m
[36m[INFO]: Running Magic DRC...[37m

Magic 8.3 revision 93 - Compiled on Mon Dec  7 16:32:25 UTC 2020.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130: scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openLANE_flow/scripts/magic/drc.tcl" from command line.
Warning: Calma reading is not undoable!  I hope that's OK.
Library written using GDS-II Release 3.0
Library name: fwrisc_mul_fast
Reading "sky130_fd_sc_hd__decap_12".
Error while reading cell "sky130_fd_sc_hd__decap_12" (byte position 148): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__decap_3".
Error while reading cell "sky130_fd_sc_hd__decap_3" (byte position 4282): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__decap_4".
Error while reading cell "sky130_fd_sc_hd__decap_4" (byte position 6944): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__tapvpwrvgnd_1".
Reading "sky130_fd_sc_hd__fill_2".
Reading "sky130_fd_sc_hd__decap_8".
Error while reading cell "sky130_fd_sc_hd__decap_8" (byte position 12828): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__decap_6".
Error while reading cell "sky130_fd_sc_hd__decap_6" (byte position 16354): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__buf_2".
Error while reading cell "sky130_fd_sc_hd__buf_2" (byte position 19494): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__o22a_4".
Error while reading cell "sky130_fd_sc_hd__o22a_4" (byte position 23986): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__inv_2".
Error while reading cell "sky130_fd_sc_hd__inv_2" (byte position 33666): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__fill_1".
Reading "sky130_fd_sc_hd__or2_4".
Error while reading cell "sky130_fd_sc_hd__or2_4" (byte position 38752): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__a2bb2o_4".
Error while reading cell "sky130_fd_sc_hd__a2bb2o_4" (byte position 44512): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__nor2_4".
Error while reading cell "sky130_fd_sc_hd__nor2_4" (byte position 55972): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__and2_4".
Error while reading cell "sky130_fd_sc_hd__and2_4" (byte position 63074): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__nand2_4".
Error while reading cell "sky130_fd_sc_hd__nand2_4" (byte position 68816): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__o41a_4".
Error while reading cell "sky130_fd_sc_hd__o41a_4" (byte position 76454): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__a21o_4".
Error while reading cell "sky130_fd_sc_hd__a21o_4" (byte position 89614): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__o21ai_4".
Error while reading cell "sky130_fd_sc_hd__o21ai_4" (byte position 97834): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__or4_4".
Error while reading cell "sky130_fd_sc_hd__or4_4" (byte position 105942): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__a32o_4".
Error while reading cell "sky130_fd_sc_hd__a32o_4" (byte position 113244): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__and4_4".
Error while reading cell "sky130_fd_sc_hd__and4_4" (byte position 125436): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__a21bo_4".
Error while reading cell "sky130_fd_sc_hd__a21bo_4" (byte position 132882): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__dfxtp_4".
Error while reading cell "sky130_fd_sc_hd__dfxtp_4" (byte position 141186): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__or3_4".
Error while reading cell "sky130_fd_sc_hd__or3_4" (byte position 155340): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__o21a_4".
Error while reading cell "sky130_fd_sc_hd__o21a_4" (byte position 162454): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__a211o_4".
Error while reading cell "sky130_fd_sc_hd__a211o_4" (byte position 170434): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__diode_2".
Error while reading cell "sky130_fd_sc_hd__diode_2" (byte position 179550): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__clkbuf_1".
Error while reading cell "sky130_fd_sc_hd__clkbuf_1" (byte position 183038): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__a21boi_4".
Error while reading cell "sky130_fd_sc_hd__a21boi_4" (byte position 186846): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__clkbuf_16".
Error while reading cell "sky130_fd_sc_hd__clkbuf_16" (byte position 196336): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__and3_4".
Error while reading cell "sky130_fd_sc_hd__and3_4" (byte position 209064): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__a21oi_4".
Error while reading cell "sky130_fd_sc_hd__a21oi_4" (byte position 215956): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__a22oi_4".
Error while reading cell "sky130_fd_sc_hd__a22oi_4" (byte position 224546): Unknown layer/datatype in boundary, layer=236 type=0
Reading "fwrisc_mul_fast".
    100 uses
    200 uses
    300 uses
    400 uses
    500 uses
    600 uses
    700 uses
    800 uses
    900 uses
    1000 uses
    1100 uses
    1200 uses
    1300 uses
    1400 uses
    1500 uses
    1600 uses
    1700 uses
    1800 uses
    1900 uses
    2000 uses
    2100 uses
    2200 uses
    2300 uses
    2400 uses
    2500 uses
    2600 uses
    2700 uses
    2800 uses
    2900 uses
    3000 uses
    3100 uses
    3200 uses
    3300 uses
    3400 uses
    3500 uses
    3600 uses
    3700 uses
    3800 uses
    3900 uses
    4000 uses
    4100 uses
    4200 uses
    4300 uses
    4400 uses
    4500 uses
    4600 uses
    4700 uses
    4800 uses
    4900 uses
    5000 uses
    5100 uses
    5200 uses
    5300 uses
    5400 uses
    5500 uses
    5600 uses
    5700 uses
    5800 uses
    5900 uses
    6000 uses
    6100 uses
    6200 uses
    6300 uses
    6400 uses
    6500 uses
    6600 uses
    6700 uses
    6800 uses
    6900 uses
    7000 uses
    7100 uses
    7200 uses
    7300 uses
    7400 uses
    7500 uses
    7600 uses
    7700 uses
    7800 uses
    7900 uses
    8000 uses
    8100 uses
    8200 uses
    8300 uses
    8400 uses
    8500 uses
    8600 uses
    8700 uses
    8800 uses
    8900 uses
    9000 uses
    9100 uses
    9200 uses
    9300 uses
    9400 uses
    9500 uses
    9600 uses
    9700 uses
    9800 uses
    9900 uses
    10000 uses
    10100 uses
    10200 uses
    10300 uses
    10400 uses
    10500 uses
    10600 uses
    10700 uses
    10800 uses
    10900 uses
    11000 uses
    11100 uses
    11200 uses
    11300 uses
    11400 uses
    11500 uses
    11600 uses
    11700 uses
    11800 uses
    11900 uses
    12000 uses
    12100 uses
    12200 uses
    12300 uses
    12400 uses
[INFO]: Loading fwrisc_mul_fast

DRC style is now "drc(full)"
Loading DRC CIF style.
No errors found.
[INFO]: COUNT: 0
[INFO]: Should be divided by 3 or 4
[INFO]: DRC Checking DONE (/mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/logs/magic/magic.drc)
[INFO]: Saving mag view with DRC errors(/mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/fwrisc_mul_fast.drc.mag)
[INFO]: Saved
[36m[INFO]: Converting DRC Violations to Klayout RDB Format...[37m
[36m[INFO]: Converted DRC Violations to Klayout RDB Format[37m
[36m[INFO]: Running LVS...[37m
[36m[INFO]: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/fwrisc_mul_fast.spice against /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/lvs/fwrisc_mul_fast.lvs.powered.v[37m
Netgen 1.5.158 compiled on Sat Dec  5 19:50:01 UTC 2020
Warning: netgen command 'format' use fully-qualified name '::netgen::format'
Warning: netgen command 'global' use fully-qualified name '::netgen::global'
Generating JSON file result
Reading netlist file /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/magic/fwrisc_mul_fast.spice
Reading netlist file /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/lvs/fwrisc_mul_fast.lvs.powered.v
Warning:  A case-insensitive file has been read and so the	verilog file must be treated case-insensitive to match.
Creating placeholder cell definition for module sky130_fd_sc_hd__diode_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_12.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_6.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_8.
Creating placeholder cell definition for module sky130_fd_sc_hd__fill_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_3.
Creating placeholder cell definition for module sky130_fd_sc_hd__fill_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__tapvpwrvgnd_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__inv_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__buf_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__or2_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__o22a_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__or4_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__a2bb2o_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__o21a_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__a32o_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__a21bo_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__a21boi_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__and2_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__a21o_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__nor2_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__or3_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__o21ai_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__nand2_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__a22oi_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__and4_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__a211o_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__and3_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__a21oi_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__o41a_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__dfxtp_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__clkbuf_16.
Creating placeholder cell definition for module sky130_fd_sc_hd__clkbuf_1.
Reading setup file /project/fun/openlane/pdk_root-mpw-one-b/sky130A/libs.tech/netgen/sky130A_setup.tcl
Comparison output logged to file /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/lvs/fwrisc_mul_fast.lvs.log
Logging to file "/mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/lvs/fwrisc_mul_fast.lvs.log" enabled
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or2_4'
Circuit sky130_fd_sc_hd__or2_4 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or2_4'
Circuit sky130_fd_sc_hd__or2_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or2_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a2bb2o_4'
Circuit sky130_fd_sc_hd__a2bb2o_4 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a2bb2o_4'
Circuit sky130_fd_sc_hd__a2bb2o_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a2bb2o_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and2_4'
Circuit sky130_fd_sc_hd__and2_4 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and2_4'
Circuit sky130_fd_sc_hd__and2_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__and2_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__buf_2'
Circuit sky130_fd_sc_hd__buf_2 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__buf_2'
Circuit sky130_fd_sc_hd__buf_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__buf_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a21bo_4'
Circuit sky130_fd_sc_hd__a21bo_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a21bo_4'
Circuit sky130_fd_sc_hd__a21bo_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a21bo_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or4_4'
Circuit sky130_fd_sc_hd__or4_4 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or4_4'
Circuit sky130_fd_sc_hd__or4_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or4_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o21a_4'
Circuit sky130_fd_sc_hd__o21a_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o21a_4'
Circuit sky130_fd_sc_hd__o21a_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o21a_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o22a_4'
Circuit sky130_fd_sc_hd__o22a_4 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o22a_4'
Circuit sky130_fd_sc_hd__o22a_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o22a_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__inv_2'
Circuit sky130_fd_sc_hd__inv_2 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__inv_2'
Circuit sky130_fd_sc_hd__inv_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__inv_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__tapvpwrvgnd_1'
Circuit sky130_fd_sc_hd__tapvpwrvgnd_1 contains 0 device instances.
Circuit contains 0 nets, and 2 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__tapvpwrvgnd_1'
Circuit sky130_fd_sc_hd__tapvpwrvgnd_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__tapvpwrvgnd_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__dfxtp_4'
Circuit sky130_fd_sc_hd__dfxtp_4 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__dfxtp_4'
Circuit sky130_fd_sc_hd__dfxtp_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__dfxtp_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__diode_2'
Circuit sky130_fd_sc_hd__diode_2 contains 0 device instances.
Circuit contains 0 nets, and 5 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__diode_2'
Circuit sky130_fd_sc_hd__diode_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__diode_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a32o_4'
Circuit sky130_fd_sc_hd__a32o_4 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a32o_4'
Circuit sky130_fd_sc_hd__a32o_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a32o_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nand2_4'
Circuit sky130_fd_sc_hd__nand2_4 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nand2_4'
Circuit sky130_fd_sc_hd__nand2_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__nand2_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a211o_4'
Circuit sky130_fd_sc_hd__a211o_4 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a211o_4'
Circuit sky130_fd_sc_hd__a211o_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a211o_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a21o_4'
Circuit sky130_fd_sc_hd__a21o_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a21o_4'
Circuit sky130_fd_sc_hd__a21o_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a21o_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nor2_4'
Circuit sky130_fd_sc_hd__nor2_4 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nor2_4'
Circuit sky130_fd_sc_hd__nor2_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__nor2_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o21ai_4'
Circuit sky130_fd_sc_hd__o21ai_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o21ai_4'
Circuit sky130_fd_sc_hd__o21ai_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o21ai_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkbuf_1'
Circuit sky130_fd_sc_hd__clkbuf_1 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkbuf_1'
Circuit sky130_fd_sc_hd__clkbuf_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__clkbuf_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkbuf_16'
Circuit sky130_fd_sc_hd__clkbuf_16 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkbuf_16'
Circuit sky130_fd_sc_hd__clkbuf_16 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__clkbuf_16 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a21oi_4'
Circuit sky130_fd_sc_hd__a21oi_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a21oi_4'
Circuit sky130_fd_sc_hd__a21oi_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a21oi_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and3_4'
Circuit sky130_fd_sc_hd__and3_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and3_4'
Circuit sky130_fd_sc_hd__and3_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__and3_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a21boi_4'
Circuit sky130_fd_sc_hd__a21boi_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a21boi_4'
Circuit sky130_fd_sc_hd__a21boi_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a21boi_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or3_4'
Circuit sky130_fd_sc_hd__or3_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or3_4'
Circuit sky130_fd_sc_hd__or3_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or3_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and4_4'
Circuit sky130_fd_sc_hd__and4_4 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and4_4'
Circuit sky130_fd_sc_hd__and4_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__and4_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o41a_4'
Circuit sky130_fd_sc_hd__o41a_4 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o41a_4'
Circuit sky130_fd_sc_hd__o41a_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o41a_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a22oi_4'
Circuit sky130_fd_sc_hd__a22oi_4 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a22oi_4'
Circuit sky130_fd_sc_hd__a22oi_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a22oi_4 contains no devices.
Contents of circuit 1:  Circuit: 'fwrisc_mul_fast'
Circuit fwrisc_mul_fast contains 5087 device instances.
  Class: sky130_fd_sc_hd__a21o_4 instances:  15
  Class: sky130_fd_sc_hd__clkbuf_16 instances:   1
  Class: sky130_fd_sc_hd__dfxtp_4 instances:  33
  Class: sky130_fd_sc_hd__or4_4 instances: 162
  Class: sky130_fd_sc_hd__buf_2 instances: 852
  Class: sky130_fd_sc_hd__a2bb2o_4 instances: 771
  Class: sky130_fd_sc_hd__and4_4 instances:   2
  Class: sky130_fd_sc_hd__inv_2 instances: 334
  Class: sky130_fd_sc_hd__clkbuf_1 instances:   6
  Class: sky130_fd_sc_hd__or3_4 instances:   5
  Class: sky130_fd_sc_hd__a21boi_4 instances:   2
  Class: sky130_fd_sc_hd__a21bo_4 instances:  59
  Class: sky130_fd_sc_hd__and3_4 instances:   4
  Class: sky130_fd_sc_hd__or2_4 instances: 537
  Class: sky130_fd_sc_hd__nand2_4 instances:  32
  Class: sky130_fd_sc_hd__and2_4 instances:  92
  Class: sky130_fd_sc_hd__o22a_4 instances: 467
  Class: sky130_fd_sc_hd__diode_2 instances:  16
  Class: sky130_fd_sc_hd__a211o_4 instances:   3
  Class: sky130_fd_sc_hd__a32o_4 instances:  36
  Class: sky130_fd_sc_hd__o41a_4 instances:   1
  Class: sky130_fd_sc_hd__o21a_4 instances: 151
  Class: sky130_fd_sc_hd__a22oi_4 instances:   2
  Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances: 1462
  Class: sky130_fd_sc_hd__o21ai_4 instances:   7
  Class: sky130_fd_sc_hd__a21oi_4 instances:   3
  Class: sky130_fd_sc_hd__nor2_4 instances:  32
Circuit contains 3682 nets.
Contents of circuit 2:  Circuit: 'fwrisc_mul_fast'
Circuit fwrisc_mul_fast contains 5087 device instances.
  Class: sky130_fd_sc_hd__a21o_4 instances:  15
  Class: sky130_fd_sc_hd__clkbuf_16 instances:   1
  Class: sky130_fd_sc_hd__dfxtp_4 instances:  33
  Class: sky130_fd_sc_hd__or4_4 instances: 162
  Class: sky130_fd_sc_hd__buf_2 instances: 852
  Class: sky130_fd_sc_hd__a2bb2o_4 instances: 771
  Class: sky130_fd_sc_hd__and4_4 instances:   2
  Class: sky130_fd_sc_hd__inv_2 instances: 334
  Class: sky130_fd_sc_hd__clkbuf_1 instances:   6
  Class: sky130_fd_sc_hd__or3_4 instances:   5
  Class: sky130_fd_sc_hd__a21boi_4 instances:   2
  Class: sky130_fd_sc_hd__a21bo_4 instances:  59
  Class: sky130_fd_sc_hd__and3_4 instances:   4
  Class: sky130_fd_sc_hd__or2_4 instances: 537
  Class: sky130_fd_sc_hd__nand2_4 instances:  32
  Class: sky130_fd_sc_hd__and2_4 instances:  92
  Class: sky130_fd_sc_hd__o22a_4 instances: 467
  Class: sky130_fd_sc_hd__diode_2 instances:  16
  Class: sky130_fd_sc_hd__a211o_4 instances:   3
  Class: sky130_fd_sc_hd__a32o_4 instances:  36
  Class: sky130_fd_sc_hd__o41a_4 instances:   1
  Class: sky130_fd_sc_hd__o21a_4 instances: 151
  Class: sky130_fd_sc_hd__a22oi_4 instances:   2
  Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances: 1462
  Class: sky130_fd_sc_hd__o21ai_4 instances:   7
  Class: sky130_fd_sc_hd__a21oi_4 instances:   3
  Class: sky130_fd_sc_hd__nor2_4 instances:  32
Circuit contains 3682 nets.

Circuit 1 contains 5087 devices, Circuit 2 contains 5087 devices.
Circuit 1 contains 3682 nets,    Circuit 2 contains 3682 nets.

Circuits match with 2 symmetries.
Resolving automorphisms by property value.
Resolving automorphisms by pin name.
Netlists match with 2 symmetries.
Circuits match correctly.
Result: Circuits match uniquely.
Logging to file "/mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/lvs/fwrisc_mul_fast.lvs.log" disabled
LVS Done.
LVS reports no net, device, pin, or property mismatches.

Total errors = 0
[36m[INFO]: Running Antenna Checks...[37m
[36m[INFO]: Running OpenROAD Antenna Rule Checker...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/routing/fwrisc_mul_fast.def
Notice 0: Design: fwrisc_mul_fast
Notice 0:     Created 109 pins.
Notice 0:     Created 12429 components and 59613 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 3680 nets and 12821 connections.
Notice 0: Finished DEF file: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/routing/fwrisc_mul_fast.def
Notice 0: Split top of 1257 T shapes.
Number of pins violated: 2
Number of nets violated: 2
Total number of nets: 3680
[36m[INFO]: Running CVC[37m
Default cvcrc in default.cvcrc
CVC: Circuit Validation Check  Version 1.0.0
CVC: Log output to /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/cvc/cvc_fwrisc_mul_fast.log
CVC: Error output to /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/cvc/cvc_fwrisc_mul_fast.error.gz
CVC: Debug output to /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/cvc/cvc_fwrisc_mul_fast.debug.gz
CVC: Start: Fri Feb 12 03:06:26 2021

Using the following parameters for CVC (Circuit Validation Check) from /openLANE_flow/scripts/cvc/sky130A/cvcrc.sky130A
CVC_TOP = 'fwrisc_mul_fast'
CVC_NETLIST = '/mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/cvc/fwrisc_mul_fast.cdl'
CVC_MODE = 'fwrisc_mul_fast'
CVC_MODEL_FILE = '/openLANE_flow/scripts/cvc/sky130A/cvc.sky130.models'
CVC_POWER_FILE = '/mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/cvc/fwrisc_mul_fast.power'
CVC_FUSE_FILE = ''
CVC_REPORT_FILE = '/mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/cvc/cvc_fwrisc_mul_fast.log'
CVC_REPORT_TITLE = 'CVC $CVC_TOP'
CVC_CIRCUIT_ERROR_LIMIT = '100'
CVC_SEARCH_LIMIT = '100'
CVC_LEAK_LIMIT = '0.0002'
CVC_SOI = 'false'
CVC_SCRC = 'false'
CVC_VTH_GATES = 'false'
CVC_MIN_VTH_GATES = 'false'
CVC_IGNORE_VTH_FLOATING = 'false'
CVC_IGNORE_NO_LEAK_FLOATING = 'false'
CVC_LEAK_OVERVOLTAGE = 'true'
CVC_LOGIC_DIODES = 'false'
CVC_ANALOG_GATES = 'true'
CVC_BACKUP_RESULTS = 'false'
CVC_MOS_DIODE_ERROR_THRESHOLD = '0'
CVC_SHORT_ERROR_THRESHOLD = '0'
CVC_BIAS_ERROR_THRESHOLD = '0'
CVC_FORWARD_ERROR_THRESHOLD = '0'
CVC_FLOATING_ERROR_THRESHOLD = '0'
CVC_GATE_ERROR_THRESHOLD = '0'
CVC_LEAK?_ERROR_THRESHOLD = '0'
CVC_EXPECTED_ERROR_THRESHOLD = '0'
CVC_OVERVOLTAGE_ERROR_THRESHOLD = '0'
CVC_PARALLEL_CIRCUIT_PORT_LIMIT = '0'
CVC_CELL_ERROR_LIMIT_FILE = ''
CVC_CELL_CHECKSUM_FILE = ''
CVC_LARGE_CIRCUIT_SIZE = '10000000'
CVC_NET_CHECK_FILE = ''
End of parameters

CVC: Reading device model settings...
CVC: Reading power settings...
CVC: Parsing netlist /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/cvc/fwrisc_mul_fast.cdl

Cdl fixed data size 210687
Usage CDL: Time: 0  Memory: 13288  I/O: 4264  Swap: 0
CVC: Counting and linking...
CVC: Assigning IDs ...
Usage DB: Time: 0  Memory: 14600  I/O: 4264  Swap: 0
CVC: 12430(12430) instances, 13595(13595) nets, 39214(39214) devices.
Setting power for mode...
Setting models...
CVC: Setting models ...
Setting model tolerances...
CVC: Shorting switches...
 model short...
	Shorted 0 short
Setting instance power...
CVC: Linking devices...

Usage EQUIV: Time: 0  Memory: 18700  I/O: 4336  Swap: 0
Power nets 79
CVC: Shorting non conducting resistors...
CVC: Calculating resistor voltages...
Usage RES: Time: 0  Memory: 18700  I/O: 4336  Swap: 0
Power nets 79
CVC: Calculating min/max voltages...
Processing trivial nets found 4550 trivial nets
CVC: Ignoring invalid calculations...
CVC:   Removed 0 calculations
Copying master nets
CVC: Ignoring non-conducting devices...
CVC:   Ignored 0 devices
Usage MIN/MAX1: Time: 0  Memory: 18964  I/O: 4336  Swap: 0
Power nets 5387
! Checking forward bias diode errors: 

! Checking nmos source/drain vs bias errors: 

! Checking nmos gate vs source errors: 

! Checking pmos source/drain vs bias errors: 

! Checking pmos gate vs source errors: 

Usage ERROR: Time: 0  Memory: 18964  I/O: 4336  Swap: 0
Saving min/max voltages...
CVC: Propagating Simulation voltages 1...
Usage SIM1: Time: 0  Memory: 19492  I/O: 4336  Swap: 0
Power nets 5387
Saving simulation voltages...
CVC: Propagating Simulation voltages 3...
Usage SIM2: Time: 0  Memory: 19492  I/O: 4336  Swap: 0
Power nets 5387
Added 0 latch voltages
CVC: Calculating min/max voltages...
Processing trivial nets found 4550 trivial nets
CVC: Ignoring invalid calculations...
CVC:   Removed 0 calculations
Copying master nets
CVC: Ignoring non-conducting devices...
CVC:   Ignored 0 devices
Usage MIN/MAX2: Time: 0  Memory: 20020  I/O: 4336  Swap: 0
Power nets 10695
! Checking overvoltage errors

! Checking nmos possible leak errors: 

! Checking pmos possible leak errors: 

! Checking mos floating input errors:

! Checking expected values:

CVC: Error Counts
CVC: Fuse Problems:         0
CVC: Min Voltage Conflicts: 0
CVC: Max Voltage Conflicts: 0
CVC: Leaks:                 0
CVC: LDD drain->source:     0
CVC: HI-Z Inputs:           0
CVC: Forward Bias Diodes:   0
CVC: NMOS Source vs Bulk:   0
CVC: NMOS Gate vs Source:   0
CVC: NMOS Possible Leaks:   0
CVC: PMOS Source vs Bulk:   0
CVC: PMOS Gate vs Source:   0
CVC: PMOS Possible Leaks:   0
CVC: Overvoltage-VBG:       0
CVC: Overvoltage-VBS:       0
CVC: Overvoltage-VDS:       0
CVC: Overvoltage-VGS:       0
CVC: Unexpected voltage :   0
CVC: Total:                 0
Usage Total: Time: 0  Memory: 20424  I/O: 4368  Swap: 0
Virtual net update/access 114943/3650092
CVC: Log output to /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/cvc/cvc_fwrisc_mul_fast.log
CVC: End: Fri Feb 12 03:06:26 2021

[36m[INFO]: Generating Final Summary Report...[37m
[36m[INFO]: Design Name: fwrisc_mul_fast
Run Directory: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast
----------------------------------------

Magic DRC Summary:
Source: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/logs/magic/magic.drc
Total Magic DRC violations is 0
----------------------------------------

LVS Summary:
Source: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/results/lvs/fwrisc_mul_fast.lvs_parsed.log
LVS reports no net, device, pin, or property mismatches.
Total errors = 0
----------------------------------------

Antenna Summary:
Source: /mkdv_rundir/fwrisc_mul_fast/runs/fwrisc_mul_fast/reports/routing/antenna.rpt
Number of pins violated: 2
Number of nets violated: 2[37m
[32m[SUCCESS]: Flow Completed Without Fatal Errors.[37m
make[1]: Leaving directory '/project/fun/featherweight-ip/fwrisc-trunk2/verilog/synth/fwrisc_mul_fast/rundir'
