Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar 17 20:09:45 2024
| Host         : haolaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file memory_timing_summary_routed.rpt -pb memory_timing_summary_routed.pb -rpx memory_timing_summary_routed.rpx -warn_on_violation
| Design       : memory
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.035        0.000                      0                  490        0.199        0.000                      0                  490        4.500        0.000                       0                   248  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.035        0.000                      0                  490        0.199        0.000                      0                  490        4.500        0.000                       0                   248  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 pause_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[15]_lopt_replica_2/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.534ns  (logic 1.262ns (16.751%)  route 6.272ns (83.249%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.638     5.159    clk_100M_IBUF_BUFG
    SLICE_X60Y2          FDRE                                         r  pause_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDRE (Prop_fdre_C_Q)         0.518     5.677 r  pause_counter_reg[10]/Q
                         net (fo=11, routed)          1.190     6.868    pause_counter[10]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124     6.992 f  enable1_i_6/O
                         net (fo=7, routed)           1.011     8.003    enable1_i_6_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.127 r  enable1_i_5/O
                         net (fo=3, routed)           0.586     8.713    enable1_i_5_n_0
    SLICE_X62Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.837 f  enable_i_5/O
                         net (fo=11, routed)          0.739     9.576    enable_i_5_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.700 f  led[15]_i_8/O
                         net (fo=1, routed)           0.502    10.202    led[15]_i_8_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.326 f  led[15]_i_3/O
                         net (fo=3, routed)           0.471    10.796    d2/pause_counter_reg[16]
    SLICE_X62Y9          LUT6 (Prop_lut6_I0_O)        0.124    10.920 r  d2/led[15]_i_1/O
                         net (fo=8, routed)           1.773    12.693    d2_n_4
    SLICE_X28Y17         FDRE                                         r  led_reg[15]_lopt_replica_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.439    14.780    clk_100M_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  led_reg[15]_lopt_replica_2/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X28Y17         FDRE (Setup_fdre_C_CE)      -0.205    14.728    led_reg[15]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -12.693    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 pause_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[15]_lopt_replica_3/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.534ns  (logic 1.262ns (16.751%)  route 6.272ns (83.249%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.638     5.159    clk_100M_IBUF_BUFG
    SLICE_X60Y2          FDRE                                         r  pause_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDRE (Prop_fdre_C_Q)         0.518     5.677 r  pause_counter_reg[10]/Q
                         net (fo=11, routed)          1.190     6.868    pause_counter[10]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124     6.992 f  enable1_i_6/O
                         net (fo=7, routed)           1.011     8.003    enable1_i_6_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.127 r  enable1_i_5/O
                         net (fo=3, routed)           0.586     8.713    enable1_i_5_n_0
    SLICE_X62Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.837 f  enable_i_5/O
                         net (fo=11, routed)          0.739     9.576    enable_i_5_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.700 f  led[15]_i_8/O
                         net (fo=1, routed)           0.502    10.202    led[15]_i_8_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.326 f  led[15]_i_3/O
                         net (fo=3, routed)           0.471    10.796    d2/pause_counter_reg[16]
    SLICE_X62Y9          LUT6 (Prop_lut6_I0_O)        0.124    10.920 r  d2/led[15]_i_1/O
                         net (fo=8, routed)           1.773    12.693    d2_n_4
    SLICE_X28Y17         FDRE                                         r  led_reg[15]_lopt_replica_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.439    14.780    clk_100M_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  led_reg[15]_lopt_replica_3/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X28Y17         FDRE (Setup_fdre_C_CE)      -0.205    14.728    led_reg[15]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -12.693    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 pause_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[15]_lopt_replica_4/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.534ns  (logic 1.262ns (16.751%)  route 6.272ns (83.249%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.638     5.159    clk_100M_IBUF_BUFG
    SLICE_X60Y2          FDRE                                         r  pause_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDRE (Prop_fdre_C_Q)         0.518     5.677 r  pause_counter_reg[10]/Q
                         net (fo=11, routed)          1.190     6.868    pause_counter[10]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124     6.992 f  enable1_i_6/O
                         net (fo=7, routed)           1.011     8.003    enable1_i_6_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.127 r  enable1_i_5/O
                         net (fo=3, routed)           0.586     8.713    enable1_i_5_n_0
    SLICE_X62Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.837 f  enable_i_5/O
                         net (fo=11, routed)          0.739     9.576    enable_i_5_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.700 f  led[15]_i_8/O
                         net (fo=1, routed)           0.502    10.202    led[15]_i_8_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.326 f  led[15]_i_3/O
                         net (fo=3, routed)           0.471    10.796    d2/pause_counter_reg[16]
    SLICE_X62Y9          LUT6 (Prop_lut6_I0_O)        0.124    10.920 r  d2/led[15]_i_1/O
                         net (fo=8, routed)           1.773    12.693    d2_n_4
    SLICE_X28Y17         FDRE                                         r  led_reg[15]_lopt_replica_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.439    14.780    clk_100M_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  led_reg[15]_lopt_replica_4/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X28Y17         FDRE (Setup_fdre_C_CE)      -0.205    14.728    led_reg[15]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -12.693    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 pause_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[15]_lopt_replica_5/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.534ns  (logic 1.262ns (16.751%)  route 6.272ns (83.249%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.638     5.159    clk_100M_IBUF_BUFG
    SLICE_X60Y2          FDRE                                         r  pause_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDRE (Prop_fdre_C_Q)         0.518     5.677 r  pause_counter_reg[10]/Q
                         net (fo=11, routed)          1.190     6.868    pause_counter[10]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124     6.992 f  enable1_i_6/O
                         net (fo=7, routed)           1.011     8.003    enable1_i_6_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.127 r  enable1_i_5/O
                         net (fo=3, routed)           0.586     8.713    enable1_i_5_n_0
    SLICE_X62Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.837 f  enable_i_5/O
                         net (fo=11, routed)          0.739     9.576    enable_i_5_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.700 f  led[15]_i_8/O
                         net (fo=1, routed)           0.502    10.202    led[15]_i_8_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.326 f  led[15]_i_3/O
                         net (fo=3, routed)           0.471    10.796    d2/pause_counter_reg[16]
    SLICE_X62Y9          LUT6 (Prop_lut6_I0_O)        0.124    10.920 r  d2/led[15]_i_1/O
                         net (fo=8, routed)           1.773    12.693    d2_n_4
    SLICE_X28Y17         FDRE                                         r  led_reg[15]_lopt_replica_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.439    14.780    clk_100M_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  led_reg[15]_lopt_replica_5/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X28Y17         FDRE (Setup_fdre_C_CE)      -0.205    14.728    led_reg[15]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -12.693    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 pause_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.334ns  (logic 1.262ns (17.209%)  route 6.072ns (82.791%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.638     5.159    clk_100M_IBUF_BUFG
    SLICE_X60Y2          FDRE                                         r  pause_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDRE (Prop_fdre_C_Q)         0.518     5.677 r  pause_counter_reg[10]/Q
                         net (fo=11, routed)          1.190     6.868    pause_counter[10]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124     6.992 f  enable1_i_6/O
                         net (fo=7, routed)           1.011     8.003    enable1_i_6_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.127 r  enable1_i_5/O
                         net (fo=3, routed)           0.586     8.713    enable1_i_5_n_0
    SLICE_X62Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.837 f  enable_i_5/O
                         net (fo=11, routed)          0.739     9.576    enable_i_5_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.700 f  led[15]_i_8/O
                         net (fo=1, routed)           0.502    10.202    led[15]_i_8_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.326 f  led[15]_i_3/O
                         net (fo=3, routed)           0.471    10.796    d2/pause_counter_reg[16]
    SLICE_X62Y9          LUT6 (Prop_lut6_I0_O)        0.124    10.920 r  d2/led[15]_i_1/O
                         net (fo=8, routed)           1.573    12.493    d2_n_4
    SLICE_X28Y8          FDRE                                         r  led_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.446    14.787    clk_100M_IBUF_BUFG
    SLICE_X28Y8          FDRE                                         r  led_reg[15]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X28Y8          FDRE (Setup_fdre_C_CE)      -0.205    14.735    led_reg[15]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -12.493    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 pause_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[15]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.334ns  (logic 1.262ns (17.209%)  route 6.072ns (82.791%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.638     5.159    clk_100M_IBUF_BUFG
    SLICE_X60Y2          FDRE                                         r  pause_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDRE (Prop_fdre_C_Q)         0.518     5.677 r  pause_counter_reg[10]/Q
                         net (fo=11, routed)          1.190     6.868    pause_counter[10]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124     6.992 f  enable1_i_6/O
                         net (fo=7, routed)           1.011     8.003    enable1_i_6_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.127 r  enable1_i_5/O
                         net (fo=3, routed)           0.586     8.713    enable1_i_5_n_0
    SLICE_X62Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.837 f  enable_i_5/O
                         net (fo=11, routed)          0.739     9.576    enable_i_5_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.700 f  led[15]_i_8/O
                         net (fo=1, routed)           0.502    10.202    led[15]_i_8_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.326 f  led[15]_i_3/O
                         net (fo=3, routed)           0.471    10.796    d2/pause_counter_reg[16]
    SLICE_X62Y9          LUT6 (Prop_lut6_I0_O)        0.124    10.920 r  d2/led[15]_i_1/O
                         net (fo=8, routed)           1.573    12.493    d2_n_4
    SLICE_X28Y8          FDRE                                         r  led_reg[15]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.446    14.787    clk_100M_IBUF_BUFG
    SLICE_X28Y8          FDRE                                         r  led_reg[15]_lopt_replica/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X28Y8          FDRE (Setup_fdre_C_CE)      -0.205    14.735    led_reg[15]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -12.493    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 pause_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[15]_lopt_replica_6/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.334ns  (logic 1.262ns (17.209%)  route 6.072ns (82.791%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.638     5.159    clk_100M_IBUF_BUFG
    SLICE_X60Y2          FDRE                                         r  pause_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDRE (Prop_fdre_C_Q)         0.518     5.677 r  pause_counter_reg[10]/Q
                         net (fo=11, routed)          1.190     6.868    pause_counter[10]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124     6.992 f  enable1_i_6/O
                         net (fo=7, routed)           1.011     8.003    enable1_i_6_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.127 r  enable1_i_5/O
                         net (fo=3, routed)           0.586     8.713    enable1_i_5_n_0
    SLICE_X62Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.837 f  enable_i_5/O
                         net (fo=11, routed)          0.739     9.576    enable_i_5_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.700 f  led[15]_i_8/O
                         net (fo=1, routed)           0.502    10.202    led[15]_i_8_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.326 f  led[15]_i_3/O
                         net (fo=3, routed)           0.471    10.796    d2/pause_counter_reg[16]
    SLICE_X62Y9          LUT6 (Prop_lut6_I0_O)        0.124    10.920 r  d2/led[15]_i_1/O
                         net (fo=8, routed)           1.573    12.493    d2_n_4
    SLICE_X28Y8          FDRE                                         r  led_reg[15]_lopt_replica_6/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.446    14.787    clk_100M_IBUF_BUFG
    SLICE_X28Y8          FDRE                                         r  led_reg[15]_lopt_replica_6/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X28Y8          FDRE (Setup_fdre_C_CE)      -0.205    14.735    led_reg[15]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -12.493    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 pause_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[15]_lopt_replica_7/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.334ns  (logic 1.262ns (17.209%)  route 6.072ns (82.791%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.638     5.159    clk_100M_IBUF_BUFG
    SLICE_X60Y2          FDRE                                         r  pause_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDRE (Prop_fdre_C_Q)         0.518     5.677 r  pause_counter_reg[10]/Q
                         net (fo=11, routed)          1.190     6.868    pause_counter[10]
    SLICE_X59Y3          LUT4 (Prop_lut4_I0_O)        0.124     6.992 f  enable1_i_6/O
                         net (fo=7, routed)           1.011     8.003    enable1_i_6_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.127 r  enable1_i_5/O
                         net (fo=3, routed)           0.586     8.713    enable1_i_5_n_0
    SLICE_X62Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.837 f  enable_i_5/O
                         net (fo=11, routed)          0.739     9.576    enable_i_5_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.700 f  led[15]_i_8/O
                         net (fo=1, routed)           0.502    10.202    led[15]_i_8_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.326 f  led[15]_i_3/O
                         net (fo=3, routed)           0.471    10.796    d2/pause_counter_reg[16]
    SLICE_X62Y9          LUT6 (Prop_lut6_I0_O)        0.124    10.920 r  d2/led[15]_i_1/O
                         net (fo=8, routed)           1.573    12.493    d2_n_4
    SLICE_X28Y8          FDRE                                         r  led_reg[15]_lopt_replica_7/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.446    14.787    clk_100M_IBUF_BUFG
    SLICE_X28Y8          FDRE                                         r  led_reg[15]_lopt_replica_7/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X28Y8          FDRE (Setup_fdre_C_CE)      -0.205    14.735    led_reg[15]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -12.493    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.759ns  (required time - arrival time)
  Source:                 pause_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 1.720ns (25.837%)  route 4.937ns (74.163%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.637     5.158    clk_100M_IBUF_BUFG
    SLICE_X60Y6          FDRE                                         r  pause_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y6          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  pause_counter_reg[26]/Q
                         net (fo=19, routed)          1.221     6.898    pause_counter[26]
    SLICE_X63Y3          LUT4 (Prop_lut4_I1_O)        0.152     7.050 f  led[7]_i_56/O
                         net (fo=1, routed)           0.730     7.780    led[7]_i_56_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I4_O)        0.326     8.106 f  led[7]_i_37/O
                         net (fo=2, routed)           0.493     8.599    led[7]_i_37_n_0
    SLICE_X63Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.723 f  enable2_i_4/O
                         net (fo=3, routed)           0.646     9.369    enable2_i_4_n_0
    SLICE_X63Y6          LUT2 (Prop_lut2_I0_O)        0.150     9.519 f  enable2_i_3/O
                         net (fo=3, routed)           0.516    10.035    enable2_i_3_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I5_O)        0.326    10.361 r  pause_counter[31]_i_6/O
                         net (fo=1, routed)           0.440    10.801    pause_counter[31]_i_6_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I3_O)        0.124    10.925 r  pause_counter[31]_i_1/O
                         net (fo=32, routed)          0.891    11.815    pause_counter[31]_i_1_n_0
    SLICE_X60Y0          FDRE                                         r  pause_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.519    14.860    clk_100M_IBUF_BUFG
    SLICE_X60Y0          FDRE                                         r  pause_counter_reg[1]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X60Y0          FDRE (Setup_fdre_C_R)       -0.524    14.575    pause_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -11.815    
  -------------------------------------------------------------------
                         slack                                  2.759    

Slack (MET) :             2.759ns  (required time - arrival time)
  Source:                 pause_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 1.720ns (25.837%)  route 4.937ns (74.163%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.637     5.158    clk_100M_IBUF_BUFG
    SLICE_X60Y6          FDRE                                         r  pause_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y6          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  pause_counter_reg[26]/Q
                         net (fo=19, routed)          1.221     6.898    pause_counter[26]
    SLICE_X63Y3          LUT4 (Prop_lut4_I1_O)        0.152     7.050 f  led[7]_i_56/O
                         net (fo=1, routed)           0.730     7.780    led[7]_i_56_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I4_O)        0.326     8.106 f  led[7]_i_37/O
                         net (fo=2, routed)           0.493     8.599    led[7]_i_37_n_0
    SLICE_X63Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.723 f  enable2_i_4/O
                         net (fo=3, routed)           0.646     9.369    enable2_i_4_n_0
    SLICE_X63Y6          LUT2 (Prop_lut2_I0_O)        0.150     9.519 f  enable2_i_3/O
                         net (fo=3, routed)           0.516    10.035    enable2_i_3_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I5_O)        0.326    10.361 r  pause_counter[31]_i_6/O
                         net (fo=1, routed)           0.440    10.801    pause_counter[31]_i_6_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I3_O)        0.124    10.925 r  pause_counter[31]_i_1/O
                         net (fo=32, routed)          0.891    11.815    pause_counter[31]_i_1_n_0
    SLICE_X60Y0          FDRE                                         r  pause_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.519    14.860    clk_100M_IBUF_BUFG
    SLICE_X60Y0          FDRE                                         r  pause_counter_reg[2]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X60Y0          FDRE (Setup_fdre_C_R)       -0.524    14.575    pause_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -11.815    
  -------------------------------------------------------------------
                         slack                                  2.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sound_sel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fo0/track_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.667%)  route 0.121ns (39.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.592     1.475    clk_100M_IBUF_BUFG
    SLICE_X59Y11         FDRE                                         r  sound_sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  sound_sel_reg[4]/Q
                         net (fo=3, routed)           0.121     1.737    fo0/Q[4]
    SLICE_X58Y10         LUT6 (Prop_lut6_I0_O)        0.045     1.782 r  fo0/track[3]_i_1/O
                         net (fo=1, routed)           0.000     1.782    fo0/track[3]_i_1_n_0
    SLICE_X58Y10         FDRE                                         r  fo0/track_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.862     1.989    fo0/clk_100M_IBUF_BUFG
    SLICE_X58Y10         FDRE                                         r  fo0/track_reg[3]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X58Y10         FDRE (Hold_fdre_C_D)         0.092     1.583    fo0/track_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 sound_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fo0/track_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.688%)  route 0.131ns (41.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.592     1.475    clk_100M_IBUF_BUFG
    SLICE_X59Y11         FDRE                                         r  sound_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  sound_sel_reg[1]/Q
                         net (fo=2, routed)           0.131     1.747    fo0/Q[1]
    SLICE_X58Y9          LUT6 (Prop_lut6_I2_O)        0.045     1.792 r  fo0/track[1]_i_1/O
                         net (fo=1, routed)           0.000     1.792    fo0/track[1]_i_1_n_0
    SLICE_X58Y9          FDRE                                         r  fo0/track_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.863     1.990    fo0/clk_100M_IBUF_BUFG
    SLICE_X58Y9          FDRE                                         r  fo0/track_reg[1]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X58Y9          FDRE (Hold_fdre_C_D)         0.091     1.583    fo0/track_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 sequence_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_sel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.498%)  route 0.132ns (41.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.591     1.474    clk_100M_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  sequence_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  sequence_2_reg[7]/Q
                         net (fo=8, routed)           0.132     1.747    d9/sequence_2_reg[7]
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.045     1.792 r  d9/sound_sel[7]_i_2/O
                         net (fo=1, routed)           0.000     1.792    d9_n_1
    SLICE_X61Y12         FDRE                                         r  sound_sel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.860     1.987    clk_100M_IBUF_BUFG
    SLICE_X61Y12         FDRE                                         r  sound_sel_reg[7]/C
                         clock pessimism             -0.498     1.489    
    SLICE_X61Y12         FDRE (Hold_fdre_C_D)         0.091     1.580    sound_sel_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 sequence_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.300%)  route 0.132ns (38.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.591     1.474    clk_100M_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  sequence_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  sequence_1_reg[0]/Q
                         net (fo=7, routed)           0.132     1.770    d9/sequence_1[0]
    SLICE_X59Y11         LUT6 (Prop_lut6_I1_O)        0.045     1.815 r  d9/sound_sel[0]_i_1/O
                         net (fo=1, routed)           0.000     1.815    d9_n_8
    SLICE_X59Y11         FDRE                                         r  sound_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.862     1.989    clk_100M_IBUF_BUFG
    SLICE_X59Y11         FDRE                                         r  sound_sel_reg[0]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X59Y11         FDRE (Hold_fdre_C_D)         0.092     1.583    sound_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 d0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.563     1.446    d0/clk_100M_IBUF_BUFG
    SLICE_X53Y12         FDRE                                         r  d0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  d0/Q_reg/Q
                         net (fo=1, routed)           0.170     1.757    d2/Q_reg_0
    SLICE_X53Y12         FDRE                                         r  d2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.833     1.960    d2/clk_100M_IBUF_BUFG
    SLICE_X53Y12         FDRE                                         r  d2/Q_reg/C
                         clock pessimism             -0.514     1.446    
    SLICE_X53Y12         FDRE (Hold_fdre_C_D)         0.066     1.512    d2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 FSM_sequential_level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_level_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.263%)  route 0.151ns (44.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.591     1.474    clk_100M_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  FSM_sequential_level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  FSM_sequential_level_reg[0]/Q
                         net (fo=21, routed)          0.151     1.766    d2/out[0]
    SLICE_X65Y14         LUT5 (Prop_lut5_I3_O)        0.045     1.811 r  d2/FSM_sequential_level[0]_i_1/O
                         net (fo=1, routed)           0.000     1.811    d2_n_3
    SLICE_X65Y14         FDRE                                         r  FSM_sequential_level_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.861     1.988    clk_100M_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  FSM_sequential_level_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X65Y14         FDRE (Hold_fdre_C_D)         0.091     1.565    FSM_sequential_level_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 sequence_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_sel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.325%)  route 0.169ns (47.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.591     1.474    clk_100M_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  sequence_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  sequence_2_reg[6]/Q
                         net (fo=9, routed)           0.169     1.785    d9/sequence_2_reg[6]
    SLICE_X59Y12         LUT6 (Prop_lut6_I4_O)        0.045     1.830 r  d9/sound_sel[6]_i_1/O
                         net (fo=1, routed)           0.000     1.830    d9_n_2
    SLICE_X59Y12         FDRE                                         r  sound_sel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.860     1.987    clk_100M_IBUF_BUFG
    SLICE_X59Y12         FDRE                                         r  sound_sel_reg[6]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X59Y12         FDRE (Hold_fdre_C_D)         0.092     1.579    sound_sel_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.562     1.445    clk_100M_IBUF_BUFG
    SLICE_X57Y17         FDRE                                         r  counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.703    counter_reg_n_0_[24]
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    counter_reg[24]_i_1_n_4
    SLICE_X57Y17         FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.829     1.956    clk_100M_IBUF_BUFG
    SLICE_X57Y17         FDRE                                         r  counter_reg[24]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X57Y17         FDRE (Hold_fdre_C_D)         0.105     1.550    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.561     1.444    clk_100M_IBUF_BUFG
    SLICE_X57Y18         FDRE                                         r  counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  counter_reg[28]/Q
                         net (fo=2, routed)           0.117     1.702    counter_reg_n_0_[28]
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    counter_reg[28]_i_1_n_4
    SLICE_X57Y18         FDRE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.828     1.955    clk_100M_IBUF_BUFG
    SLICE_X57Y18         FDRE                                         r  counter_reg[28]/C
                         clock pessimism             -0.511     1.444    
    SLICE_X57Y18         FDRE (Hold_fdre_C_D)         0.105     1.549    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 fo0/fd_midi/t_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fo0/fd_midi/t_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.562     1.445    fo0/fd_midi/clk_100M_IBUF_BUFG
    SLICE_X55Y13         FDRE                                         r  fo0/fd_midi/t_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  fo0/fd_midi/t_reg[27]/Q
                         net (fo=2, routed)           0.119     1.705    fo0/fd_midi/t_reg[27]
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  fo0/fd_midi/t_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    fo0/fd_midi/t_reg[24]_i_1_n_4
    SLICE_X55Y13         FDRE                                         r  fo0/fd_midi/t_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.832     1.959    fo0/fd_midi/clk_100M_IBUF_BUFG
    SLICE_X55Y13         FDRE                                         r  fo0/fd_midi/t_reg[27]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X55Y13         FDRE (Hold_fdre_C_D)         0.105     1.550    fo0/fd_midi/t_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100M_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X63Y16   bld_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y16   bld_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y16   bld_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y16   bld_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y17   counter_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y17   counter_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y17   counter_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y17   counter_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y18   counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   d10/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   fo0/fd_midi/t_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y8    led_reg[15]_lopt_replica_6/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y8    led_reg[15]_lopt_replica_7/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   fo0/fd_midi/t_reg[25]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   bld_cnt_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   bld_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   bld_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   bld_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   bld_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   bld_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   bld_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   bld_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y17   counter_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y17   counter_reg[22]/C



