/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* RS1 */
.set RS1__0__INTTYPE, CYREG_PICU4_INTTYPE5
.set RS1__0__MASK, 0x20
.set RS1__0__PC, CYREG_PRT4_PC5
.set RS1__0__PORT, 4
.set RS1__0__SHIFT, 5
.set RS1__AG, CYREG_PRT4_AG
.set RS1__AMUX, CYREG_PRT4_AMUX
.set RS1__BIE, CYREG_PRT4_BIE
.set RS1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set RS1__BYP, CYREG_PRT4_BYP
.set RS1__CTL, CYREG_PRT4_CTL
.set RS1__DM0, CYREG_PRT4_DM0
.set RS1__DM1, CYREG_PRT4_DM1
.set RS1__DM2, CYREG_PRT4_DM2
.set RS1__DR, CYREG_PRT4_DR
.set RS1__INP_DIS, CYREG_PRT4_INP_DIS
.set RS1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set RS1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set RS1__LCD_EN, CYREG_PRT4_LCD_EN
.set RS1__MASK, 0x20
.set RS1__PORT, 4
.set RS1__PRT, CYREG_PRT4_PRT
.set RS1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set RS1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set RS1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set RS1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set RS1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set RS1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set RS1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set RS1__PS, CYREG_PRT4_PS
.set RS1__SHIFT, 5
.set RS1__SLW, CYREG_PRT4_SLW

/* RS2 */
.set RS2__0__INTTYPE, CYREG_PICU4_INTTYPE6
.set RS2__0__MASK, 0x40
.set RS2__0__PC, CYREG_PRT4_PC6
.set RS2__0__PORT, 4
.set RS2__0__SHIFT, 6
.set RS2__AG, CYREG_PRT4_AG
.set RS2__AMUX, CYREG_PRT4_AMUX
.set RS2__BIE, CYREG_PRT4_BIE
.set RS2__BIT_MASK, CYREG_PRT4_BIT_MASK
.set RS2__BYP, CYREG_PRT4_BYP
.set RS2__CTL, CYREG_PRT4_CTL
.set RS2__DM0, CYREG_PRT4_DM0
.set RS2__DM1, CYREG_PRT4_DM1
.set RS2__DM2, CYREG_PRT4_DM2
.set RS2__DR, CYREG_PRT4_DR
.set RS2__INP_DIS, CYREG_PRT4_INP_DIS
.set RS2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set RS2__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set RS2__LCD_EN, CYREG_PRT4_LCD_EN
.set RS2__MASK, 0x40
.set RS2__PORT, 4
.set RS2__PRT, CYREG_PRT4_PRT
.set RS2__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set RS2__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set RS2__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set RS2__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set RS2__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set RS2__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set RS2__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set RS2__PS, CYREG_PRT4_PS
.set RS2__SHIFT, 6
.set RS2__SLW, CYREG_PRT4_SLW

/* LED1 */
.set LED1__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set LED1__0__MASK, 0x40
.set LED1__0__PC, CYREG_PRT0_PC6
.set LED1__0__PORT, 0
.set LED1__0__SHIFT, 6
.set LED1__AG, CYREG_PRT0_AG
.set LED1__AMUX, CYREG_PRT0_AMUX
.set LED1__BIE, CYREG_PRT0_BIE
.set LED1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED1__BYP, CYREG_PRT0_BYP
.set LED1__CTL, CYREG_PRT0_CTL
.set LED1__DM0, CYREG_PRT0_DM0
.set LED1__DM1, CYREG_PRT0_DM1
.set LED1__DM2, CYREG_PRT0_DM2
.set LED1__DR, CYREG_PRT0_DR
.set LED1__INP_DIS, CYREG_PRT0_INP_DIS
.set LED1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED1__LCD_EN, CYREG_PRT0_LCD_EN
.set LED1__MASK, 0x40
.set LED1__PORT, 0
.set LED1__PRT, CYREG_PRT0_PRT
.set LED1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED1__PS, CYREG_PRT0_PS
.set LED1__SHIFT, 6
.set LED1__SLW, CYREG_PRT0_SLW

/* LED2 */
.set LED2__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set LED2__0__MASK, 0x80
.set LED2__0__PC, CYREG_PRT0_PC7
.set LED2__0__PORT, 0
.set LED2__0__SHIFT, 7
.set LED2__AG, CYREG_PRT0_AG
.set LED2__AMUX, CYREG_PRT0_AMUX
.set LED2__BIE, CYREG_PRT0_BIE
.set LED2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED2__BYP, CYREG_PRT0_BYP
.set LED2__CTL, CYREG_PRT0_CTL
.set LED2__DM0, CYREG_PRT0_DM0
.set LED2__DM1, CYREG_PRT0_DM1
.set LED2__DM2, CYREG_PRT0_DM2
.set LED2__DR, CYREG_PRT0_DR
.set LED2__INP_DIS, CYREG_PRT0_INP_DIS
.set LED2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED2__LCD_EN, CYREG_PRT0_LCD_EN
.set LED2__MASK, 0x80
.set LED2__PORT, 0
.set LED2__PRT, CYREG_PRT0_PRT
.set LED2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED2__PS, CYREG_PRT0_PS
.set LED2__SHIFT, 7
.set LED2__SLW, CYREG_PRT0_SLW

/* LED3 */
.set LED3__0__INTTYPE, CYREG_PICU4_INTTYPE2
.set LED3__0__MASK, 0x04
.set LED3__0__PC, CYREG_PRT4_PC2
.set LED3__0__PORT, 4
.set LED3__0__SHIFT, 2
.set LED3__AG, CYREG_PRT4_AG
.set LED3__AMUX, CYREG_PRT4_AMUX
.set LED3__BIE, CYREG_PRT4_BIE
.set LED3__BIT_MASK, CYREG_PRT4_BIT_MASK
.set LED3__BYP, CYREG_PRT4_BYP
.set LED3__CTL, CYREG_PRT4_CTL
.set LED3__DM0, CYREG_PRT4_DM0
.set LED3__DM1, CYREG_PRT4_DM1
.set LED3__DM2, CYREG_PRT4_DM2
.set LED3__DR, CYREG_PRT4_DR
.set LED3__INP_DIS, CYREG_PRT4_INP_DIS
.set LED3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set LED3__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set LED3__LCD_EN, CYREG_PRT4_LCD_EN
.set LED3__MASK, 0x04
.set LED3__PORT, 4
.set LED3__PRT, CYREG_PRT4_PRT
.set LED3__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set LED3__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set LED3__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set LED3__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set LED3__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set LED3__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set LED3__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set LED3__PS, CYREG_PRT4_PS
.set LED3__SHIFT, 2
.set LED3__SLW, CYREG_PRT4_SLW

/* LED_EN */
.set LED_EN__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set LED_EN__0__MASK, 0x10
.set LED_EN__0__PC, CYREG_PRT0_PC4
.set LED_EN__0__PORT, 0
.set LED_EN__0__SHIFT, 4
.set LED_EN__AG, CYREG_PRT0_AG
.set LED_EN__AMUX, CYREG_PRT0_AMUX
.set LED_EN__BIE, CYREG_PRT0_BIE
.set LED_EN__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED_EN__BYP, CYREG_PRT0_BYP
.set LED_EN__CTL, CYREG_PRT0_CTL
.set LED_EN__DM0, CYREG_PRT0_DM0
.set LED_EN__DM1, CYREG_PRT0_DM1
.set LED_EN__DM2, CYREG_PRT0_DM2
.set LED_EN__DR, CYREG_PRT0_DR
.set LED_EN__INP_DIS, CYREG_PRT0_INP_DIS
.set LED_EN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED_EN__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED_EN__LCD_EN, CYREG_PRT0_LCD_EN
.set LED_EN__MASK, 0x10
.set LED_EN__PORT, 0
.set LED_EN__PRT, CYREG_PRT0_PRT
.set LED_EN__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED_EN__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED_EN__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED_EN__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED_EN__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED_EN__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED_EN__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED_EN__PS, CYREG_PRT0_PS
.set LED_EN__SHIFT, 4
.set LED_EN__SLW, CYREG_PRT0_SLW

/* WaveDAC */
.set WaveDAC_VDAC8_viDAC8__CR0, CYREG_DAC0_CR0
.set WaveDAC_VDAC8_viDAC8__CR1, CYREG_DAC0_CR1
.set WaveDAC_VDAC8_viDAC8__D, CYREG_DAC0_D
.set WaveDAC_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set WaveDAC_VDAC8_viDAC8__PM_ACT_MSK, 0x01
.set WaveDAC_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set WaveDAC_VDAC8_viDAC8__PM_STBY_MSK, 0x01
.set WaveDAC_VDAC8_viDAC8__STROBE, CYREG_DAC0_STROBE
.set WaveDAC_VDAC8_viDAC8__SW0, CYREG_DAC0_SW0
.set WaveDAC_VDAC8_viDAC8__SW2, CYREG_DAC0_SW2
.set WaveDAC_VDAC8_viDAC8__SW3, CYREG_DAC0_SW3
.set WaveDAC_VDAC8_viDAC8__SW4, CYREG_DAC0_SW4
.set WaveDAC_VDAC8_viDAC8__TR, CYREG_DAC0_TR
.set WaveDAC_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set WaveDAC_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set WaveDAC_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set WaveDAC_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set WaveDAC_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set WaveDAC_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set WaveDAC_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set WaveDAC_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set WaveDAC_VDAC8_viDAC8__TST, CYREG_DAC0_TST
.set WaveDAC_Wave1_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set WaveDAC_Wave1_DMA__DRQ_NUMBER, 0
.set WaveDAC_Wave1_DMA__NUMBEROF_TDS, 0
.set WaveDAC_Wave1_DMA__PRIORITY, 2
.set WaveDAC_Wave1_DMA__TERMIN_EN, 0
.set WaveDAC_Wave1_DMA__TERMIN_SEL, 0
.set WaveDAC_Wave1_DMA__TERMOUT0_EN, 0
.set WaveDAC_Wave1_DMA__TERMOUT0_SEL, 0
.set WaveDAC_Wave1_DMA__TERMOUT1_EN, 0
.set WaveDAC_Wave1_DMA__TERMOUT1_SEL, 0
.set WaveDAC_Wave2_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set WaveDAC_Wave2_DMA__DRQ_NUMBER, 1
.set WaveDAC_Wave2_DMA__NUMBEROF_TDS, 0
.set WaveDAC_Wave2_DMA__PRIORITY, 2
.set WaveDAC_Wave2_DMA__TERMIN_EN, 0
.set WaveDAC_Wave2_DMA__TERMIN_SEL, 0
.set WaveDAC_Wave2_DMA__TERMOUT0_EN, 0
.set WaveDAC_Wave2_DMA__TERMOUT0_SEL, 0
.set WaveDAC_Wave2_DMA__TERMOUT1_EN, 0
.set WaveDAC_Wave2_DMA__TERMOUT1_SEL, 0

/* Overload1 */
.set Overload1__0__INTTYPE, CYREG_PICU6_INTTYPE1
.set Overload1__0__MASK, 0x02
.set Overload1__0__PC, CYREG_PRT6_PC1
.set Overload1__0__PORT, 6
.set Overload1__0__SHIFT, 1
.set Overload1__AG, CYREG_PRT6_AG
.set Overload1__AMUX, CYREG_PRT6_AMUX
.set Overload1__BIE, CYREG_PRT6_BIE
.set Overload1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Overload1__BYP, CYREG_PRT6_BYP
.set Overload1__CTL, CYREG_PRT6_CTL
.set Overload1__DM0, CYREG_PRT6_DM0
.set Overload1__DM1, CYREG_PRT6_DM1
.set Overload1__DM2, CYREG_PRT6_DM2
.set Overload1__DR, CYREG_PRT6_DR
.set Overload1__INP_DIS, CYREG_PRT6_INP_DIS
.set Overload1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Overload1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Overload1__LCD_EN, CYREG_PRT6_LCD_EN
.set Overload1__MASK, 0x02
.set Overload1__PORT, 6
.set Overload1__PRT, CYREG_PRT6_PRT
.set Overload1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Overload1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Overload1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Overload1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Overload1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Overload1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Overload1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Overload1__PS, CYREG_PRT6_PS
.set Overload1__SHIFT, 1
.set Overload1__SLW, CYREG_PRT6_SLW

/* Overload2 */
.set Overload2__0__INTTYPE, CYREG_PICU6_INTTYPE2
.set Overload2__0__MASK, 0x04
.set Overload2__0__PC, CYREG_PRT6_PC2
.set Overload2__0__PORT, 6
.set Overload2__0__SHIFT, 2
.set Overload2__AG, CYREG_PRT6_AG
.set Overload2__AMUX, CYREG_PRT6_AMUX
.set Overload2__BIE, CYREG_PRT6_BIE
.set Overload2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Overload2__BYP, CYREG_PRT6_BYP
.set Overload2__CTL, CYREG_PRT6_CTL
.set Overload2__DM0, CYREG_PRT6_DM0
.set Overload2__DM1, CYREG_PRT6_DM1
.set Overload2__DM2, CYREG_PRT6_DM2
.set Overload2__DR, CYREG_PRT6_DR
.set Overload2__INP_DIS, CYREG_PRT6_INP_DIS
.set Overload2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Overload2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Overload2__LCD_EN, CYREG_PRT6_LCD_EN
.set Overload2__MASK, 0x04
.set Overload2__PORT, 6
.set Overload2__PRT, CYREG_PRT6_PRT
.set Overload2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Overload2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Overload2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Overload2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Overload2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Overload2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Overload2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Overload2__PS, CYREG_PRT6_PS
.set Overload2__SHIFT, 2
.set Overload2__SLW, CYREG_PRT6_SLW

/* STest_RRB */
.set STest_RRB__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set STest_RRB__0__MASK, 0x04
.set STest_RRB__0__PC, CYREG_PRT1_PC2
.set STest_RRB__0__PORT, 1
.set STest_RRB__0__SHIFT, 2
.set STest_RRB__AG, CYREG_PRT1_AG
.set STest_RRB__AMUX, CYREG_PRT1_AMUX
.set STest_RRB__BIE, CYREG_PRT1_BIE
.set STest_RRB__BIT_MASK, CYREG_PRT1_BIT_MASK
.set STest_RRB__BYP, CYREG_PRT1_BYP
.set STest_RRB__CTL, CYREG_PRT1_CTL
.set STest_RRB__DM0, CYREG_PRT1_DM0
.set STest_RRB__DM1, CYREG_PRT1_DM1
.set STest_RRB__DM2, CYREG_PRT1_DM2
.set STest_RRB__DR, CYREG_PRT1_DR
.set STest_RRB__INP_DIS, CYREG_PRT1_INP_DIS
.set STest_RRB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set STest_RRB__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set STest_RRB__LCD_EN, CYREG_PRT1_LCD_EN
.set STest_RRB__MASK, 0x04
.set STest_RRB__PORT, 1
.set STest_RRB__PRT, CYREG_PRT1_PRT
.set STest_RRB__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set STest_RRB__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set STest_RRB__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set STest_RRB__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set STest_RRB__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set STest_RRB__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set STest_RRB__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set STest_RRB__PS, CYREG_PRT1_PS
.set STest_RRB__SHIFT, 2
.set STest_RRB__SLW, CYREG_PRT1_SLW

/* STest_mic */
.set STest_mic__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set STest_mic__0__MASK, 0x20
.set STest_mic__0__PC, CYREG_PRT1_PC5
.set STest_mic__0__PORT, 1
.set STest_mic__0__SHIFT, 5
.set STest_mic__AG, CYREG_PRT1_AG
.set STest_mic__AMUX, CYREG_PRT1_AMUX
.set STest_mic__BIE, CYREG_PRT1_BIE
.set STest_mic__BIT_MASK, CYREG_PRT1_BIT_MASK
.set STest_mic__BYP, CYREG_PRT1_BYP
.set STest_mic__CTL, CYREG_PRT1_CTL
.set STest_mic__DM0, CYREG_PRT1_DM0
.set STest_mic__DM1, CYREG_PRT1_DM1
.set STest_mic__DM2, CYREG_PRT1_DM2
.set STest_mic__DR, CYREG_PRT1_DR
.set STest_mic__INP_DIS, CYREG_PRT1_INP_DIS
.set STest_mic__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set STest_mic__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set STest_mic__LCD_EN, CYREG_PRT1_LCD_EN
.set STest_mic__MASK, 0x20
.set STest_mic__PORT, 1
.set STest_mic__PRT, CYREG_PRT1_PRT
.set STest_mic__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set STest_mic__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set STest_mic__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set STest_mic__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set STest_mic__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set STest_mic__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set STest_mic__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set STest_mic__PS, CYREG_PRT1_PS
.set STest_mic__SHIFT, 5
.set STest_mic__SLW, CYREG_PRT1_SLW

/* Timer_DAC */
.set Timer_DAC_TimerHW__CAP0, CYREG_TMR3_CAP0
.set Timer_DAC_TimerHW__CAP1, CYREG_TMR3_CAP1
.set Timer_DAC_TimerHW__CFG0, CYREG_TMR3_CFG0
.set Timer_DAC_TimerHW__CFG1, CYREG_TMR3_CFG1
.set Timer_DAC_TimerHW__CFG2, CYREG_TMR3_CFG2
.set Timer_DAC_TimerHW__CNT_CMP0, CYREG_TMR3_CNT_CMP0
.set Timer_DAC_TimerHW__CNT_CMP1, CYREG_TMR3_CNT_CMP1
.set Timer_DAC_TimerHW__PER0, CYREG_TMR3_PER0
.set Timer_DAC_TimerHW__PER1, CYREG_TMR3_PER1
.set Timer_DAC_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_DAC_TimerHW__PM_ACT_MSK, 0x08
.set Timer_DAC_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_DAC_TimerHW__PM_STBY_MSK, 0x08
.set Timer_DAC_TimerHW__RT0, CYREG_TMR3_RT0
.set Timer_DAC_TimerHW__RT1, CYREG_TMR3_RT1
.set Timer_DAC_TimerHW__SR0, CYREG_TMR3_SR0

/* Timer_10ms */
.set Timer_10ms_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Timer_10ms_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Timer_10ms_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Timer_10ms_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Timer_10ms_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Timer_10ms_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Timer_10ms_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Timer_10ms_TimerHW__PER0, CYREG_TMR0_PER0
.set Timer_10ms_TimerHW__PER1, CYREG_TMR0_PER1
.set Timer_10ms_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_10ms_TimerHW__PM_ACT_MSK, 0x01
.set Timer_10ms_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_10ms_TimerHW__PM_STBY_MSK, 0x01
.set Timer_10ms_TimerHW__RT0, CYREG_TMR0_RT0
.set Timer_10ms_TimerHW__RT1, CYREG_TMR0_RT1
.set Timer_10ms_TimerHW__SR0, CYREG_TMR0_SR0

/* Timer_20ms */
.set Timer_20ms_TimerHW__CAP0, CYREG_TMR1_CAP0
.set Timer_20ms_TimerHW__CAP1, CYREG_TMR1_CAP1
.set Timer_20ms_TimerHW__CFG0, CYREG_TMR1_CFG0
.set Timer_20ms_TimerHW__CFG1, CYREG_TMR1_CFG1
.set Timer_20ms_TimerHW__CFG2, CYREG_TMR1_CFG2
.set Timer_20ms_TimerHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set Timer_20ms_TimerHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set Timer_20ms_TimerHW__PER0, CYREG_TMR1_PER0
.set Timer_20ms_TimerHW__PER1, CYREG_TMR1_PER1
.set Timer_20ms_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_20ms_TimerHW__PM_ACT_MSK, 0x02
.set Timer_20ms_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_20ms_TimerHW__PM_STBY_MSK, 0x02
.set Timer_20ms_TimerHW__RT0, CYREG_TMR1_RT0
.set Timer_20ms_TimerHW__RT1, CYREG_TMR1_RT1
.set Timer_20ms_TimerHW__SR0, CYREG_TMR1_SR0

/* Timer_50ms */
.set Timer_50ms_TimerHW__CAP0, CYREG_TMR2_CAP0
.set Timer_50ms_TimerHW__CAP1, CYREG_TMR2_CAP1
.set Timer_50ms_TimerHW__CFG0, CYREG_TMR2_CFG0
.set Timer_50ms_TimerHW__CFG1, CYREG_TMR2_CFG1
.set Timer_50ms_TimerHW__CFG2, CYREG_TMR2_CFG2
.set Timer_50ms_TimerHW__CNT_CMP0, CYREG_TMR2_CNT_CMP0
.set Timer_50ms_TimerHW__CNT_CMP1, CYREG_TMR2_CNT_CMP1
.set Timer_50ms_TimerHW__PER0, CYREG_TMR2_PER0
.set Timer_50ms_TimerHW__PER1, CYREG_TMR2_PER1
.set Timer_50ms_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_50ms_TimerHW__PM_ACT_MSK, 0x04
.set Timer_50ms_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_50ms_TimerHW__PM_STBY_MSK, 0x04
.set Timer_50ms_TimerHW__RT0, CYREG_TMR2_RT0
.set Timer_50ms_TimerHW__RT1, CYREG_TMR2_RT1
.set Timer_50ms_TimerHW__SR0, CYREG_TMR2_SR0

/* QUAD_DATA_1 */
.set QUAD_DATA_1__0__INTTYPE, CYREG_PICU5_INTTYPE7
.set QUAD_DATA_1__0__MASK, 0x80
.set QUAD_DATA_1__0__PC, CYREG_PRT5_PC7
.set QUAD_DATA_1__0__PORT, 5
.set QUAD_DATA_1__0__SHIFT, 7
.set QUAD_DATA_1__AG, CYREG_PRT5_AG
.set QUAD_DATA_1__AMUX, CYREG_PRT5_AMUX
.set QUAD_DATA_1__BIE, CYREG_PRT5_BIE
.set QUAD_DATA_1__BIT_MASK, CYREG_PRT5_BIT_MASK
.set QUAD_DATA_1__BYP, CYREG_PRT5_BYP
.set QUAD_DATA_1__CTL, CYREG_PRT5_CTL
.set QUAD_DATA_1__DM0, CYREG_PRT5_DM0
.set QUAD_DATA_1__DM1, CYREG_PRT5_DM1
.set QUAD_DATA_1__DM2, CYREG_PRT5_DM2
.set QUAD_DATA_1__DR, CYREG_PRT5_DR
.set QUAD_DATA_1__INP_DIS, CYREG_PRT5_INP_DIS
.set QUAD_DATA_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set QUAD_DATA_1__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set QUAD_DATA_1__LCD_EN, CYREG_PRT5_LCD_EN
.set QUAD_DATA_1__MASK, 0x80
.set QUAD_DATA_1__PORT, 5
.set QUAD_DATA_1__PRT, CYREG_PRT5_PRT
.set QUAD_DATA_1__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set QUAD_DATA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set QUAD_DATA_1__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set QUAD_DATA_1__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set QUAD_DATA_1__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set QUAD_DATA_1__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set QUAD_DATA_1__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set QUAD_DATA_1__PS, CYREG_PRT5_PS
.set QUAD_DATA_1__SHIFT, 7
.set QUAD_DATA_1__SLW, CYREG_PRT5_SLW

/* QUAD_DATA_2 */
.set QUAD_DATA_2__0__INTTYPE, CYREG_PICU5_INTTYPE6
.set QUAD_DATA_2__0__MASK, 0x40
.set QUAD_DATA_2__0__PC, CYREG_PRT5_PC6
.set QUAD_DATA_2__0__PORT, 5
.set QUAD_DATA_2__0__SHIFT, 6
.set QUAD_DATA_2__AG, CYREG_PRT5_AG
.set QUAD_DATA_2__AMUX, CYREG_PRT5_AMUX
.set QUAD_DATA_2__BIE, CYREG_PRT5_BIE
.set QUAD_DATA_2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set QUAD_DATA_2__BYP, CYREG_PRT5_BYP
.set QUAD_DATA_2__CTL, CYREG_PRT5_CTL
.set QUAD_DATA_2__DM0, CYREG_PRT5_DM0
.set QUAD_DATA_2__DM1, CYREG_PRT5_DM1
.set QUAD_DATA_2__DM2, CYREG_PRT5_DM2
.set QUAD_DATA_2__DR, CYREG_PRT5_DR
.set QUAD_DATA_2__INP_DIS, CYREG_PRT5_INP_DIS
.set QUAD_DATA_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set QUAD_DATA_2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set QUAD_DATA_2__LCD_EN, CYREG_PRT5_LCD_EN
.set QUAD_DATA_2__MASK, 0x40
.set QUAD_DATA_2__PORT, 5
.set QUAD_DATA_2__PRT, CYREG_PRT5_PRT
.set QUAD_DATA_2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set QUAD_DATA_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set QUAD_DATA_2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set QUAD_DATA_2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set QUAD_DATA_2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set QUAD_DATA_2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set QUAD_DATA_2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set QUAD_DATA_2__PS, CYREG_PRT5_PS
.set QUAD_DATA_2__SHIFT, 6
.set QUAD_DATA_2__SLW, CYREG_PRT5_SLW

/* QUAD_DATA_3 */
.set QUAD_DATA_3__0__INTTYPE, CYREG_PICU5_INTTYPE5
.set QUAD_DATA_3__0__MASK, 0x20
.set QUAD_DATA_3__0__PC, CYREG_PRT5_PC5
.set QUAD_DATA_3__0__PORT, 5
.set QUAD_DATA_3__0__SHIFT, 5
.set QUAD_DATA_3__AG, CYREG_PRT5_AG
.set QUAD_DATA_3__AMUX, CYREG_PRT5_AMUX
.set QUAD_DATA_3__BIE, CYREG_PRT5_BIE
.set QUAD_DATA_3__BIT_MASK, CYREG_PRT5_BIT_MASK
.set QUAD_DATA_3__BYP, CYREG_PRT5_BYP
.set QUAD_DATA_3__CTL, CYREG_PRT5_CTL
.set QUAD_DATA_3__DM0, CYREG_PRT5_DM0
.set QUAD_DATA_3__DM1, CYREG_PRT5_DM1
.set QUAD_DATA_3__DM2, CYREG_PRT5_DM2
.set QUAD_DATA_3__DR, CYREG_PRT5_DR
.set QUAD_DATA_3__INP_DIS, CYREG_PRT5_INP_DIS
.set QUAD_DATA_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set QUAD_DATA_3__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set QUAD_DATA_3__LCD_EN, CYREG_PRT5_LCD_EN
.set QUAD_DATA_3__MASK, 0x20
.set QUAD_DATA_3__PORT, 5
.set QUAD_DATA_3__PRT, CYREG_PRT5_PRT
.set QUAD_DATA_3__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set QUAD_DATA_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set QUAD_DATA_3__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set QUAD_DATA_3__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set QUAD_DATA_3__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set QUAD_DATA_3__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set QUAD_DATA_3__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set QUAD_DATA_3__PS, CYREG_PRT5_PS
.set QUAD_DATA_3__SHIFT, 5
.set QUAD_DATA_3__SLW, CYREG_PRT5_SLW

/* QUAD_DATA_4 */
.set QUAD_DATA_4__0__INTTYPE, CYREG_PICU5_INTTYPE4
.set QUAD_DATA_4__0__MASK, 0x10
.set QUAD_DATA_4__0__PC, CYREG_PRT5_PC4
.set QUAD_DATA_4__0__PORT, 5
.set QUAD_DATA_4__0__SHIFT, 4
.set QUAD_DATA_4__AG, CYREG_PRT5_AG
.set QUAD_DATA_4__AMUX, CYREG_PRT5_AMUX
.set QUAD_DATA_4__BIE, CYREG_PRT5_BIE
.set QUAD_DATA_4__BIT_MASK, CYREG_PRT5_BIT_MASK
.set QUAD_DATA_4__BYP, CYREG_PRT5_BYP
.set QUAD_DATA_4__CTL, CYREG_PRT5_CTL
.set QUAD_DATA_4__DM0, CYREG_PRT5_DM0
.set QUAD_DATA_4__DM1, CYREG_PRT5_DM1
.set QUAD_DATA_4__DM2, CYREG_PRT5_DM2
.set QUAD_DATA_4__DR, CYREG_PRT5_DR
.set QUAD_DATA_4__INP_DIS, CYREG_PRT5_INP_DIS
.set QUAD_DATA_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set QUAD_DATA_4__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set QUAD_DATA_4__LCD_EN, CYREG_PRT5_LCD_EN
.set QUAD_DATA_4__MASK, 0x10
.set QUAD_DATA_4__PORT, 5
.set QUAD_DATA_4__PRT, CYREG_PRT5_PRT
.set QUAD_DATA_4__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set QUAD_DATA_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set QUAD_DATA_4__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set QUAD_DATA_4__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set QUAD_DATA_4__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set QUAD_DATA_4__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set QUAD_DATA_4__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set QUAD_DATA_4__PS, CYREG_PRT5_PS
.set QUAD_DATA_4__SHIFT, 4
.set QUAD_DATA_4__SLW, CYREG_PRT5_SLW

/* QUAD_DATA_5 */
.set QUAD_DATA_5__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set QUAD_DATA_5__0__MASK, 0x80
.set QUAD_DATA_5__0__PC, CYREG_PRT12_PC7
.set QUAD_DATA_5__0__PORT, 12
.set QUAD_DATA_5__0__SHIFT, 7
.set QUAD_DATA_5__AG, CYREG_PRT12_AG
.set QUAD_DATA_5__BIE, CYREG_PRT12_BIE
.set QUAD_DATA_5__BIT_MASK, CYREG_PRT12_BIT_MASK
.set QUAD_DATA_5__BYP, CYREG_PRT12_BYP
.set QUAD_DATA_5__DM0, CYREG_PRT12_DM0
.set QUAD_DATA_5__DM1, CYREG_PRT12_DM1
.set QUAD_DATA_5__DM2, CYREG_PRT12_DM2
.set QUAD_DATA_5__DR, CYREG_PRT12_DR
.set QUAD_DATA_5__INP_DIS, CYREG_PRT12_INP_DIS
.set QUAD_DATA_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set QUAD_DATA_5__MASK, 0x80
.set QUAD_DATA_5__PORT, 12
.set QUAD_DATA_5__PRT, CYREG_PRT12_PRT
.set QUAD_DATA_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set QUAD_DATA_5__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set QUAD_DATA_5__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set QUAD_DATA_5__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set QUAD_DATA_5__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set QUAD_DATA_5__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set QUAD_DATA_5__PS, CYREG_PRT12_PS
.set QUAD_DATA_5__SHIFT, 7
.set QUAD_DATA_5__SIO_CFG, CYREG_PRT12_SIO_CFG
.set QUAD_DATA_5__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set QUAD_DATA_5__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set QUAD_DATA_5__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set QUAD_DATA_5__SLW, CYREG_PRT12_SLW

/* QUAD_DATA_6 */
.set QUAD_DATA_6__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set QUAD_DATA_6__0__MASK, 0x40
.set QUAD_DATA_6__0__PC, CYREG_PRT12_PC6
.set QUAD_DATA_6__0__PORT, 12
.set QUAD_DATA_6__0__SHIFT, 6
.set QUAD_DATA_6__AG, CYREG_PRT12_AG
.set QUAD_DATA_6__BIE, CYREG_PRT12_BIE
.set QUAD_DATA_6__BIT_MASK, CYREG_PRT12_BIT_MASK
.set QUAD_DATA_6__BYP, CYREG_PRT12_BYP
.set QUAD_DATA_6__DM0, CYREG_PRT12_DM0
.set QUAD_DATA_6__DM1, CYREG_PRT12_DM1
.set QUAD_DATA_6__DM2, CYREG_PRT12_DM2
.set QUAD_DATA_6__DR, CYREG_PRT12_DR
.set QUAD_DATA_6__INP_DIS, CYREG_PRT12_INP_DIS
.set QUAD_DATA_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set QUAD_DATA_6__MASK, 0x40
.set QUAD_DATA_6__PORT, 12
.set QUAD_DATA_6__PRT, CYREG_PRT12_PRT
.set QUAD_DATA_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set QUAD_DATA_6__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set QUAD_DATA_6__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set QUAD_DATA_6__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set QUAD_DATA_6__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set QUAD_DATA_6__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set QUAD_DATA_6__PS, CYREG_PRT12_PS
.set QUAD_DATA_6__SHIFT, 6
.set QUAD_DATA_6__SIO_CFG, CYREG_PRT12_SIO_CFG
.set QUAD_DATA_6__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set QUAD_DATA_6__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set QUAD_DATA_6__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set QUAD_DATA_6__SLW, CYREG_PRT12_SLW

/* QUAD_DATA_7 */
.set QUAD_DATA_7__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set QUAD_DATA_7__0__MASK, 0x80
.set QUAD_DATA_7__0__PC, CYREG_PRT1_PC7
.set QUAD_DATA_7__0__PORT, 1
.set QUAD_DATA_7__0__SHIFT, 7
.set QUAD_DATA_7__AG, CYREG_PRT1_AG
.set QUAD_DATA_7__AMUX, CYREG_PRT1_AMUX
.set QUAD_DATA_7__BIE, CYREG_PRT1_BIE
.set QUAD_DATA_7__BIT_MASK, CYREG_PRT1_BIT_MASK
.set QUAD_DATA_7__BYP, CYREG_PRT1_BYP
.set QUAD_DATA_7__CTL, CYREG_PRT1_CTL
.set QUAD_DATA_7__DM0, CYREG_PRT1_DM0
.set QUAD_DATA_7__DM1, CYREG_PRT1_DM1
.set QUAD_DATA_7__DM2, CYREG_PRT1_DM2
.set QUAD_DATA_7__DR, CYREG_PRT1_DR
.set QUAD_DATA_7__INP_DIS, CYREG_PRT1_INP_DIS
.set QUAD_DATA_7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set QUAD_DATA_7__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set QUAD_DATA_7__LCD_EN, CYREG_PRT1_LCD_EN
.set QUAD_DATA_7__MASK, 0x80
.set QUAD_DATA_7__PORT, 1
.set QUAD_DATA_7__PRT, CYREG_PRT1_PRT
.set QUAD_DATA_7__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set QUAD_DATA_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set QUAD_DATA_7__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set QUAD_DATA_7__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set QUAD_DATA_7__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set QUAD_DATA_7__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set QUAD_DATA_7__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set QUAD_DATA_7__PS, CYREG_PRT1_PS
.set QUAD_DATA_7__SHIFT, 7
.set QUAD_DATA_7__SLW, CYREG_PRT1_SLW

/* QUAD_DATA_8 */
.set QUAD_DATA_8__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set QUAD_DATA_8__0__MASK, 0x40
.set QUAD_DATA_8__0__PC, CYREG_PRT1_PC6
.set QUAD_DATA_8__0__PORT, 1
.set QUAD_DATA_8__0__SHIFT, 6
.set QUAD_DATA_8__AG, CYREG_PRT1_AG
.set QUAD_DATA_8__AMUX, CYREG_PRT1_AMUX
.set QUAD_DATA_8__BIE, CYREG_PRT1_BIE
.set QUAD_DATA_8__BIT_MASK, CYREG_PRT1_BIT_MASK
.set QUAD_DATA_8__BYP, CYREG_PRT1_BYP
.set QUAD_DATA_8__CTL, CYREG_PRT1_CTL
.set QUAD_DATA_8__DM0, CYREG_PRT1_DM0
.set QUAD_DATA_8__DM1, CYREG_PRT1_DM1
.set QUAD_DATA_8__DM2, CYREG_PRT1_DM2
.set QUAD_DATA_8__DR, CYREG_PRT1_DR
.set QUAD_DATA_8__INP_DIS, CYREG_PRT1_INP_DIS
.set QUAD_DATA_8__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set QUAD_DATA_8__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set QUAD_DATA_8__LCD_EN, CYREG_PRT1_LCD_EN
.set QUAD_DATA_8__MASK, 0x40
.set QUAD_DATA_8__PORT, 1
.set QUAD_DATA_8__PRT, CYREG_PRT1_PRT
.set QUAD_DATA_8__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set QUAD_DATA_8__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set QUAD_DATA_8__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set QUAD_DATA_8__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set QUAD_DATA_8__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set QUAD_DATA_8__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set QUAD_DATA_8__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set QUAD_DATA_8__PS, CYREG_PRT1_PS
.set QUAD_DATA_8__SHIFT, 6
.set QUAD_DATA_8__SLW, CYREG_PRT1_SLW

/* UART_115200 */
.set UART_115200_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_115200_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set UART_115200_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set UART_115200_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set UART_115200_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set UART_115200_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set UART_115200_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set UART_115200_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set UART_115200_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set UART_115200_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_115200_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB14_CTL
.set UART_115200_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set UART_115200_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB14_CTL
.set UART_115200_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set UART_115200_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_115200_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_115200_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB14_MSK
.set UART_115200_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_115200_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set UART_115200_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB14_MSK
.set UART_115200_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_115200_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_115200_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_115200_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB14_ST_CTL
.set UART_115200_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB14_ST_CTL
.set UART_115200_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB14_ST
.set UART_115200_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set UART_115200_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set UART_115200_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set UART_115200_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set UART_115200_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_115200_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set UART_115200_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set UART_115200_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set UART_115200_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB11_A0
.set UART_115200_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB11_A1
.set UART_115200_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set UART_115200_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB11_D0
.set UART_115200_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB11_D1
.set UART_115200_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_115200_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set UART_115200_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB11_F0
.set UART_115200_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB11_F1
.set UART_115200_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_115200_BUART_sRX_RxSts__3__POS, 3
.set UART_115200_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_115200_BUART_sRX_RxSts__4__POS, 4
.set UART_115200_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_115200_BUART_sRX_RxSts__5__POS, 5
.set UART_115200_BUART_sRX_RxSts__MASK, 0x38
.set UART_115200_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB11_MSK
.set UART_115200_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_115200_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB11_ST
.set UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB07_A0
.set UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB07_A1
.set UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB07_D0
.set UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB07_D1
.set UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB07_F0
.set UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB07_F1
.set UART_115200_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set UART_115200_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set UART_115200_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set UART_115200_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set UART_115200_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_115200_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set UART_115200_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set UART_115200_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set UART_115200_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB06_A0
.set UART_115200_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB06_A1
.set UART_115200_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set UART_115200_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB06_D0
.set UART_115200_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB06_D1
.set UART_115200_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_115200_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set UART_115200_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB06_F0
.set UART_115200_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB06_F1
.set UART_115200_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_115200_BUART_sTX_TxSts__0__POS, 0
.set UART_115200_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_115200_BUART_sTX_TxSts__1__POS, 1
.set UART_115200_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_115200_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set UART_115200_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_115200_BUART_sTX_TxSts__2__POS, 2
.set UART_115200_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_115200_BUART_sTX_TxSts__3__POS, 3
.set UART_115200_BUART_sTX_TxSts__MASK, 0x0F
.set UART_115200_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB06_MSK
.set UART_115200_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_115200_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB06_ST
.set UART_115200_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set UART_115200_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set UART_115200_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set UART_115200_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_115200_IntClock__INDEX, 0x03
.set UART_115200_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_115200_IntClock__PM_ACT_MSK, 0x08
.set UART_115200_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_115200_IntClock__PM_STBY_MSK, 0x08
.set UART_115200_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_115200_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_115200_TXInternalInterrupt__INTC_MASK, 0x01
.set UART_115200_TXInternalInterrupt__INTC_NUMBER, 0
.set UART_115200_TXInternalInterrupt__INTC_PRIOR_NUM, 4
.set UART_115200_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set UART_115200_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_115200_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_230400 */
.set UART_230400_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_230400_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set UART_230400_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set UART_230400_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set UART_230400_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set UART_230400_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set UART_230400_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set UART_230400_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set UART_230400_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set UART_230400_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_230400_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB08_CTL
.set UART_230400_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set UART_230400_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB08_CTL
.set UART_230400_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set UART_230400_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_230400_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_230400_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB08_MSK
.set UART_230400_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_230400_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set UART_230400_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB08_MSK
.set UART_230400_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_230400_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_230400_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_230400_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set UART_230400_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set UART_230400_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB08_ST
.set UART_230400_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set UART_230400_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set UART_230400_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set UART_230400_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set UART_230400_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set UART_230400_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set UART_230400_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set UART_230400_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set UART_230400_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB12_A0
.set UART_230400_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB12_A1
.set UART_230400_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set UART_230400_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB12_D0
.set UART_230400_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB12_D1
.set UART_230400_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set UART_230400_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set UART_230400_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB12_F0
.set UART_230400_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB12_F1
.set UART_230400_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set UART_230400_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set UART_230400_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_230400_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set UART_230400_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_230400_BUART_sRX_RxSts__3__POS, 3
.set UART_230400_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_230400_BUART_sRX_RxSts__4__POS, 4
.set UART_230400_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_230400_BUART_sRX_RxSts__5__POS, 5
.set UART_230400_BUART_sRX_RxSts__MASK, 0x38
.set UART_230400_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB11_MSK
.set UART_230400_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_230400_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB11_ST
.set UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB10_A0
.set UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB10_A1
.set UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB10_D0
.set UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB10_D1
.set UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB10_F0
.set UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB10_F1
.set UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_230400_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set UART_230400_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set UART_230400_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set UART_230400_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set UART_230400_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_230400_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set UART_230400_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set UART_230400_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set UART_230400_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB09_A0
.set UART_230400_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB09_A1
.set UART_230400_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set UART_230400_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB09_D0
.set UART_230400_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB09_D1
.set UART_230400_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_230400_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set UART_230400_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB09_F0
.set UART_230400_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB09_F1
.set UART_230400_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_230400_BUART_sTX_TxSts__0__POS, 0
.set UART_230400_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_230400_BUART_sTX_TxSts__1__POS, 1
.set UART_230400_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_230400_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set UART_230400_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_230400_BUART_sTX_TxSts__2__POS, 2
.set UART_230400_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_230400_BUART_sTX_TxSts__3__POS, 3
.set UART_230400_BUART_sTX_TxSts__MASK, 0x0F
.set UART_230400_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB10_MSK
.set UART_230400_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_230400_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_230400_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_230400_BUART_sTX_TxSts__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set UART_230400_BUART_sTX_TxSts__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set UART_230400_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB10_ST
.set UART_230400_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_230400_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_230400_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_230400_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_230400_IntClock__INDEX, 0x02
.set UART_230400_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_230400_IntClock__PM_ACT_MSK, 0x04
.set UART_230400_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_230400_IntClock__PM_STBY_MSK, 0x04
.set UART_230400_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_230400_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_230400_TXInternalInterrupt__INTC_MASK, 0x02
.set UART_230400_TXInternalInterrupt__INTC_NUMBER, 1
.set UART_230400_TXInternalInterrupt__INTC_PRIOR_NUM, 3
.set UART_230400_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set UART_230400_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_230400_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_460800 */
.set UART_460800_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_460800_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set UART_460800_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set UART_460800_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set UART_460800_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set UART_460800_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set UART_460800_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set UART_460800_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set UART_460800_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set UART_460800_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_460800_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB08_CTL
.set UART_460800_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set UART_460800_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB08_CTL
.set UART_460800_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set UART_460800_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_460800_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_460800_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB08_MSK
.set UART_460800_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_460800_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set UART_460800_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB08_MSK
.set UART_460800_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_460800_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_460800_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_460800_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB08_ST_CTL
.set UART_460800_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB08_ST_CTL
.set UART_460800_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB08_ST
.set UART_460800_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set UART_460800_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set UART_460800_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set UART_460800_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set UART_460800_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_460800_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set UART_460800_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set UART_460800_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set UART_460800_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB10_A0
.set UART_460800_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB10_A1
.set UART_460800_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set UART_460800_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB10_D0
.set UART_460800_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB10_D1
.set UART_460800_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_460800_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set UART_460800_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB10_F0
.set UART_460800_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB10_F1
.set UART_460800_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_460800_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_460800_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_460800_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set UART_460800_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_460800_BUART_sRX_RxSts__3__POS, 3
.set UART_460800_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_460800_BUART_sRX_RxSts__4__POS, 4
.set UART_460800_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_460800_BUART_sRX_RxSts__5__POS, 5
.set UART_460800_BUART_sRX_RxSts__MASK, 0x38
.set UART_460800_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB09_MSK
.set UART_460800_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_460800_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_460800_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_460800_BUART_sRX_RxSts__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set UART_460800_BUART_sRX_RxSts__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set UART_460800_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB09_ST
.set UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB08_A0
.set UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB08_A1
.set UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB08_D0
.set UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB08_D1
.set UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB08_F0
.set UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB08_F1
.set UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_460800_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set UART_460800_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set UART_460800_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set UART_460800_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set UART_460800_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_460800_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set UART_460800_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set UART_460800_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set UART_460800_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB09_A0
.set UART_460800_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB09_A1
.set UART_460800_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set UART_460800_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB09_D0
.set UART_460800_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB09_D1
.set UART_460800_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_460800_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set UART_460800_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB09_F0
.set UART_460800_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB09_F1
.set UART_460800_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_460800_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_460800_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_460800_BUART_sTX_TxSts__0__POS, 0
.set UART_460800_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_460800_BUART_sTX_TxSts__1__POS, 1
.set UART_460800_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_460800_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set UART_460800_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_460800_BUART_sTX_TxSts__2__POS, 2
.set UART_460800_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_460800_BUART_sTX_TxSts__3__POS, 3
.set UART_460800_BUART_sTX_TxSts__MASK, 0x0F
.set UART_460800_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB09_MSK
.set UART_460800_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_460800_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB09_ST
.set UART_460800_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_460800_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_460800_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_460800_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_460800_IntClock__INDEX, 0x01
.set UART_460800_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_460800_IntClock__PM_ACT_MSK, 0x02
.set UART_460800_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_460800_IntClock__PM_STBY_MSK, 0x02
.set UART_460800_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_460800_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_460800_TXInternalInterrupt__INTC_MASK, 0x04
.set UART_460800_TXInternalInterrupt__INTC_NUMBER, 2
.set UART_460800_TXInternalInterrupt__INTC_PRIOR_NUM, 3
.set UART_460800_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set UART_460800_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_460800_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* timer_clock */
.set timer_clock__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set timer_clock__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set timer_clock__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set timer_clock__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock__INDEX, 0x05
.set timer_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock__PM_ACT_MSK, 0x20
.set timer_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock__PM_STBY_MSK, 0x20
.set timer_clock_2__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set timer_clock_2__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set timer_clock_2__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set timer_clock_2__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock_2__INDEX, 0x04
.set timer_clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock_2__PM_ACT_MSK, 0x10
.set timer_clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock_2__PM_STBY_MSK, 0x10

/* DIAG_UART_TX */
.set DIAG_UART_TX__0__INTTYPE, CYREG_PICU4_INTTYPE7
.set DIAG_UART_TX__0__MASK, 0x80
.set DIAG_UART_TX__0__PC, CYREG_PRT4_PC7
.set DIAG_UART_TX__0__PORT, 4
.set DIAG_UART_TX__0__SHIFT, 7
.set DIAG_UART_TX__AG, CYREG_PRT4_AG
.set DIAG_UART_TX__AMUX, CYREG_PRT4_AMUX
.set DIAG_UART_TX__BIE, CYREG_PRT4_BIE
.set DIAG_UART_TX__BIT_MASK, CYREG_PRT4_BIT_MASK
.set DIAG_UART_TX__BYP, CYREG_PRT4_BYP
.set DIAG_UART_TX__CTL, CYREG_PRT4_CTL
.set DIAG_UART_TX__DM0, CYREG_PRT4_DM0
.set DIAG_UART_TX__DM1, CYREG_PRT4_DM1
.set DIAG_UART_TX__DM2, CYREG_PRT4_DM2
.set DIAG_UART_TX__DR, CYREG_PRT4_DR
.set DIAG_UART_TX__INP_DIS, CYREG_PRT4_INP_DIS
.set DIAG_UART_TX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set DIAG_UART_TX__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set DIAG_UART_TX__LCD_EN, CYREG_PRT4_LCD_EN
.set DIAG_UART_TX__MASK, 0x80
.set DIAG_UART_TX__PORT, 4
.set DIAG_UART_TX__PRT, CYREG_PRT4_PRT
.set DIAG_UART_TX__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set DIAG_UART_TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set DIAG_UART_TX__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set DIAG_UART_TX__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set DIAG_UART_TX__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set DIAG_UART_TX__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set DIAG_UART_TX__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set DIAG_UART_TX__PS, CYREG_PRT4_PS
.set DIAG_UART_TX__SHIFT, 7
.set DIAG_UART_TX__SLW, CYREG_PRT4_SLW

/* RTest_HSide1 */
.set RTest_HSide1__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set RTest_HSide1__0__MASK, 0x08
.set RTest_HSide1__0__PC, CYREG_PRT12_PC3
.set RTest_HSide1__0__PORT, 12
.set RTest_HSide1__0__SHIFT, 3
.set RTest_HSide1__AG, CYREG_PRT12_AG
.set RTest_HSide1__BIE, CYREG_PRT12_BIE
.set RTest_HSide1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set RTest_HSide1__BYP, CYREG_PRT12_BYP
.set RTest_HSide1__DM0, CYREG_PRT12_DM0
.set RTest_HSide1__DM1, CYREG_PRT12_DM1
.set RTest_HSide1__DM2, CYREG_PRT12_DM2
.set RTest_HSide1__DR, CYREG_PRT12_DR
.set RTest_HSide1__INP_DIS, CYREG_PRT12_INP_DIS
.set RTest_HSide1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set RTest_HSide1__MASK, 0x08
.set RTest_HSide1__PORT, 12
.set RTest_HSide1__PRT, CYREG_PRT12_PRT
.set RTest_HSide1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set RTest_HSide1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set RTest_HSide1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set RTest_HSide1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set RTest_HSide1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set RTest_HSide1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set RTest_HSide1__PS, CYREG_PRT12_PS
.set RTest_HSide1__SHIFT, 3
.set RTest_HSide1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set RTest_HSide1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set RTest_HSide1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set RTest_HSide1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set RTest_HSide1__SLW, CYREG_PRT12_SLW

/* RTest_HSide2 */
.set RTest_HSide2__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set RTest_HSide2__0__MASK, 0x04
.set RTest_HSide2__0__PC, CYREG_PRT12_PC2
.set RTest_HSide2__0__PORT, 12
.set RTest_HSide2__0__SHIFT, 2
.set RTest_HSide2__AG, CYREG_PRT12_AG
.set RTest_HSide2__BIE, CYREG_PRT12_BIE
.set RTest_HSide2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set RTest_HSide2__BYP, CYREG_PRT12_BYP
.set RTest_HSide2__DM0, CYREG_PRT12_DM0
.set RTest_HSide2__DM1, CYREG_PRT12_DM1
.set RTest_HSide2__DM2, CYREG_PRT12_DM2
.set RTest_HSide2__DR, CYREG_PRT12_DR
.set RTest_HSide2__INP_DIS, CYREG_PRT12_INP_DIS
.set RTest_HSide2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set RTest_HSide2__MASK, 0x04
.set RTest_HSide2__PORT, 12
.set RTest_HSide2__PRT, CYREG_PRT12_PRT
.set RTest_HSide2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set RTest_HSide2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set RTest_HSide2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set RTest_HSide2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set RTest_HSide2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set RTest_HSide2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set RTest_HSide2__PS, CYREG_PRT12_PS
.set RTest_HSide2__SHIFT, 2
.set RTest_HSide2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set RTest_HSide2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set RTest_HSide2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set RTest_HSide2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set RTest_HSide2__SLW, CYREG_PRT12_SLW

/* RTest_HSide3 */
.set RTest_HSide3__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set RTest_HSide3__0__MASK, 0x80
.set RTest_HSide3__0__PC, CYREG_PRT3_PC7
.set RTest_HSide3__0__PORT, 3
.set RTest_HSide3__0__SHIFT, 7
.set RTest_HSide3__AG, CYREG_PRT3_AG
.set RTest_HSide3__AMUX, CYREG_PRT3_AMUX
.set RTest_HSide3__BIE, CYREG_PRT3_BIE
.set RTest_HSide3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set RTest_HSide3__BYP, CYREG_PRT3_BYP
.set RTest_HSide3__CTL, CYREG_PRT3_CTL
.set RTest_HSide3__DM0, CYREG_PRT3_DM0
.set RTest_HSide3__DM1, CYREG_PRT3_DM1
.set RTest_HSide3__DM2, CYREG_PRT3_DM2
.set RTest_HSide3__DR, CYREG_PRT3_DR
.set RTest_HSide3__INP_DIS, CYREG_PRT3_INP_DIS
.set RTest_HSide3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set RTest_HSide3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set RTest_HSide3__LCD_EN, CYREG_PRT3_LCD_EN
.set RTest_HSide3__MASK, 0x80
.set RTest_HSide3__PORT, 3
.set RTest_HSide3__PRT, CYREG_PRT3_PRT
.set RTest_HSide3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set RTest_HSide3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set RTest_HSide3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set RTest_HSide3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set RTest_HSide3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set RTest_HSide3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set RTest_HSide3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set RTest_HSide3__PS, CYREG_PRT3_PS
.set RTest_HSide3__SHIFT, 7
.set RTest_HSide3__SLW, CYREG_PRT3_SLW

/* RTest_HSide4 */
.set RTest_HSide4__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set RTest_HSide4__0__MASK, 0x40
.set RTest_HSide4__0__PC, CYREG_PRT3_PC6
.set RTest_HSide4__0__PORT, 3
.set RTest_HSide4__0__SHIFT, 6
.set RTest_HSide4__AG, CYREG_PRT3_AG
.set RTest_HSide4__AMUX, CYREG_PRT3_AMUX
.set RTest_HSide4__BIE, CYREG_PRT3_BIE
.set RTest_HSide4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set RTest_HSide4__BYP, CYREG_PRT3_BYP
.set RTest_HSide4__CTL, CYREG_PRT3_CTL
.set RTest_HSide4__DM0, CYREG_PRT3_DM0
.set RTest_HSide4__DM1, CYREG_PRT3_DM1
.set RTest_HSide4__DM2, CYREG_PRT3_DM2
.set RTest_HSide4__DR, CYREG_PRT3_DR
.set RTest_HSide4__INP_DIS, CYREG_PRT3_INP_DIS
.set RTest_HSide4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set RTest_HSide4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set RTest_HSide4__LCD_EN, CYREG_PRT3_LCD_EN
.set RTest_HSide4__MASK, 0x40
.set RTest_HSide4__PORT, 3
.set RTest_HSide4__PRT, CYREG_PRT3_PRT
.set RTest_HSide4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set RTest_HSide4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set RTest_HSide4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set RTest_HSide4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set RTest_HSide4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set RTest_HSide4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set RTest_HSide4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set RTest_HSide4__PS, CYREG_PRT3_PS
.set RTest_HSide4__SHIFT, 6
.set RTest_HSide4__SLW, CYREG_PRT3_SLW

/* RTest_HSide5 */
.set RTest_HSide5__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set RTest_HSide5__0__MASK, 0x08
.set RTest_HSide5__0__PC, CYREG_IO_PC_PRT15_PC3
.set RTest_HSide5__0__PORT, 15
.set RTest_HSide5__0__SHIFT, 3
.set RTest_HSide5__AG, CYREG_PRT15_AG
.set RTest_HSide5__AMUX, CYREG_PRT15_AMUX
.set RTest_HSide5__BIE, CYREG_PRT15_BIE
.set RTest_HSide5__BIT_MASK, CYREG_PRT15_BIT_MASK
.set RTest_HSide5__BYP, CYREG_PRT15_BYP
.set RTest_HSide5__CTL, CYREG_PRT15_CTL
.set RTest_HSide5__DM0, CYREG_PRT15_DM0
.set RTest_HSide5__DM1, CYREG_PRT15_DM1
.set RTest_HSide5__DM2, CYREG_PRT15_DM2
.set RTest_HSide5__DR, CYREG_PRT15_DR
.set RTest_HSide5__INP_DIS, CYREG_PRT15_INP_DIS
.set RTest_HSide5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set RTest_HSide5__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set RTest_HSide5__LCD_EN, CYREG_PRT15_LCD_EN
.set RTest_HSide5__MASK, 0x08
.set RTest_HSide5__PORT, 15
.set RTest_HSide5__PRT, CYREG_PRT15_PRT
.set RTest_HSide5__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set RTest_HSide5__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set RTest_HSide5__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set RTest_HSide5__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set RTest_HSide5__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set RTest_HSide5__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set RTest_HSide5__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set RTest_HSide5__PS, CYREG_PRT15_PS
.set RTest_HSide5__SHIFT, 3
.set RTest_HSide5__SLW, CYREG_PRT15_SLW

/* RTest_HSide6 */
.set RTest_HSide6__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set RTest_HSide6__0__MASK, 0x04
.set RTest_HSide6__0__PC, CYREG_IO_PC_PRT15_PC2
.set RTest_HSide6__0__PORT, 15
.set RTest_HSide6__0__SHIFT, 2
.set RTest_HSide6__AG, CYREG_PRT15_AG
.set RTest_HSide6__AMUX, CYREG_PRT15_AMUX
.set RTest_HSide6__BIE, CYREG_PRT15_BIE
.set RTest_HSide6__BIT_MASK, CYREG_PRT15_BIT_MASK
.set RTest_HSide6__BYP, CYREG_PRT15_BYP
.set RTest_HSide6__CTL, CYREG_PRT15_CTL
.set RTest_HSide6__DM0, CYREG_PRT15_DM0
.set RTest_HSide6__DM1, CYREG_PRT15_DM1
.set RTest_HSide6__DM2, CYREG_PRT15_DM2
.set RTest_HSide6__DR, CYREG_PRT15_DR
.set RTest_HSide6__INP_DIS, CYREG_PRT15_INP_DIS
.set RTest_HSide6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set RTest_HSide6__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set RTest_HSide6__LCD_EN, CYREG_PRT15_LCD_EN
.set RTest_HSide6__MASK, 0x04
.set RTest_HSide6__PORT, 15
.set RTest_HSide6__PRT, CYREG_PRT15_PRT
.set RTest_HSide6__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set RTest_HSide6__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set RTest_HSide6__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set RTest_HSide6__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set RTest_HSide6__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set RTest_HSide6__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set RTest_HSide6__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set RTest_HSide6__PS, CYREG_PRT15_PS
.set RTest_HSide6__SHIFT, 2
.set RTest_HSide6__SLW, CYREG_PRT15_SLW

/* RTest_HSide7 */
.set RTest_HSide7__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set RTest_HSide7__0__MASK, 0x02
.set RTest_HSide7__0__PC, CYREG_PRT12_PC1
.set RTest_HSide7__0__PORT, 12
.set RTest_HSide7__0__SHIFT, 1
.set RTest_HSide7__AG, CYREG_PRT12_AG
.set RTest_HSide7__BIE, CYREG_PRT12_BIE
.set RTest_HSide7__BIT_MASK, CYREG_PRT12_BIT_MASK
.set RTest_HSide7__BYP, CYREG_PRT12_BYP
.set RTest_HSide7__DM0, CYREG_PRT12_DM0
.set RTest_HSide7__DM1, CYREG_PRT12_DM1
.set RTest_HSide7__DM2, CYREG_PRT12_DM2
.set RTest_HSide7__DR, CYREG_PRT12_DR
.set RTest_HSide7__INP_DIS, CYREG_PRT12_INP_DIS
.set RTest_HSide7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set RTest_HSide7__MASK, 0x02
.set RTest_HSide7__PORT, 12
.set RTest_HSide7__PRT, CYREG_PRT12_PRT
.set RTest_HSide7__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set RTest_HSide7__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set RTest_HSide7__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set RTest_HSide7__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set RTest_HSide7__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set RTest_HSide7__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set RTest_HSide7__PS, CYREG_PRT12_PS
.set RTest_HSide7__SHIFT, 1
.set RTest_HSide7__SIO_CFG, CYREG_PRT12_SIO_CFG
.set RTest_HSide7__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set RTest_HSide7__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set RTest_HSide7__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set RTest_HSide7__SLW, CYREG_PRT12_SLW

/* RTest_HSide8 */
.set RTest_HSide8__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set RTest_HSide8__0__MASK, 0x01
.set RTest_HSide8__0__PC, CYREG_PRT12_PC0
.set RTest_HSide8__0__PORT, 12
.set RTest_HSide8__0__SHIFT, 0
.set RTest_HSide8__AG, CYREG_PRT12_AG
.set RTest_HSide8__BIE, CYREG_PRT12_BIE
.set RTest_HSide8__BIT_MASK, CYREG_PRT12_BIT_MASK
.set RTest_HSide8__BYP, CYREG_PRT12_BYP
.set RTest_HSide8__DM0, CYREG_PRT12_DM0
.set RTest_HSide8__DM1, CYREG_PRT12_DM1
.set RTest_HSide8__DM2, CYREG_PRT12_DM2
.set RTest_HSide8__DR, CYREG_PRT12_DR
.set RTest_HSide8__INP_DIS, CYREG_PRT12_INP_DIS
.set RTest_HSide8__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set RTest_HSide8__MASK, 0x01
.set RTest_HSide8__PORT, 12
.set RTest_HSide8__PRT, CYREG_PRT12_PRT
.set RTest_HSide8__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set RTest_HSide8__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set RTest_HSide8__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set RTest_HSide8__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set RTest_HSide8__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set RTest_HSide8__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set RTest_HSide8__PS, CYREG_PRT12_PS
.set RTest_HSide8__SHIFT, 0
.set RTest_HSide8__SIO_CFG, CYREG_PRT12_SIO_CFG
.set RTest_HSide8__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set RTest_HSide8__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set RTest_HSide8__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set RTest_HSide8__SLW, CYREG_PRT12_SLW

/* PB_NextAction */
.set PB_NextAction__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set PB_NextAction__0__MASK, 0x08
.set PB_NextAction__0__PC, CYREG_PRT4_PC3
.set PB_NextAction__0__PORT, 4
.set PB_NextAction__0__SHIFT, 3
.set PB_NextAction__AG, CYREG_PRT4_AG
.set PB_NextAction__AMUX, CYREG_PRT4_AMUX
.set PB_NextAction__BIE, CYREG_PRT4_BIE
.set PB_NextAction__BIT_MASK, CYREG_PRT4_BIT_MASK
.set PB_NextAction__BYP, CYREG_PRT4_BYP
.set PB_NextAction__CTL, CYREG_PRT4_CTL
.set PB_NextAction__DM0, CYREG_PRT4_DM0
.set PB_NextAction__DM1, CYREG_PRT4_DM1
.set PB_NextAction__DM2, CYREG_PRT4_DM2
.set PB_NextAction__DR, CYREG_PRT4_DR
.set PB_NextAction__INP_DIS, CYREG_PRT4_INP_DIS
.set PB_NextAction__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set PB_NextAction__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set PB_NextAction__LCD_EN, CYREG_PRT4_LCD_EN
.set PB_NextAction__MASK, 0x08
.set PB_NextAction__PORT, 4
.set PB_NextAction__PRT, CYREG_PRT4_PRT
.set PB_NextAction__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set PB_NextAction__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set PB_NextAction__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set PB_NextAction__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set PB_NextAction__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set PB_NextAction__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set PB_NextAction__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set PB_NextAction__PS, CYREG_PRT4_PS
.set PB_NextAction__SHIFT, 3
.set PB_NextAction__SLW, CYREG_PRT4_SLW

/* RTest_DEMUX_A */
.set RTest_DEMUX_A__0__INTTYPE, CYREG_PICU5_INTTYPE3
.set RTest_DEMUX_A__0__MASK, 0x08
.set RTest_DEMUX_A__0__PC, CYREG_PRT5_PC3
.set RTest_DEMUX_A__0__PORT, 5
.set RTest_DEMUX_A__0__SHIFT, 3
.set RTest_DEMUX_A__AG, CYREG_PRT5_AG
.set RTest_DEMUX_A__AMUX, CYREG_PRT5_AMUX
.set RTest_DEMUX_A__BIE, CYREG_PRT5_BIE
.set RTest_DEMUX_A__BIT_MASK, CYREG_PRT5_BIT_MASK
.set RTest_DEMUX_A__BYP, CYREG_PRT5_BYP
.set RTest_DEMUX_A__CTL, CYREG_PRT5_CTL
.set RTest_DEMUX_A__DM0, CYREG_PRT5_DM0
.set RTest_DEMUX_A__DM1, CYREG_PRT5_DM1
.set RTest_DEMUX_A__DM2, CYREG_PRT5_DM2
.set RTest_DEMUX_A__DR, CYREG_PRT5_DR
.set RTest_DEMUX_A__INP_DIS, CYREG_PRT5_INP_DIS
.set RTest_DEMUX_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set RTest_DEMUX_A__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set RTest_DEMUX_A__LCD_EN, CYREG_PRT5_LCD_EN
.set RTest_DEMUX_A__MASK, 0x08
.set RTest_DEMUX_A__PORT, 5
.set RTest_DEMUX_A__PRT, CYREG_PRT5_PRT
.set RTest_DEMUX_A__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set RTest_DEMUX_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set RTest_DEMUX_A__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set RTest_DEMUX_A__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set RTest_DEMUX_A__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set RTest_DEMUX_A__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set RTest_DEMUX_A__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set RTest_DEMUX_A__PS, CYREG_PRT5_PS
.set RTest_DEMUX_A__SHIFT, 3
.set RTest_DEMUX_A__SLW, CYREG_PRT5_SLW

/* RTest_DEMUX_B */
.set RTest_DEMUX_B__0__INTTYPE, CYREG_PICU5_INTTYPE2
.set RTest_DEMUX_B__0__MASK, 0x04
.set RTest_DEMUX_B__0__PC, CYREG_PRT5_PC2
.set RTest_DEMUX_B__0__PORT, 5
.set RTest_DEMUX_B__0__SHIFT, 2
.set RTest_DEMUX_B__AG, CYREG_PRT5_AG
.set RTest_DEMUX_B__AMUX, CYREG_PRT5_AMUX
.set RTest_DEMUX_B__BIE, CYREG_PRT5_BIE
.set RTest_DEMUX_B__BIT_MASK, CYREG_PRT5_BIT_MASK
.set RTest_DEMUX_B__BYP, CYREG_PRT5_BYP
.set RTest_DEMUX_B__CTL, CYREG_PRT5_CTL
.set RTest_DEMUX_B__DM0, CYREG_PRT5_DM0
.set RTest_DEMUX_B__DM1, CYREG_PRT5_DM1
.set RTest_DEMUX_B__DM2, CYREG_PRT5_DM2
.set RTest_DEMUX_B__DR, CYREG_PRT5_DR
.set RTest_DEMUX_B__INP_DIS, CYREG_PRT5_INP_DIS
.set RTest_DEMUX_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set RTest_DEMUX_B__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set RTest_DEMUX_B__LCD_EN, CYREG_PRT5_LCD_EN
.set RTest_DEMUX_B__MASK, 0x04
.set RTest_DEMUX_B__PORT, 5
.set RTest_DEMUX_B__PRT, CYREG_PRT5_PRT
.set RTest_DEMUX_B__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set RTest_DEMUX_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set RTest_DEMUX_B__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set RTest_DEMUX_B__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set RTest_DEMUX_B__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set RTest_DEMUX_B__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set RTest_DEMUX_B__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set RTest_DEMUX_B__PS, CYREG_PRT5_PS
.set RTest_DEMUX_B__SHIFT, 2
.set RTest_DEMUX_B__SLW, CYREG_PRT5_SLW

/* RTest_DEMUX_C */
.set RTest_DEMUX_C__0__INTTYPE, CYREG_PICU5_INTTYPE1
.set RTest_DEMUX_C__0__MASK, 0x02
.set RTest_DEMUX_C__0__PC, CYREG_PRT5_PC1
.set RTest_DEMUX_C__0__PORT, 5
.set RTest_DEMUX_C__0__SHIFT, 1
.set RTest_DEMUX_C__AG, CYREG_PRT5_AG
.set RTest_DEMUX_C__AMUX, CYREG_PRT5_AMUX
.set RTest_DEMUX_C__BIE, CYREG_PRT5_BIE
.set RTest_DEMUX_C__BIT_MASK, CYREG_PRT5_BIT_MASK
.set RTest_DEMUX_C__BYP, CYREG_PRT5_BYP
.set RTest_DEMUX_C__CTL, CYREG_PRT5_CTL
.set RTest_DEMUX_C__DM0, CYREG_PRT5_DM0
.set RTest_DEMUX_C__DM1, CYREG_PRT5_DM1
.set RTest_DEMUX_C__DM2, CYREG_PRT5_DM2
.set RTest_DEMUX_C__DR, CYREG_PRT5_DR
.set RTest_DEMUX_C__INP_DIS, CYREG_PRT5_INP_DIS
.set RTest_DEMUX_C__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set RTest_DEMUX_C__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set RTest_DEMUX_C__LCD_EN, CYREG_PRT5_LCD_EN
.set RTest_DEMUX_C__MASK, 0x02
.set RTest_DEMUX_C__PORT, 5
.set RTest_DEMUX_C__PRT, CYREG_PRT5_PRT
.set RTest_DEMUX_C__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set RTest_DEMUX_C__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set RTest_DEMUX_C__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set RTest_DEMUX_C__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set RTest_DEMUX_C__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set RTest_DEMUX_C__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set RTest_DEMUX_C__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set RTest_DEMUX_C__PS, CYREG_PRT5_PS
.set RTest_DEMUX_C__SHIFT, 1
.set RTest_DEMUX_C__SLW, CYREG_PRT5_SLW

/* RTest_SIREN_EN */
.set RTest_SIREN_EN__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set RTest_SIREN_EN__0__MASK, 0x01
.set RTest_SIREN_EN__0__PC, CYREG_PRT0_PC0
.set RTest_SIREN_EN__0__PORT, 0
.set RTest_SIREN_EN__0__SHIFT, 0
.set RTest_SIREN_EN__AG, CYREG_PRT0_AG
.set RTest_SIREN_EN__AMUX, CYREG_PRT0_AMUX
.set RTest_SIREN_EN__BIE, CYREG_PRT0_BIE
.set RTest_SIREN_EN__BIT_MASK, CYREG_PRT0_BIT_MASK
.set RTest_SIREN_EN__BYP, CYREG_PRT0_BYP
.set RTest_SIREN_EN__CTL, CYREG_PRT0_CTL
.set RTest_SIREN_EN__DM0, CYREG_PRT0_DM0
.set RTest_SIREN_EN__DM1, CYREG_PRT0_DM1
.set RTest_SIREN_EN__DM2, CYREG_PRT0_DM2
.set RTest_SIREN_EN__DR, CYREG_PRT0_DR
.set RTest_SIREN_EN__INP_DIS, CYREG_PRT0_INP_DIS
.set RTest_SIREN_EN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set RTest_SIREN_EN__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set RTest_SIREN_EN__LCD_EN, CYREG_PRT0_LCD_EN
.set RTest_SIREN_EN__MASK, 0x01
.set RTest_SIREN_EN__PORT, 0
.set RTest_SIREN_EN__PRT, CYREG_PRT0_PRT
.set RTest_SIREN_EN__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set RTest_SIREN_EN__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set RTest_SIREN_EN__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set RTest_SIREN_EN__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set RTest_SIREN_EN__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set RTest_SIREN_EN__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set RTest_SIREN_EN__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set RTest_SIREN_EN__PS, CYREG_PRT0_PS
.set RTest_SIREN_EN__SHIFT, 0
.set RTest_SIREN_EN__SLW, CYREG_PRT0_SLW

/* STest_SIREN_EN */
.set STest_SIREN_EN__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set STest_SIREN_EN__0__MASK, 0x02
.set STest_SIREN_EN__0__PC, CYREG_PRT0_PC1
.set STest_SIREN_EN__0__PORT, 0
.set STest_SIREN_EN__0__SHIFT, 1
.set STest_SIREN_EN__AG, CYREG_PRT0_AG
.set STest_SIREN_EN__AMUX, CYREG_PRT0_AMUX
.set STest_SIREN_EN__BIE, CYREG_PRT0_BIE
.set STest_SIREN_EN__BIT_MASK, CYREG_PRT0_BIT_MASK
.set STest_SIREN_EN__BYP, CYREG_PRT0_BYP
.set STest_SIREN_EN__CTL, CYREG_PRT0_CTL
.set STest_SIREN_EN__DM0, CYREG_PRT0_DM0
.set STest_SIREN_EN__DM1, CYREG_PRT0_DM1
.set STest_SIREN_EN__DM2, CYREG_PRT0_DM2
.set STest_SIREN_EN__DR, CYREG_PRT0_DR
.set STest_SIREN_EN__INP_DIS, CYREG_PRT0_INP_DIS
.set STest_SIREN_EN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set STest_SIREN_EN__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set STest_SIREN_EN__LCD_EN, CYREG_PRT0_LCD_EN
.set STest_SIREN_EN__MASK, 0x02
.set STest_SIREN_EN__PORT, 0
.set STest_SIREN_EN__PRT, CYREG_PRT0_PRT
.set STest_SIREN_EN__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set STest_SIREN_EN__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set STest_SIREN_EN__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set STest_SIREN_EN__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set STest_SIREN_EN__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set STest_SIREN_EN__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set STest_SIREN_EN__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set STest_SIREN_EN__PS, CYREG_PRT0_PS
.set STest_SIREN_EN__SHIFT, 1
.set STest_SIREN_EN__SLW, CYREG_PRT0_SLW

/* isr_Timer_10ms */
.set isr_Timer_10ms__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Timer_10ms__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Timer_10ms__INTC_MASK, 0x08
.set isr_Timer_10ms__INTC_NUMBER, 3
.set isr_Timer_10ms__INTC_PRIOR_NUM, 4
.set isr_Timer_10ms__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_Timer_10ms__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Timer_10ms__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_Timer_20ms */
.set isr_Timer_20ms__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Timer_20ms__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Timer_20ms__INTC_MASK, 0x10
.set isr_Timer_20ms__INTC_NUMBER, 4
.set isr_Timer_20ms__INTC_PRIOR_NUM, 5
.set isr_Timer_20ms__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_Timer_20ms__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Timer_20ms__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_Timer_50ms */
.set isr_Timer_50ms__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Timer_50ms__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Timer_50ms__INTC_MASK, 0x20
.set isr_Timer_50ms__INTC_NUMBER, 5
.set isr_Timer_50ms__INTC_PRIOR_NUM, 7
.set isr_Timer_50ms__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set isr_Timer_50ms__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Timer_50ms__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* CTest_USB_5V_EN */
.set CTest_USB_5V_EN__0__INTTYPE, CYREG_PICU6_INTTYPE3
.set CTest_USB_5V_EN__0__MASK, 0x08
.set CTest_USB_5V_EN__0__PC, CYREG_PRT6_PC3
.set CTest_USB_5V_EN__0__PORT, 6
.set CTest_USB_5V_EN__0__SHIFT, 3
.set CTest_USB_5V_EN__AG, CYREG_PRT6_AG
.set CTest_USB_5V_EN__AMUX, CYREG_PRT6_AMUX
.set CTest_USB_5V_EN__BIE, CYREG_PRT6_BIE
.set CTest_USB_5V_EN__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CTest_USB_5V_EN__BYP, CYREG_PRT6_BYP
.set CTest_USB_5V_EN__CTL, CYREG_PRT6_CTL
.set CTest_USB_5V_EN__DM0, CYREG_PRT6_DM0
.set CTest_USB_5V_EN__DM1, CYREG_PRT6_DM1
.set CTest_USB_5V_EN__DM2, CYREG_PRT6_DM2
.set CTest_USB_5V_EN__DR, CYREG_PRT6_DR
.set CTest_USB_5V_EN__INP_DIS, CYREG_PRT6_INP_DIS
.set CTest_USB_5V_EN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set CTest_USB_5V_EN__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CTest_USB_5V_EN__LCD_EN, CYREG_PRT6_LCD_EN
.set CTest_USB_5V_EN__MASK, 0x08
.set CTest_USB_5V_EN__PORT, 6
.set CTest_USB_5V_EN__PRT, CYREG_PRT6_PRT
.set CTest_USB_5V_EN__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CTest_USB_5V_EN__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CTest_USB_5V_EN__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CTest_USB_5V_EN__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CTest_USB_5V_EN__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CTest_USB_5V_EN__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CTest_USB_5V_EN__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CTest_USB_5V_EN__PS, CYREG_PRT6_PS
.set CTest_USB_5V_EN__SHIFT, 3
.set CTest_USB_5V_EN__SLW, CYREG_PRT6_SLW

/* MUX_CTRL_115200 */
.set MUX_CTRL_115200_Sync_ctrl_reg__0__MASK, 0x01
.set MUX_CTRL_115200_Sync_ctrl_reg__0__POS, 0
.set MUX_CTRL_115200_Sync_ctrl_reg__1__MASK, 0x02
.set MUX_CTRL_115200_Sync_ctrl_reg__1__POS, 1
.set MUX_CTRL_115200_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set MUX_CTRL_115200_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set MUX_CTRL_115200_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set MUX_CTRL_115200_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set MUX_CTRL_115200_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set MUX_CTRL_115200_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set MUX_CTRL_115200_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set MUX_CTRL_115200_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set MUX_CTRL_115200_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set MUX_CTRL_115200_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set MUX_CTRL_115200_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set MUX_CTRL_115200_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set MUX_CTRL_115200_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB13_CTL
.set MUX_CTRL_115200_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set MUX_CTRL_115200_Sync_ctrl_reg__MASK, 0x03
.set MUX_CTRL_115200_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set MUX_CTRL_115200_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set MUX_CTRL_115200_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB13_MSK

/* MUX_CTRL_230400 */
.set MUX_CTRL_230400_Sync_ctrl_reg__0__MASK, 0x01
.set MUX_CTRL_230400_Sync_ctrl_reg__0__POS, 0
.set MUX_CTRL_230400_Sync_ctrl_reg__1__MASK, 0x02
.set MUX_CTRL_230400_Sync_ctrl_reg__1__POS, 1
.set MUX_CTRL_230400_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set MUX_CTRL_230400_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set MUX_CTRL_230400_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set MUX_CTRL_230400_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set MUX_CTRL_230400_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set MUX_CTRL_230400_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set MUX_CTRL_230400_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set MUX_CTRL_230400_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set MUX_CTRL_230400_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set MUX_CTRL_230400_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set MUX_CTRL_230400_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set MUX_CTRL_230400_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set MUX_CTRL_230400_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB12_CTL
.set MUX_CTRL_230400_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set MUX_CTRL_230400_Sync_ctrl_reg__MASK, 0x03
.set MUX_CTRL_230400_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set MUX_CTRL_230400_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set MUX_CTRL_230400_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB12_MSK

/* MUX_CTRL_460800 */
.set MUX_CTRL_460800_Sync_ctrl_reg__0__MASK, 0x01
.set MUX_CTRL_460800_Sync_ctrl_reg__0__POS, 0
.set MUX_CTRL_460800_Sync_ctrl_reg__1__MASK, 0x02
.set MUX_CTRL_460800_Sync_ctrl_reg__1__POS, 1
.set MUX_CTRL_460800_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set MUX_CTRL_460800_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set MUX_CTRL_460800_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set MUX_CTRL_460800_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set MUX_CTRL_460800_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set MUX_CTRL_460800_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set MUX_CTRL_460800_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set MUX_CTRL_460800_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set MUX_CTRL_460800_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set MUX_CTRL_460800_Sync_ctrl_reg__2__MASK, 0x04
.set MUX_CTRL_460800_Sync_ctrl_reg__2__POS, 2
.set MUX_CTRL_460800_Sync_ctrl_reg__3__MASK, 0x08
.set MUX_CTRL_460800_Sync_ctrl_reg__3__POS, 3
.set MUX_CTRL_460800_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set MUX_CTRL_460800_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB10_CTL
.set MUX_CTRL_460800_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set MUX_CTRL_460800_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB10_CTL
.set MUX_CTRL_460800_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set MUX_CTRL_460800_Sync_ctrl_reg__MASK, 0x0F
.set MUX_CTRL_460800_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set MUX_CTRL_460800_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set MUX_CTRL_460800_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB10_MSK

/* RTest_DEMUX_COM */
.set RTest_DEMUX_COM__0__INTTYPE, CYREG_PICU6_INTTYPE7
.set RTest_DEMUX_COM__0__MASK, 0x80
.set RTest_DEMUX_COM__0__PC, CYREG_PRT6_PC7
.set RTest_DEMUX_COM__0__PORT, 6
.set RTest_DEMUX_COM__0__SHIFT, 7
.set RTest_DEMUX_COM__AG, CYREG_PRT6_AG
.set RTest_DEMUX_COM__AMUX, CYREG_PRT6_AMUX
.set RTest_DEMUX_COM__BIE, CYREG_PRT6_BIE
.set RTest_DEMUX_COM__BIT_MASK, CYREG_PRT6_BIT_MASK
.set RTest_DEMUX_COM__BYP, CYREG_PRT6_BYP
.set RTest_DEMUX_COM__CTL, CYREG_PRT6_CTL
.set RTest_DEMUX_COM__DM0, CYREG_PRT6_DM0
.set RTest_DEMUX_COM__DM1, CYREG_PRT6_DM1
.set RTest_DEMUX_COM__DM2, CYREG_PRT6_DM2
.set RTest_DEMUX_COM__DR, CYREG_PRT6_DR
.set RTest_DEMUX_COM__INP_DIS, CYREG_PRT6_INP_DIS
.set RTest_DEMUX_COM__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set RTest_DEMUX_COM__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set RTest_DEMUX_COM__LCD_EN, CYREG_PRT6_LCD_EN
.set RTest_DEMUX_COM__MASK, 0x80
.set RTest_DEMUX_COM__PORT, 6
.set RTest_DEMUX_COM__PRT, CYREG_PRT6_PRT
.set RTest_DEMUX_COM__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set RTest_DEMUX_COM__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set RTest_DEMUX_COM__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set RTest_DEMUX_COM__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set RTest_DEMUX_COM__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set RTest_DEMUX_COM__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set RTest_DEMUX_COM__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set RTest_DEMUX_COM__PS, CYREG_PRT6_PS
.set RTest_DEMUX_COM__SHIFT, 7
.set RTest_DEMUX_COM__SLW, CYREG_PRT6_SLW

/* isr_UART_115200 */
.set isr_UART_115200__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_UART_115200__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_UART_115200__INTC_MASK, 0x40
.set isr_UART_115200__INTC_NUMBER, 6
.set isr_UART_115200__INTC_PRIOR_NUM, 2
.set isr_UART_115200__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set isr_UART_115200__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_UART_115200__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_UART_230400 */
.set isr_UART_230400__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_UART_230400__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_UART_230400__INTC_MASK, 0x80
.set isr_UART_230400__INTC_NUMBER, 7
.set isr_UART_230400__INTC_PRIOR_NUM, 2
.set isr_UART_230400__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set isr_UART_230400__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_UART_230400__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_UART_460800 */
.set isr_UART_460800__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_UART_460800__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_UART_460800__INTC_MASK, 0x100
.set isr_UART_460800__INTC_NUMBER, 8
.set isr_UART_460800__INTC_PRIOR_NUM, 2
.set isr_UART_460800__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set isr_UART_460800__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_UART_460800__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* RTest_BLOCK_1_EN */
.set RTest_BLOCK_1_EN__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set RTest_BLOCK_1_EN__0__MASK, 0x01
.set RTest_BLOCK_1_EN__0__PC, CYREG_IO_PC_PRT15_PC0
.set RTest_BLOCK_1_EN__0__PORT, 15
.set RTest_BLOCK_1_EN__0__SHIFT, 0
.set RTest_BLOCK_1_EN__AG, CYREG_PRT15_AG
.set RTest_BLOCK_1_EN__AMUX, CYREG_PRT15_AMUX
.set RTest_BLOCK_1_EN__BIE, CYREG_PRT15_BIE
.set RTest_BLOCK_1_EN__BIT_MASK, CYREG_PRT15_BIT_MASK
.set RTest_BLOCK_1_EN__BYP, CYREG_PRT15_BYP
.set RTest_BLOCK_1_EN__CTL, CYREG_PRT15_CTL
.set RTest_BLOCK_1_EN__DM0, CYREG_PRT15_DM0
.set RTest_BLOCK_1_EN__DM1, CYREG_PRT15_DM1
.set RTest_BLOCK_1_EN__DM2, CYREG_PRT15_DM2
.set RTest_BLOCK_1_EN__DR, CYREG_PRT15_DR
.set RTest_BLOCK_1_EN__INP_DIS, CYREG_PRT15_INP_DIS
.set RTest_BLOCK_1_EN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set RTest_BLOCK_1_EN__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set RTest_BLOCK_1_EN__LCD_EN, CYREG_PRT15_LCD_EN
.set RTest_BLOCK_1_EN__MASK, 0x01
.set RTest_BLOCK_1_EN__PORT, 15
.set RTest_BLOCK_1_EN__PRT, CYREG_PRT15_PRT
.set RTest_BLOCK_1_EN__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set RTest_BLOCK_1_EN__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set RTest_BLOCK_1_EN__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set RTest_BLOCK_1_EN__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set RTest_BLOCK_1_EN__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set RTest_BLOCK_1_EN__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set RTest_BLOCK_1_EN__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set RTest_BLOCK_1_EN__PS, CYREG_PRT15_PS
.set RTest_BLOCK_1_EN__SHIFT, 0
.set RTest_BLOCK_1_EN__SLW, CYREG_PRT15_SLW

/* RTest_BLOCK_2_EN */
.set RTest_BLOCK_2_EN__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set RTest_BLOCK_2_EN__0__MASK, 0x40
.set RTest_BLOCK_2_EN__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set RTest_BLOCK_2_EN__0__PORT, 15
.set RTest_BLOCK_2_EN__0__SHIFT, 6
.set RTest_BLOCK_2_EN__AG, CYREG_PRT15_AG
.set RTest_BLOCK_2_EN__AMUX, CYREG_PRT15_AMUX
.set RTest_BLOCK_2_EN__BIE, CYREG_PRT15_BIE
.set RTest_BLOCK_2_EN__BIT_MASK, CYREG_PRT15_BIT_MASK
.set RTest_BLOCK_2_EN__BYP, CYREG_PRT15_BYP
.set RTest_BLOCK_2_EN__CTL, CYREG_PRT15_CTL
.set RTest_BLOCK_2_EN__DM0, CYREG_PRT15_DM0
.set RTest_BLOCK_2_EN__DM1, CYREG_PRT15_DM1
.set RTest_BLOCK_2_EN__DM2, CYREG_PRT15_DM2
.set RTest_BLOCK_2_EN__DR, CYREG_PRT15_DR
.set RTest_BLOCK_2_EN__INP_DIS, CYREG_PRT15_INP_DIS
.set RTest_BLOCK_2_EN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set RTest_BLOCK_2_EN__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set RTest_BLOCK_2_EN__LCD_EN, CYREG_PRT15_LCD_EN
.set RTest_BLOCK_2_EN__MASK, 0x40
.set RTest_BLOCK_2_EN__PORT, 15
.set RTest_BLOCK_2_EN__PRT, CYREG_PRT15_PRT
.set RTest_BLOCK_2_EN__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set RTest_BLOCK_2_EN__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set RTest_BLOCK_2_EN__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set RTest_BLOCK_2_EN__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set RTest_BLOCK_2_EN__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set RTest_BLOCK_2_EN__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set RTest_BLOCK_2_EN__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set RTest_BLOCK_2_EN__PS, CYREG_PRT15_PS
.set RTest_BLOCK_2_EN__SHIFT, 6
.set RTest_BLOCK_2_EN__SLW, CYREG_PRT15_SLW

/* RTest_BLOCK_3_EN */
.set RTest_BLOCK_3_EN__0__INTTYPE, CYREG_PICU5_INTTYPE0
.set RTest_BLOCK_3_EN__0__MASK, 0x01
.set RTest_BLOCK_3_EN__0__PC, CYREG_PRT5_PC0
.set RTest_BLOCK_3_EN__0__PORT, 5
.set RTest_BLOCK_3_EN__0__SHIFT, 0
.set RTest_BLOCK_3_EN__AG, CYREG_PRT5_AG
.set RTest_BLOCK_3_EN__AMUX, CYREG_PRT5_AMUX
.set RTest_BLOCK_3_EN__BIE, CYREG_PRT5_BIE
.set RTest_BLOCK_3_EN__BIT_MASK, CYREG_PRT5_BIT_MASK
.set RTest_BLOCK_3_EN__BYP, CYREG_PRT5_BYP
.set RTest_BLOCK_3_EN__CTL, CYREG_PRT5_CTL
.set RTest_BLOCK_3_EN__DM0, CYREG_PRT5_DM0
.set RTest_BLOCK_3_EN__DM1, CYREG_PRT5_DM1
.set RTest_BLOCK_3_EN__DM2, CYREG_PRT5_DM2
.set RTest_BLOCK_3_EN__DR, CYREG_PRT5_DR
.set RTest_BLOCK_3_EN__INP_DIS, CYREG_PRT5_INP_DIS
.set RTest_BLOCK_3_EN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set RTest_BLOCK_3_EN__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set RTest_BLOCK_3_EN__LCD_EN, CYREG_PRT5_LCD_EN
.set RTest_BLOCK_3_EN__MASK, 0x01
.set RTest_BLOCK_3_EN__PORT, 5
.set RTest_BLOCK_3_EN__PRT, CYREG_PRT5_PRT
.set RTest_BLOCK_3_EN__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set RTest_BLOCK_3_EN__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set RTest_BLOCK_3_EN__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set RTest_BLOCK_3_EN__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set RTest_BLOCK_3_EN__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set RTest_BLOCK_3_EN__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set RTest_BLOCK_3_EN__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set RTest_BLOCK_3_EN__PS, CYREG_PRT5_PS
.set RTest_BLOCK_3_EN__SHIFT, 0
.set RTest_BLOCK_3_EN__SLW, CYREG_PRT5_SLW

/* RTest_BLOCK_4_EN */
.set RTest_BLOCK_4_EN__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set RTest_BLOCK_4_EN__0__MASK, 0x80
.set RTest_BLOCK_4_EN__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set RTest_BLOCK_4_EN__0__PORT, 15
.set RTest_BLOCK_4_EN__0__SHIFT, 7
.set RTest_BLOCK_4_EN__AG, CYREG_PRT15_AG
.set RTest_BLOCK_4_EN__AMUX, CYREG_PRT15_AMUX
.set RTest_BLOCK_4_EN__BIE, CYREG_PRT15_BIE
.set RTest_BLOCK_4_EN__BIT_MASK, CYREG_PRT15_BIT_MASK
.set RTest_BLOCK_4_EN__BYP, CYREG_PRT15_BYP
.set RTest_BLOCK_4_EN__CTL, CYREG_PRT15_CTL
.set RTest_BLOCK_4_EN__DM0, CYREG_PRT15_DM0
.set RTest_BLOCK_4_EN__DM1, CYREG_PRT15_DM1
.set RTest_BLOCK_4_EN__DM2, CYREG_PRT15_DM2
.set RTest_BLOCK_4_EN__DR, CYREG_PRT15_DR
.set RTest_BLOCK_4_EN__INP_DIS, CYREG_PRT15_INP_DIS
.set RTest_BLOCK_4_EN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set RTest_BLOCK_4_EN__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set RTest_BLOCK_4_EN__LCD_EN, CYREG_PRT15_LCD_EN
.set RTest_BLOCK_4_EN__MASK, 0x80
.set RTest_BLOCK_4_EN__PORT, 15
.set RTest_BLOCK_4_EN__PRT, CYREG_PRT15_PRT
.set RTest_BLOCK_4_EN__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set RTest_BLOCK_4_EN__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set RTest_BLOCK_4_EN__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set RTest_BLOCK_4_EN__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set RTest_BLOCK_4_EN__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set RTest_BLOCK_4_EN__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set RTest_BLOCK_4_EN__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set RTest_BLOCK_4_EN__PS, CYREG_PRT15_PS
.set RTest_BLOCK_4_EN__SHIFT, 7
.set RTest_BLOCK_4_EN__SLW, CYREG_PRT15_SLW

/* DEMUX_CTRL_230400 */
.set DEMUX_CTRL_230400_Sync_ctrl_reg__0__MASK, 0x01
.set DEMUX_CTRL_230400_Sync_ctrl_reg__0__POS, 0
.set DEMUX_CTRL_230400_Sync_ctrl_reg__1__MASK, 0x02
.set DEMUX_CTRL_230400_Sync_ctrl_reg__1__POS, 1
.set DEMUX_CTRL_230400_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set DEMUX_CTRL_230400_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set DEMUX_CTRL_230400_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set DEMUX_CTRL_230400_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set DEMUX_CTRL_230400_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set DEMUX_CTRL_230400_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set DEMUX_CTRL_230400_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set DEMUX_CTRL_230400_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set DEMUX_CTRL_230400_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set DEMUX_CTRL_230400_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set DEMUX_CTRL_230400_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set DEMUX_CTRL_230400_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set DEMUX_CTRL_230400_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB10_CTL
.set DEMUX_CTRL_230400_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set DEMUX_CTRL_230400_Sync_ctrl_reg__MASK, 0x03
.set DEMUX_CTRL_230400_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set DEMUX_CTRL_230400_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set DEMUX_CTRL_230400_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB10_MSK

/* DEMUX_CTRL_460800 */
.set DEMUX_CTRL_460800_Sync_ctrl_reg__0__MASK, 0x01
.set DEMUX_CTRL_460800_Sync_ctrl_reg__0__POS, 0
.set DEMUX_CTRL_460800_Sync_ctrl_reg__1__MASK, 0x02
.set DEMUX_CTRL_460800_Sync_ctrl_reg__1__POS, 1
.set DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set DEMUX_CTRL_460800_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set DEMUX_CTRL_460800_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set DEMUX_CTRL_460800_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set DEMUX_CTRL_460800_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB09_CTL
.set DEMUX_CTRL_460800_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set DEMUX_CTRL_460800_Sync_ctrl_reg__MASK, 0x03
.set DEMUX_CTRL_460800_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set DEMUX_CTRL_460800_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set DEMUX_CTRL_460800_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB09_MSK

/* CTest_USB_DEBUG_RX */
.set CTest_USB_DEBUG_RX__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set CTest_USB_DEBUG_RX__0__MASK, 0x40
.set CTest_USB_DEBUG_RX__0__PC, CYREG_PRT2_PC6
.set CTest_USB_DEBUG_RX__0__PORT, 2
.set CTest_USB_DEBUG_RX__0__SHIFT, 6
.set CTest_USB_DEBUG_RX__AG, CYREG_PRT2_AG
.set CTest_USB_DEBUG_RX__AMUX, CYREG_PRT2_AMUX
.set CTest_USB_DEBUG_RX__BIE, CYREG_PRT2_BIE
.set CTest_USB_DEBUG_RX__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CTest_USB_DEBUG_RX__BYP, CYREG_PRT2_BYP
.set CTest_USB_DEBUG_RX__CTL, CYREG_PRT2_CTL
.set CTest_USB_DEBUG_RX__DM0, CYREG_PRT2_DM0
.set CTest_USB_DEBUG_RX__DM1, CYREG_PRT2_DM1
.set CTest_USB_DEBUG_RX__DM2, CYREG_PRT2_DM2
.set CTest_USB_DEBUG_RX__DR, CYREG_PRT2_DR
.set CTest_USB_DEBUG_RX__INP_DIS, CYREG_PRT2_INP_DIS
.set CTest_USB_DEBUG_RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set CTest_USB_DEBUG_RX__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CTest_USB_DEBUG_RX__LCD_EN, CYREG_PRT2_LCD_EN
.set CTest_USB_DEBUG_RX__MASK, 0x40
.set CTest_USB_DEBUG_RX__PORT, 2
.set CTest_USB_DEBUG_RX__PRT, CYREG_PRT2_PRT
.set CTest_USB_DEBUG_RX__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CTest_USB_DEBUG_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CTest_USB_DEBUG_RX__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CTest_USB_DEBUG_RX__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CTest_USB_DEBUG_RX__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CTest_USB_DEBUG_RX__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CTest_USB_DEBUG_RX__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CTest_USB_DEBUG_RX__PS, CYREG_PRT2_PS
.set CTest_USB_DEBUG_RX__SHIFT, 6
.set CTest_USB_DEBUG_RX__SLW, CYREG_PRT2_SLW

/* CTest_CONT_VBATT_EN */
.set CTest_CONT_VBATT_EN__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set CTest_CONT_VBATT_EN__0__MASK, 0x10
.set CTest_CONT_VBATT_EN__0__PC, CYREG_PRT2_PC4
.set CTest_CONT_VBATT_EN__0__PORT, 2
.set CTest_CONT_VBATT_EN__0__SHIFT, 4
.set CTest_CONT_VBATT_EN__AG, CYREG_PRT2_AG
.set CTest_CONT_VBATT_EN__AMUX, CYREG_PRT2_AMUX
.set CTest_CONT_VBATT_EN__BIE, CYREG_PRT2_BIE
.set CTest_CONT_VBATT_EN__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CTest_CONT_VBATT_EN__BYP, CYREG_PRT2_BYP
.set CTest_CONT_VBATT_EN__CTL, CYREG_PRT2_CTL
.set CTest_CONT_VBATT_EN__DM0, CYREG_PRT2_DM0
.set CTest_CONT_VBATT_EN__DM1, CYREG_PRT2_DM1
.set CTest_CONT_VBATT_EN__DM2, CYREG_PRT2_DM2
.set CTest_CONT_VBATT_EN__DR, CYREG_PRT2_DR
.set CTest_CONT_VBATT_EN__INP_DIS, CYREG_PRT2_INP_DIS
.set CTest_CONT_VBATT_EN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set CTest_CONT_VBATT_EN__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CTest_CONT_VBATT_EN__LCD_EN, CYREG_PRT2_LCD_EN
.set CTest_CONT_VBATT_EN__MASK, 0x10
.set CTest_CONT_VBATT_EN__PORT, 2
.set CTest_CONT_VBATT_EN__PRT, CYREG_PRT2_PRT
.set CTest_CONT_VBATT_EN__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CTest_CONT_VBATT_EN__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CTest_CONT_VBATT_EN__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CTest_CONT_VBATT_EN__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CTest_CONT_VBATT_EN__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CTest_CONT_VBATT_EN__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CTest_CONT_VBATT_EN__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CTest_CONT_VBATT_EN__PS, CYREG_PRT2_PS
.set CTest_CONT_VBATT_EN__SHIFT, 4
.set CTest_CONT_VBATT_EN__SLW, CYREG_PRT2_SLW

/* CTest_RS485_QUAD_RX */
.set CTest_RS485_QUAD_RX__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set CTest_RS485_QUAD_RX__0__MASK, 0x01
.set CTest_RS485_QUAD_RX__0__PC, CYREG_PRT2_PC0
.set CTest_RS485_QUAD_RX__0__PORT, 2
.set CTest_RS485_QUAD_RX__0__SHIFT, 0
.set CTest_RS485_QUAD_RX__AG, CYREG_PRT2_AG
.set CTest_RS485_QUAD_RX__AMUX, CYREG_PRT2_AMUX
.set CTest_RS485_QUAD_RX__BIE, CYREG_PRT2_BIE
.set CTest_RS485_QUAD_RX__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CTest_RS485_QUAD_RX__BYP, CYREG_PRT2_BYP
.set CTest_RS485_QUAD_RX__CTL, CYREG_PRT2_CTL
.set CTest_RS485_QUAD_RX__DM0, CYREG_PRT2_DM0
.set CTest_RS485_QUAD_RX__DM1, CYREG_PRT2_DM1
.set CTest_RS485_QUAD_RX__DM2, CYREG_PRT2_DM2
.set CTest_RS485_QUAD_RX__DR, CYREG_PRT2_DR
.set CTest_RS485_QUAD_RX__INP_DIS, CYREG_PRT2_INP_DIS
.set CTest_RS485_QUAD_RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set CTest_RS485_QUAD_RX__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CTest_RS485_QUAD_RX__LCD_EN, CYREG_PRT2_LCD_EN
.set CTest_RS485_QUAD_RX__MASK, 0x01
.set CTest_RS485_QUAD_RX__PORT, 2
.set CTest_RS485_QUAD_RX__PRT, CYREG_PRT2_PRT
.set CTest_RS485_QUAD_RX__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CTest_RS485_QUAD_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CTest_RS485_QUAD_RX__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CTest_RS485_QUAD_RX__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CTest_RS485_QUAD_RX__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CTest_RS485_QUAD_RX__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CTest_RS485_QUAD_RX__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CTest_RS485_QUAD_RX__PS, CYREG_PRT2_PS
.set CTest_RS485_QUAD_RX__SHIFT, 0
.set CTest_RS485_QUAD_RX__SLW, CYREG_PRT2_SLW

/* RTest_RS485_CONT_RX */
.set RTest_RS485_CONT_RX__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set RTest_RS485_CONT_RX__0__MASK, 0x10
.set RTest_RS485_CONT_RX__0__PC, CYREG_PRT12_PC4
.set RTest_RS485_CONT_RX__0__PORT, 12
.set RTest_RS485_CONT_RX__0__SHIFT, 4
.set RTest_RS485_CONT_RX__AG, CYREG_PRT12_AG
.set RTest_RS485_CONT_RX__BIE, CYREG_PRT12_BIE
.set RTest_RS485_CONT_RX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set RTest_RS485_CONT_RX__BYP, CYREG_PRT12_BYP
.set RTest_RS485_CONT_RX__DM0, CYREG_PRT12_DM0
.set RTest_RS485_CONT_RX__DM1, CYREG_PRT12_DM1
.set RTest_RS485_CONT_RX__DM2, CYREG_PRT12_DM2
.set RTest_RS485_CONT_RX__DR, CYREG_PRT12_DR
.set RTest_RS485_CONT_RX__INP_DIS, CYREG_PRT12_INP_DIS
.set RTest_RS485_CONT_RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set RTest_RS485_CONT_RX__MASK, 0x10
.set RTest_RS485_CONT_RX__PORT, 12
.set RTest_RS485_CONT_RX__PRT, CYREG_PRT12_PRT
.set RTest_RS485_CONT_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set RTest_RS485_CONT_RX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set RTest_RS485_CONT_RX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set RTest_RS485_CONT_RX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set RTest_RS485_CONT_RX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set RTest_RS485_CONT_RX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set RTest_RS485_CONT_RX__PS, CYREG_PRT12_PS
.set RTest_RS485_CONT_RX__SHIFT, 4
.set RTest_RS485_CONT_RX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set RTest_RS485_CONT_RX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set RTest_RS485_CONT_RX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set RTest_RS485_CONT_RX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set RTest_RS485_CONT_RX__SLW, CYREG_PRT12_SLW

/* RTest_RS485_CONT_TX */
.set RTest_RS485_CONT_TX__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set RTest_RS485_CONT_TX__0__MASK, 0x20
.set RTest_RS485_CONT_TX__0__PC, CYREG_PRT12_PC5
.set RTest_RS485_CONT_TX__0__PORT, 12
.set RTest_RS485_CONT_TX__0__SHIFT, 5
.set RTest_RS485_CONT_TX__AG, CYREG_PRT12_AG
.set RTest_RS485_CONT_TX__BIE, CYREG_PRT12_BIE
.set RTest_RS485_CONT_TX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set RTest_RS485_CONT_TX__BYP, CYREG_PRT12_BYP
.set RTest_RS485_CONT_TX__DM0, CYREG_PRT12_DM0
.set RTest_RS485_CONT_TX__DM1, CYREG_PRT12_DM1
.set RTest_RS485_CONT_TX__DM2, CYREG_PRT12_DM2
.set RTest_RS485_CONT_TX__DR, CYREG_PRT12_DR
.set RTest_RS485_CONT_TX__INP_DIS, CYREG_PRT12_INP_DIS
.set RTest_RS485_CONT_TX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set RTest_RS485_CONT_TX__MASK, 0x20
.set RTest_RS485_CONT_TX__PORT, 12
.set RTest_RS485_CONT_TX__PRT, CYREG_PRT12_PRT
.set RTest_RS485_CONT_TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set RTest_RS485_CONT_TX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set RTest_RS485_CONT_TX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set RTest_RS485_CONT_TX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set RTest_RS485_CONT_TX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set RTest_RS485_CONT_TX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set RTest_RS485_CONT_TX__PS, CYREG_PRT12_PS
.set RTest_RS485_CONT_TX__SHIFT, 5
.set RTest_RS485_CONT_TX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set RTest_RS485_CONT_TX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set RTest_RS485_CONT_TX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set RTest_RS485_CONT_TX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set RTest_RS485_CONT_TX__SLW, CYREG_PRT12_SLW

/* RTest_RS485_QUAD_TX */
.set RTest_RS485_QUAD_TX__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set RTest_RS485_QUAD_TX__0__MASK, 0x80
.set RTest_RS485_QUAD_TX__0__PC, CYREG_PRT2_PC7
.set RTest_RS485_QUAD_TX__0__PORT, 2
.set RTest_RS485_QUAD_TX__0__SHIFT, 7
.set RTest_RS485_QUAD_TX__AG, CYREG_PRT2_AG
.set RTest_RS485_QUAD_TX__AMUX, CYREG_PRT2_AMUX
.set RTest_RS485_QUAD_TX__BIE, CYREG_PRT2_BIE
.set RTest_RS485_QUAD_TX__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RTest_RS485_QUAD_TX__BYP, CYREG_PRT2_BYP
.set RTest_RS485_QUAD_TX__CTL, CYREG_PRT2_CTL
.set RTest_RS485_QUAD_TX__DM0, CYREG_PRT2_DM0
.set RTest_RS485_QUAD_TX__DM1, CYREG_PRT2_DM1
.set RTest_RS485_QUAD_TX__DM2, CYREG_PRT2_DM2
.set RTest_RS485_QUAD_TX__DR, CYREG_PRT2_DR
.set RTest_RS485_QUAD_TX__INP_DIS, CYREG_PRT2_INP_DIS
.set RTest_RS485_QUAD_TX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RTest_RS485_QUAD_TX__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RTest_RS485_QUAD_TX__LCD_EN, CYREG_PRT2_LCD_EN
.set RTest_RS485_QUAD_TX__MASK, 0x80
.set RTest_RS485_QUAD_TX__PORT, 2
.set RTest_RS485_QUAD_TX__PRT, CYREG_PRT2_PRT
.set RTest_RS485_QUAD_TX__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RTest_RS485_QUAD_TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RTest_RS485_QUAD_TX__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RTest_RS485_QUAD_TX__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RTest_RS485_QUAD_TX__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RTest_RS485_QUAD_TX__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RTest_RS485_QUAD_TX__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RTest_RS485_QUAD_TX__PS, CYREG_PRT2_PS
.set RTest_RS485_QUAD_TX__SHIFT, 7
.set RTest_RS485_QUAD_TX__SLW, CYREG_PRT2_SLW

/* RTest_UART_SIREN_RX */
.set RTest_UART_SIREN_RX__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set RTest_UART_SIREN_RX__0__MASK, 0x02
.set RTest_UART_SIREN_RX__0__PC, CYREG_PRT4_PC1
.set RTest_UART_SIREN_RX__0__PORT, 4
.set RTest_UART_SIREN_RX__0__SHIFT, 1
.set RTest_UART_SIREN_RX__AG, CYREG_PRT4_AG
.set RTest_UART_SIREN_RX__AMUX, CYREG_PRT4_AMUX
.set RTest_UART_SIREN_RX__BIE, CYREG_PRT4_BIE
.set RTest_UART_SIREN_RX__BIT_MASK, CYREG_PRT4_BIT_MASK
.set RTest_UART_SIREN_RX__BYP, CYREG_PRT4_BYP
.set RTest_UART_SIREN_RX__CTL, CYREG_PRT4_CTL
.set RTest_UART_SIREN_RX__DM0, CYREG_PRT4_DM0
.set RTest_UART_SIREN_RX__DM1, CYREG_PRT4_DM1
.set RTest_UART_SIREN_RX__DM2, CYREG_PRT4_DM2
.set RTest_UART_SIREN_RX__DR, CYREG_PRT4_DR
.set RTest_UART_SIREN_RX__INP_DIS, CYREG_PRT4_INP_DIS
.set RTest_UART_SIREN_RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set RTest_UART_SIREN_RX__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set RTest_UART_SIREN_RX__LCD_EN, CYREG_PRT4_LCD_EN
.set RTest_UART_SIREN_RX__MASK, 0x02
.set RTest_UART_SIREN_RX__PORT, 4
.set RTest_UART_SIREN_RX__PRT, CYREG_PRT4_PRT
.set RTest_UART_SIREN_RX__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set RTest_UART_SIREN_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set RTest_UART_SIREN_RX__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set RTest_UART_SIREN_RX__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set RTest_UART_SIREN_RX__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set RTest_UART_SIREN_RX__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set RTest_UART_SIREN_RX__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set RTest_UART_SIREN_RX__PS, CYREG_PRT4_PS
.set RTest_UART_SIREN_RX__SHIFT, 1
.set RTest_UART_SIREN_RX__SLW, CYREG_PRT4_SLW

/* RTest_UART_SIREN_TX */
.set RTest_UART_SIREN_TX__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set RTest_UART_SIREN_TX__0__MASK, 0x01
.set RTest_UART_SIREN_TX__0__PC, CYREG_PRT4_PC0
.set RTest_UART_SIREN_TX__0__PORT, 4
.set RTest_UART_SIREN_TX__0__SHIFT, 0
.set RTest_UART_SIREN_TX__AG, CYREG_PRT4_AG
.set RTest_UART_SIREN_TX__AMUX, CYREG_PRT4_AMUX
.set RTest_UART_SIREN_TX__BIE, CYREG_PRT4_BIE
.set RTest_UART_SIREN_TX__BIT_MASK, CYREG_PRT4_BIT_MASK
.set RTest_UART_SIREN_TX__BYP, CYREG_PRT4_BYP
.set RTest_UART_SIREN_TX__CTL, CYREG_PRT4_CTL
.set RTest_UART_SIREN_TX__DM0, CYREG_PRT4_DM0
.set RTest_UART_SIREN_TX__DM1, CYREG_PRT4_DM1
.set RTest_UART_SIREN_TX__DM2, CYREG_PRT4_DM2
.set RTest_UART_SIREN_TX__DR, CYREG_PRT4_DR
.set RTest_UART_SIREN_TX__INP_DIS, CYREG_PRT4_INP_DIS
.set RTest_UART_SIREN_TX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set RTest_UART_SIREN_TX__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set RTest_UART_SIREN_TX__LCD_EN, CYREG_PRT4_LCD_EN
.set RTest_UART_SIREN_TX__MASK, 0x01
.set RTest_UART_SIREN_TX__PORT, 4
.set RTest_UART_SIREN_TX__PRT, CYREG_PRT4_PRT
.set RTest_UART_SIREN_TX__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set RTest_UART_SIREN_TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set RTest_UART_SIREN_TX__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set RTest_UART_SIREN_TX__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set RTest_UART_SIREN_TX__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set RTest_UART_SIREN_TX__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set RTest_UART_SIREN_TX__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set RTest_UART_SIREN_TX__PS, CYREG_PRT4_PS
.set RTest_UART_SIREN_TX__SHIFT, 0
.set RTest_UART_SIREN_TX__SLW, CYREG_PRT4_SLW

/* STest_UART_RELAY_RX */
.set STest_UART_RELAY_RX__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set STest_UART_RELAY_RX__0__MASK, 0x04
.set STest_UART_RELAY_RX__0__PC, CYREG_PRT0_PC2
.set STest_UART_RELAY_RX__0__PORT, 0
.set STest_UART_RELAY_RX__0__SHIFT, 2
.set STest_UART_RELAY_RX__AG, CYREG_PRT0_AG
.set STest_UART_RELAY_RX__AMUX, CYREG_PRT0_AMUX
.set STest_UART_RELAY_RX__BIE, CYREG_PRT0_BIE
.set STest_UART_RELAY_RX__BIT_MASK, CYREG_PRT0_BIT_MASK
.set STest_UART_RELAY_RX__BYP, CYREG_PRT0_BYP
.set STest_UART_RELAY_RX__CTL, CYREG_PRT0_CTL
.set STest_UART_RELAY_RX__DM0, CYREG_PRT0_DM0
.set STest_UART_RELAY_RX__DM1, CYREG_PRT0_DM1
.set STest_UART_RELAY_RX__DM2, CYREG_PRT0_DM2
.set STest_UART_RELAY_RX__DR, CYREG_PRT0_DR
.set STest_UART_RELAY_RX__INP_DIS, CYREG_PRT0_INP_DIS
.set STest_UART_RELAY_RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set STest_UART_RELAY_RX__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set STest_UART_RELAY_RX__LCD_EN, CYREG_PRT0_LCD_EN
.set STest_UART_RELAY_RX__MASK, 0x04
.set STest_UART_RELAY_RX__PORT, 0
.set STest_UART_RELAY_RX__PRT, CYREG_PRT0_PRT
.set STest_UART_RELAY_RX__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set STest_UART_RELAY_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set STest_UART_RELAY_RX__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set STest_UART_RELAY_RX__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set STest_UART_RELAY_RX__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set STest_UART_RELAY_RX__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set STest_UART_RELAY_RX__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set STest_UART_RELAY_RX__PS, CYREG_PRT0_PS
.set STest_UART_RELAY_RX__SHIFT, 2
.set STest_UART_RELAY_RX__SLW, CYREG_PRT0_SLW

/* STest_UART_RELAY_TX */
.set STest_UART_RELAY_TX__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set STest_UART_RELAY_TX__0__MASK, 0x08
.set STest_UART_RELAY_TX__0__PC, CYREG_PRT0_PC3
.set STest_UART_RELAY_TX__0__PORT, 0
.set STest_UART_RELAY_TX__0__SHIFT, 3
.set STest_UART_RELAY_TX__AG, CYREG_PRT0_AG
.set STest_UART_RELAY_TX__AMUX, CYREG_PRT0_AMUX
.set STest_UART_RELAY_TX__BIE, CYREG_PRT0_BIE
.set STest_UART_RELAY_TX__BIT_MASK, CYREG_PRT0_BIT_MASK
.set STest_UART_RELAY_TX__BYP, CYREG_PRT0_BYP
.set STest_UART_RELAY_TX__CTL, CYREG_PRT0_CTL
.set STest_UART_RELAY_TX__DM0, CYREG_PRT0_DM0
.set STest_UART_RELAY_TX__DM1, CYREG_PRT0_DM1
.set STest_UART_RELAY_TX__DM2, CYREG_PRT0_DM2
.set STest_UART_RELAY_TX__DR, CYREG_PRT0_DR
.set STest_UART_RELAY_TX__INP_DIS, CYREG_PRT0_INP_DIS
.set STest_UART_RELAY_TX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set STest_UART_RELAY_TX__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set STest_UART_RELAY_TX__LCD_EN, CYREG_PRT0_LCD_EN
.set STest_UART_RELAY_TX__MASK, 0x08
.set STest_UART_RELAY_TX__PORT, 0
.set STest_UART_RELAY_TX__PRT, CYREG_PRT0_PRT
.set STest_UART_RELAY_TX__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set STest_UART_RELAY_TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set STest_UART_RELAY_TX__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set STest_UART_RELAY_TX__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set STest_UART_RELAY_TX__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set STest_UART_RELAY_TX__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set STest_UART_RELAY_TX__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set STest_UART_RELAY_TX__PS, CYREG_PRT0_PS
.set STest_UART_RELAY_TX__SHIFT, 3
.set STest_UART_RELAY_TX__SLW, CYREG_PRT0_SLW

/* CTest_RS485_OBDII_TX */
.set CTest_RS485_OBDII_TX__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set CTest_RS485_OBDII_TX__0__MASK, 0x02
.set CTest_RS485_OBDII_TX__0__PC, CYREG_PRT2_PC1
.set CTest_RS485_OBDII_TX__0__PORT, 2
.set CTest_RS485_OBDII_TX__0__SHIFT, 1
.set CTest_RS485_OBDII_TX__AG, CYREG_PRT2_AG
.set CTest_RS485_OBDII_TX__AMUX, CYREG_PRT2_AMUX
.set CTest_RS485_OBDII_TX__BIE, CYREG_PRT2_BIE
.set CTest_RS485_OBDII_TX__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CTest_RS485_OBDII_TX__BYP, CYREG_PRT2_BYP
.set CTest_RS485_OBDII_TX__CTL, CYREG_PRT2_CTL
.set CTest_RS485_OBDII_TX__DM0, CYREG_PRT2_DM0
.set CTest_RS485_OBDII_TX__DM1, CYREG_PRT2_DM1
.set CTest_RS485_OBDII_TX__DM2, CYREG_PRT2_DM2
.set CTest_RS485_OBDII_TX__DR, CYREG_PRT2_DR
.set CTest_RS485_OBDII_TX__INP_DIS, CYREG_PRT2_INP_DIS
.set CTest_RS485_OBDII_TX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set CTest_RS485_OBDII_TX__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CTest_RS485_OBDII_TX__LCD_EN, CYREG_PRT2_LCD_EN
.set CTest_RS485_OBDII_TX__MASK, 0x02
.set CTest_RS485_OBDII_TX__PORT, 2
.set CTest_RS485_OBDII_TX__PRT, CYREG_PRT2_PRT
.set CTest_RS485_OBDII_TX__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CTest_RS485_OBDII_TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CTest_RS485_OBDII_TX__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CTest_RS485_OBDII_TX__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CTest_RS485_OBDII_TX__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CTest_RS485_OBDII_TX__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CTest_RS485_OBDII_TX__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CTest_RS485_OBDII_TX__PS, CYREG_PRT2_PS
.set CTest_RS485_OBDII_TX__SHIFT, 1
.set CTest_RS485_OBDII_TX__SLW, CYREG_PRT2_SLW

/* CTest_RS485_RELAY_RX */
.set CTest_RS485_RELAY_RX__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set CTest_RS485_RELAY_RX__0__MASK, 0x04
.set CTest_RS485_RELAY_RX__0__PC, CYREG_PRT2_PC2
.set CTest_RS485_RELAY_RX__0__PORT, 2
.set CTest_RS485_RELAY_RX__0__SHIFT, 2
.set CTest_RS485_RELAY_RX__AG, CYREG_PRT2_AG
.set CTest_RS485_RELAY_RX__AMUX, CYREG_PRT2_AMUX
.set CTest_RS485_RELAY_RX__BIE, CYREG_PRT2_BIE
.set CTest_RS485_RELAY_RX__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CTest_RS485_RELAY_RX__BYP, CYREG_PRT2_BYP
.set CTest_RS485_RELAY_RX__CTL, CYREG_PRT2_CTL
.set CTest_RS485_RELAY_RX__DM0, CYREG_PRT2_DM0
.set CTest_RS485_RELAY_RX__DM1, CYREG_PRT2_DM1
.set CTest_RS485_RELAY_RX__DM2, CYREG_PRT2_DM2
.set CTest_RS485_RELAY_RX__DR, CYREG_PRT2_DR
.set CTest_RS485_RELAY_RX__INP_DIS, CYREG_PRT2_INP_DIS
.set CTest_RS485_RELAY_RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set CTest_RS485_RELAY_RX__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CTest_RS485_RELAY_RX__LCD_EN, CYREG_PRT2_LCD_EN
.set CTest_RS485_RELAY_RX__MASK, 0x04
.set CTest_RS485_RELAY_RX__PORT, 2
.set CTest_RS485_RELAY_RX__PRT, CYREG_PRT2_PRT
.set CTest_RS485_RELAY_RX__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CTest_RS485_RELAY_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CTest_RS485_RELAY_RX__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CTest_RS485_RELAY_RX__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CTest_RS485_RELAY_RX__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CTest_RS485_RELAY_RX__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CTest_RS485_RELAY_RX__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CTest_RS485_RELAY_RX__PS, CYREG_PRT2_PS
.set CTest_RS485_RELAY_RX__SHIFT, 2
.set CTest_RS485_RELAY_RX__SLW, CYREG_PRT2_SLW

/* CTest_RS485_RELAY_TX */
.set CTest_RS485_RELAY_TX__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set CTest_RS485_RELAY_TX__0__MASK, 0x08
.set CTest_RS485_RELAY_TX__0__PC, CYREG_PRT2_PC3
.set CTest_RS485_RELAY_TX__0__PORT, 2
.set CTest_RS485_RELAY_TX__0__SHIFT, 3
.set CTest_RS485_RELAY_TX__AG, CYREG_PRT2_AG
.set CTest_RS485_RELAY_TX__AMUX, CYREG_PRT2_AMUX
.set CTest_RS485_RELAY_TX__BIE, CYREG_PRT2_BIE
.set CTest_RS485_RELAY_TX__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CTest_RS485_RELAY_TX__BYP, CYREG_PRT2_BYP
.set CTest_RS485_RELAY_TX__CTL, CYREG_PRT2_CTL
.set CTest_RS485_RELAY_TX__DM0, CYREG_PRT2_DM0
.set CTest_RS485_RELAY_TX__DM1, CYREG_PRT2_DM1
.set CTest_RS485_RELAY_TX__DM2, CYREG_PRT2_DM2
.set CTest_RS485_RELAY_TX__DR, CYREG_PRT2_DR
.set CTest_RS485_RELAY_TX__INP_DIS, CYREG_PRT2_INP_DIS
.set CTest_RS485_RELAY_TX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set CTest_RS485_RELAY_TX__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CTest_RS485_RELAY_TX__LCD_EN, CYREG_PRT2_LCD_EN
.set CTest_RS485_RELAY_TX__MASK, 0x08
.set CTest_RS485_RELAY_TX__PORT, 2
.set CTest_RS485_RELAY_TX__PRT, CYREG_PRT2_PRT
.set CTest_RS485_RELAY_TX__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CTest_RS485_RELAY_TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CTest_RS485_RELAY_TX__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CTest_RS485_RELAY_TX__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CTest_RS485_RELAY_TX__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CTest_RS485_RELAY_TX__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CTest_RS485_RELAY_TX__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CTest_RS485_RELAY_TX__PS, CYREG_PRT2_PS
.set CTest_RS485_RELAY_TX__SHIFT, 3
.set CTest_RS485_RELAY_TX__SLW, CYREG_PRT2_SLW

/* RTest_RS485_DLink1_RX */
.set RTest_RS485_DLink1_RX__0__INTTYPE, CYREG_PICU6_INTTYPE4
.set RTest_RS485_DLink1_RX__0__MASK, 0x10
.set RTest_RS485_DLink1_RX__0__PC, CYREG_PRT6_PC4
.set RTest_RS485_DLink1_RX__0__PORT, 6
.set RTest_RS485_DLink1_RX__0__SHIFT, 4
.set RTest_RS485_DLink1_RX__AG, CYREG_PRT6_AG
.set RTest_RS485_DLink1_RX__AMUX, CYREG_PRT6_AMUX
.set RTest_RS485_DLink1_RX__BIE, CYREG_PRT6_BIE
.set RTest_RS485_DLink1_RX__BIT_MASK, CYREG_PRT6_BIT_MASK
.set RTest_RS485_DLink1_RX__BYP, CYREG_PRT6_BYP
.set RTest_RS485_DLink1_RX__CTL, CYREG_PRT6_CTL
.set RTest_RS485_DLink1_RX__DM0, CYREG_PRT6_DM0
.set RTest_RS485_DLink1_RX__DM1, CYREG_PRT6_DM1
.set RTest_RS485_DLink1_RX__DM2, CYREG_PRT6_DM2
.set RTest_RS485_DLink1_RX__DR, CYREG_PRT6_DR
.set RTest_RS485_DLink1_RX__INP_DIS, CYREG_PRT6_INP_DIS
.set RTest_RS485_DLink1_RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set RTest_RS485_DLink1_RX__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set RTest_RS485_DLink1_RX__LCD_EN, CYREG_PRT6_LCD_EN
.set RTest_RS485_DLink1_RX__MASK, 0x10
.set RTest_RS485_DLink1_RX__PORT, 6
.set RTest_RS485_DLink1_RX__PRT, CYREG_PRT6_PRT
.set RTest_RS485_DLink1_RX__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set RTest_RS485_DLink1_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set RTest_RS485_DLink1_RX__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set RTest_RS485_DLink1_RX__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set RTest_RS485_DLink1_RX__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set RTest_RS485_DLink1_RX__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set RTest_RS485_DLink1_RX__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set RTest_RS485_DLink1_RX__PS, CYREG_PRT6_PS
.set RTest_RS485_DLink1_RX__SHIFT, 4
.set RTest_RS485_DLink1_RX__SLW, CYREG_PRT6_SLW

/* RTest_RS485_DLink2_RX */
.set RTest_RS485_DLink2_RX__0__INTTYPE, CYREG_PICU6_INTTYPE5
.set RTest_RS485_DLink2_RX__0__MASK, 0x20
.set RTest_RS485_DLink2_RX__0__PC, CYREG_PRT6_PC5
.set RTest_RS485_DLink2_RX__0__PORT, 6
.set RTest_RS485_DLink2_RX__0__SHIFT, 5
.set RTest_RS485_DLink2_RX__AG, CYREG_PRT6_AG
.set RTest_RS485_DLink2_RX__AMUX, CYREG_PRT6_AMUX
.set RTest_RS485_DLink2_RX__BIE, CYREG_PRT6_BIE
.set RTest_RS485_DLink2_RX__BIT_MASK, CYREG_PRT6_BIT_MASK
.set RTest_RS485_DLink2_RX__BYP, CYREG_PRT6_BYP
.set RTest_RS485_DLink2_RX__CTL, CYREG_PRT6_CTL
.set RTest_RS485_DLink2_RX__DM0, CYREG_PRT6_DM0
.set RTest_RS485_DLink2_RX__DM1, CYREG_PRT6_DM1
.set RTest_RS485_DLink2_RX__DM2, CYREG_PRT6_DM2
.set RTest_RS485_DLink2_RX__DR, CYREG_PRT6_DR
.set RTest_RS485_DLink2_RX__INP_DIS, CYREG_PRT6_INP_DIS
.set RTest_RS485_DLink2_RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set RTest_RS485_DLink2_RX__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set RTest_RS485_DLink2_RX__LCD_EN, CYREG_PRT6_LCD_EN
.set RTest_RS485_DLink2_RX__MASK, 0x20
.set RTest_RS485_DLink2_RX__PORT, 6
.set RTest_RS485_DLink2_RX__PRT, CYREG_PRT6_PRT
.set RTest_RS485_DLink2_RX__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set RTest_RS485_DLink2_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set RTest_RS485_DLink2_RX__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set RTest_RS485_DLink2_RX__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set RTest_RS485_DLink2_RX__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set RTest_RS485_DLink2_RX__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set RTest_RS485_DLink2_RX__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set RTest_RS485_DLink2_RX__PS, CYREG_PRT6_PS
.set RTest_RS485_DLink2_RX__SHIFT, 5
.set RTest_RS485_DLink2_RX__SLW, CYREG_PRT6_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 48000000
.set BCLK__BUS_CLK__KHZ, 48000
.set BCLK__BUS_CLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 24
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E16C069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 24
.set CYDEV_CHIP_MEMBER_4AA, 23
.set CYDEV_CHIP_MEMBER_4AB, 28
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4D, 18
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 25
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 22
.set CYDEV_CHIP_MEMBER_4I, 30
.set CYDEV_CHIP_MEMBER_4J, 19
.set CYDEV_CHIP_MEMBER_4K, 20
.set CYDEV_CHIP_MEMBER_4L, 29
.set CYDEV_CHIP_MEMBER_4M, 27
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 26
.set CYDEV_CHIP_MEMBER_4Q, 15
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 21
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 16
.set CYDEV_CHIP_MEMBER_4Z, 17
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 31
.set CYDEV_CHIP_MEMBER_FM3, 35
.set CYDEV_CHIP_MEMBER_FM4, 36
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 32
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 33
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 34
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_JTAG_4
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x000001C7
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CyDividedClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set CyDividedClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set CyDividedClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set CyDividedClock__CFG2_SRC_SEL_MASK, 0x07
.set CyDividedClock__INDEX, 0x00
.set CyDividedClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CyDividedClock__PM_ACT_MSK, 0x01
.set CyDividedClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CyDividedClock__PM_STBY_MSK, 0x01
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
