C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis   -part A3PE1500  -package PQFP208  -grade Std    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\synlog\report\leon3mp_fpga_mapper.xml  -top_level_module  work.leon3mp  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.edn   -freq 100.000   C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\synwork\leon3mp_prem.srd  -sap  C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.sap  -otap  C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.tap  -omap  C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.map  -devicelib  C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\proasic3e.v  -sap  C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.sap  -ologparam  C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\syntmp\leon3mp.plg  -osyn  C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srm  -prjdir  C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\  -prjname  leon3mp_syn  -log  C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\synlog\leon3mp_fpga_mapper.srr 
rc:1 success:1 runtime:147
file:C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\scratchproject.prs|io:o|time:1517959315|size:14589|exec:0
file:C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.edn|io:o|time:1517963211|size:16256142|exec:0
file:C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\synwork\leon3mp_prem.srd|io:i|time:1517963064|size:1083418|exec:0
file:C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.sap|io:o|time:1517963068|size:29278|exec:0
file:C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.tap|io:o|time:0|size:0|exec:0
file:C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.map|io:o|time:1517963215|size:28|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\proasic3e.v|io:i|time:1487952450|size:55760|exec:0
file:C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.sap|io:o|time:1517963068|size:29278|exec:0
file:C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\syntmp\leon3mp.plg|io:o|time:1517963215|size:2557|exec:0
file:C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srm|io:o|time:1517963204|size:111506|exec:0
file:C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\synlog\leon3mp_fpga_mapper.srr|io:o|time:1517963215|size:315474|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\m_proasic.exe|io:i|time:1479385034|size:10978304|exec:1
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\m_proasic.exe|io:i|time:1479386440|size:14125056|exec:1
