// Seed: 1873728397
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input uwire id_4,
    output tri id_5,
    input wor id_6,
    input wor id_7,
    output uwire id_8
);
  id_10 :
  assert property (@(posedge 1 or posedge {1{1'd0}}) 0)
  else;
  wire id_11;
endmodule
module module_1 (
    input supply1 id_0
    , id_14,
    output supply0 id_1,
    input supply0 id_2,
    input wor id_3,
    output supply1 id_4,
    output wire id_5,
    output wire id_6,
    output uwire id_7,
    input uwire id_8,
    output tri id_9,
    output tri id_10,
    input tri0 id_11,
    input tri1 id_12
    , id_15, id_16
);
  id_17(
      .id_0(1), .id_1(1), .id_2(1), .id_3(id_6)
  );
  module_0 modCall_1 (
      id_0,
      id_11,
      id_3,
      id_12,
      id_11,
      id_5,
      id_8,
      id_12,
      id_1
  );
  wire id_18;
endmodule
