Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 16 02:53:24 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal          2           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-18  Warning           Missing input or output delay                       36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (55)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (55)
--------------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.237        0.000                      0                 1036        0.128        0.000                      0                 1036        3.000        0.000                       0                   426  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_0                     {0.000 5.000}        10.000          100.000         
slowclk_gen/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_10         {0.000 50.000}       100.000         10.000          
  clkfbout_clk_10         {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0                           6.237        0.000                      0                  108        0.261        0.000                      0                  108        4.500        0.000                       0                    55  
slowclk_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_10              82.963        0.000                      0                  928        0.128        0.000                      0                  928       49.500        0.000                       0                   367  
  clkfbout_clk_10                                                                                                                                                          17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           clk_out1_clk_10  clk_0            


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)                                             
(none)           clk_0                             
(none)           clk_out1_clk_10                   
(none)           clkfbout_clk_10                   
(none)                            clk_out1_clk_10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.704ns (21.342%)  route 2.595ns (78.658%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.552     5.136    timerseg_driver/ctr/clk
    SLICE_X39Y91         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.789     6.381    timerseg_driver/ctr/S[1]
    SLICE_X40Y93         LUT2 (Prop_lut2_I0_O)        0.124     6.505 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           1.005     7.510    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X38Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.634 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.801     8.435    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X39Y91         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.434    14.838    timerseg_driver/ctr/clk
    SLICE_X39Y91         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism              0.298    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X39Y91         FDRE (Setup_fdre_C_R)       -0.429    14.672    timerseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.704ns (21.342%)  route 2.595ns (78.658%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.552     5.136    timerseg_driver/ctr/clk
    SLICE_X39Y91         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.789     6.381    timerseg_driver/ctr/S[1]
    SLICE_X40Y93         LUT2 (Prop_lut2_I0_O)        0.124     6.505 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           1.005     7.510    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X38Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.634 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.801     8.435    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X39Y91         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.434    14.838    timerseg_driver/ctr/clk
    SLICE_X39Y91         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism              0.298    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X39Y91         FDRE (Setup_fdre_C_R)       -0.429    14.672    timerseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.260ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.766ns (24.358%)  route 2.379ns (75.642%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.535     5.119    bseg_driver/ctr/clk
    SLICE_X46Y74         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  bseg_driver/ctr/D_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.866     6.503    bseg_driver/ctr/D_ctr_q_reg[13]
    SLICE_X47Y73         LUT4 (Prop_lut4_I0_O)        0.124     6.627 f  bseg_driver/ctr/D_ctr_q[0]_i_4__0/O
                         net (fo=1, routed)           0.638     7.265    bseg_driver/ctr/D_ctr_q[0]_i_4__0_n_0
    SLICE_X47Y72         LUT5 (Prop_lut5_I2_O)        0.124     7.389 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.875     8.264    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X46Y75         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.421    14.825    bseg_driver/ctr/clk
    SLICE_X46Y75         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism              0.258    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X46Y75         FDRE (Setup_fdre_C_R)       -0.524    14.524    bseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                          -8.264    
  -------------------------------------------------------------------
                         slack                                  6.260    

Slack (MET) :             6.260ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.766ns (24.358%)  route 2.379ns (75.642%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.535     5.119    bseg_driver/ctr/clk
    SLICE_X46Y74         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  bseg_driver/ctr/D_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.866     6.503    bseg_driver/ctr/D_ctr_q_reg[13]
    SLICE_X47Y73         LUT4 (Prop_lut4_I0_O)        0.124     6.627 f  bseg_driver/ctr/D_ctr_q[0]_i_4__0/O
                         net (fo=1, routed)           0.638     7.265    bseg_driver/ctr/D_ctr_q[0]_i_4__0_n_0
    SLICE_X47Y72         LUT5 (Prop_lut5_I2_O)        0.124     7.389 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.875     8.264    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X46Y75         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.421    14.825    bseg_driver/ctr/clk
    SLICE_X46Y75         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism              0.258    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X46Y75         FDRE (Setup_fdre_C_R)       -0.524    14.524    bseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                          -8.264    
  -------------------------------------------------------------------
                         slack                                  6.260    

Slack (MET) :             6.311ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.704ns (22.011%)  route 2.494ns (77.989%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.552     5.136    timerseg_driver/ctr/clk
    SLICE_X39Y91         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.789     6.381    timerseg_driver/ctr/S[1]
    SLICE_X40Y93         LUT2 (Prop_lut2_I0_O)        0.124     6.505 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           1.005     7.510    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X38Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.634 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.701     8.334    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X39Y89         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.433    14.837    timerseg_driver/ctr/clk
    SLICE_X39Y89         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism              0.273    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X39Y89         FDRE (Setup_fdre_C_R)       -0.429    14.646    timerseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  6.311    

Slack (MET) :             6.311ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.704ns (22.011%)  route 2.494ns (77.989%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.552     5.136    timerseg_driver/ctr/clk
    SLICE_X39Y91         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.789     6.381    timerseg_driver/ctr/S[1]
    SLICE_X40Y93         LUT2 (Prop_lut2_I0_O)        0.124     6.505 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           1.005     7.510    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X38Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.634 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.701     8.334    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X39Y89         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.433    14.837    timerseg_driver/ctr/clk
    SLICE_X39Y89         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism              0.273    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X39Y89         FDRE (Setup_fdre_C_R)       -0.429    14.646    timerseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  6.311    

Slack (MET) :             6.311ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.704ns (22.011%)  route 2.494ns (77.989%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.552     5.136    timerseg_driver/ctr/clk
    SLICE_X39Y91         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.789     6.381    timerseg_driver/ctr/S[1]
    SLICE_X40Y93         LUT2 (Prop_lut2_I0_O)        0.124     6.505 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           1.005     7.510    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X38Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.634 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.701     8.334    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X39Y89         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.433    14.837    timerseg_driver/ctr/clk
    SLICE_X39Y89         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[8]/C
                         clock pessimism              0.273    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X39Y89         FDRE (Setup_fdre_C_R)       -0.429    14.646    timerseg_driver/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  6.311    

Slack (MET) :             6.311ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.704ns (22.011%)  route 2.494ns (77.989%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.552     5.136    timerseg_driver/ctr/clk
    SLICE_X39Y91         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.789     6.381    timerseg_driver/ctr/S[1]
    SLICE_X40Y93         LUT2 (Prop_lut2_I0_O)        0.124     6.505 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           1.005     7.510    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X38Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.634 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.701     8.334    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X39Y89         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.433    14.837    timerseg_driver/ctr/clk
    SLICE_X39Y89         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/C
                         clock pessimism              0.273    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X39Y89         FDRE (Setup_fdre_C_R)       -0.429    14.646    timerseg_driver/ctr/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  6.311    

Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.704ns (22.276%)  route 2.456ns (77.724%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.552     5.136    timerseg_driver/ctr/clk
    SLICE_X39Y91         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.789     6.381    timerseg_driver/ctr/S[1]
    SLICE_X40Y93         LUT2 (Prop_lut2_I0_O)        0.124     6.505 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           1.005     7.510    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X38Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.634 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.663     8.296    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X39Y90         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.433    14.837    timerseg_driver/ctr/clk
    SLICE_X39Y90         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[12]/C
                         clock pessimism              0.273    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X39Y90         FDRE (Setup_fdre_C_R)       -0.429    14.646    timerseg_driver/ctr/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -8.296    
  -------------------------------------------------------------------
                         slack                                  6.349    

Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.704ns (22.276%)  route 2.456ns (77.724%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.552     5.136    timerseg_driver/ctr/clk
    SLICE_X39Y91         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.789     6.381    timerseg_driver/ctr/S[1]
    SLICE_X40Y93         LUT2 (Prop_lut2_I0_O)        0.124     6.505 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           1.005     7.510    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X38Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.634 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.663     8.296    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X39Y90         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.433    14.837    timerseg_driver/ctr/clk
    SLICE_X39Y90         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[13]/C
                         clock pessimism              0.273    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X39Y90         FDRE (Setup_fdre_C_R)       -0.429    14.646    timerseg_driver/ctr/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -8.296    
  -------------------------------------------------------------------
                         slack                                  6.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.556     1.500    aseg_driver/ctr/clk
    SLICE_X45Y67         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y67         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  aseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.758    aseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.866 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    aseg_driver/ctr/D_ctr_q_reg[4]_i_1_n_4
    SLICE_X45Y67         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.823     2.013    aseg_driver/ctr/clk
    SLICE_X45Y67         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X45Y67         FDRE (Hold_fdre_C_D)         0.105     1.605    aseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.555     1.499    aseg_driver/ctr/clk
    SLICE_X45Y68         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  aseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.117     1.757    aseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    aseg_driver/ctr/D_ctr_q_reg[8]_i_1_n_4
    SLICE_X45Y68         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.822     2.012    aseg_driver/ctr/clk
    SLICE_X45Y68         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X45Y68         FDRE (Hold_fdre_C_D)         0.105     1.604    aseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.560     1.504    timerseg_driver/ctr/clk
    SLICE_X39Y90         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  timerseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.117     1.762    timerseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X39Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  timerseg_driver/ctr/D_ctr_q_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.870    timerseg_driver/ctr/D_ctr_q_reg[12]_i_1__1_n_4
    SLICE_X39Y90         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.828     2.018    timerseg_driver/ctr/clk
    SLICE_X39Y90         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X39Y90         FDRE (Hold_fdre_C_D)         0.105     1.609    timerseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.559     1.503    timerseg_driver/ctr/clk
    SLICE_X39Y88         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  timerseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.763    timerseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X39Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.871    timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__1_n_4
    SLICE_X39Y88         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.827     2.017    timerseg_driver/ctr/clk
    SLICE_X39Y88         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X39Y88         FDRE (Hold_fdre_C_D)         0.105     1.608    timerseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.559     1.503    timerseg_driver/ctr/clk
    SLICE_X39Y89         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  timerseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.764    timerseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  timerseg_driver/ctr/D_ctr_q_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.872    timerseg_driver/ctr/D_ctr_q_reg[8]_i_1__1_n_4
    SLICE_X39Y89         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.827     2.017    timerseg_driver/ctr/clk
    SLICE_X39Y89         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X39Y89         FDRE (Hold_fdre_C_D)         0.105     1.608    timerseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.557     1.501    aseg_driver/ctr/clk
    SLICE_X45Y66         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  aseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.762    aseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X45Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  aseg_driver/ctr/D_ctr_q_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.870    aseg_driver/ctr/D_ctr_q_reg[0]_i_2_n_4
    SLICE_X45Y66         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.825     2.014    aseg_driver/ctr/clk
    SLICE_X45Y66         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X45Y66         FDRE (Hold_fdre_C_D)         0.105     1.606    aseg_driver/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.558     1.502    timerseg_driver/ctr/clk
    SLICE_X39Y87         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  timerseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.763    timerseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     1.871    timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__1_n_4
    SLICE_X39Y87         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.825     2.015    timerseg_driver/ctr/clk
    SLICE_X39Y87         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X39Y87         FDRE (Hold_fdre_C_D)         0.105     1.607    timerseg_driver/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.554     1.498    aseg_driver/ctr/clk
    SLICE_X45Y69         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  aseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.759    aseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X45Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    aseg_driver/ctr/D_ctr_q_reg[12]_i_1_n_4
    SLICE_X45Y69         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.822     2.011    aseg_driver/ctr/clk
    SLICE_X45Y69         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X45Y69         FDRE (Hold_fdre_C_D)         0.105     1.603    aseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.556     1.500    aseg_driver/ctr/clk
    SLICE_X45Y67         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y67         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  aseg_driver/ctr/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.114     1.755    aseg_driver/ctr/D_ctr_q_reg[4]
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.870 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.870    aseg_driver/ctr/D_ctr_q_reg[4]_i_1_n_7
    SLICE_X45Y67         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.823     2.013    aseg_driver/ctr/clk
    SLICE_X45Y67         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X45Y67         FDRE (Hold_fdre_C_D)         0.105     1.605    aseg_driver/ctr/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.550     1.494    bseg_driver/ctr/clk
    SLICE_X46Y73         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  bseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.127     1.784    bseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.894 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.894    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__0_n_5
    SLICE_X46Y73         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     2.006    bseg_driver/ctr/clk
    SLICE_X46Y73         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism             -0.513     1.494    
    SLICE_X46Y73         FDRE (Hold_fdre_C_D)         0.134     1.628    bseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y66   aseg_driver/ctr/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y68   aseg_driver/ctr/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y68   aseg_driver/ctr/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y69   aseg_driver/ctr/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y69   aseg_driver/ctr/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y69   aseg_driver/ctr/D_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y69   aseg_driver/ctr/D_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y70   aseg_driver/ctr/D_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y70   aseg_driver/ctr/D_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y66   aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y66   aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y68   aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y68   aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y68   aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y68   aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y69   aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y69   aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y69   aseg_driver/ctr/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y69   aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y66   aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y66   aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y68   aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y68   aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y68   aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y68   aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y69   aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y69   aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y69   aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y69   aseg_driver/ctr/D_ctr_q_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  slowclk_gen/inst/clk_in1
  To Clock:  slowclk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slowclk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { slowclk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_10
  To Clock:  clk_out1_clk_10

Setup :            0  Failing Endpoints,  Worst Slack       82.963ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.963ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        16.647ns  (logic 2.156ns (12.951%)  route 14.491ns (87.049%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 101.428 - 100.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.541     1.541    sm/clk_out1
    SLICE_X40Y79         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     1.997 r  sm/D_states_q_reg[6]/Q
                         net (fo=101, routed)         2.049     4.046    sm/D_states_q[6]
    SLICE_X51Y80         LUT4 (Prop_lut4_I2_O)        0.124     4.170 r  sm/D_accel_timer_q[3]_i_9/O
                         net (fo=28, routed)          2.303     6.473    sm/D_accel_timer_q[3]_i_9_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.152     6.625 r  sm/ram_reg_i_120/O
                         net (fo=1, routed)           0.688     7.313    sm/ram_reg_i_120_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I2_O)        0.326     7.639 r  sm/ram_reg_i_66/O
                         net (fo=1, routed)           0.958     8.597    sm/ram_reg_i_66_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I0_O)        0.124     8.721 r  sm/ram_reg_i_19/O
                         net (fo=72, routed)          2.793    11.514    sm/M_sm_ra1[2]
    SLICE_X47Y91         LUT6 (Prop_lut6_I2_O)        0.124    11.638 f  sm/D_states_q[7]_i_76/O
                         net (fo=4, routed)           0.820    12.457    sm/D_registers_q_reg[7][11][6]
    SLICE_X47Y89         LUT6 (Prop_lut6_I1_O)        0.124    12.581 f  sm/D_states_q[3]_i_35/O
                         net (fo=3, routed)           0.981    13.562    sm/D_states_q[3]_i_35_n_0
    SLICE_X46Y87         LUT3 (Prop_lut3_I2_O)        0.150    13.712 f  sm/D_states_q[7]_i_61/O
                         net (fo=3, routed)           1.131    14.843    sm/D_states_q[7]_i_61_n_0
    SLICE_X50Y82         LUT6 (Prop_lut6_I4_O)        0.328    15.171 r  sm/D_states_q[7]_i_24/O
                         net (fo=1, routed)           0.466    15.637    sm/D_states_q[7]_i_24_n_0
    SLICE_X50Y82         LUT6 (Prop_lut6_I5_O)        0.124    15.761 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.806    16.567    sm/D_states_q[7]_i_4_n_0
    SLICE_X49Y80         LUT6 (Prop_lut6_I1_O)        0.124    16.691 r  sm/D_states_q[7]_i_1/O
                         net (fo=9, routed)           1.497    18.188    sm/D_states_q[7]_i_1_n_0
    SLICE_X39Y83         FDRE                                         r  sm/D_states_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.428   101.428    sm/clk_out1
    SLICE_X39Y83         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.078   101.506    
                         clock uncertainty           -0.149   101.357    
    SLICE_X39Y83         FDRE (Setup_fdre_C_CE)      -0.205   101.152    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        101.152    
                         arrival time                         -18.188    
  -------------------------------------------------------------------
                         slack                                 82.963    

Slack (MET) :             83.030ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        16.063ns  (logic 3.567ns (22.206%)  route 12.496ns (77.794%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=3 LUT5=2 LUT6=4)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 101.483 - 100.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.545     1.545    sm/clk_out1
    SLICE_X39Y83         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456     2.001 f  sm/D_states_q_reg[3]/Q
                         net (fo=138, routed)         2.676     4.677    sm/D_states_q[3]
    SLICE_X50Y81         LUT3 (Prop_lut3_I1_O)        0.146     4.823 r  sm/D_registers_q[7][12]_i_32/O
                         net (fo=10, routed)          2.175     6.999    sm/D_registers_q[7][12]_i_32_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.328     7.327 r  sm/ram_reg_i_129/O
                         net (fo=2, routed)           0.300     7.627    sm/ram_reg_i_129_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.751 r  sm/ram_reg_i_116/O
                         net (fo=49, routed)          1.846     9.597    sm/ram_reg_i_116_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.721 r  sm/ram_reg_i_95/O
                         net (fo=1, routed)           0.724    10.444    sm/ram_reg_i_95_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.568 r  sm/ram_reg_i_54/O
                         net (fo=17, routed)          1.120    11.689    sm/D_registers_q_reg[7][11][0]
    SLICE_X48Y87         LUT2 (Prop_lut2_I0_O)        0.124    11.813 r  sm/ram_reg_i_205/O
                         net (fo=1, routed)           0.000    11.813    sm/ram_reg_i_205_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.345 r  sm/ram_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    12.345    L_reg/CO[0]
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.459 r  L_reg/ram_reg_i_156/CO[3]
                         net (fo=1, routed)           0.000    12.459    L_reg/ram_reg_i_156_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.793 r  L_reg/D_registers_q_reg[7][11]_i_7/O[1]
                         net (fo=1, routed)           1.161    13.954    sm/D_registers_q[7][11]_i_2_0[5]
    SLICE_X51Y89         LUT3 (Prop_lut3_I2_O)        0.331    14.285 r  sm/D_registers_q[7][9]_i_4/O
                         net (fo=1, routed)           0.498    14.783    sm/D_registers_q[7][9]_i_4_n_0
    SLICE_X52Y89         LUT5 (Prop_lut5_I3_O)        0.326    15.109 r  sm/D_registers_q[7][9]_i_2/O
                         net (fo=3, routed)           0.602    15.711    display/M_alum_out[7]
    SLICE_X52Y90         LUT3 (Prop_lut3_I1_O)        0.150    15.861 r  display/ram_reg_i_28/O
                         net (fo=2, routed)           0.771    16.632    L_reg/override_address[6]
    SLICE_X51Y89         LUT5 (Prop_lut5_I3_O)        0.354    16.986 r  L_reg/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.622    17.608    brams/bram2/ram_reg_0[9]
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.483   101.483    brams/bram2/clk_out1
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.561    
                         clock uncertainty           -0.149   101.412    
    RAMB18_X1Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.774   100.638    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.638    
                         arrival time                         -17.608    
  -------------------------------------------------------------------
                         slack                                 83.030    

Slack (MET) :             83.048ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        16.735ns  (logic 3.067ns (18.327%)  route 13.668ns (81.673%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=2 LUT6=8)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 101.428 - 100.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.545     1.545    sm/clk_out1
    SLICE_X39Y83         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456     2.001 f  sm/D_states_q_reg[3]/Q
                         net (fo=138, routed)         2.676     4.677    sm/D_states_q[3]
    SLICE_X50Y81         LUT3 (Prop_lut3_I1_O)        0.146     4.823 r  sm/D_registers_q[7][12]_i_32/O
                         net (fo=10, routed)          2.175     6.999    sm/D_registers_q[7][12]_i_32_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.328     7.327 r  sm/ram_reg_i_129/O
                         net (fo=2, routed)           0.300     7.627    sm/ram_reg_i_129_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.751 r  sm/ram_reg_i_116/O
                         net (fo=49, routed)          1.846     9.597    sm/ram_reg_i_116_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.721 r  sm/ram_reg_i_95/O
                         net (fo=1, routed)           0.724    10.444    sm/ram_reg_i_95_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.568 r  sm/ram_reg_i_54/O
                         net (fo=17, routed)          1.120    11.689    sm/D_registers_q_reg[7][11][0]
    SLICE_X48Y87         LUT2 (Prop_lut2_I0_O)        0.124    11.813 r  sm/ram_reg_i_205/O
                         net (fo=1, routed)           0.000    11.813    sm/ram_reg_i_205_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.419 f  sm/ram_reg_i_159/O[3]
                         net (fo=1, routed)           0.506    12.925    sm/alum/data0[3]
    SLICE_X50Y87         LUT6 (Prop_lut6_I5_O)        0.306    13.231 f  sm/D_registers_q[7][3]_i_3/O
                         net (fo=1, routed)           1.072    14.303    sm/D_registers_q[7][3]_i_3_n_0
    SLICE_X53Y90         LUT3 (Prop_lut3_I1_O)        0.154    14.457 f  sm/D_registers_q[7][3]_i_2/O
                         net (fo=3, routed)           0.801    15.257    sm/ram_reg_i_86_0[1]
    SLICE_X51Y90         LUT6 (Prop_lut6_I0_O)        0.327    15.584 r  sm/D_states_q[3]_i_23/O
                         net (fo=2, routed)           1.491    17.076    sm/D_states_q[3]_i_23_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I3_O)        0.124    17.200 r  sm/D_states_q[3]_i_6/O
                         net (fo=1, routed)           0.577    17.777    sm/D_states_q[3]_i_6_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I4_O)        0.124    17.901 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.379    18.280    sm/D_states_d__0[3]
    SLICE_X39Y83         FDRE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.428   101.428    sm/clk_out1
    SLICE_X39Y83         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.117   101.545    
                         clock uncertainty           -0.149   101.396    
    SLICE_X39Y83         FDRE (Setup_fdre_C_D)       -0.067   101.329    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        101.329    
                         arrival time                         -18.280    
  -------------------------------------------------------------------
                         slack                                 83.048    

Slack (MET) :             83.101ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        16.506ns  (logic 2.156ns (13.062%)  route 14.350ns (86.938%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 101.425 - 100.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.541     1.541    sm/clk_out1
    SLICE_X40Y79         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     1.997 r  sm/D_states_q_reg[6]/Q
                         net (fo=101, routed)         2.049     4.046    sm/D_states_q[6]
    SLICE_X51Y80         LUT4 (Prop_lut4_I2_O)        0.124     4.170 r  sm/D_accel_timer_q[3]_i_9/O
                         net (fo=28, routed)          2.303     6.473    sm/D_accel_timer_q[3]_i_9_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.152     6.625 r  sm/ram_reg_i_120/O
                         net (fo=1, routed)           0.688     7.313    sm/ram_reg_i_120_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I2_O)        0.326     7.639 r  sm/ram_reg_i_66/O
                         net (fo=1, routed)           0.958     8.597    sm/ram_reg_i_66_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I0_O)        0.124     8.721 r  sm/ram_reg_i_19/O
                         net (fo=72, routed)          2.793    11.514    sm/M_sm_ra1[2]
    SLICE_X47Y91         LUT6 (Prop_lut6_I2_O)        0.124    11.638 f  sm/D_states_q[7]_i_76/O
                         net (fo=4, routed)           0.820    12.457    sm/D_registers_q_reg[7][11][6]
    SLICE_X47Y89         LUT6 (Prop_lut6_I1_O)        0.124    12.581 f  sm/D_states_q[3]_i_35/O
                         net (fo=3, routed)           0.981    13.562    sm/D_states_q[3]_i_35_n_0
    SLICE_X46Y87         LUT3 (Prop_lut3_I2_O)        0.150    13.712 f  sm/D_states_q[7]_i_61/O
                         net (fo=3, routed)           1.131    14.843    sm/D_states_q[7]_i_61_n_0
    SLICE_X50Y82         LUT6 (Prop_lut6_I4_O)        0.328    15.171 r  sm/D_states_q[7]_i_24/O
                         net (fo=1, routed)           0.466    15.637    sm/D_states_q[7]_i_24_n_0
    SLICE_X50Y82         LUT6 (Prop_lut6_I5_O)        0.124    15.761 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.806    16.567    sm/D_states_q[7]_i_4_n_0
    SLICE_X49Y80         LUT6 (Prop_lut6_I1_O)        0.124    16.691 r  sm/D_states_q[7]_i_1/O
                         net (fo=9, routed)           1.356    18.047    sm/D_states_q[7]_i_1_n_0
    SLICE_X39Y81         FDSE                                         r  sm/D_states_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.425   101.425    sm/clk_out1
    SLICE_X39Y81         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.078   101.503    
                         clock uncertainty           -0.149   101.354    
    SLICE_X39Y81         FDSE (Setup_fdse_C_CE)      -0.205   101.149    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        101.149    
                         arrival time                         -18.047    
  -------------------------------------------------------------------
                         slack                                 83.101    

Slack (MET) :             83.127ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        15.975ns  (logic 2.742ns (17.165%)  route 13.233ns (82.835%))
  Logic Levels:           10  (CARRY4=1 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 101.483 - 100.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.541     1.541    sm/clk_out1
    SLICE_X40Y79         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     1.997 r  sm/D_states_q_reg[6]/Q
                         net (fo=101, routed)         2.049     4.046    sm/D_states_q[6]
    SLICE_X51Y80         LUT4 (Prop_lut4_I2_O)        0.124     4.170 r  sm/D_accel_timer_q[3]_i_9/O
                         net (fo=28, routed)          2.303     6.473    sm/D_accel_timer_q[3]_i_9_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.152     6.625 r  sm/ram_reg_i_120/O
                         net (fo=1, routed)           0.688     7.313    sm/ram_reg_i_120_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I2_O)        0.326     7.639 r  sm/ram_reg_i_66/O
                         net (fo=1, routed)           0.958     8.597    sm/ram_reg_i_66_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I0_O)        0.124     8.721 r  sm/ram_reg_i_19/O
                         net (fo=72, routed)          2.793    11.514    sm/M_sm_ra1[2]
    SLICE_X47Y91         LUT6 (Prop_lut6_I2_O)        0.124    11.638 r  sm/D_states_q[7]_i_76/O
                         net (fo=4, routed)           1.055    12.693    sm/D_registers_q_reg[7][11][6]
    SLICE_X49Y89         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    13.230 r  sm/D_registers_q_reg[7][11]_i_6/O[2]
                         net (fo=1, routed)           0.831    14.061    sm/alum/data1[10]
    SLICE_X50Y89         LUT3 (Prop_lut3_I0_O)        0.302    14.363 r  sm/D_registers_q[7][10]_i_4/O
                         net (fo=1, routed)           0.537    14.900    sm/D_registers_q[7][10]_i_4_n_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I3_O)        0.124    15.024 r  sm/D_registers_q[7][10]_i_2/O
                         net (fo=3, routed)           0.496    15.520    display/M_alum_out[8]
    SLICE_X53Y89         LUT3 (Prop_lut3_I1_O)        0.118    15.638 r  display/ram_reg_i_25/O
                         net (fo=2, routed)           0.740    16.377    L_reg/override_address[7]
    SLICE_X48Y91         LUT5 (Prop_lut5_I3_O)        0.355    16.732 r  L_reg/ram_reg_i_3__0/O
                         net (fo=1, routed)           0.783    17.516    brams/bram2/ram_reg_0[10]
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.483   101.483    brams/bram2/clk_out1
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.561    
                         clock uncertainty           -0.149   101.412    
    RAMB18_X1Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.769   100.643    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.643    
                         arrival time                         -17.516    
  -------------------------------------------------------------------
                         slack                                 83.127    

Slack (MET) :             83.160ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        16.141ns  (logic 3.541ns (21.938%)  route 12.600ns (78.062%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=3 LUT5=2 LUT6=4)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 101.483 - 100.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.545     1.545    sm/clk_out1
    SLICE_X39Y83         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456     2.001 f  sm/D_states_q_reg[3]/Q
                         net (fo=138, routed)         2.676     4.677    sm/D_states_q[3]
    SLICE_X50Y81         LUT3 (Prop_lut3_I1_O)        0.146     4.823 r  sm/D_registers_q[7][12]_i_32/O
                         net (fo=10, routed)          2.175     6.999    sm/D_registers_q[7][12]_i_32_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.328     7.327 r  sm/ram_reg_i_129/O
                         net (fo=2, routed)           0.300     7.627    sm/ram_reg_i_129_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.751 r  sm/ram_reg_i_116/O
                         net (fo=49, routed)          1.846     9.597    sm/ram_reg_i_116_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I3_O)        0.124     9.721 r  sm/ram_reg_i_95/O
                         net (fo=1, routed)           0.724    10.444    sm/ram_reg_i_95_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.568 r  sm/ram_reg_i_54/O
                         net (fo=17, routed)          1.120    11.689    sm/D_registers_q_reg[7][11][0]
    SLICE_X48Y87         LUT2 (Prop_lut2_I0_O)        0.124    11.813 r  sm/ram_reg_i_205/O
                         net (fo=1, routed)           0.000    11.813    sm/ram_reg_i_205_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.345 r  sm/ram_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    12.345    L_reg/CO[0]
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.459 r  L_reg/ram_reg_i_156/CO[3]
                         net (fo=1, routed)           0.000    12.459    L_reg/ram_reg_i_156_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.793 r  L_reg/D_registers_q_reg[7][11]_i_7/O[1]
                         net (fo=1, routed)           1.161    13.954    sm/D_registers_q[7][11]_i_2_0[5]
    SLICE_X51Y89         LUT3 (Prop_lut3_I2_O)        0.331    14.285 r  sm/D_registers_q[7][9]_i_4/O
                         net (fo=1, routed)           0.498    14.783    sm/D_registers_q[7][9]_i_4_n_0
    SLICE_X52Y89         LUT5 (Prop_lut5_I3_O)        0.326    15.109 r  sm/D_registers_q[7][9]_i_2/O
                         net (fo=3, routed)           0.602    15.711    display/M_alum_out[7]
    SLICE_X52Y90         LUT3 (Prop_lut3_I1_O)        0.150    15.861 r  display/ram_reg_i_28/O
                         net (fo=2, routed)           0.771    16.632    L_reg/override_address[6]
    SLICE_X51Y89         LUT5 (Prop_lut5_I0_O)        0.328    16.960 r  L_reg/ram_reg_i_4/O
                         net (fo=1, routed)           0.726    17.686    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.483   101.483    brams/bram1/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.561    
                         clock uncertainty           -0.149   101.412    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   100.846    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.846    
                         arrival time                         -17.686    
  -------------------------------------------------------------------
                         slack                                 83.160    

Slack (MET) :             83.171ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        15.931ns  (logic 2.610ns (16.384%)  route 13.321ns (83.616%))
  Logic Levels:           10  (CARRY4=1 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 101.483 - 100.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.541     1.541    sm/clk_out1
    SLICE_X40Y79         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     1.997 r  sm/D_states_q_reg[6]/Q
                         net (fo=101, routed)         2.049     4.046    sm/D_states_q[6]
    SLICE_X51Y80         LUT4 (Prop_lut4_I2_O)        0.124     4.170 r  sm/D_accel_timer_q[3]_i_9/O
                         net (fo=28, routed)          2.303     6.473    sm/D_accel_timer_q[3]_i_9_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.152     6.625 r  sm/ram_reg_i_120/O
                         net (fo=1, routed)           0.688     7.313    sm/ram_reg_i_120_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I2_O)        0.326     7.639 r  sm/ram_reg_i_66/O
                         net (fo=1, routed)           0.958     8.597    sm/ram_reg_i_66_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I0_O)        0.124     8.721 r  sm/ram_reg_i_19/O
                         net (fo=72, routed)          2.793    11.514    sm/M_sm_ra1[2]
    SLICE_X47Y91         LUT6 (Prop_lut6_I2_O)        0.124    11.638 r  sm/D_states_q[7]_i_76/O
                         net (fo=4, routed)           1.055    12.693    sm/D_registers_q_reg[7][11][6]
    SLICE_X49Y89         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    13.289 r  sm/D_registers_q_reg[7][11]_i_6/O[3]
                         net (fo=1, routed)           0.817    14.106    sm/alum/data1[11]
    SLICE_X51Y89         LUT3 (Prop_lut3_I0_O)        0.306    14.412 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=1, routed)           0.287    14.700    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I3_O)        0.124    14.824 r  sm/D_registers_q[7][11]_i_2/O
                         net (fo=3, routed)           0.689    15.513    display/M_alum_out[9]
    SLICE_X53Y89         LUT3 (Prop_lut3_I1_O)        0.124    15.637 r  display/ram_reg_i_22/O
                         net (fo=2, routed)           0.799    16.436    L_reg/override_address[8]
    SLICE_X51Y89         LUT5 (Prop_lut5_I3_O)        0.154    16.590 r  L_reg/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.882    17.472    brams/bram2/ram_reg_0[11]
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.483   101.483    brams/bram2/clk_out1
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.561    
                         clock uncertainty           -0.149   101.412    
    RAMB18_X1Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.769   100.643    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.643    
                         arrival time                         -17.472    
  -------------------------------------------------------------------
                         slack                                 83.171    

Slack (MET) :             83.398ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        16.225ns  (logic 2.156ns (13.288%)  route 14.069ns (86.712%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 101.426 - 100.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.541     1.541    sm/clk_out1
    SLICE_X40Y79         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     1.997 r  sm/D_states_q_reg[6]/Q
                         net (fo=101, routed)         2.049     4.046    sm/D_states_q[6]
    SLICE_X51Y80         LUT4 (Prop_lut4_I2_O)        0.124     4.170 r  sm/D_accel_timer_q[3]_i_9/O
                         net (fo=28, routed)          2.303     6.473    sm/D_accel_timer_q[3]_i_9_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.152     6.625 r  sm/ram_reg_i_120/O
                         net (fo=1, routed)           0.688     7.313    sm/ram_reg_i_120_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I2_O)        0.326     7.639 r  sm/ram_reg_i_66/O
                         net (fo=1, routed)           0.958     8.597    sm/ram_reg_i_66_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I0_O)        0.124     8.721 r  sm/ram_reg_i_19/O
                         net (fo=72, routed)          2.793    11.514    sm/M_sm_ra1[2]
    SLICE_X47Y91         LUT6 (Prop_lut6_I2_O)        0.124    11.638 f  sm/D_states_q[7]_i_76/O
                         net (fo=4, routed)           0.820    12.457    sm/D_registers_q_reg[7][11][6]
    SLICE_X47Y89         LUT6 (Prop_lut6_I1_O)        0.124    12.581 f  sm/D_states_q[3]_i_35/O
                         net (fo=3, routed)           0.981    13.562    sm/D_states_q[3]_i_35_n_0
    SLICE_X46Y87         LUT3 (Prop_lut3_I2_O)        0.150    13.712 f  sm/D_states_q[7]_i_61/O
                         net (fo=3, routed)           1.131    14.843    sm/D_states_q[7]_i_61_n_0
    SLICE_X50Y82         LUT6 (Prop_lut6_I4_O)        0.328    15.171 r  sm/D_states_q[7]_i_24/O
                         net (fo=1, routed)           0.466    15.637    sm/D_states_q[7]_i_24_n_0
    SLICE_X50Y82         LUT6 (Prop_lut6_I5_O)        0.124    15.761 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.806    16.567    sm/D_states_q[7]_i_4_n_0
    SLICE_X49Y80         LUT6 (Prop_lut6_I1_O)        0.124    16.691 r  sm/D_states_q[7]_i_1/O
                         net (fo=9, routed)           1.075    17.766    sm/D_states_q[7]_i_1_n_0
    SLICE_X41Y80         FDSE                                         r  sm/D_states_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.426   101.426    sm/clk_out1
    SLICE_X41Y80         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.092   101.518    
                         clock uncertainty           -0.149   101.369    
    SLICE_X41Y80         FDSE (Setup_fdse_C_CE)      -0.205   101.164    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        101.164    
                         arrival time                         -17.766    
  -------------------------------------------------------------------
                         slack                                 83.398    

Slack (MET) :             83.398ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        15.907ns  (logic 2.713ns (17.055%)  route 13.194ns (82.945%))
  Logic Levels:           10  (CARRY4=1 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 101.483 - 100.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.541     1.541    sm/clk_out1
    SLICE_X40Y79         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     1.997 r  sm/D_states_q_reg[6]/Q
                         net (fo=101, routed)         2.049     4.046    sm/D_states_q[6]
    SLICE_X51Y80         LUT4 (Prop_lut4_I2_O)        0.124     4.170 r  sm/D_accel_timer_q[3]_i_9/O
                         net (fo=28, routed)          2.303     6.473    sm/D_accel_timer_q[3]_i_9_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.152     6.625 r  sm/ram_reg_i_120/O
                         net (fo=1, routed)           0.688     7.313    sm/ram_reg_i_120_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I2_O)        0.326     7.639 r  sm/ram_reg_i_66/O
                         net (fo=1, routed)           0.958     8.597    sm/ram_reg_i_66_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I0_O)        0.124     8.721 r  sm/ram_reg_i_19/O
                         net (fo=72, routed)          2.793    11.514    sm/M_sm_ra1[2]
    SLICE_X47Y91         LUT6 (Prop_lut6_I2_O)        0.124    11.638 r  sm/D_states_q[7]_i_76/O
                         net (fo=4, routed)           1.055    12.693    sm/D_registers_q_reg[7][11][6]
    SLICE_X49Y89         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    13.230 r  sm/D_registers_q_reg[7][11]_i_6/O[2]
                         net (fo=1, routed)           0.831    14.061    sm/alum/data1[10]
    SLICE_X50Y89         LUT3 (Prop_lut3_I0_O)        0.302    14.363 r  sm/D_registers_q[7][10]_i_4/O
                         net (fo=1, routed)           0.537    14.900    sm/D_registers_q[7][10]_i_4_n_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I3_O)        0.124    15.024 r  sm/D_registers_q[7][10]_i_2/O
                         net (fo=3, routed)           0.496    15.520    display/M_alum_out[8]
    SLICE_X53Y89         LUT3 (Prop_lut3_I1_O)        0.118    15.638 r  display/ram_reg_i_25/O
                         net (fo=2, routed)           0.740    16.377    L_reg/override_address[7]
    SLICE_X48Y91         LUT5 (Prop_lut5_I0_O)        0.326    16.703 r  L_reg/ram_reg_i_3/O
                         net (fo=1, routed)           0.745    17.448    brams/bram1/ADDRARDADDR[10]
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.483   101.483    brams/bram1/clk_out1
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.561    
                         clock uncertainty           -0.149   101.412    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   100.846    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.846    
                         arrival time                         -17.448    
  -------------------------------------------------------------------
                         slack                                 83.398    

Slack (MET) :             83.417ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        16.242ns  (logic 2.156ns (13.274%)  route 14.086ns (86.726%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 101.426 - 100.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.541     1.541    sm/clk_out1
    SLICE_X40Y79         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     1.997 r  sm/D_states_q_reg[6]/Q
                         net (fo=101, routed)         2.049     4.046    sm/D_states_q[6]
    SLICE_X51Y80         LUT4 (Prop_lut4_I2_O)        0.124     4.170 r  sm/D_accel_timer_q[3]_i_9/O
                         net (fo=28, routed)          2.303     6.473    sm/D_accel_timer_q[3]_i_9_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.152     6.625 r  sm/ram_reg_i_120/O
                         net (fo=1, routed)           0.688     7.313    sm/ram_reg_i_120_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I2_O)        0.326     7.639 r  sm/ram_reg_i_66/O
                         net (fo=1, routed)           0.958     8.597    sm/ram_reg_i_66_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I0_O)        0.124     8.721 r  sm/ram_reg_i_19/O
                         net (fo=72, routed)          2.793    11.514    sm/M_sm_ra1[2]
    SLICE_X47Y91         LUT6 (Prop_lut6_I2_O)        0.124    11.638 f  sm/D_states_q[7]_i_76/O
                         net (fo=4, routed)           0.820    12.457    sm/D_registers_q_reg[7][11][6]
    SLICE_X47Y89         LUT6 (Prop_lut6_I1_O)        0.124    12.581 f  sm/D_states_q[3]_i_35/O
                         net (fo=3, routed)           0.981    13.562    sm/D_states_q[3]_i_35_n_0
    SLICE_X46Y87         LUT3 (Prop_lut3_I2_O)        0.150    13.712 f  sm/D_states_q[7]_i_61/O
                         net (fo=3, routed)           1.131    14.843    sm/D_states_q[7]_i_61_n_0
    SLICE_X50Y82         LUT6 (Prop_lut6_I4_O)        0.328    15.171 r  sm/D_states_q[7]_i_24/O
                         net (fo=1, routed)           0.466    15.637    sm/D_states_q[7]_i_24_n_0
    SLICE_X50Y82         LUT6 (Prop_lut6_I5_O)        0.124    15.761 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.806    16.567    sm/D_states_q[7]_i_4_n_0
    SLICE_X49Y80         LUT6 (Prop_lut6_I1_O)        0.124    16.691 r  sm/D_states_q[7]_i_1/O
                         net (fo=9, routed)           1.092    17.783    sm/D_states_q[7]_i_1_n_0
    SLICE_X42Y79         FDSE                                         r  sm/D_states_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.426   101.426    sm/clk_out1
    SLICE_X42Y79         FDSE                                         r  sm/D_states_q_reg[5]/C
                         clock pessimism              0.092   101.518    
                         clock uncertainty           -0.149   101.369    
    SLICE_X42Y79         FDSE (Setup_fdse_C_CE)      -0.169   101.200    sm/D_states_q_reg[5]
  -------------------------------------------------------------------
                         required time                        101.200    
                         arrival time                         -17.783    
  -------------------------------------------------------------------
                         slack                                 83.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1455086707[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1455086707[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.588     0.588    forLoop_idx_0_1455086707[3].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y84         FDRE                                         r  forLoop_idx_0_1455086707[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  forLoop_idx_0_1455086707[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     0.786    forLoop_idx_0_1455086707[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X58Y84         FDRE                                         r  forLoop_idx_0_1455086707[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.855     0.855    forLoop_idx_0_1455086707[3].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y84         FDRE                                         r  forLoop_idx_0_1455086707[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.268     0.588    
    SLICE_X58Y84         FDRE (Hold_fdre_C_D)         0.071     0.659    forLoop_idx_0_1455086707[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1455086707[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1455086707[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.590     0.590    forLoop_idx_0_1455086707[2].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y89         FDRE                                         r  forLoop_idx_0_1455086707[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  forLoop_idx_0_1455086707[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.796    forLoop_idx_0_1455086707[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X58Y89         FDRE                                         r  forLoop_idx_0_1455086707[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.860     0.860    forLoop_idx_0_1455086707[2].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y89         FDRE                                         r  forLoop_idx_0_1455086707[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.270     0.590    
    SLICE_X58Y89         FDRE (Hold_fdre_C_D)         0.075     0.665    forLoop_idx_0_1455086707[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_797910664[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_797910664[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.590     0.590    forLoop_idx_0_797910664[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X62Y62         FDRE                                         r  forLoop_idx_0_797910664[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  forLoop_idx_0_797910664[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.796    forLoop_idx_0_797910664[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y62         FDRE                                         r  forLoop_idx_0_797910664[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.859     0.859    forLoop_idx_0_797910664[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X62Y62         FDRE                                         r  forLoop_idx_0_797910664[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.270     0.590    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.075     0.665    forLoop_idx_0_797910664[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1455086707[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1455086707[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.588     0.588    forLoop_idx_0_1455086707[1].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y84         FDRE                                         r  forLoop_idx_0_1455086707[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  forLoop_idx_0_1455086707[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.794    forLoop_idx_0_1455086707[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X58Y84         FDRE                                         r  forLoop_idx_0_1455086707[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.855     0.855    forLoop_idx_0_1455086707[1].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y84         FDRE                                         r  forLoop_idx_0_1455086707[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.268     0.588    
    SLICE_X58Y84         FDRE (Hold_fdre_C_D)         0.075     0.663    forLoop_idx_0_1455086707[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.555     0.555    cond_butt_next_play/sync/clk_out1
    SLICE_X54Y70         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.775    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X54Y70         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.823     0.823    cond_butt_next_play/sync/clk_out1
    SLICE_X54Y70         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.269     0.555    
    SLICE_X54Y70         FDRE (Hold_fdre_C_D)         0.060     0.615    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1455086707[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1455086707[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.583     0.583    forLoop_idx_0_1455086707[0].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y71         FDRE                                         r  forLoop_idx_0_1455086707[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDRE (Prop_fdre_C_Q)         0.164     0.747 r  forLoop_idx_0_1455086707[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.803    forLoop_idx_0_1455086707[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X64Y71         FDRE                                         r  forLoop_idx_0_1455086707[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.851     0.851    forLoop_idx_0_1455086707[0].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y71         FDRE                                         r  forLoop_idx_0_1455086707[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.269     0.583    
    SLICE_X64Y71         FDRE (Hold_fdre_C_D)         0.060     0.643    forLoop_idx_0_1455086707[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_797910664[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_797910664[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.589     0.589    forLoop_idx_0_797910664[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y64         FDRE                                         r  forLoop_idx_0_797910664[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.164     0.753 r  forLoop_idx_0_797910664[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.809    forLoop_idx_0_797910664[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y64         FDRE                                         r  forLoop_idx_0_797910664[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.858     0.858    forLoop_idx_0_797910664[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y64         FDRE                                         r  forLoop_idx_0_797910664[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.270     0.589    
    SLICE_X64Y64         FDRE (Hold_fdre_C_D)         0.060     0.649    forLoop_idx_0_797910664[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/D_mem_q_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.125%)  route 0.109ns (36.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.560     0.560    sr3/clk_out1
    SLICE_X53Y86         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.109     0.809    sr3/D_waddr_q[1]
    SLICE_X52Y86         LUT5 (Prop_lut5_I2_O)        0.045     0.854 r  sr3/D_mem_q[3][0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.854    sr3/D_mem_q[3][0]_i_1__1_n_0
    SLICE_X52Y86         FDRE                                         r  sr3/D_mem_q_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.829     0.829    sr3/clk_out1
    SLICE_X52Y86         FDRE                                         r  sr3/D_mem_q_reg[3][0]/C
                         clock pessimism             -0.257     0.573    
    SLICE_X52Y86         FDRE (Hold_fdre_C_D)         0.121     0.694    sr3/D_mem_q_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/D_mem_q_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.699%)  route 0.111ns (37.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.560     0.560    sr3/clk_out1
    SLICE_X53Y86         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.111     0.811    sr3/D_waddr_q[1]
    SLICE_X52Y86         LUT5 (Prop_lut5_I3_O)        0.045     0.856 r  sr3/D_mem_q[2][1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.856    sr3/D_mem_q[2][1]_i_1__1_n_0
    SLICE_X52Y86         FDRE                                         r  sr3/D_mem_q_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.829     0.829    sr3/clk_out1
    SLICE_X52Y86         FDRE                                         r  sr3/D_mem_q_reg[2][1]/C
                         clock pessimism             -0.257     0.573    
    SLICE_X52Y86         FDRE (Hold_fdre_C_D)         0.121     0.694    sr3/D_mem_q_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 gameclk/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_game_tick_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.559     0.559    gameclk/clk_out1
    SLICE_X50Y83         FDRE                                         r  gameclk/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.148     0.707 f  gameclk/D_last_q_reg/Q
                         net (fo=1, routed)           0.059     0.766    sm/D_last_q_2
    SLICE_X50Y83         LUT6 (Prop_lut6_I0_O)        0.098     0.864 r  sm/D_game_tick_q_i_1/O
                         net (fo=1, routed)           0.000     0.864    sm/D_game_tick_q_i_1_n_0
    SLICE_X50Y83         FDRE                                         r  sm/D_game_tick_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.827     0.827    sm/clk_out1
    SLICE_X50Y83         FDRE                                         r  sm/D_game_tick_q_reg/C
                         clock pessimism             -0.269     0.559    
    SLICE_X50Y83         FDRE (Hold_fdre_C_D)         0.120     0.679    sm/D_game_tick_q_reg
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y36     brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y37     brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    slowclk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y65     D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y65     D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y65     D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y65     D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y86     L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y88     L_reg/D_registers_q_reg[0][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y86     L_reg/D_registers_q_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y86     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y86     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y86     L_reg/D_registers_q_reg[0][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_10
  To Clock:  clkfbout_clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_10
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    slowclk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  clk_0

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.274ns  (logic 0.642ns (10.232%)  route 5.632ns (89.768%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.612     1.612    reset_cond/clk_out1
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDPE (Prop_fdpe_C_Q)         0.518     2.130 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.758     6.888    bseg_driver/ctr/Q[0]
    SLICE_X47Y72         LUT5 (Prop_lut5_I0_O)        0.124     7.012 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.875     7.886    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X46Y75         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.421     4.825    bseg_driver/ctr/clk
    SLICE_X46Y75         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.274ns  (logic 0.642ns (10.232%)  route 5.632ns (89.768%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.612     1.612    reset_cond/clk_out1
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDPE (Prop_fdpe_C_Q)         0.518     2.130 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.758     6.888    bseg_driver/ctr/Q[0]
    SLICE_X47Y72         LUT5 (Prop_lut5_I0_O)        0.124     7.012 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.875     7.886    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X46Y75         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.421     4.825    bseg_driver/ctr/clk
    SLICE_X46Y75         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.179ns  (logic 0.642ns (10.390%)  route 5.537ns (89.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.612     1.612    reset_cond/clk_out1
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDPE (Prop_fdpe_C_Q)         0.518     2.130 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.874     7.004    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X44Y67         LUT5 (Prop_lut5_I0_O)        0.124     7.128 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.664     7.791    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X45Y70         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.427     4.831    aseg_driver/ctr/clk
    SLICE_X45Y70         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.179ns  (logic 0.642ns (10.390%)  route 5.537ns (89.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.612     1.612    reset_cond/clk_out1
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDPE (Prop_fdpe_C_Q)         0.518     2.130 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.874     7.004    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X44Y67         LUT5 (Prop_lut5_I0_O)        0.124     7.128 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.664     7.791    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X45Y70         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.427     4.831    aseg_driver/ctr/clk
    SLICE_X45Y70         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.173ns  (logic 0.642ns (10.400%)  route 5.531ns (89.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.612     1.612    reset_cond/clk_out1
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDPE (Prop_fdpe_C_Q)         0.518     2.130 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.874     7.004    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X44Y67         LUT5 (Prop_lut5_I0_O)        0.124     7.128 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.657     7.785    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X45Y67         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.430     4.834    aseg_driver/ctr/clk
    SLICE_X45Y67         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.173ns  (logic 0.642ns (10.400%)  route 5.531ns (89.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.612     1.612    reset_cond/clk_out1
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDPE (Prop_fdpe_C_Q)         0.518     2.130 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.874     7.004    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X44Y67         LUT5 (Prop_lut5_I0_O)        0.124     7.128 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.657     7.785    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X45Y67         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.430     4.834    aseg_driver/ctr/clk
    SLICE_X45Y67         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[5]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.173ns  (logic 0.642ns (10.400%)  route 5.531ns (89.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.612     1.612    reset_cond/clk_out1
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDPE (Prop_fdpe_C_Q)         0.518     2.130 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.874     7.004    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X44Y67         LUT5 (Prop_lut5_I0_O)        0.124     7.128 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.657     7.785    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X45Y67         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.430     4.834    aseg_driver/ctr/clk
    SLICE_X45Y67         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.173ns  (logic 0.642ns (10.400%)  route 5.531ns (89.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.612     1.612    reset_cond/clk_out1
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDPE (Prop_fdpe_C_Q)         0.518     2.130 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.874     7.004    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X44Y67         LUT5 (Prop_lut5_I0_O)        0.124     7.128 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.657     7.785    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X45Y67         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.430     4.834    aseg_driver/ctr/clk
    SLICE_X45Y67         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.106ns  (logic 0.642ns (10.514%)  route 5.464ns (89.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.612     1.612    reset_cond/clk_out1
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDPE (Prop_fdpe_C_Q)         0.518     2.130 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.758     6.888    bseg_driver/ctr/Q[0]
    SLICE_X47Y72         LUT5 (Prop_lut5_I0_O)        0.124     7.012 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.707     7.718    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X46Y74         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.421     4.825    bseg_driver/ctr/clk
    SLICE_X46Y74         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.106ns  (logic 0.642ns (10.514%)  route 5.464ns (89.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.612     1.612    reset_cond/clk_out1
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDPE (Prop_fdpe_C_Q)         0.518     2.130 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.758     6.888    bseg_driver/ctr/Q[0]
    SLICE_X47Y72         LUT5 (Prop_lut5_I0_O)        0.124     7.012 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.707     7.718    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X46Y74         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.421     4.825    bseg_driver/ctr/clk
    SLICE_X46Y74         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.908ns  (logic 0.209ns (10.955%)  route 1.699ns (89.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.583     0.583    reset_cond/clk_out1
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDPE (Prop_fdpe_C_Q)         0.164     0.747 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.493     2.240    timerseg_driver/ctr/Q[0]
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.045     2.285 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.206     2.490    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X39Y88         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.827     2.017    timerseg_driver/ctr/clk
    SLICE_X39Y88         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.908ns  (logic 0.209ns (10.955%)  route 1.699ns (89.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.583     0.583    reset_cond/clk_out1
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDPE (Prop_fdpe_C_Q)         0.164     0.747 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.493     2.240    timerseg_driver/ctr/Q[0]
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.045     2.285 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.206     2.490    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X39Y88         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.827     2.017    timerseg_driver/ctr/clk
    SLICE_X39Y88         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[5]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.908ns  (logic 0.209ns (10.955%)  route 1.699ns (89.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.583     0.583    reset_cond/clk_out1
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDPE (Prop_fdpe_C_Q)         0.164     0.747 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.493     2.240    timerseg_driver/ctr/Q[0]
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.045     2.285 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.206     2.490    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X39Y88         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.827     2.017    timerseg_driver/ctr/clk
    SLICE_X39Y88         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[6]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.908ns  (logic 0.209ns (10.955%)  route 1.699ns (89.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.583     0.583    reset_cond/clk_out1
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDPE (Prop_fdpe_C_Q)         0.164     0.747 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.493     2.240    timerseg_driver/ctr/Q[0]
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.045     2.285 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.206     2.490    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X39Y88         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.827     2.017    timerseg_driver/ctr/clk
    SLICE_X39Y88         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.921ns  (logic 0.209ns (10.880%)  route 1.712ns (89.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.583     0.583    reset_cond/clk_out1
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDPE (Prop_fdpe_C_Q)         0.164     0.747 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.493     2.240    timerseg_driver/ctr/Q[0]
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.045     2.285 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.219     2.504    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X39Y87         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.825     2.015    timerseg_driver/ctr/clk
    SLICE_X39Y87         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.921ns  (logic 0.209ns (10.880%)  route 1.712ns (89.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.583     0.583    reset_cond/clk_out1
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDPE (Prop_fdpe_C_Q)         0.164     0.747 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.493     2.240    timerseg_driver/ctr/Q[0]
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.045     2.285 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.219     2.504    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X39Y87         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.825     2.015    timerseg_driver/ctr/clk
    SLICE_X39Y87         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.921ns  (logic 0.209ns (10.880%)  route 1.712ns (89.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.583     0.583    reset_cond/clk_out1
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDPE (Prop_fdpe_C_Q)         0.164     0.747 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.493     2.240    timerseg_driver/ctr/Q[0]
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.045     2.285 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.219     2.504    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X39Y87         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.825     2.015    timerseg_driver/ctr/clk
    SLICE_X39Y87         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[2]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.921ns  (logic 0.209ns (10.880%)  route 1.712ns (89.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.583     0.583    reset_cond/clk_out1
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDPE (Prop_fdpe_C_Q)         0.164     0.747 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.493     2.240    timerseg_driver/ctr/Q[0]
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.045     2.285 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.219     2.504    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X39Y87         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.825     2.015    timerseg_driver/ctr/clk
    SLICE_X39Y87         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.963ns  (logic 0.209ns (10.649%)  route 1.754ns (89.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.583     0.583    reset_cond/clk_out1
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDPE (Prop_fdpe_C_Q)         0.164     0.747 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.493     2.240    timerseg_driver/ctr/Q[0]
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.045     2.285 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.261     2.545    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X39Y89         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.827     2.017    timerseg_driver/ctr/clk
    SLICE_X39Y89         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.963ns  (logic 0.209ns (10.649%)  route 1.754ns (89.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.583     0.583    reset_cond/clk_out1
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDPE (Prop_fdpe_C_Q)         0.164     0.747 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.493     2.240    timerseg_driver/ctr/Q[0]
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.045     2.285 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.261     2.545    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X39Y89         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.827     2.017    timerseg_driver/ctr/clk
    SLICE_X39Y89         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.150ns  (logic 4.910ns (37.338%)  route 8.240ns (62.662%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.535     5.119    bseg_driver/ctr/clk
    SLICE_X46Y75         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          1.424     7.061    bseg_driver/ctr/S[0]
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.150     7.211 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           1.028     8.239    L_reg/bseg_OBUF[1]
    SLICE_X40Y74         LUT6 (Prop_lut6_I4_O)        0.326     8.565 r  L_reg/bseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.302     8.867    L_reg/bseg_OBUF[10]_inst_i_33_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.124     8.991 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.806     9.797    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.921 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.868    10.789    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y72         LUT4 (Prop_lut4_I1_O)        0.124    10.913 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.812    14.725    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    18.269 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.269    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.966ns  (logic 5.132ns (39.579%)  route 7.834ns (60.421%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.535     5.119    bseg_driver/ctr/clk
    SLICE_X46Y75         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          1.424     7.061    bseg_driver/ctr/S[0]
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.150     7.211 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           1.028     8.239    L_reg/bseg_OBUF[1]
    SLICE_X40Y74         LUT6 (Prop_lut6_I4_O)        0.326     8.565 r  L_reg/bseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.302     8.867    L_reg/bseg_OBUF[10]_inst_i_33_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.124     8.991 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.806     9.797    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.921 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.868    10.789    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y72         LUT4 (Prop_lut4_I2_O)        0.153    10.942 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.406    14.348    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.737    18.085 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    18.085    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.936ns  (logic 5.138ns (39.721%)  route 7.798ns (60.279%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.535     5.119    bseg_driver/ctr/clk
    SLICE_X46Y75         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          1.424     7.061    bseg_driver/ctr/S[0]
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.150     7.211 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           1.028     8.239    L_reg/bseg_OBUF[1]
    SLICE_X40Y74         LUT6 (Prop_lut6_I4_O)        0.326     8.565 r  L_reg/bseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.302     8.867    L_reg/bseg_OBUF[10]_inst_i_33_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.124     8.991 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.806     9.797    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.921 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.834    10.755    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y72         LUT4 (Prop_lut4_I2_O)        0.152    10.907 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.404    14.311    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.744    18.055 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.055    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.878ns  (logic 4.829ns (37.497%)  route 8.049ns (62.503%))
  Logic Levels:           6  (LUT3=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.542     5.126    aseg_driver/ctr/clk
    SLICE_X45Y70         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          1.498     7.080    aseg_driver/ctr/S[0]
    SLICE_X40Y67         LUT3 (Prop_lut3_I2_O)        0.152     7.232 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_29/O
                         net (fo=2, routed)           0.872     8.104    L_reg/aseg_OBUF[10]_inst_i_21_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I1_O)        0.332     8.436 f  L_reg/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.824     9.260    L_reg/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.124     9.384 f  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.264     9.648    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I4_O)        0.124     9.772 f  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.009    10.781    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X42Y65         LUT3 (Prop_lut3_I1_O)        0.124    10.905 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.582    14.487    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    18.004 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.004    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.789ns  (logic 4.911ns (38.401%)  route 7.878ns (61.599%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.535     5.119    bseg_driver/ctr/clk
    SLICE_X46Y75         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          1.424     7.061    bseg_driver/ctr/S[0]
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.150     7.211 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           1.028     8.239    L_reg/bseg_OBUF[1]
    SLICE_X40Y74         LUT6 (Prop_lut6_I4_O)        0.326     8.565 r  L_reg/bseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.302     8.867    L_reg/bseg_OBUF[10]_inst_i_33_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.124     8.991 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.806     9.797    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.921 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.834    10.755    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y72         LUT4 (Prop_lut4_I2_O)        0.124    10.879 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.484    14.363    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    17.908 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.908    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.754ns  (logic 5.134ns (40.256%)  route 7.620ns (59.744%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.535     5.119    bseg_driver/ctr/clk
    SLICE_X46Y75         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          1.424     7.061    bseg_driver/ctr/S[0]
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.150     7.211 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           1.028     8.239    L_reg/bseg_OBUF[1]
    SLICE_X40Y74         LUT6 (Prop_lut6_I4_O)        0.326     8.565 r  L_reg/bseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.302     8.867    L_reg/bseg_OBUF[10]_inst_i_33_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.124     8.991 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.806     9.797    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.921 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.835    10.756    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y72         LUT4 (Prop_lut4_I2_O)        0.152    10.908 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.225    14.133    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.740    17.873 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.873    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.743ns  (logic 5.077ns (39.841%)  route 7.666ns (60.159%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.542     5.126    aseg_driver/ctr/clk
    SLICE_X45Y70         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          1.498     7.080    aseg_driver/ctr/S[0]
    SLICE_X40Y67         LUT3 (Prop_lut3_I2_O)        0.152     7.232 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_29/O
                         net (fo=2, routed)           0.872     8.104    L_reg/aseg_OBUF[10]_inst_i_21_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I1_O)        0.332     8.436 r  L_reg/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.824     9.260    L_reg/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.124     9.384 r  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.264     9.648    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I4_O)        0.124     9.772 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.990    10.762    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X42Y65         LUT4 (Prop_lut4_I2_O)        0.153    10.915 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.218    14.133    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    17.869 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    17.869    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.645ns  (logic 4.898ns (38.736%)  route 7.747ns (61.264%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.535     5.119    bseg_driver/ctr/clk
    SLICE_X46Y75         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          1.424     7.061    bseg_driver/ctr/S[0]
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.150     7.211 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           1.028     8.239    L_reg/bseg_OBUF[1]
    SLICE_X40Y74         LUT6 (Prop_lut6_I4_O)        0.326     8.565 r  L_reg/bseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.302     8.867    L_reg/bseg_OBUF[10]_inst_i_33_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.124     8.991 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.806     9.797    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.921 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.835    10.756    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y72         LUT4 (Prop_lut4_I3_O)        0.124    10.880 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.352    14.232    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    17.764 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.764    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.458ns  (logic 4.910ns (39.409%)  route 7.548ns (60.591%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.535     5.119    bseg_driver/ctr/clk
    SLICE_X46Y75         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          1.424     7.061    bseg_driver/ctr/S[0]
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.150     7.211 f  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           1.028     8.239    L_reg/bseg_OBUF[1]
    SLICE_X40Y74         LUT6 (Prop_lut6_I4_O)        0.326     8.565 f  L_reg/bseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.302     8.867    L_reg/bseg_OBUF[10]_inst_i_33_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.124     8.991 f  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.806     9.797    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.921 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.333    10.254    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y72         LUT3 (Prop_lut3_I1_O)        0.124    10.378 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.656    14.033    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    17.577 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.577    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.350ns  (logic 5.032ns (40.745%)  route 7.318ns (59.255%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.542     5.126    aseg_driver/ctr/clk
    SLICE_X45Y70         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          1.498     7.080    aseg_driver/ctr/S[0]
    SLICE_X40Y67         LUT3 (Prop_lut3_I2_O)        0.152     7.232 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_29/O
                         net (fo=2, routed)           0.872     8.104    L_reg/aseg_OBUF[10]_inst_i_21_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I1_O)        0.332     8.436 r  L_reg/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.824     9.260    L_reg/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.124     9.384 r  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.264     9.648    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I4_O)        0.124     9.772 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.595    10.367    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X42Y65         LUT4 (Prop_lut4_I2_O)        0.116    10.483 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.265    13.748    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.728    17.476 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.476    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.581ns  (logic 1.482ns (57.430%)  route 1.099ns (42.570%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.560     1.504    timerseg_driver/ctr/clk
    SLICE_X39Y91         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.237     1.882    timerseg_driver/ctr/S[1]
    SLICE_X42Y91         LUT2 (Prop_lut2_I1_O)        0.046     1.928 r  timerseg_driver/ctr/timerseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.862     2.790    timerseg_OBUF[7]
    D6                   OBUF (Prop_obuf_I_O)         1.295     4.085 r  timerseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.085    timerseg[7]
    D6                                                                r  timerseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.636ns  (logic 1.497ns (56.777%)  route 1.139ns (43.223%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.560     1.504    timerseg_driver/ctr/clk
    SLICE_X39Y91         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.231     1.876    timerseg_driver/ctr/S[1]
    SLICE_X41Y92         LUT2 (Prop_lut2_I1_O)        0.046     1.922 r  timerseg_driver/ctr/timerseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.908     2.830    timerseg_OBUF[11]
    E3                   OBUF (Prop_obuf_I_O)         1.310     4.140 r  timerseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.140    timerseg[11]
    E3                                                                r  timerseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.657ns  (logic 1.437ns (54.103%)  route 1.219ns (45.897%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.560     1.504    timerseg_driver/ctr/clk
    SLICE_X39Y91         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.237     1.882    timerseg_driver/ctr/S[1]
    SLICE_X42Y91         LUT2 (Prop_lut2_I0_O)        0.045     1.927 r  timerseg_driver/ctr/timerseg_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.982     2.909    timerseg_OBUF[5]
    D3                   OBUF (Prop_obuf_I_O)         1.251     4.160 r  timerseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.160    timerseg[5]
    D3                                                                r  timerseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.702ns  (logic 1.427ns (52.810%)  route 1.275ns (47.190%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.560     1.504    timerseg_driver/ctr/clk
    SLICE_X39Y91         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.258     1.903    timerseg_driver/ctr/S[0]
    SLICE_X42Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.948 r  timerseg_driver/ctr/timerseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.017     2.965    timerseg_OBUF[8]
    F5                   OBUF (Prop_obuf_I_O)         1.241     4.206 r  timerseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.206    timerseg[8]
    F5                                                                r  timerseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.888ns  (logic 1.458ns (50.480%)  route 1.430ns (49.520%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.560     1.504    timerseg_driver/ctr/clk
    SLICE_X39Y91         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.278     1.923    L_reg/M_ctr_value_2[1]
    SLICE_X41Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.968 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.402     2.370    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X45Y89         LUT4 (Prop_lut4_I1_O)        0.045     2.415 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.750     3.165    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         1.227     4.391 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.391    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.982ns  (logic 1.479ns (49.591%)  route 1.503ns (50.409%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.560     1.504    timerseg_driver/ctr/clk
    SLICE_X39Y91         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.278     1.923    L_reg/M_ctr_value_2[1]
    SLICE_X41Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.968 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.467     2.435    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X45Y89         LUT3 (Prop_lut3_I0_O)        0.045     2.480 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.758     3.238    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.248     4.485 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.485    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.997ns  (logic 1.401ns (46.743%)  route 1.596ns (53.257%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.553     1.497    aseg_driver/ctr/clk
    SLICE_X45Y70         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.633     2.271    aseg_driver/ctr/S[1]
    SLICE_X45Y64         LUT2 (Prop_lut2_I0_O)        0.045     2.316 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.963     3.279    aseg_OBUF[8]
    M4                   OBUF (Prop_obuf_I_O)         1.215     4.494 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.494    aseg[8]
    M4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.020ns  (logic 1.585ns (52.494%)  route 1.435ns (47.506%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.560     1.504    timerseg_driver/ctr/clk
    SLICE_X39Y91         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.172     1.817    L_reg/M_ctr_value_2[0]
    SLICE_X39Y92         LUT6 (Prop_lut6_I3_O)        0.045     1.862 f  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=1, routed)           0.217     2.079    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I3_O)        0.045     2.124 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.283     2.408    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X45Y89         LUT4 (Prop_lut4_I0_O)        0.045     2.453 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.762     3.215    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         1.309     4.524 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.524    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.071ns  (logic 1.505ns (49.019%)  route 1.566ns (50.981%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.560     1.504    timerseg_driver/ctr/clk
    SLICE_X39Y91         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.278     1.923    L_reg/M_ctr_value_2[1]
    SLICE_X41Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.968 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.400     2.368    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X45Y89         LUT4 (Prop_lut4_I0_O)        0.045     2.413 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.887     3.300    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         1.274     4.575 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.575    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.100ns  (logic 1.456ns (46.979%)  route 1.644ns (53.021%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     1.493    bseg_driver/ctr/clk
    SLICE_X46Y75         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.383     2.040    bseg_driver/ctr/S[0]
    SLICE_X47Y71         LUT2 (Prop_lut2_I0_O)        0.045     2.085 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.260     3.345    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     4.593 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.593    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.308ns  (logic 10.744ns (30.430%)  route 24.564ns (69.570%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=1 LUT4=5 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.552     1.552    L_reg/clk_out1
    SLICE_X45Y88         FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.456     2.008 f  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=16, routed)          2.587     4.595    L_reg/D_registers_q_reg[3][12]_1[5]
    SLICE_X40Y78         LUT5 (Prop_lut5_I0_O)        0.150     4.745 r  L_reg/L_0d1cf621_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.828     5.573    L_reg/L_0d1cf621_remainder0__0_carry_i_18__0_n_0
    SLICE_X40Y77         LUT4 (Prop_lut4_I3_O)        0.354     5.927 r  L_reg/L_0d1cf621_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.612     6.539    L_reg/L_0d1cf621_remainder0__0_carry_i_12__0_n_0
    SLICE_X39Y77         LUT2 (Prop_lut2_I0_O)        0.326     6.865 r  L_reg/L_0d1cf621_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.608     7.473    L_reg/L_0d1cf621_remainder0__0_carry_i_14__0_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.597 r  L_reg/L_0d1cf621_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.148     8.745    L_reg/L_0d1cf621_remainder0__0_carry_i_10__0_n_0
    SLICE_X39Y74         LUT4 (Prop_lut4_I0_O)        0.124     8.869 r  L_reg/L_0d1cf621_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.869    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.419 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.009     9.428    bseg_driver/decimal_renderer/L_0d1cf621_remainder0__0_carry_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.762 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           0.835    10.597    L_reg/L_0d1cf621_remainder0_1[5]
    SLICE_X43Y75         LUT3 (Prop_lut3_I2_O)        0.331    10.928 r  L_reg/i__carry_i_27__2/O
                         net (fo=8, routed)           1.229    12.157    L_reg/i__carry_i_27__2_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I2_O)        0.326    12.483 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.456    12.939    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X42Y75         LUT5 (Prop_lut5_I3_O)        0.124    13.063 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=7, routed)           0.960    14.022    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I0_O)        0.124    14.146 r  L_reg/i__carry_i_15__2/O
                         net (fo=3, routed)           0.823    14.970    L_reg/i__carry_i_15__2_n_0
    SLICE_X45Y73         LUT5 (Prop_lut5_I4_O)        0.124    15.094 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=3, routed)           1.072    16.166    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X45Y75         LUT2 (Prop_lut2_I1_O)        0.124    16.290 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.624    16.913    bseg_driver/decimal_renderer/i__carry__0_i_9__1[2]
    SLICE_X44Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.311 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.311    bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.624 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.118    18.742    L_reg/L_0d1cf621_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X41Y75         LUT5 (Prop_lut5_I0_O)        0.306    19.048 r  L_reg/i__carry_i_30__1/O
                         net (fo=10, routed)          1.476    20.524    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21
    SLICE_X37Y73         LUT5 (Prop_lut5_I4_O)        0.152    20.676 f  bseg_driver/decimal_renderer/i__carry_i_31__1/O
                         net (fo=4, routed)           0.679    21.355    L_reg/i__carry_i_12__1_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.326    21.681 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=5, routed)           0.166    21.847    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I3_O)        0.124    21.971 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.809    22.780    L_reg/i__carry_i_12__1_n_0
    SLICE_X39Y73         LUT4 (Prop_lut4_I1_O)        0.124    22.904 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.404    23.308    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[0]
    SLICE_X38Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.828 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.828    bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.945 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    23.954    bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.277 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.803    25.080    bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X37Y75         LUT4 (Prop_lut4_I1_O)        0.306    25.386 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.940    26.326    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I4_O)        0.124    26.450 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.463    26.913    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I5_O)        0.124    27.037 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.421    27.458    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    27.582 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.806    28.388    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I4_O)        0.124    28.512 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.868    29.380    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y72         LUT4 (Prop_lut4_I1_O)        0.124    29.504 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.812    33.316    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    36.860 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    36.860    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.124ns  (logic 10.966ns (31.221%)  route 24.158ns (68.779%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=1 LUT4=5 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.552     1.552    L_reg/clk_out1
    SLICE_X45Y88         FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.456     2.008 f  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=16, routed)          2.587     4.595    L_reg/D_registers_q_reg[3][12]_1[5]
    SLICE_X40Y78         LUT5 (Prop_lut5_I0_O)        0.150     4.745 r  L_reg/L_0d1cf621_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.828     5.573    L_reg/L_0d1cf621_remainder0__0_carry_i_18__0_n_0
    SLICE_X40Y77         LUT4 (Prop_lut4_I3_O)        0.354     5.927 r  L_reg/L_0d1cf621_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.612     6.539    L_reg/L_0d1cf621_remainder0__0_carry_i_12__0_n_0
    SLICE_X39Y77         LUT2 (Prop_lut2_I0_O)        0.326     6.865 r  L_reg/L_0d1cf621_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.608     7.473    L_reg/L_0d1cf621_remainder0__0_carry_i_14__0_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.597 r  L_reg/L_0d1cf621_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.148     8.745    L_reg/L_0d1cf621_remainder0__0_carry_i_10__0_n_0
    SLICE_X39Y74         LUT4 (Prop_lut4_I0_O)        0.124     8.869 r  L_reg/L_0d1cf621_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.869    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.419 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.009     9.428    bseg_driver/decimal_renderer/L_0d1cf621_remainder0__0_carry_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.762 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           0.835    10.597    L_reg/L_0d1cf621_remainder0_1[5]
    SLICE_X43Y75         LUT3 (Prop_lut3_I2_O)        0.331    10.928 r  L_reg/i__carry_i_27__2/O
                         net (fo=8, routed)           1.229    12.157    L_reg/i__carry_i_27__2_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I2_O)        0.326    12.483 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.456    12.939    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X42Y75         LUT5 (Prop_lut5_I3_O)        0.124    13.063 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=7, routed)           0.960    14.022    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I0_O)        0.124    14.146 r  L_reg/i__carry_i_15__2/O
                         net (fo=3, routed)           0.823    14.970    L_reg/i__carry_i_15__2_n_0
    SLICE_X45Y73         LUT5 (Prop_lut5_I4_O)        0.124    15.094 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=3, routed)           1.072    16.166    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X45Y75         LUT2 (Prop_lut2_I1_O)        0.124    16.290 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.624    16.913    bseg_driver/decimal_renderer/i__carry__0_i_9__1[2]
    SLICE_X44Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.311 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.311    bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.624 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.118    18.742    L_reg/L_0d1cf621_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X41Y75         LUT5 (Prop_lut5_I0_O)        0.306    19.048 r  L_reg/i__carry_i_30__1/O
                         net (fo=10, routed)          1.476    20.524    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21
    SLICE_X37Y73         LUT5 (Prop_lut5_I4_O)        0.152    20.676 f  bseg_driver/decimal_renderer/i__carry_i_31__1/O
                         net (fo=4, routed)           0.679    21.355    L_reg/i__carry_i_12__1_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.326    21.681 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=5, routed)           0.166    21.847    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I3_O)        0.124    21.971 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.809    22.780    L_reg/i__carry_i_12__1_n_0
    SLICE_X39Y73         LUT4 (Prop_lut4_I1_O)        0.124    22.904 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.404    23.308    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[0]
    SLICE_X38Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.828 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.828    bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.945 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    23.954    bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.277 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.803    25.080    bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X37Y75         LUT4 (Prop_lut4_I1_O)        0.306    25.386 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.940    26.326    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I4_O)        0.124    26.450 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.463    26.913    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I5_O)        0.124    27.037 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.421    27.458    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    27.582 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.806    28.388    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I4_O)        0.124    28.512 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.868    29.380    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y72         LUT4 (Prop_lut4_I2_O)        0.153    29.533 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.406    32.939    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.737    36.676 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    36.676    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.094ns  (logic 10.972ns (31.266%)  route 24.121ns (68.734%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=1 LUT4=5 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.552     1.552    L_reg/clk_out1
    SLICE_X45Y88         FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.456     2.008 f  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=16, routed)          2.587     4.595    L_reg/D_registers_q_reg[3][12]_1[5]
    SLICE_X40Y78         LUT5 (Prop_lut5_I0_O)        0.150     4.745 r  L_reg/L_0d1cf621_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.828     5.573    L_reg/L_0d1cf621_remainder0__0_carry_i_18__0_n_0
    SLICE_X40Y77         LUT4 (Prop_lut4_I3_O)        0.354     5.927 r  L_reg/L_0d1cf621_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.612     6.539    L_reg/L_0d1cf621_remainder0__0_carry_i_12__0_n_0
    SLICE_X39Y77         LUT2 (Prop_lut2_I0_O)        0.326     6.865 r  L_reg/L_0d1cf621_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.608     7.473    L_reg/L_0d1cf621_remainder0__0_carry_i_14__0_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.597 r  L_reg/L_0d1cf621_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.148     8.745    L_reg/L_0d1cf621_remainder0__0_carry_i_10__0_n_0
    SLICE_X39Y74         LUT4 (Prop_lut4_I0_O)        0.124     8.869 r  L_reg/L_0d1cf621_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.869    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.419 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.009     9.428    bseg_driver/decimal_renderer/L_0d1cf621_remainder0__0_carry_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.762 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           0.835    10.597    L_reg/L_0d1cf621_remainder0_1[5]
    SLICE_X43Y75         LUT3 (Prop_lut3_I2_O)        0.331    10.928 r  L_reg/i__carry_i_27__2/O
                         net (fo=8, routed)           1.229    12.157    L_reg/i__carry_i_27__2_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I2_O)        0.326    12.483 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.456    12.939    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X42Y75         LUT5 (Prop_lut5_I3_O)        0.124    13.063 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=7, routed)           0.960    14.022    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I0_O)        0.124    14.146 r  L_reg/i__carry_i_15__2/O
                         net (fo=3, routed)           0.823    14.970    L_reg/i__carry_i_15__2_n_0
    SLICE_X45Y73         LUT5 (Prop_lut5_I4_O)        0.124    15.094 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=3, routed)           1.072    16.166    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X45Y75         LUT2 (Prop_lut2_I1_O)        0.124    16.290 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.624    16.913    bseg_driver/decimal_renderer/i__carry__0_i_9__1[2]
    SLICE_X44Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.311 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.311    bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.624 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.118    18.742    L_reg/L_0d1cf621_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X41Y75         LUT5 (Prop_lut5_I0_O)        0.306    19.048 r  L_reg/i__carry_i_30__1/O
                         net (fo=10, routed)          1.476    20.524    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21
    SLICE_X37Y73         LUT5 (Prop_lut5_I4_O)        0.152    20.676 f  bseg_driver/decimal_renderer/i__carry_i_31__1/O
                         net (fo=4, routed)           0.679    21.355    L_reg/i__carry_i_12__1_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.326    21.681 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=5, routed)           0.166    21.847    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I3_O)        0.124    21.971 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.809    22.780    L_reg/i__carry_i_12__1_n_0
    SLICE_X39Y73         LUT4 (Prop_lut4_I1_O)        0.124    22.904 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.404    23.308    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[0]
    SLICE_X38Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.828 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.828    bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.945 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    23.954    bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.277 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.803    25.080    bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X37Y75         LUT4 (Prop_lut4_I1_O)        0.306    25.386 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.940    26.326    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I4_O)        0.124    26.450 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.463    26.913    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I5_O)        0.124    27.037 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.421    27.458    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    27.582 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.806    28.388    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I4_O)        0.124    28.512 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.834    29.345    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y72         LUT4 (Prop_lut4_I2_O)        0.152    29.497 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.404    32.901    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.744    36.646 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    36.646    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.947ns  (logic 10.745ns (30.747%)  route 24.202ns (69.253%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=1 LUT4=5 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.552     1.552    L_reg/clk_out1
    SLICE_X45Y88         FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.456     2.008 f  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=16, routed)          2.587     4.595    L_reg/D_registers_q_reg[3][12]_1[5]
    SLICE_X40Y78         LUT5 (Prop_lut5_I0_O)        0.150     4.745 r  L_reg/L_0d1cf621_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.828     5.573    L_reg/L_0d1cf621_remainder0__0_carry_i_18__0_n_0
    SLICE_X40Y77         LUT4 (Prop_lut4_I3_O)        0.354     5.927 r  L_reg/L_0d1cf621_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.612     6.539    L_reg/L_0d1cf621_remainder0__0_carry_i_12__0_n_0
    SLICE_X39Y77         LUT2 (Prop_lut2_I0_O)        0.326     6.865 r  L_reg/L_0d1cf621_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.608     7.473    L_reg/L_0d1cf621_remainder0__0_carry_i_14__0_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.597 r  L_reg/L_0d1cf621_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.148     8.745    L_reg/L_0d1cf621_remainder0__0_carry_i_10__0_n_0
    SLICE_X39Y74         LUT4 (Prop_lut4_I0_O)        0.124     8.869 r  L_reg/L_0d1cf621_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.869    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.419 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.009     9.428    bseg_driver/decimal_renderer/L_0d1cf621_remainder0__0_carry_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.762 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           0.835    10.597    L_reg/L_0d1cf621_remainder0_1[5]
    SLICE_X43Y75         LUT3 (Prop_lut3_I2_O)        0.331    10.928 r  L_reg/i__carry_i_27__2/O
                         net (fo=8, routed)           1.229    12.157    L_reg/i__carry_i_27__2_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I2_O)        0.326    12.483 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.456    12.939    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X42Y75         LUT5 (Prop_lut5_I3_O)        0.124    13.063 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=7, routed)           0.960    14.022    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I0_O)        0.124    14.146 r  L_reg/i__carry_i_15__2/O
                         net (fo=3, routed)           0.823    14.970    L_reg/i__carry_i_15__2_n_0
    SLICE_X45Y73         LUT5 (Prop_lut5_I4_O)        0.124    15.094 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=3, routed)           1.072    16.166    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X45Y75         LUT2 (Prop_lut2_I1_O)        0.124    16.290 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.624    16.913    bseg_driver/decimal_renderer/i__carry__0_i_9__1[2]
    SLICE_X44Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.311 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.311    bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.624 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.118    18.742    L_reg/L_0d1cf621_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X41Y75         LUT5 (Prop_lut5_I0_O)        0.306    19.048 r  L_reg/i__carry_i_30__1/O
                         net (fo=10, routed)          1.476    20.524    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21
    SLICE_X37Y73         LUT5 (Prop_lut5_I4_O)        0.152    20.676 f  bseg_driver/decimal_renderer/i__carry_i_31__1/O
                         net (fo=4, routed)           0.679    21.355    L_reg/i__carry_i_12__1_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.326    21.681 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=5, routed)           0.166    21.847    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I3_O)        0.124    21.971 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.809    22.780    L_reg/i__carry_i_12__1_n_0
    SLICE_X39Y73         LUT4 (Prop_lut4_I1_O)        0.124    22.904 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.404    23.308    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[0]
    SLICE_X38Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.828 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.828    bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.945 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    23.954    bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.277 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.803    25.080    bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X37Y75         LUT4 (Prop_lut4_I1_O)        0.306    25.386 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.940    26.326    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I4_O)        0.124    26.450 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.463    26.913    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I5_O)        0.124    27.037 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.421    27.458    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    27.582 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.806    28.388    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I4_O)        0.124    28.512 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.834    29.345    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y72         LUT4 (Prop_lut4_I2_O)        0.124    29.469 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.484    32.954    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    36.499 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    36.499    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.912ns  (logic 10.968ns (31.417%)  route 23.944ns (68.583%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=1 LUT4=5 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.552     1.552    L_reg/clk_out1
    SLICE_X45Y88         FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.456     2.008 f  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=16, routed)          2.587     4.595    L_reg/D_registers_q_reg[3][12]_1[5]
    SLICE_X40Y78         LUT5 (Prop_lut5_I0_O)        0.150     4.745 r  L_reg/L_0d1cf621_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.828     5.573    L_reg/L_0d1cf621_remainder0__0_carry_i_18__0_n_0
    SLICE_X40Y77         LUT4 (Prop_lut4_I3_O)        0.354     5.927 r  L_reg/L_0d1cf621_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.612     6.539    L_reg/L_0d1cf621_remainder0__0_carry_i_12__0_n_0
    SLICE_X39Y77         LUT2 (Prop_lut2_I0_O)        0.326     6.865 r  L_reg/L_0d1cf621_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.608     7.473    L_reg/L_0d1cf621_remainder0__0_carry_i_14__0_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.597 r  L_reg/L_0d1cf621_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.148     8.745    L_reg/L_0d1cf621_remainder0__0_carry_i_10__0_n_0
    SLICE_X39Y74         LUT4 (Prop_lut4_I0_O)        0.124     8.869 r  L_reg/L_0d1cf621_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.869    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.419 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.009     9.428    bseg_driver/decimal_renderer/L_0d1cf621_remainder0__0_carry_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.762 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           0.835    10.597    L_reg/L_0d1cf621_remainder0_1[5]
    SLICE_X43Y75         LUT3 (Prop_lut3_I2_O)        0.331    10.928 r  L_reg/i__carry_i_27__2/O
                         net (fo=8, routed)           1.229    12.157    L_reg/i__carry_i_27__2_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I2_O)        0.326    12.483 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.456    12.939    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X42Y75         LUT5 (Prop_lut5_I3_O)        0.124    13.063 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=7, routed)           0.960    14.022    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I0_O)        0.124    14.146 r  L_reg/i__carry_i_15__2/O
                         net (fo=3, routed)           0.823    14.970    L_reg/i__carry_i_15__2_n_0
    SLICE_X45Y73         LUT5 (Prop_lut5_I4_O)        0.124    15.094 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=3, routed)           1.072    16.166    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X45Y75         LUT2 (Prop_lut2_I1_O)        0.124    16.290 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.624    16.913    bseg_driver/decimal_renderer/i__carry__0_i_9__1[2]
    SLICE_X44Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.311 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.311    bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.624 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.118    18.742    L_reg/L_0d1cf621_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X41Y75         LUT5 (Prop_lut5_I0_O)        0.306    19.048 r  L_reg/i__carry_i_30__1/O
                         net (fo=10, routed)          1.476    20.524    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21
    SLICE_X37Y73         LUT5 (Prop_lut5_I4_O)        0.152    20.676 f  bseg_driver/decimal_renderer/i__carry_i_31__1/O
                         net (fo=4, routed)           0.679    21.355    L_reg/i__carry_i_12__1_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.326    21.681 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=5, routed)           0.166    21.847    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I3_O)        0.124    21.971 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.809    22.780    L_reg/i__carry_i_12__1_n_0
    SLICE_X39Y73         LUT4 (Prop_lut4_I1_O)        0.124    22.904 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.404    23.308    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[0]
    SLICE_X38Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.828 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.828    bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.945 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    23.954    bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.277 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.803    25.080    bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X37Y75         LUT4 (Prop_lut4_I1_O)        0.306    25.386 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.940    26.326    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I4_O)        0.124    26.450 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.463    26.913    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I5_O)        0.124    27.037 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.421    27.458    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    27.582 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.806    28.388    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I4_O)        0.124    28.512 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.835    29.346    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y72         LUT4 (Prop_lut4_I2_O)        0.152    29.498 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.225    32.724    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.740    36.464 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    36.464    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.803ns  (logic 10.732ns (30.837%)  route 24.071ns (69.163%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=1 LUT4=5 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.552     1.552    L_reg/clk_out1
    SLICE_X45Y88         FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.456     2.008 f  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=16, routed)          2.587     4.595    L_reg/D_registers_q_reg[3][12]_1[5]
    SLICE_X40Y78         LUT5 (Prop_lut5_I0_O)        0.150     4.745 r  L_reg/L_0d1cf621_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.828     5.573    L_reg/L_0d1cf621_remainder0__0_carry_i_18__0_n_0
    SLICE_X40Y77         LUT4 (Prop_lut4_I3_O)        0.354     5.927 r  L_reg/L_0d1cf621_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.612     6.539    L_reg/L_0d1cf621_remainder0__0_carry_i_12__0_n_0
    SLICE_X39Y77         LUT2 (Prop_lut2_I0_O)        0.326     6.865 r  L_reg/L_0d1cf621_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.608     7.473    L_reg/L_0d1cf621_remainder0__0_carry_i_14__0_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.597 r  L_reg/L_0d1cf621_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.148     8.745    L_reg/L_0d1cf621_remainder0__0_carry_i_10__0_n_0
    SLICE_X39Y74         LUT4 (Prop_lut4_I0_O)        0.124     8.869 r  L_reg/L_0d1cf621_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.869    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.419 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.009     9.428    bseg_driver/decimal_renderer/L_0d1cf621_remainder0__0_carry_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.762 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           0.835    10.597    L_reg/L_0d1cf621_remainder0_1[5]
    SLICE_X43Y75         LUT3 (Prop_lut3_I2_O)        0.331    10.928 r  L_reg/i__carry_i_27__2/O
                         net (fo=8, routed)           1.229    12.157    L_reg/i__carry_i_27__2_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I2_O)        0.326    12.483 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.456    12.939    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X42Y75         LUT5 (Prop_lut5_I3_O)        0.124    13.063 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=7, routed)           0.960    14.022    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I0_O)        0.124    14.146 r  L_reg/i__carry_i_15__2/O
                         net (fo=3, routed)           0.823    14.970    L_reg/i__carry_i_15__2_n_0
    SLICE_X45Y73         LUT5 (Prop_lut5_I4_O)        0.124    15.094 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=3, routed)           1.072    16.166    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X45Y75         LUT2 (Prop_lut2_I1_O)        0.124    16.290 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.624    16.913    bseg_driver/decimal_renderer/i__carry__0_i_9__1[2]
    SLICE_X44Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.311 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.311    bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.624 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.118    18.742    L_reg/L_0d1cf621_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X41Y75         LUT5 (Prop_lut5_I0_O)        0.306    19.048 r  L_reg/i__carry_i_30__1/O
                         net (fo=10, routed)          1.476    20.524    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21
    SLICE_X37Y73         LUT5 (Prop_lut5_I4_O)        0.152    20.676 f  bseg_driver/decimal_renderer/i__carry_i_31__1/O
                         net (fo=4, routed)           0.679    21.355    L_reg/i__carry_i_12__1_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.326    21.681 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=5, routed)           0.166    21.847    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I3_O)        0.124    21.971 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.809    22.780    L_reg/i__carry_i_12__1_n_0
    SLICE_X39Y73         LUT4 (Prop_lut4_I1_O)        0.124    22.904 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.404    23.308    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[0]
    SLICE_X38Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.828 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.828    bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.945 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    23.954    bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.277 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.803    25.080    bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X37Y75         LUT4 (Prop_lut4_I1_O)        0.306    25.386 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.940    26.326    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I4_O)        0.124    26.450 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.463    26.913    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I5_O)        0.124    27.037 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.421    27.458    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    27.582 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.806    28.388    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I4_O)        0.124    28.512 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.835    29.346    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y72         LUT4 (Prop_lut4_I3_O)        0.124    29.470 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.352    32.823    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    36.355 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    36.355    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.616ns  (logic 10.744ns (31.037%)  route 23.872ns (68.963%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=2 LUT4=4 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.552     1.552    L_reg/clk_out1
    SLICE_X45Y88         FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.456     2.008 f  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=16, routed)          2.587     4.595    L_reg/D_registers_q_reg[3][12]_1[5]
    SLICE_X40Y78         LUT5 (Prop_lut5_I0_O)        0.150     4.745 r  L_reg/L_0d1cf621_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.828     5.573    L_reg/L_0d1cf621_remainder0__0_carry_i_18__0_n_0
    SLICE_X40Y77         LUT4 (Prop_lut4_I3_O)        0.354     5.927 r  L_reg/L_0d1cf621_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.612     6.539    L_reg/L_0d1cf621_remainder0__0_carry_i_12__0_n_0
    SLICE_X39Y77         LUT2 (Prop_lut2_I0_O)        0.326     6.865 r  L_reg/L_0d1cf621_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.608     7.473    L_reg/L_0d1cf621_remainder0__0_carry_i_14__0_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.597 r  L_reg/L_0d1cf621_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.148     8.745    L_reg/L_0d1cf621_remainder0__0_carry_i_10__0_n_0
    SLICE_X39Y74         LUT4 (Prop_lut4_I0_O)        0.124     8.869 r  L_reg/L_0d1cf621_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.869    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.419 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.009     9.428    bseg_driver/decimal_renderer/L_0d1cf621_remainder0__0_carry_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.762 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           0.835    10.597    L_reg/L_0d1cf621_remainder0_1[5]
    SLICE_X43Y75         LUT3 (Prop_lut3_I2_O)        0.331    10.928 r  L_reg/i__carry_i_27__2/O
                         net (fo=8, routed)           1.229    12.157    L_reg/i__carry_i_27__2_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I2_O)        0.326    12.483 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.456    12.939    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X42Y75         LUT5 (Prop_lut5_I3_O)        0.124    13.063 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=7, routed)           0.960    14.022    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I0_O)        0.124    14.146 r  L_reg/i__carry_i_15__2/O
                         net (fo=3, routed)           0.823    14.970    L_reg/i__carry_i_15__2_n_0
    SLICE_X45Y73         LUT5 (Prop_lut5_I4_O)        0.124    15.094 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=3, routed)           1.072    16.166    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X45Y75         LUT2 (Prop_lut2_I1_O)        0.124    16.290 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.624    16.913    bseg_driver/decimal_renderer/i__carry__0_i_9__1[2]
    SLICE_X44Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.311 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.311    bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.624 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.118    18.742    L_reg/L_0d1cf621_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X41Y75         LUT5 (Prop_lut5_I0_O)        0.306    19.048 r  L_reg/i__carry_i_30__1/O
                         net (fo=10, routed)          1.476    20.524    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21
    SLICE_X37Y73         LUT5 (Prop_lut5_I4_O)        0.152    20.676 f  bseg_driver/decimal_renderer/i__carry_i_31__1/O
                         net (fo=4, routed)           0.679    21.355    L_reg/i__carry_i_12__1_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.326    21.681 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=5, routed)           0.166    21.847    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I3_O)        0.124    21.971 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.809    22.780    L_reg/i__carry_i_12__1_n_0
    SLICE_X39Y73         LUT4 (Prop_lut4_I1_O)        0.124    22.904 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.404    23.308    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[0]
    SLICE_X38Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.828 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.828    bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.945 r  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    23.954    bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.277 f  bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.803    25.080    bseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X37Y75         LUT4 (Prop_lut4_I1_O)        0.306    25.386 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.940    26.326    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I4_O)        0.124    26.450 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.463    26.913    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I5_O)        0.124    27.037 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.421    27.458    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    27.582 f  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.806    28.388    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I4_O)        0.124    28.512 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.333    28.844    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y72         LUT3 (Prop_lut3_I1_O)        0.124    28.968 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.656    32.624    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    36.168 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    36.168    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.341ns  (logic 10.015ns (30.037%)  route 23.327ns (69.963%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=3 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.552     1.552    L_reg/clk_out1
    SLICE_X46Y88         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.518     2.070 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=16, routed)          1.665     3.735    L_reg/Q[7]
    SLICE_X44Y70         LUT3 (Prop_lut3_I0_O)        0.124     3.859 r  L_reg/L_0d1cf621_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           0.609     4.468    L_reg/L_0d1cf621_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X44Y71         LUT5 (Prop_lut5_I1_O)        0.150     4.618 r  L_reg/L_0d1cf621_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.817     5.436    L_reg/L_0d1cf621_remainder0__0_carry_i_18_n_0
    SLICE_X43Y71         LUT4 (Prop_lut4_I3_O)        0.326     5.762 r  L_reg/L_0d1cf621_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.530     6.291    L_reg/L_0d1cf621_remainder0__0_carry_i_12_n_0
    SLICE_X42Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.415 r  L_reg/L_0d1cf621_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.172     6.587    L_reg/L_0d1cf621_remainder0__0_carry_i_14_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124     6.711 r  L_reg/L_0d1cf621_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.158     7.869    L_reg/L_0d1cf621_remainder0__0_carry_i_10_n_0
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.124     7.993 r  L_reg/L_0d1cf621_remainder0__0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.993    aseg_driver/decimal_renderer/i__carry_i_28__0_0[0]
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.420 r  aseg_driver/decimal_renderer/L_0d1cf621_remainder0__0_carry/O[1]
                         net (fo=7, routed)           1.001     9.421    L_reg/L_0d1cf621_remainder0[1]
    SLICE_X39Y68         LUT3 (Prop_lut3_I2_O)        0.334     9.755 r  L_reg/i__carry_i_25__0/O
                         net (fo=10, routed)          1.394    11.149    L_reg/i__carry_i_25__0_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.332    11.481 r  L_reg/i__carry__0_i_17/O
                         net (fo=1, routed)           0.488    11.969    L_reg/i__carry__0_i_17_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I3_O)        0.124    12.093 r  L_reg/i__carry__0_i_14/O
                         net (fo=7, routed)           1.000    13.092    L_reg/i__carry__0_i_14_n_0
    SLICE_X39Y70         LUT5 (Prop_lut5_I0_O)        0.124    13.216 r  L_reg/i__carry_i_15__0/O
                         net (fo=3, routed)           0.990    14.207    L_reg/i__carry_i_15__0_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I4_O)        0.124    14.331 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.000    15.330    L_reg/D_registers_q_reg[2][4]_0[0]
    SLICE_X40Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.454 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    15.454    aseg_driver/decimal_renderer/i__carry_i_5__1_0[1]
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.004 r  aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.004    aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.118 r  aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.118    aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.431 r  aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.119    17.551    L_reg/L_0d1cf621_remainder0_inferred__1/i__carry__2[3]
    SLICE_X40Y67         LUT5 (Prop_lut5_I0_O)        0.306    17.857 r  L_reg/i__carry_i_30/O
                         net (fo=10, routed)          1.222    19.078    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21
    SLICE_X39Y66         LUT5 (Prop_lut5_I4_O)        0.124    19.202 f  aseg_driver/decimal_renderer/i__carry_i_31/O
                         net (fo=4, routed)           0.553    19.756    L_reg/i__carry_i_12_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I5_O)        0.124    19.880 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           0.855    20.735    L_reg/i__carry__0_i_10_n_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I2_O)        0.124    20.859 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.877    21.736    L_reg/i__carry_i_9_n_0
    SLICE_X37Y64         LUT2 (Prop_lut2_I1_O)        0.124    21.860 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.471    22.331    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[2]
    SLICE_X37Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.716 r  aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.716    aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.830    aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.052 f  aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    23.912    aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X36Y67         LUT4 (Prop_lut4_I2_O)        0.299    24.211 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.444    24.655    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X36Y67         LUT5 (Prop_lut5_I4_O)        0.124    24.779 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.440    25.219    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.124    25.343 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.806    26.149    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I1_O)        0.124    26.273 f  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.264    26.537    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I4_O)        0.124    26.661 f  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.009    27.670    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X42Y65         LUT3 (Prop_lut3_I1_O)        0.124    27.794 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.582    31.377    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    34.893 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    34.893    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.246ns  (logic 10.356ns (31.150%)  route 22.890ns (68.850%))
  Logic Levels:           30  (CARRY4=7 LUT2=3 LUT3=2 LUT4=3 LUT5=9 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.552     1.552    L_reg/clk_out1
    SLICE_X46Y88         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.518     2.070 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=16, routed)          1.665     3.735    L_reg/Q[7]
    SLICE_X44Y70         LUT3 (Prop_lut3_I0_O)        0.124     3.859 r  L_reg/L_0d1cf621_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           0.609     4.468    L_reg/L_0d1cf621_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X44Y71         LUT5 (Prop_lut5_I1_O)        0.150     4.618 r  L_reg/L_0d1cf621_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.817     5.436    L_reg/L_0d1cf621_remainder0__0_carry_i_18_n_0
    SLICE_X43Y71         LUT4 (Prop_lut4_I3_O)        0.326     5.762 r  L_reg/L_0d1cf621_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.530     6.291    L_reg/L_0d1cf621_remainder0__0_carry_i_12_n_0
    SLICE_X42Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.415 r  L_reg/L_0d1cf621_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.172     6.587    L_reg/L_0d1cf621_remainder0__0_carry_i_14_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124     6.711 r  L_reg/L_0d1cf621_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.158     7.869    L_reg/L_0d1cf621_remainder0__0_carry_i_10_n_0
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.124     7.993 r  L_reg/L_0d1cf621_remainder0__0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.993    aseg_driver/decimal_renderer/i__carry_i_28__0_0[0]
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.420 r  aseg_driver/decimal_renderer/L_0d1cf621_remainder0__0_carry/O[1]
                         net (fo=7, routed)           1.001     9.421    L_reg/L_0d1cf621_remainder0[1]
    SLICE_X39Y68         LUT3 (Prop_lut3_I2_O)        0.334     9.755 r  L_reg/i__carry_i_25__0/O
                         net (fo=10, routed)          1.394    11.149    L_reg/i__carry_i_25__0_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.332    11.481 r  L_reg/i__carry__0_i_17/O
                         net (fo=1, routed)           0.488    11.969    L_reg/i__carry__0_i_17_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I3_O)        0.124    12.093 r  L_reg/i__carry__0_i_14/O
                         net (fo=7, routed)           1.000    13.092    L_reg/i__carry__0_i_14_n_0
    SLICE_X39Y70         LUT5 (Prop_lut5_I0_O)        0.124    13.216 r  L_reg/i__carry_i_15__0/O
                         net (fo=3, routed)           0.990    14.207    L_reg/i__carry_i_15__0_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I4_O)        0.124    14.331 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.000    15.330    L_reg/D_registers_q_reg[2][4]_0[0]
    SLICE_X40Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.454 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    15.454    aseg_driver/decimal_renderer/i__carry_i_5__1_0[1]
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.004 r  aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.004    aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.118 r  aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.118    aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.431 r  aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.119    17.551    L_reg/L_0d1cf621_remainder0_inferred__1/i__carry__2[3]
    SLICE_X40Y67         LUT5 (Prop_lut5_I0_O)        0.306    17.857 r  L_reg/i__carry_i_30/O
                         net (fo=10, routed)          1.222    19.078    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21
    SLICE_X39Y66         LUT5 (Prop_lut5_I4_O)        0.124    19.202 f  aseg_driver/decimal_renderer/i__carry_i_31/O
                         net (fo=4, routed)           0.553    19.756    L_reg/i__carry_i_12_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I5_O)        0.124    19.880 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           0.855    20.735    L_reg/i__carry__0_i_10_n_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I2_O)        0.124    20.859 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.877    21.736    L_reg/i__carry_i_9_n_0
    SLICE_X37Y64         LUT2 (Prop_lut2_I1_O)        0.124    21.860 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.471    22.331    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[2]
    SLICE_X37Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.716 r  aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.716    aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.830    aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.052 f  aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    23.912    aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X36Y67         LUT4 (Prop_lut4_I2_O)        0.299    24.211 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.444    24.655    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X36Y67         LUT5 (Prop_lut5_I4_O)        0.124    24.779 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.920    25.699    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X39Y65         LUT5 (Prop_lut5_I1_O)        0.150    25.849 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.433    26.282    L_reg/aseg_OBUF[1]_inst_i_1_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I1_O)        0.326    26.608 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.046    27.654    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y65         LUT4 (Prop_lut4_I0_O)        0.150    27.804 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.265    31.070    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.728    34.798 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    34.798    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.206ns  (logic 10.263ns (30.907%)  route 22.943ns (69.093%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=2 LUT4=3 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.552     1.552    L_reg/clk_out1
    SLICE_X46Y88         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.518     2.070 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=16, routed)          1.665     3.735    L_reg/Q[7]
    SLICE_X44Y70         LUT3 (Prop_lut3_I0_O)        0.124     3.859 r  L_reg/L_0d1cf621_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           0.609     4.468    L_reg/L_0d1cf621_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X44Y71         LUT5 (Prop_lut5_I1_O)        0.150     4.618 r  L_reg/L_0d1cf621_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.817     5.436    L_reg/L_0d1cf621_remainder0__0_carry_i_18_n_0
    SLICE_X43Y71         LUT4 (Prop_lut4_I3_O)        0.326     5.762 r  L_reg/L_0d1cf621_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.530     6.291    L_reg/L_0d1cf621_remainder0__0_carry_i_12_n_0
    SLICE_X42Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.415 r  L_reg/L_0d1cf621_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.172     6.587    L_reg/L_0d1cf621_remainder0__0_carry_i_14_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124     6.711 r  L_reg/L_0d1cf621_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.158     7.869    L_reg/L_0d1cf621_remainder0__0_carry_i_10_n_0
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.124     7.993 r  L_reg/L_0d1cf621_remainder0__0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.993    aseg_driver/decimal_renderer/i__carry_i_28__0_0[0]
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.420 r  aseg_driver/decimal_renderer/L_0d1cf621_remainder0__0_carry/O[1]
                         net (fo=7, routed)           1.001     9.421    L_reg/L_0d1cf621_remainder0[1]
    SLICE_X39Y68         LUT3 (Prop_lut3_I2_O)        0.334     9.755 r  L_reg/i__carry_i_25__0/O
                         net (fo=10, routed)          1.394    11.149    L_reg/i__carry_i_25__0_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.332    11.481 r  L_reg/i__carry__0_i_17/O
                         net (fo=1, routed)           0.488    11.969    L_reg/i__carry__0_i_17_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I3_O)        0.124    12.093 r  L_reg/i__carry__0_i_14/O
                         net (fo=7, routed)           1.000    13.092    L_reg/i__carry__0_i_14_n_0
    SLICE_X39Y70         LUT5 (Prop_lut5_I0_O)        0.124    13.216 r  L_reg/i__carry_i_15__0/O
                         net (fo=3, routed)           0.990    14.207    L_reg/i__carry_i_15__0_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I4_O)        0.124    14.331 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.000    15.330    L_reg/D_registers_q_reg[2][4]_0[0]
    SLICE_X40Y68         LUT5 (Prop_lut5_I0_O)        0.124    15.454 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    15.454    aseg_driver/decimal_renderer/i__carry_i_5__1_0[1]
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.004 r  aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.004    aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.118 r  aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.118    aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.431 r  aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.119    17.551    L_reg/L_0d1cf621_remainder0_inferred__1/i__carry__2[3]
    SLICE_X40Y67         LUT5 (Prop_lut5_I0_O)        0.306    17.857 r  L_reg/i__carry_i_30/O
                         net (fo=10, routed)          1.222    19.078    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21
    SLICE_X39Y66         LUT5 (Prop_lut5_I4_O)        0.124    19.202 f  aseg_driver/decimal_renderer/i__carry_i_31/O
                         net (fo=4, routed)           0.553    19.756    L_reg/i__carry_i_12_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I5_O)        0.124    19.880 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           0.855    20.735    L_reg/i__carry__0_i_10_n_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I2_O)        0.124    20.859 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.877    21.736    L_reg/i__carry_i_9_n_0
    SLICE_X37Y64         LUT2 (Prop_lut2_I1_O)        0.124    21.860 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.471    22.331    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[2]
    SLICE_X37Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.716 r  aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.716    aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.830    aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.052 r  aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    23.912    aseg_driver/decimal_renderer/L_0d1cf621_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X36Y67         LUT4 (Prop_lut4_I2_O)        0.299    24.211 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.444    24.655    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X36Y67         LUT5 (Prop_lut5_I4_O)        0.124    24.779 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.440    25.219    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.124    25.343 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.806    26.149    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I1_O)        0.124    26.273 r  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.264    26.537    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I4_O)        0.124    26.661 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.990    27.651    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X42Y65         LUT4 (Prop_lut4_I2_O)        0.153    27.804 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.218    31.022    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    34.758 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    34.758    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.367ns (80.167%)  route 0.338ns (19.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.589     0.589    slowclk
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.338     1.068    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     2.293 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.293    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.363ns (78.757%)  route 0.368ns (21.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.589     0.589    slowclk
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.368     1.097    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     2.320 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.320    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.409ns (80.140%)  route 0.349ns (19.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.589     0.589    slowclk
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     0.717 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.349     1.066    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     2.346 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.346    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.404ns (76.234%)  route 0.438ns (23.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.589     0.589    slowclk
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     0.717 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.438     1.154    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     2.431 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.431    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_797910664[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.460ns (72.506%)  route 0.554ns (27.494%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    forLoop_idx_0_797910664[1].cond_butt_sel_desel/clk_out1
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_797910664[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  forLoop_idx_0_797910664[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.079     0.812    forLoop_idx_0_797910664[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.045     0.857 r  forLoop_idx_0_797910664[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.059     0.916    forLoop_idx_0_797910664[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X62Y58         LUT4 (Prop_lut4_I3_O)        0.045     0.961 r  forLoop_idx_0_797910664[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.415     1.376    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     2.606 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.606    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_797910664[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.078ns  (logic 1.466ns (70.523%)  route 0.613ns (29.477%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.590     0.590    forLoop_idx_0_797910664[0].cond_butt_sel_desel/clk_out1
    SLICE_X61Y61         FDRE                                         r  forLoop_idx_0_797910664[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  forLoop_idx_0_797910664[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.076     0.807    forLoop_idx_0_797910664[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X60Y61         LUT6 (Prop_lut6_I5_O)        0.045     0.852 r  forLoop_idx_0_797910664[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.052     0.904    forLoop_idx_0_797910664[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X60Y61         LUT4 (Prop_lut4_I3_O)        0.045     0.949 r  forLoop_idx_0_797910664[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=11, routed)          0.484     1.433    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     2.668 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.668    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 1.373ns (63.654%)  route 0.784ns (36.346%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.562     0.562    display/clk_out1
    SLICE_X57Y85         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.784     1.487    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     2.718 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.718    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 1.396ns (64.536%)  route 0.767ns (35.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.583     0.583    reset_cond/clk_out1
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDPE (Prop_fdpe_C_Q)         0.164     0.747 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.767     1.514    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     2.746 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.746    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.202ns  (logic 1.369ns (62.157%)  route 0.833ns (37.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.562     0.562    display/clk_out1
    SLICE_X57Y84         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.833     1.536    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     2.764 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.764    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.272ns  (logic 1.383ns (60.877%)  route 0.889ns (39.123%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.562     0.562    display/clk_out1
    SLICE_X57Y84         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.889     1.592    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     2.834 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.834    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_10
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575    11.575    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.000 f  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_10

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1455086707[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.689ns  (logic 1.625ns (44.043%)  route 2.064ns (55.957%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.064     3.565    forLoop_idx_0_1455086707[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y71         LUT1 (Prop_lut1_I0_O)        0.124     3.689 r  forLoop_idx_0_1455086707[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.689    forLoop_idx_0_1455086707[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y71         FDRE                                         r  forLoop_idx_0_1455086707[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.497     1.497    forLoop_idx_0_1455086707[0].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y71         FDRE                                         r  forLoop_idx_0_1455086707[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.439ns  (logic 1.628ns (47.335%)  route 1.811ns (52.665%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.273     2.777    reset_cond/butt_reset_IBUF
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.124     2.901 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     3.439    reset_cond/M_reset_cond_in
    SLICE_X65Y78         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.497     1.497    reset_cond/clk_out1
    SLICE_X65Y78         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.439ns  (logic 1.628ns (47.335%)  route 1.811ns (52.665%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.273     2.777    reset_cond/butt_reset_IBUF
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.124     2.901 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     3.439    reset_cond/M_reset_cond_in
    SLICE_X64Y78         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.497     1.497    reset_cond/clk_out1
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.439ns  (logic 1.628ns (47.335%)  route 1.811ns (52.665%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.273     2.777    reset_cond/butt_reset_IBUF
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.124     2.901 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     3.439    reset_cond/M_reset_cond_in
    SLICE_X64Y78         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.497     1.497    reset_cond/clk_out1
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.439ns  (logic 1.628ns (47.335%)  route 1.811ns (52.665%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.273     2.777    reset_cond/butt_reset_IBUF
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.124     2.901 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     3.439    reset_cond/M_reset_cond_in
    SLICE_X64Y78         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.497     1.497    reset_cond/clk_out1
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.439ns  (logic 1.628ns (47.335%)  route 1.811ns (52.665%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.273     2.777    reset_cond/butt_reset_IBUF
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.124     2.901 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     3.439    reset_cond/M_reset_cond_in
    SLICE_X64Y78         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.497     1.497    reset_cond/clk_out1
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.310ns  (logic 1.622ns (49.022%)  route 1.687ns (50.978%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.687     3.186    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X54Y70         LUT1 (Prop_lut1_I0_O)        0.124     3.310 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.310    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X54Y70         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.431     1.431    cond_butt_next_play/sync/clk_out1
    SLICE_X54Y70         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1455086707[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.237ns  (logic 1.615ns (49.898%)  route 1.622ns (50.102%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.622     3.113    forLoop_idx_0_1455086707[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124     3.237 r  forLoop_idx_0_1455086707[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.237    forLoop_idx_0_1455086707[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X58Y84         FDRE                                         r  forLoop_idx_0_1455086707[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.502     1.502    forLoop_idx_0_1455086707[1].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y84         FDRE                                         r  forLoop_idx_0_1455086707[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1455086707[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.208ns  (logic 1.617ns (50.414%)  route 1.591ns (49.586%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.591     3.084    forLoop_idx_0_1455086707[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124     3.208 r  forLoop_idx_0_1455086707[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.208    forLoop_idx_0_1455086707[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X58Y84         FDRE                                         r  forLoop_idx_0_1455086707[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.502     1.502    forLoop_idx_0_1455086707[3].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y84         FDRE                                         r  forLoop_idx_0_1455086707[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_797910664[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.198ns  (logic 1.618ns (50.606%)  route 1.580ns (49.394%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.580     3.074    forLoop_idx_0_797910664[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.198 r  forLoop_idx_0_797910664[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.198    forLoop_idx_0_797910664[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X62Y62         FDRE                                         r  forLoop_idx_0_797910664[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.505     1.505    forLoop_idx_0_797910664[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X62Y62         FDRE                                         r  forLoop_idx_0_797910664[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1455086707[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.307ns (41.885%)  route 0.426ns (58.115%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.426     0.689    forLoop_idx_0_1455086707[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.734 r  forLoop_idx_0_1455086707[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.734    forLoop_idx_0_1455086707[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X58Y89         FDRE                                         r  forLoop_idx_0_1455086707[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.860     0.860    forLoop_idx_0_1455086707[2].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y89         FDRE                                         r  forLoop_idx_0_1455086707[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_797910664[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.300ns (35.586%)  route 0.542ns (64.414%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.542     0.797    forLoop_idx_0_797910664[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.842 r  forLoop_idx_0_797910664[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.842    forLoop_idx_0_797910664[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y64         FDRE                                         r  forLoop_idx_0_797910664[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.858     0.858    forLoop_idx_0_797910664[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y64         FDRE                                         r  forLoop_idx_0_797910664[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1455086707[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.306ns (34.204%)  route 0.589ns (65.796%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.589     0.850    forLoop_idx_0_1455086707[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.895 r  forLoop_idx_0_1455086707[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.895    forLoop_idx_0_1455086707[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X58Y84         FDRE                                         r  forLoop_idx_0_1455086707[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.855     0.855    forLoop_idx_0_1455086707[3].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y84         FDRE                                         r  forLoop_idx_0_1455086707[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_797910664[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.307ns (33.866%)  route 0.600ns (66.134%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.600     0.862    forLoop_idx_0_797910664[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y62         LUT1 (Prop_lut1_I0_O)        0.045     0.907 r  forLoop_idx_0_797910664[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.907    forLoop_idx_0_797910664[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X62Y62         FDRE                                         r  forLoop_idx_0_797910664[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.859     0.859    forLoop_idx_0_797910664[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X62Y62         FDRE                                         r  forLoop_idx_0_797910664[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1455086707[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.304ns (32.857%)  route 0.621ns (67.143%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.621     0.879    forLoop_idx_0_1455086707[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.924 r  forLoop_idx_0_1455086707[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.924    forLoop_idx_0_1455086707[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X58Y84         FDRE                                         r  forLoop_idx_0_1455086707[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.855     0.855    forLoop_idx_0_1455086707[1].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y84         FDRE                                         r  forLoop_idx_0_1455086707[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.316ns (32.368%)  route 0.661ns (67.632%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.478     0.749    reset_cond/butt_reset_IBUF
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.794 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     0.977    reset_cond/M_reset_cond_in
    SLICE_X65Y78         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.851     0.851    reset_cond/clk_out1
    SLICE_X65Y78         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.316ns (32.368%)  route 0.661ns (67.632%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.478     0.749    reset_cond/butt_reset_IBUF
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.794 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     0.977    reset_cond/M_reset_cond_in
    SLICE_X64Y78         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.851     0.851    reset_cond/clk_out1
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.316ns (32.368%)  route 0.661ns (67.632%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.478     0.749    reset_cond/butt_reset_IBUF
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.794 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     0.977    reset_cond/M_reset_cond_in
    SLICE_X64Y78         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.851     0.851    reset_cond/clk_out1
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.316ns (32.368%)  route 0.661ns (67.632%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.478     0.749    reset_cond/butt_reset_IBUF
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.794 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     0.977    reset_cond/M_reset_cond_in
    SLICE_X64Y78         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.851     0.851    reset_cond/clk_out1
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.316ns (32.368%)  route 0.661ns (67.632%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.478     0.749    reset_cond/butt_reset_IBUF
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.794 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     0.977    reset_cond/M_reset_cond_in
    SLICE_X64Y78         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.851     0.851    reset_cond/clk_out1
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





