module mux_128x32b_to_1x32b (out, in, select);

  output [31:0] out;
  input [4095:0] in;
  input [6:0] select;

  reg [31:0] out;

  always @ (in or select) begin
    casex(select)
%%start_veriperl
my $i;
my $low_index;
my $high_index;
for($i=0; $i<128; $i=$i+1)
{
  $low_index = 32*$i;
  $high_index = 32*$i+31;
  print "      7'd$i : out <= in [$high_index:$low_index];\n";
}
%%stop_veriperl
      default: out <= {32{1'bx}};
    endcase
  end
endmodule
