|count
En => Out[0]~reg0.ENA
En => Out[3]~reg0.ENA
En => Out[2]~reg0.ENA
En => Out[1]~reg0.ENA
Clock => Out[0]~reg0.CLK
Clock => Out[1]~reg0.CLK
Clock => Out[2]~reg0.CLK
Clock => Out[3]~reg0.CLK
Reset => Out[0]~reg0.ACLR
Reset => Out[1]~reg0.ACLR
Reset => Out[2]~reg0.ACLR
Reset => Out[3]~reg0.ACLR
Out[0] << Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[1] << Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[2] << Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[3] << Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


