;redcode
;assert 1
	SPL 0, <367
	CMP -207, <-137
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SPL 851, -500
	SUB @121, 106
	DJN -1, @-20
	SUB 70, 8
	SUB @121, 106
	DAT <-127, #100
	SUB -207, <-137
	MOV #2, -1
	SUB -7, 0
	SPL 0, <367
	SPL 0, <367
	SUB -0, <200
	SUB -0, <200
	DJN -1, @-20
	SUB @-127, 100
	SUB 800, @12
	SUB 800, @12
	SLT @124, 106
	JMN @12, #200
	DJN 20, 100
	ADD #-270, 800
	SPL <-127, 100
	ADD <-127, 100
	MOV @-124, 103
	MOV @-57, 9
	MOV -7, <-120
	SPL 0, <912
	SUB -0, <200
	DJN <-127, #100
	JMN @-270, 800
	JMN @-270, 800
	SUB @-127, 100
	DJN <-127, 180
	SUB -207, <-137
	SPL <-1, @-24
	DAT <-127, #100
	SUB 0, @912
	SPL 0, <367
	SPL 0, <367
	MOV -1, <-20
	SPL 0, <367
	SPL @270, @1
	SPL 0, <367
	SPL 0, <367
	CMP -207, <-137
	SPL 0, <912
	CMP -207, <-137
