# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Lab2A_342.srcs/sim_1/new/xor_gate_tb_342.vhd" \

# Do not sort compile order
nosort
