SIM ?= icarus
TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES = ../rtl/fifo.v dump.v
TOPLEVEL = fifo
MODULE = test_fifo
WAVES = 1
include $(shell cocotb-config --makefiles)/Makefile.sim
