#!/usr/bin/python
# Disable pylint TAB warnings (W0312) and Line too long (=C0301)
# pylint: disable=W0312,C0301

"""
fpga_mmi.py module
Provides access to the memory-mapped interface of the FPGA through a socket.

 History:
        2014-03-04 JFC: Created
"""
import logging
import __main__
# import struct
import numpy as np
import lib.udp as udp
from chfpga_handler import chFPGAHandler as chFPGAHandler


class FpgaMmiException(Exception):
    pass


class TimeoutException(Exception):
    pass


class FpgaMmi:
    """
    Base class that defines the memory-mapped interface to the FPGA
    through a direct Ethernet link to the FPGA.

    This is used by Python code that handles the FPGA firmware directly by
    toggling reading and writing to memopry-mapped registers.

    Notes:
       - 140223 JFC: Maybe should define __enter__ and __exit__ so we can use
         with 'with'
       - 140223 JFC: Maybe add methods to allow packing multiple commands in a
         single packet. By default, the command queue is flushed at every
         write command.
    """
    BROADCAST_IP_ADDR = udp.Udp.BROADCAST
    PROTO_UDP = 'UDP'
    PROTO_TCP = 'TCP'
    TimeoutException = TimeoutException

    _BROADCAST_BASE_PORT = chFPGAHandler._BROADCAST_BASE_PORT
    _FPGA_IP_SETUP_BASE_ADDR = chFPGAHandler._FPGA_IP_SETUP_BASE_ADDR
    _FPGA_SERIAL_NUMBER_ADDR = chFPGAHandler._FPGA_SERIAL_NUMBER_ADDR
    _FPGA_TIMESTAMP_ADDR = chFPGAHandler._FPGA_TIMESTAMP_ADDR

    # Match those with what is used by Module
    _CONTROL_BASE_ADDR = chFPGAHandler._CONTROL_BASE_ADDR
    _STATUS_BASE_ADDR  = chFPGAHandler._STATUS_BASE_ADDR
    _RAM_BASE_ADDR     = chFPGAHandler._RAM_BASE_ADDR

    OPCODE_WRITE_CONTROL = 0b100
    OPCODE_NOP           = 0b110
    OPCODE_WRITE_RAM     = 0b111
    OPCODE_READ_CONTROL  = 0b000
    OPCODE_READ_STATUS   = 0b010
    OPCODE_READ_RAM      = 0b011

    def __init__(self,
                 ip_addr,
                 port_number,
                 interface_ip_addr=None,
                 fpga_serial_number=None,
                 set_fpga_networking_parameters=True,
                 send_only=False,
                 netmask='255.255.0.0',
                 timeout=0.5):
        self.logger = logging.getLogger(__name__)
        self.netmask = netmask  # network mask used to find the host address that is on the same subnet as the target IP. This does not affect the network adapter settings.
        self.ip_addr = ip_addr
        self.port_number = port_number  # Control port on the FPGA
        self.address = (self.ip_addr, self.port_number)
        if interface_ip_addr:
            self.interface_ip_addr = interface_ip_addr
        elif hasattr(__main__, '_host_interface_ip_addr'):
            self.interface_ip_addr = __main__._host_interface_ip_addr
        else:
            raise FpgaMmiException(
                'An interface IP address is required for UDP comminication '
                'with the FPGA')
        self.fpga_serial_number = fpga_serial_number  # used to select specific FPGAs during broadcasts
        self.set_fpga_networking_parameters = set_fpga_networking_parameters
        self.send_only = send_only
        self.timeout = timeout
        self.udp = None

    def __enter__(self):
            self.open()
            return self

    def __exit__(self, etype, einst, etraceback):
            self.close()

    def open(self):
        """
        Open control communication socket to FPGA
        """

        # Set the FPGA communication networking parameters
        if self.set_fpga_networking_parameters and self.fpga_serial_number:
            self.close()  # make sure the current socket is closed
            self._set_fpga_networking_parameters()

        self.udp = udp.Udp()
        self.udp.open(
            if_ip_addr=self.interface_ip_addr, ip_addr=self.ip_addr,
            port_number=self.port_number, send_only=self.send_only)
        self.udp.set_timeout(self.timeout)

        # self.logger.info('   Opened control socket on %s:%i through interface %s' % (self.ip_addr, self.port_number, self.interface_ip_addr))

    def close(self):
        """Closes the socket"""
        if self.udp:
            self.udp.close()
        # self.logger.info('Closed control socket')

    def _set_fpga_networking_parameters(
            self, number_of_trials=3, check=True):
        """
        Sets the FPGA firmware in the specified ICEboard to use the specified
        ip address and port.

        An exception will be raised if the board cannot be found on the
        network of if another board uses the same ip address.

        NOTE:
            - This function is supported only for direct Ethernet connections
              to the FPGA
            - This function cannot be called if the UDP link is already
              established.
            - The broadcast is send only: the FPGAs are not asked to reply to
              the broadcast. Consequently, the call will not affect the return
              addresses of these FPGAs.

        """
        import socket  # used for inet_aton()
        import struct

        ip_addr = self.ip_addr
        port_number = self.port_number
        serial_number = self.fpga_serial_number
        broadcast_group = 0
        # interface_ip_addr = self.interface_ip_addr

        logger = logging.getLogger(__name__)
        logger.debug(
            'Broadcasting on port %i to configure FPGA S/N %016X '
            'with address %s:%i' %
            (self._BROADCAST_BASE_PORT, serial_number, ip_addr, port_number))

        # Build the array of bytes to fill the network configuration register
        # block
        ip_setup_string = struct.pack(
            '>H4s4sHQ', 0x1234, socket.inet_aton(ip_addr),
            socket.inet_aton(ip_addr), port_number, serial_number)
        trig1 = chr(0x0C | broadcast_group)
        trig2 = chr(0x8C | broadcast_group)

        # Configure the FPGA through a UDP broadcast packet containing the
        # target FPGA serial number
        trial = 0
        while trial < number_of_trials:
            with FpgaMmi(FpgaMmi.BROADCAST_IP_ADDR, FpgaMmi._BROADCAST_BASE_PORT, set_fpga_networking_parameters=False, send_only=True) as mmi:
                mmi.write(self._FPGA_IP_SETUP_BASE_ADDR, ip_setup_string + trig1) # Send string with trigger flag cleared
                mmi.write(self._FPGA_IP_SETUP_BASE_ADDR, ip_setup_string + trig2) # resend with trigger flag set. The 0-to-1 transition will load the desired networking parameters
                mmi.write(self._FPGA_IP_SETUP_BASE_ADDR, [0] * len(ip_setup_string + trig2)) # Write zeros everywhere to make sure we stop latching data
            # logger.debug('FPGA S/N %016X is configured with address %s:%i' % (serial_number, ip_addr, port_number))
            if not check:
                return
            (serial, timestamp) = self.get_fpga_config(ip_addr=ip_addr, port_number=port_number)
            if serial and serial == serial_number:
                return
            else:
                logger.debug('Networking configuration of FPGA S/N %016X with address %s:%i failed.' % (serial_number, ip_addr, port_number))
                trial +=1
        logger.debug('Unable to configure FPGA S/N %016X with address %s:%i' % (serial_number, ip_addr, port_number))
        raise FpgaMmiException('Unable to configure FPGA S/N %016X with address %s:%i' % (serial_number, ip_addr, port_number))

    def get_fpga_config(self, ip_addr, port_number,
                        timeout=0.1, number_of_trials=3):
        """
        Returns basic information allowing to check if we talk to the right
        FPGA with the right firmware.

        Will not cause an exception if the FPGA fails to respond at the
        specified address. Instead, all fields will be None.
        """
        trial = 0
        with FpgaMmi(self.ip_addr, self.port_number,
                     set_fpga_networking_parameters=False) as mmi:
            while trial < number_of_trials:
                try:
                    serial = mmi.read(self._FPGA_SERIAL_NUMBER_ADDR, type=np.dtype('>u8'), timeout=timeout, retry=0)
                    timestamp = mmi.read(self._FPGA_TIMESTAMP_ADDR, type=np.dtype('>u4'), timeout=timeout, retry=0)
                    return (serial, timestamp)
                except mmi.TimeoutException:
                    trial += 1
        return (None, None)

    def flush(self):
        """Flushes the socket receive buffer."""
        old_timeout = self.udp.get_timeout()
        self.udp.set_timeout(0.1)
        try:
            while True:
                data = self.udp.recv()
                if len(data) == 0:
                    break
        except self.udp.TimeoutException:
            pass  # do nothing
            # print('Buffer is empty')
        self.udp.set_timeout(old_timeout)

    def set_timeout(self, timeout):
        """
        Sets the socket timeout value in seconds.
        """
        self.udp.set_timeout(timeout)

    def get_timeout(self):
        """
        Returns the current socket timeout value in seconds.
        """
        return self.udp.get_timeout()

    def read(self, addr, type=np.dtype('>u1'), length=1,
             timeout=None, retry=10):
        """
        Reads memory-mapped byte(s) from the FPGA through the Ethernet
        interface.

        'length' values of type 'type' are read. The Reads will be done in the
        minimum number of requests in order to read all bytes.

        Returns a numpy array where the bytes are intrepreted as a series of
        'length' elements of type 'type'.

        2014-02-06 JFC: Now reads multiple bytes at a time to improve
        efficiency by using the length field in the command word.
        """

        if self.udp.is_broadcast():
            raise Exception(
                'standard read cannot be used in broadcast mode as there '
                'might be many returned values. Use broadcast_read() instead.')

        itemsize = np.dtype(type).itemsize  # number of bytes contained in the destinaion vector type
        byte_length = length * itemsize  # total number of bytes to read
        dout = np.zeros(byte_length, np.int8)  # initialize result vector as a byte array
        offset = 0
        # Loop to read all required bytes (the FPGA does not support multi-byte reads (yet))

        old_timeout = self.get_timeout()

        if timeout:
            self.set_timeout(timeout)

        if addr & self._RAM_BASE_ADDR:
            opcode = self.OPCODE_READ_RAM
        elif addr & self._STATUS_BASE_ADDR:
            opcode = self.OPCODE_READ_STATUS
        else:
            opcode = self.OPCODE_READ_CONTROL

        while offset < byte_length:
            log2_length = min((byte_length - offset).bit_length() - 1, 3)  # compute the log2 of the number of bytes to read, limited to 3 (i.e. 8 bytes)
            read_length = 1 << log2_length  # number of bytes to read in this iteration
            # print 'offset=', offset
            # print 'log2_length=', log2_length
            # print 'byte_length=', byte_length

            s = (chr((opcode << 5) | (log2_length << 3) +
                     ((addr >> 16) & 0x07)) +
                 chr((addr >> 8) & 0xFF) +
                 chr(addr & 0xFF))
            retries = 0
           #  could be infinite loop here, but be safe.
            while True:
                try:
                    self.udp.send(s)
                    data = self.udp.recv()
                    break
                except self.udp.TimeoutException:
                    if retries < retry:
                        retries += 1
                        self.set_timeout(self.get_timeout() + 0.1)
                        self.logger.debug(
                            'FPGA read failure increasing timeout to %s' %
                            (self.get_timeout()))
                    else:
                        raise self.TimeoutException
                except Exception as e:
                    raise FpgaMmiException(
                        'FPGA read command failed because of the following '
                        'exception: %r' % e)

            if len(data) != read_length + 1:
                raise FpgaMmiException(
                    "FPGA Read command to %s:%i returned %i bytes (0x%s). "
                    "%i were expected." % (
                        self.ip_addr,
                        self.port_number,
                        len(data),
                        ' '.join('%02X' % ord(b) for b in data),
                        read_length + 1)
                    )

            dout[offset:offset+read_length] = np.fromstring(data[1:], dtype=np.uint8)  # store received byte

            addr += read_length
            offset += read_length

        #if timeout:
        self.set_timeout(old_timeout)

        dout.dtype = np.dtype(type) # change interpretation of the byte array into a 'type' array

        #if we requested a single value (length=1), returns the object, otherwise return a numpy array of objects
        if len(dout) == 1:
            return dout[0]
        else:
            return dout

    def broadcast_read(self, addr, type=np.dtype('>u8'), timeout=.5):
        """
        Reads memory-mapped object from multiple FPGAs through a broadcast
        request.

        Returns a array of type 'type' containing the values that were
        returned by all FPGAs.

        This command can read only a single object that is 1,2,4 or 8 bytes
        wide.
        """

        byte_length = np.dtype(type).itemsize  # number of bytes contained in the destinaion vector type
        log2_length = byte_length.bit_length()-1  # compute the log2 of the number of bytes to read, limited to 3 (i.e. 8 bytes)
        read_length = 1 << log2_length  # number of bytes to read in this iteration
        # dout = np.zeros(byte_length, np.int8) # initialize result vector as a byte array
        dout = []
        # Loop to read all required bytes (the FPGA does not support multi-byte reads (yet))

        if addr & self._RAM_BASE_ADDR:
            opcode = self.OPCODE_READ_RAM
        elif addr & self._STATUS_BASE_ADDR:
            opcode = self.OPCODE_READ_STATUS
        else:
            opcode = self.OPCODE_READ_CONTROL

        s = (chr((opcode << 5) | (log2_length << 3) + ((addr >> 16) & 0x07)) +
             chr((addr >> 8) & 0xFF) +
             chr(addr & 0xFF))

        self.udp.send(s)
        self.udp.set_timeout(timeout)
        while True:
            try:
                data = self.udp.recv()
                if data == s:  # ignore the command packet that was broadcasted back to us
                    continue
            except self.udp.TimeoutException:
                break

            if len(data) != read_length + 1:
                raise FpgaMmiException(
                    "FPGA Read command returned %i bytes. %i were expected." %
                    (len(data), read_length + 1))

            dout.append(np.fromstring(data[1:], dtype=type)[0])  # store received byte
        return dout

    def write(self, addr, data):
        """
        Writes byte(s) to memory-mapped registers in the FPGA through the
        Ethernet interface.

        'data' can be:
            - String
            - list of integers between 0 and 255
            - numpy array of integers between 0 and 255
            - 4 bytes in a numpy uint32. MSB is transmitted first
            - 2 bytes in a numpy uint16. MSB is transmitted first
            - 1 byte in a numpy uint8.
        """
        # build command packet
        #s=chr(0x80+ant+(0x40 if incr else 0))+chr((module<<2)+(addr>>8))+chr(addr&0xFF)

        if addr & self._RAM_BASE_ADDR:
            opcode = self.OPCODE_WRITE_RAM
        elif addr & self._STATUS_BASE_ADDR:
            raise FpgaMmiException(
                'FpgaMmi: Attempt to write to a STATUS register')
        else:
            opcode = self.OPCODE_WRITE_CONTROL

        log2_length = 0  # is ignored for writes
        string = (
            chr((opcode << 5) | (log2_length << 3) + ((addr >> 16) & 0x07)) +
            chr((addr >> 8) & 0xFF) +
            chr(addr & 0xFF))

        # Add the data to the string. The method depends on the data type
        if type(data) == str:
            string += data
            length = len(data)
        elif type(data) == list or type(data) == np.ndarray:
            string += ''.join([chr(data[i]) for i in range(len(data))])
            length = len(data)
        elif type(data) == np.uint32:
            length = 4
            a = np.array([data], np.dtype('>u4'))  # store as big endian (most significant byte first)
            a.dtype = np.uint8
            string += ''.join([chr(a[i]) for i in range(4)])
        elif type(data) == np.uint16:
            length = 2
            a = np.array([data], np.dtype('>u2'))  # store as big endian (most significant byte first)
            a.dtype = np.uint8
            string += ''.join([chr(a[i]) for i in range(2)])
        elif type([data]) == np.uint8:
            length = 1
            a = np.array([data])  # store as big endian (most significant byte first)
            a.dtype = np.uint8
            string += chr(a[i])
        else:
            string += chr(data)
            length = 1
        self.udp.send(string)
        return length

    def write_mask(addr, data, mask):
        """
        Writes data to the FPGA Memory-mapped space starting from address
        'addr', but only affect bits that are set in mask.

        This function assumes that the memory location can be read back.
        """
        raise Exception(
            'write_mask() is not supported by the current firmware')


def discover_fpgas(interface_ip_addr=None, source_subarrays=[0], timeout=0.1):
    """
    Get the serial numbers of all FPGA directly connected on the network (i.e.
    not accessed through the ARM processor)

    NOTE:
        - This function should not be called when the MMI interface is opened.
        - This function is supported only for direct Ethernet connections to
          the FPGA
        - /!\ Calling this function will disrupt operations of all FPGAs in
          the network as reading from them cause them to redirect their
          outputs to this machine on the broadcast port.
    """
    logger = logging.getLogger(__name__)

    if isinstance(source_subarrays, int):
        source_subarrays = [source_subarrays]

    serial_list = []
    #  for if_addr in interface_ip:
    for subarray in source_subarrays:
        logger.debug(
            'Searching ICEBoards on subarray %i through interface %s' %
            (subarray, interface_ip_addr))

        with FpgaMmi(
                FpgaMmi.BROADCAST_IP_ADDR,
                FpgaMmi._BROADCAST_BASE_PORT + subarray,
                interface_ip_addr=interface_ip_addr,
                set_fpga_networking_parameters=False,
                send_only=False) as mmi:
            mmi.flush()
            serials = mmi.broadcast_read(
                FpgaMmi._FPGA_SERIAL_NUMBER_ADDR,
                type=np.dtype('>u8'),
                timeout=timeout)
        serial_list += serials

    return serial_list
