

================================================================
== Vivado HLS Report for 'Pool2_Cal'
================================================================
* Date:           Wed Aug 19 09:56:54 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Lenet_HLS_Final
* Solution:       conv_optimization
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.923 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2993|     2993| 29.930 us | 29.930 us |  2993|  2993|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- POOL2_DEPTH     |     2992|     2992|       187|          -|          -|    16|    no    |
        | + POOL2_SIZE1    |      185|      185|        37|          -|          -|     5|    no    |
        |  ++ POOL2_SIZE2  |       35|       35|         7|          -|          -|     5|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    598|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    125|    -|
|Register         |        -|      -|     432|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     432|    723|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln1494_1_fu_256_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln1494_2_fu_285_p2  |     +    |      0|  0|  71|          64|          64|
    |add_ln1494_3_fu_305_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln1494_4_fu_334_p2  |     +    |      0|  0|  71|          64|          64|
    |add_ln1494_5_fu_391_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln1494_6_fu_401_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln1494_7_fu_416_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln1494_8_fu_426_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln1494_fu_222_p2    |     +    |      0|  0|  15|           9|           9|
    |add_ln203_1_fu_358_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln203_2_fu_375_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln203_3_fu_456_p2   |     +    |      0|  0|  71|          64|          64|
    |add_ln203_4_fu_472_p2   |     +    |      0|  0|  71|          64|          64|
    |add_ln203_5_fu_491_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln203_fu_240_p2     |     +    |      0|  0|  15|           8|           8|
    |i_fu_431_p2             |     +    |      0|  0|  13|           4|           2|
    |in_d_fu_188_p2          |     +    |      0|  0|  15|           5|           1|
    |j_fu_496_p2             |     +    |      0|  0|  13|           4|           2|
    |grp_fu_176_p2           |   icmp   |      0|  0|  13|          12|          12|
    |icmp_ln162_fu_182_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln164_fu_246_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln166_fu_381_p2    |   icmp   |      0|  0|   9|           4|           4|
    |or_ln167_fu_406_p2      |    or    |      0|  0|   4|           4|           1|
    |or_ln168_fu_295_p2      |    or    |      0|  0|   4|           4|           1|
    |select_ln167_fu_445_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln168_fu_461_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln203_fu_502_p3  |  select  |      0|  0|  64|           1|          64|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 598|         416|         472|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  50|         11|    1|         11|
    |i_0_reg_152        |   9|          2|    4|          8|
    |in_d_0_reg_141     |   9|          2|    5|         10|
    |j_0_reg_164        |   9|          2|    4|          8|
    |layer4_V_address0  |  27|          5|   11|         55|
    |layer4_V_address1  |  21|          4|   11|         44|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 125|         26|   36|        136|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln1494_2_reg_534  |  63|   0|   64|          1|
    |add_ln1494_4_reg_545  |  62|   0|   64|          2|
    |add_ln1494_6_reg_569  |  12|   0|   12|          0|
    |add_ln1494_8_reg_585  |  11|   0|   12|          1|
    |add_ln1494_reg_520    |   8|   0|    9|          1|
    |add_ln203_2_reg_556   |  10|   0|   10|          0|
    |add_ln203_3_reg_605   |  64|   0|   64|          0|
    |add_ln203_4_reg_611   |  64|   0|   64|          0|
    |add_ln203_5_reg_617   |  10|   0|   10|          0|
    |add_ln203_reg_526     |   8|   0|    8|          0|
    |ap_CS_fsm             |  10|   0|   10|          0|
    |i_0_reg_152           |   4|   0|    4|          0|
    |in_d_0_reg_141        |   5|   0|    5|          0|
    |in_d_reg_515          |   5|   0|    5|          0|
    |j_0_reg_164           |   4|   0|    4|          0|
    |j_reg_622             |   4|   0|    4|          0|
    |or_ln167_reg_574      |   3|   0|    4|          1|
    |select_ln203_reg_637  |  64|   0|   64|          0|
    |trunc_ln168_reg_539   |  11|   0|   12|          1|
    |trunc_ln169_reg_550   |  10|   0|   12|          2|
    +----------------------+----+----+-----+-----------+
    |Total                 | 432|   0|  441|          9|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   Pool2_Cal  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   Pool2_Cal  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   Pool2_Cal  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   Pool2_Cal  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   Pool2_Cal  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   Pool2_Cal  | return value |
|layer4_V_address0  | out |   11|  ap_memory |   layer4_V   |     array    |
|layer4_V_ce0       | out |    1|  ap_memory |   layer4_V   |     array    |
|layer4_V_q0        |  in |   12|  ap_memory |   layer4_V   |     array    |
|layer4_V_address1  | out |   11|  ap_memory |   layer4_V   |     array    |
|layer4_V_ce1       | out |    1|  ap_memory |   layer4_V   |     array    |
|layer4_V_q1        |  in |   12|  ap_memory |   layer4_V   |     array    |
|layer5_V_address0  | out |    9|  ap_memory |   layer5_V   |     array    |
|layer5_V_ce0       | out |    1|  ap_memory |   layer5_V   |     array    |
|layer5_V_we0       | out |    1|  ap_memory |   layer5_V   |     array    |
|layer5_V_d0        | out |   12|  ap_memory |   layer5_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

