\documentclass[../main]{subfiles}

\ifSubfilesClassLoaded{
    % \input{tikzset}
    % \input{subctikz}
    % \tikzexternalize[prefix=figcache/]
} {
}

\begin{document}

\chapter{One Bit ALU}

\section {ALU Initializer}

\begin{minted} [mathescape] {verilog}
    module alu_init(input logic bin, cin, rst, op,
        output logic bout, cout);

        wire bxnorfl, bxnorslt, bxnorslb, bxnortl;

        // inveting bin for subtraction
        nor #3 (bxnorfl, bin, op);

        nor #3 (bxnorslt, bin, bxnorfl);
        nor #3 (bxnorslb, op, bxnorfl);

        nor #3 (bxnortl, bxnorslt, bxnorslb);

        nor #3 (bout, bxnortl, bxnortl);

        wire notrst;
        wire muxfl1, muxfl2, muxsl;

        // resetting msff
        nor #3 (notrst, rst, rst);

        nor #3 (muxfl1, rst, cin);
        nor #3 (muxfl2, notrst, op);

        nor #3 (muxsl, muxfl1, muxfl2);

        nor #3 (cout, muxsl, muxsl);

    endmodule
\end{minted}

\section {A Seven to 1 Multiplexer}
\begin{minted} [mathescape] {verilog}
    module mux7(input logic [6:0] in, input logic [2:0] sl,
        output logic slf00, out);

        wire sl00, sl01, sl02; // original select lines
        wire sl10, sl11, sl12; // inverted select lines

        assign sl00 = sl[0];
        assign sl01 = sl[1];
        assign sl02 = sl[2];

        nor #3 (sl10, sl00, sl00);
        nor #3 (sl11, sl01, sl01);
        nor #3 (sl12, sl02, sl02);

        wire [6:0] muxfl;
        wire norfl, orfl;

        nor #3 (norfl, sl02, sl01);
        nor #3 (orfl, norfl, norfl);
        nor #3 (muxfl[0], orfl, in[0]);

        // for rst to msff inside alu
        assign slf00 = orfl;

        nor4input nor402 ( .in0(sl02), .in1(sl11), .in2(sl00), .in3(in[1]), .out(muxfl[1]) );
        nor4input nor403 ( .in0(sl02), .in1(sl11), .in2(sl10), .in3(in[2]), .out(muxfl[2]) );
        nor4input nor404 ( .in0(sl12), .in1(sl01), .in2(sl00), .in3(in[3]), .out(muxfl[3]) );
        nor4input nor405 ( .in0(sl12), .in1(sl01), .in2(sl10), .in3(in[4]), .out(muxfl[4]) );
        nor4input nor406 ( .in0(sl12), .in1(sl11), .in2(sl00), .in3(in[5]), .out(muxfl[5]) );
        nor4input nor407 ( .in0(sl12), .in1(sl11), .in2(sl10), .in3(in[6]), .out(muxfl[6]) );

        wire mlnor01, mlor01, mlnor012, mlor012;
        wire mlnor3456, mlor3456;

        nor #3 (mlnor01, muxfl[0], muxfl[1]);
        nor #3 (mlor01, mlnor01, mlnor01);

        nor #3 (mlnor012, mlor01, muxfl[2]);
        nor #3 (mlor012, mlnor012, mlnor012);

        nor4input nor4last  (
            .in0(muxfl[3]), .in1(muxfl[4]),
            .in2(muxfl[5]), .in3(muxfl[6]),
            .out(mlnor3456)
        );

        nor #3 (mlor3456, mlnor3456, mlnor3456);

        nor #3 (out, mlor012, mlor3456);


    endmodule
\end{minted}

\section {One Bit ALU}

\begin{minted} [mathescape] {verilog}
    module alu( input logic [2:0] op,
        input logic ain, bin, rst, reclk, feclk,
        output logic aluout, regout);

        wire [6:0] muxin;
        wire bout;
        wire cout;
        wire regin;
        wire slf00;

        full_adder flad (
            .a(ain),
            .b(bout),
            .cin(regout),
            .sum(muxin[0]),
            .cout(cout)
        );

        alu_init ainit (
            .bin(bin),
            .cin(cout),
            .rst(rst),
            .op(op[0]),
            .bout(bout),
            .cout(regin)
        );

        ms_flipflop msff (
            .data(regin),
            .rst(slf00),
            .reclk(reclk),
            .feclk(feclk),
            .q(regout)
        );

        mux7 mux (
            .sl(op),
            .in(muxin),
            .out(aluout),
            .slf00(slf00)
        );

        xor_gate  gxor   ( .a(ain), .b(bin), .y(muxin[1]) );
        and_gate  gand   ( .a(ain), .b(bin), .y(muxin[2]) );
        not_gate  gnot   ( .a(ain),          .y(muxin[3]) );
        or_gate   gor    ( .a(ain), .b(bin), .y(muxin[4]) );
        nor_gate  gnor   ( .a(ain), .b(bin), .y(muxin[5]) );
        nand_gate gnand  ( .a(ain), .b(bin), .y(muxin[6]) );

    endmodule
\end{minted}

\clearpage

\section {Schematic of a One Bit ALU}

\begin{figure}[!h]
    \centering
    \resizebox{\textwidth}{!}{
        \includegraphics{tikzpics/epicaluonebit.pdf}
    }
    \caption{Schematic of a one bit ALU}
\end{figure}

\end{document}
