vendor_name = ModelSim
source_file = 1, C:/verilogDesign/hw8_1/Waveform.vwf
source_file = 1, C:/verilogDesign/hw8_1/test.v
source_file = 1, C:/verilogDesign/hw8_1/db/test.cbx.xml
source_file = 1, C:/verilogDesign/hw8_1/counter.v
source_file = 1, C:/verilogDesign/hw8_1/bcd_seven.v
design_name = test
instance = comp, \CLK~input , CLK~input, test, 1
instance = comp, \SEGMENT[0]~output , SEGMENT[0]~output, test, 1
instance = comp, \SEGMENT[1]~output , SEGMENT[1]~output, test, 1
instance = comp, \SEGMENT[2]~output , SEGMENT[2]~output, test, 1
instance = comp, \SEGMENT[3]~output , SEGMENT[3]~output, test, 1
instance = comp, \SEGMENT[4]~output , SEGMENT[4]~output, test, 1
instance = comp, \SEGMENT[5]~output , SEGMENT[5]~output, test, 1
instance = comp, \SEGMENT[6]~output , SEGMENT[6]~output, test, 1
instance = comp, \SEGMENT[7]~output , SEGMENT[7]~output, test, 1
instance = comp, \A1|Q[0]~3 , A1|Q[0]~3, test, 1
instance = comp, \RESET~input , RESET~input, test, 1
instance = comp, \A1|Q[0] , A1|Q[0], test, 1
instance = comp, \A1|Q[2]~1 , A1|Q[2]~1, test, 1
instance = comp, \A1|Q[2] , A1|Q[2], test, 1
instance = comp, \A1|Q~2 , A1|Q~2, test, 1
instance = comp, \A1|Q[3] , A1|Q[3], test, 1
instance = comp, \A1|Q~0 , A1|Q~0, test, 1
instance = comp, \A1|Q[1] , A1|Q[1], test, 1
instance = comp, \A2|WideOr6~0 , A2|WideOr6~0, test, 1
instance = comp, \A2|WideOr5~0 , A2|WideOr5~0, test, 1
instance = comp, \A2|WideOr4~0 , A2|WideOr4~0, test, 1
instance = comp, \A2|WideOr3~0 , A2|WideOr3~0, test, 1
instance = comp, \A2|WideOr2~0 , A2|WideOr2~0, test, 1
instance = comp, \A2|WideOr1~0 , A2|WideOr1~0, test, 1
instance = comp, \A2|WideOr0~0 , A2|WideOr0~0, test, 1
