<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p91" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_91{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_91{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_91{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_91{left:190px;bottom:959px;letter-spacing:-0.18px;}
#t5_91{left:420px;bottom:959px;letter-spacing:-0.13px;}
#t6_91{left:513px;bottom:959px;letter-spacing:-0.12px;word-spacing:-0.22px;}
#t7_91{left:513px;bottom:938px;letter-spacing:-0.11px;}
#t8_91{left:513px;bottom:921px;letter-spacing:-0.12px;}
#t9_91{left:513px;bottom:900px;}
#ta_91{left:529px;bottom:900px;letter-spacing:-0.12px;word-spacing:-0.74px;}
#tb_91{left:529px;bottom:885px;letter-spacing:-0.09px;}
#tc_91{left:513px;bottom:869px;}
#td_91{left:529px;bottom:869px;letter-spacing:-0.12px;}
#te_91{left:513px;bottom:839px;letter-spacing:-0.12px;}
#tf_91{left:513px;bottom:822px;letter-spacing:-0.11px;}
#tg_91{left:513px;bottom:805px;letter-spacing:-0.12px;}
#th_91{left:190px;bottom:781px;letter-spacing:-0.2px;}
#ti_91{left:513px;bottom:781px;letter-spacing:-0.14px;}
#tj_91{left:190px;bottom:756px;letter-spacing:-0.19px;}
#tk_91{left:420px;bottom:756px;letter-spacing:-0.14px;}
#tl_91{left:513px;bottom:756px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tm_91{left:513px;bottom:735px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tn_91{left:190px;bottom:710px;letter-spacing:-0.21px;}
#to_91{left:420px;bottom:710px;letter-spacing:-0.13px;}
#tp_91{left:513px;bottom:710px;letter-spacing:-0.12px;}
#tq_91{left:513px;bottom:689px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tr_91{left:190px;bottom:664px;letter-spacing:-0.14px;}
#ts_91{left:513px;bottom:664px;letter-spacing:-0.14px;}
#tt_91{left:190px;bottom:640px;letter-spacing:-0.16px;}
#tu_91{left:420px;bottom:640px;letter-spacing:-0.14px;}
#tv_91{left:513px;bottom:640px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tw_91{left:513px;bottom:619px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tx_91{left:190px;bottom:594px;letter-spacing:-0.14px;}
#ty_91{left:513px;bottom:594px;letter-spacing:-0.14px;}
#tz_91{left:190px;bottom:570px;letter-spacing:-0.19px;}
#t10_91{left:420px;bottom:570px;letter-spacing:-0.14px;}
#t11_91{left:513px;bottom:570px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t12_91{left:513px;bottom:548px;letter-spacing:-0.12px;}
#t13_91{left:513px;bottom:532px;letter-spacing:-0.11px;}
#t14_91{left:513px;bottom:515px;letter-spacing:-0.1px;}
#t15_91{left:513px;bottom:493px;letter-spacing:-0.11px;word-spacing:-0.39px;}
#t16_91{left:513px;bottom:477px;letter-spacing:-0.11px;word-spacing:-0.16px;}
#t17_91{left:513px;bottom:460px;letter-spacing:-0.11px;word-spacing:-0.21px;}
#t18_91{left:513px;bottom:443px;letter-spacing:-0.11px;}
#t19_91{left:513px;bottom:426px;letter-spacing:-0.12px;}
#t1a_91{left:190px;bottom:402px;letter-spacing:-0.19px;}
#t1b_91{left:420px;bottom:402px;letter-spacing:-0.13px;}
#t1c_91{left:513px;bottom:402px;letter-spacing:-0.12px;}
#t1d_91{left:513px;bottom:380px;letter-spacing:-0.11px;}
#t1e_91{left:513px;bottom:364px;letter-spacing:-0.11px;}
#t1f_91{left:513px;bottom:347px;letter-spacing:-0.11px;}
#t1g_91{left:513px;bottom:330px;letter-spacing:-0.12px;}
#t1h_91{left:513px;bottom:309px;letter-spacing:-0.11px;}
#t1i_91{left:513px;bottom:292px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#t1j_91{left:513px;bottom:275px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1k_91{left:513px;bottom:254px;letter-spacing:-0.11px;}
#t1l_91{left:513px;bottom:237px;letter-spacing:-0.11px;}
#t1m_91{left:513px;bottom:220px;letter-spacing:-0.11px;}
#t1n_91{left:513px;bottom:203px;letter-spacing:-0.1px;}
#t1o_91{left:191px;bottom:1048px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t1p_91{left:268px;bottom:1048px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t1q_91{left:101px;bottom:1025px;letter-spacing:-0.12px;}
#t1r_91{left:102px;bottom:1008px;letter-spacing:-0.14px;}
#t1s_91{left:218px;bottom:1008px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1t_91{left:436px;bottom:1025px;letter-spacing:-0.15px;}
#t1u_91{left:438px;bottom:1008px;letter-spacing:-0.14px;}
#t1v_91{left:634px;bottom:1008px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t1w_91{left:88px;bottom:984px;letter-spacing:-0.17px;}
#t1x_91{left:144px;bottom:984px;letter-spacing:-0.16px;}

.s1_91{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_91{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_91{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_91{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_91{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts91" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg91Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg91" style="-webkit-user-select: none;"><object width="935" height="1210" data="91/91.svg" type="image/svg+xml" id="pdf91" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_91" class="t s1_91">Vol. 4 </span><span id="t2_91" class="t s1_91">2-75 </span>
<span id="t3_91" class="t s2_91">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_91" class="t s3_91">20 </span><span id="t5_91" class="t s3_91">Shared </span><span id="t6_91" class="t s3_91">Enhanced Intel SpeedStep Technology Select Lock (R/WO) </span>
<span id="t7_91" class="t s3_91">When set, this bit causes the following bits to become </span>
<span id="t8_91" class="t s3_91">read-only: </span>
<span id="t9_91" class="t s3_91">• </span><span id="ta_91" class="t s3_91">Enhanced Intel SpeedStep Technology Select Lock (this </span>
<span id="tb_91" class="t s3_91">bit). </span>
<span id="tc_91" class="t s3_91">• </span><span id="td_91" class="t s3_91">Enhanced Intel SpeedStep Technology Enable bit. </span>
<span id="te_91" class="t s3_91">The bit must be set before an Enhanced Intel SpeedStep </span>
<span id="tf_91" class="t s3_91">Technology transition is requested. This bit is cleared on </span>
<span id="tg_91" class="t s3_91">reset. </span>
<span id="th_91" class="t s3_91">21 </span><span id="ti_91" class="t s3_91">Reserved </span>
<span id="tj_91" class="t s3_91">22 </span><span id="tk_91" class="t s3_91">Shared </span><span id="tl_91" class="t s3_91">Limit CPUID Maxval (R/W) </span>
<span id="tm_91" class="t s3_91">See Table 2-2. </span>
<span id="tn_91" class="t s3_91">23 </span><span id="to_91" class="t s3_91">Shared </span><span id="tp_91" class="t s3_91">xTPR Message Disable (R/W) </span>
<span id="tq_91" class="t s3_91">See Table 2-2. </span>
<span id="tr_91" class="t s3_91">33:24 </span><span id="ts_91" class="t s3_91">Reserved </span>
<span id="tt_91" class="t s3_91">34 </span><span id="tu_91" class="t s3_91">Unique </span><span id="tv_91" class="t s3_91">XD Bit Disable (R/W) </span>
<span id="tw_91" class="t s3_91">See Table 2-2. </span>
<span id="tx_91" class="t s3_91">36:35 </span><span id="ty_91" class="t s3_91">Reserved </span>
<span id="tz_91" class="t s3_91">37 </span><span id="t10_91" class="t s3_91">Unique </span><span id="t11_91" class="t s3_91">DCU Prefetcher Disable (R/W) </span>
<span id="t12_91" class="t s3_91">When set to 1, the DCU L1 data cache prefetcher is </span>
<span id="t13_91" class="t s3_91">disabled. The default value after reset is 0. BIOS may </span>
<span id="t14_91" class="t s3_91">write ‘1’ to disable this feature. </span>
<span id="t15_91" class="t s3_91">The DCU prefetcher is an L1 data cache prefetcher. When </span>
<span id="t16_91" class="t s3_91">the DCU prefetcher detects multiple loads from the same </span>
<span id="t17_91" class="t s3_91">line done within a time limit, the DCU prefetcher assumes </span>
<span id="t18_91" class="t s3_91">the next line will be required. The next line is prefetched </span>
<span id="t19_91" class="t s3_91">in to the L1 data cache from memory or L2. </span>
<span id="t1a_91" class="t s3_91">38 </span><span id="t1b_91" class="t s3_91">Shared </span><span id="t1c_91" class="t s3_91">IDA Disable (R/W) </span>
<span id="t1d_91" class="t s3_91">When set to 1 on processors that support IDA, the Intel </span>
<span id="t1e_91" class="t s3_91">Dynamic Acceleration feature (IDA) is disabled and the </span>
<span id="t1f_91" class="t s3_91">IDA_Enable feature flag will be cleared (CPUID.06H: </span>
<span id="t1g_91" class="t s3_91">EAX[1]=0). </span>
<span id="t1h_91" class="t s3_91">When set to a 0 on processors that support IDA, </span>
<span id="t1i_91" class="t s3_91">CPUID.06H: EAX[1] reports the processor’s support of IDA </span>
<span id="t1j_91" class="t s3_91">is enabled. </span>
<span id="t1k_91" class="t s3_91">Note: The power-on default value is used by BIOS to </span>
<span id="t1l_91" class="t s3_91">detect hardware support of IDA. If the power-on default </span>
<span id="t1m_91" class="t s3_91">value is 1, IDA is available in the processor. If the power- </span>
<span id="t1n_91" class="t s3_91">on default value is 0, IDA is not available. </span>
<span id="t1o_91" class="t s4_91">Table 2-3. </span><span id="t1p_91" class="t s4_91">MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.) </span>
<span id="t1q_91" class="t s5_91">Register </span>
<span id="t1r_91" class="t s5_91">Address </span><span id="t1s_91" class="t s5_91">Register Name / Bit Fields </span>
<span id="t1t_91" class="t s5_91">Shared/ </span>
<span id="t1u_91" class="t s5_91">Unique </span><span id="t1v_91" class="t s5_91">Bit Description </span>
<span id="t1w_91" class="t s5_91">Hex </span><span id="t1x_91" class="t s5_91">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
