# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"sim_func_synth.v" \

sv xil_defaultlib  \
"../../../../../lab3pipeline.srcs/sources_1/imports/OTTER233/BCD.sv" \
"../../../../../lab3pipeline.srcs/sources_1/imports/OTTER233/CathodeDriver.sv" \
"../../../../../lab3pipeline.srcs/sources_1/imports/OTTER233/KeyboardDriver.sv" \
"../../../../../lab3pipeline.srcs/sources_1/imports/OTTER233/OTTER_Wrapper_v1_02.sv" \
"../../../../../lab3pipeline.srcs/sources_1/imports/OTTER233/SevSegDisp.sv" \
"../../../../../lab3pipeline.srcs/sources_1/imports/OTTER233/ram8k_8_80x60.sv" \
"../../../../../lab3pipeline.srcs/sources_1/imports/OTTER233/vga_driver_80x60.sv" \
"../../../../../lab3pipeline.srcs/sources_1/imports/OTTER233/vga_fb_driver_80x60.sv" \
"../../../../../lab3pipeline.srcs/sim_1/new/sim.sv" \

# Do not sort compile order
nosort
