# compile verilog/system verilog design source files
verilog xil_defaultlib  "CPU_A_top_tb_func_synth.v"
verilog xil_defaultlib  "../../../../CPU_A.srcs/sim_1/new/CPU_A_top_tb.v"

# Do not sort compile order
nosort
