<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Slow 1200mV 85C Model Hold: &apos;pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]&apos;</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Slack</TH>
<TH>From Node</TH>
<TH>To Node</TH>
<TH>Launch Clock</TH>
<TH>Latch Clock</TH>
<TH>Relationship</TH>
<TH>Clock Skew</TH>
<TH>Data Delay</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >0.305</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[27]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.440</TD>
<TD >0.967</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.335</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|execute_to_memory_PC[13]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|altsyncram:IBusCachedPlugin_predictor_history_rtl_0|altsyncram_2td1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.446</TD>
<TD >1.003</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.341</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr_value[5]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0|altsyncram_43d1:auto_generated|ram_block1a6~porta_address_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.453</TD>
<TD >1.016</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.347</TD>
<TD >Briey:soc|_zz_66_[25]</TD>
<TD >Briey:soc|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_mqj1:auto_generated|ram_block1a1~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.443</TD>
<TD >1.012</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.350</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[23]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.441</TD>
<TD >1.013</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.351</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[1]</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|altsyncram:logic_ram_rtl_0|altsyncram_mpg1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.480</TD>
<TD >1.053</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.351</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[21]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.448</TD>
<TD >1.021</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.352</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[7]</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|altsyncram:logic_ram_rtl_0|altsyncram_mpg1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.480</TD>
<TD >1.054</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.352</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[5]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~porta_address_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.436</TD>
<TD >1.010</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.354</TD>
<TD >Briey:soc|_zz_66_[0]</TD>
<TD >Briey:soc|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_jqj1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.443</TD>
<TD >1.019</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.357</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|execute_to_memory_PC[16]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|altsyncram:IBusCachedPlugin_predictor_history_rtl_0|altsyncram_2td1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.462</TD>
<TD >1.041</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.357</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[13]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.447</TD>
<TD >1.026</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.359</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[4]</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|altsyncram:logic_ram_rtl_0|altsyncram_mpg1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.480</TD>
<TD >1.061</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.359</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr_value[1]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0|altsyncram_43d1:auto_generated|ram_block1a6~porta_address_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.453</TD>
<TD >1.034</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.359</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr_value[4]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0|altsyncram_43d1:auto_generated|ram_block1a6~porta_address_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.453</TD>
<TD >1.034</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.359</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[24]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.442</TD>
<TD >1.023</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.361</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[12]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.447</TD>
<TD >1.030</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.361</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_request_data[10]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_6vd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.447</TD>
<TD >1.030</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.361</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_request_data[14]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_6vd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.447</TD>
<TD >1.030</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.361</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_request_data[27]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_6vd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.446</TD>
<TD >1.029</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.362</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[10]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~porta_address_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.441</TD>
<TD >1.025</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.362</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[28]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.442</TD>
<TD >1.026</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.362</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_request_data[7]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_6vd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.447</TD>
<TD >1.031</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.362</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_request_data[25]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_6vd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.446</TD>
<TD >1.030</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.362</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_request_data[28]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_6vd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.446</TD>
<TD >1.030</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.362</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_request_data[29]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_6vd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.446</TD>
<TD >1.030</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.363</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_request_data[24]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_6vd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.446</TD>
<TD >1.031</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.364</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[18]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.447</TD>
<TD >1.033</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.366</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|execute_to_memory_PC[31]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|altsyncram:IBusCachedPlugin_predictor_history_rtl_0|altsyncram_2td1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.446</TD>
<TD >1.034</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.367</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[12]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.447</TD>
<TD >1.036</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.367</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[16]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.447</TD>
<TD >1.036</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.368</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[23]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.441</TD>
<TD >1.031</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.368</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr_value[7]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0|altsyncram_43d1:auto_generated|ram_block1a0~porta_address_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.437</TD>
<TD >1.027</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.368</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_request_data[26]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_6vd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.446</TD>
<TD >1.036</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.369</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|StreamFifo_2_:dataInFifo|logic_pushPtr_value[3]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|StreamFifo_2_:dataInFifo|altsyncram:logic_ram_rtl_0|altsyncram_asg1:auto_generated|ram_block1a0~porta_address_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.461</TD>
<TD >1.052</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.371</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[0]</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|altsyncram:logic_ram_rtl_0|altsyncram_mpg1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.480</TD>
<TD >1.073</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.371</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|execute_to_memory_PC[15]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|altsyncram:IBusCachedPlugin_predictor_history_rtl_0|altsyncram_2td1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.446</TD>
<TD >1.039</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.371</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[19]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.447</TD>
<TD >1.040</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.371</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[16]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.447</TD>
<TD >1.040</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.371</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[25]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.442</TD>
<TD >1.035</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.372</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[17]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.447</TD>
<TD >1.041</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.372</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr_value[0]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0|altsyncram_43d1:auto_generated|ram_block1a0~porta_address_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.437</TD>
<TD >1.031</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.372</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[20]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.448</TD>
<TD >1.042</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.372</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[26]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.447</TD>
<TD >1.041</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.372</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_request_data[13]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_6vd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.447</TD>
<TD >1.041</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.374</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr_value[6]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0|altsyncram_43d1:auto_generated|ram_block1a6~porta_address_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.453</TD>
<TD >1.049</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.376</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[24]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.441</TD>
<TD >1.039</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.378</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[21]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.441</TD>
<TD >1.041</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.379</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[20]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.441</TD>
<TD >1.042</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.382</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|execute_to_memory_PC[14]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|altsyncram:IBusCachedPlugin_predictor_history_rtl_0|altsyncram_2td1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.446</TD>
<TD >1.050</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.382</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|execute_to_memory_PC[19]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|altsyncram:IBusCachedPlugin_predictor_history_rtl_0|altsyncram_2td1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.462</TD>
<TD >1.066</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.382</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[13]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.447</TD>
<TD >1.051</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.382</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[22]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.441</TD>
<TD >1.045</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.383</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|StreamFifo_3_:dataOutFifo|logic_pushPtr_value[2]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|StreamFifo_3_:dataOutFifo|altsyncram:logic_ram_rtl_0|altsyncram_isg1:auto_generated|ram_block1a0~porta_address_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.434</TD>
<TD >1.039</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.384</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr_value[8]</TD>
<TD >Briey:soc|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0|altsyncram_43d1:auto_generated|ram_block1a6~porta_address_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.453</TD>
<TD >1.059</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.384</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[60]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[60]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.099</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.384</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[4]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[4]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.099</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.384</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[19]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[19]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.099</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.384</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[20]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[20]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.099</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.384</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[68]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[68]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.099</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.384</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[92]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[92]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.099</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.384</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[0]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.099</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.384</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[115]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[115]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.099</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.384</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[100]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[100]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.099</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.384</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[14]</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.447</TD>
<TD >1.053</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.385</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[3]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[3]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.098</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.385</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[21]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[21]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.098</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.385</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[24]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[24]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.098</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.385</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[6]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[6]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.098</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.386</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[35]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[35]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.097</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.386</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[30]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[30]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.097</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.386</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[48]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[48]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.097</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.386</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[63]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[63]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.097</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.386</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[25]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[25]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.097</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.386</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[17]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[17]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.097</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.386</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[110]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[110]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.097</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.386</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[14]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[14]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.097</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.386</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[112]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[112]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.097</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.386</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[41]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[41]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.097</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.386</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[119]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[119]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.097</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.386</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[47]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[47]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.097</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.386</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[98]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[98]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.097</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.386</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[87]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[87]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.097</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.386</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[5]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[5]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.097</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.386</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[111]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[111]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.097</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.386</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[33]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[33]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.097</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.386</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[16]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[16]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.097</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.386</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[23]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[23]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.097</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.386</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[1]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[1]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.097</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.386</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[69]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[69]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.097</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.386</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[59]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[59]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.097</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.386</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[58]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[58]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.097</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.386</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[122]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[122]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.097</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.386</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|ControlStatexDP[3]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|AsconCore:asconCore_1_|ControlStatexDP[3]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.097</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.387</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[127]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[127]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.096</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.387</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[116]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[116]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.096</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.387</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[94]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[94]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.096</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.387</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[108]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[108]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.096</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.387</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[2]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[2]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.096</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.387</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[117]</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|AsconFastCtrl:asconFastCtrl_1_|dataIn[117]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >0.000</TD>
<TD >0.096</TD>
<TD >0.669</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
