;redcode
;assert 1
	SPL 0, <314
	SUB 12, @10
	ADD 10, 30
	SPL 0, <314
	JMZ @-30, 9
	ADD <0, @1
	SUB 30, @90
	SUB <0, @1
	ADD 210, 30
	SPL 0, <310
	DJN 20, <12
	SUB 52, @890
	SUB 12, @10
	SLT 10, 30
	DJN 1, 10
	DJN 1, 10
	SUB @121, 100
	DJN -1, @-20
	SUB <0, @1
	SUB 215, 30
	ADD #-410, 30
	DJN -1, @-20
	SUB <0, @2
	SUB @121, 103
	SUB 52, @890
	SUB #10, 80
	SUB @0, @2
	JMZ @-30, 9
	SLT <300, 90
	ADD <800, @2
	SPL 0, <314
	MOV -7, <-20
	SLT 10, 33
	SUB 30, @90
	SUB 30, @90
	SUB <0, @1
	JMN -601, <-20
	JMN -601, <-20
	JMN -601, <-20
	ADD 270, 60
	SLT 10, 38
	SUB @-127, 100
	JMN @12, #200
	DJN 1, 12
	CMP -207, <-120
	MOV -7, <-20
	MOV -7, <-20
	SUB @171, 139
	SUB @171, 139
	SUB @171, 139
	SUB 12, @10
	MOV -7, <-20
	ADD <0, @1
	CMP 100, 309
