/*      ADDR        NAME         DEFAULT     TYPE */
SH4_REG(0xff000000, PTEH,        0x00000000, union pteh)
SH4_REG(0xff000004, PTEL,        0x00000000, union ptel)
SH4_REG(0xff000008, TTB,         0x00000000, uint32_t)
SH4_REG(0xff00000c, TEA,         0x00000000, uint32_t)
SH4_REG(0xff000010, MMUCR,       0x00000000, union mmucr)
SH4_REG(0xff000014, BASRA,       0x00000000, uint32_t)
SH4_REG(0xff000018, BASRB,       0x00000000, uint32_t)
SH4_REG(0xff00001c, CCR,         0x00000000, union ccr)
SH4_REG(0xff000020, TRA,         0x00000000, uint32_t)
SH4_REG(0xff000024, EXPEVT,      0x00000000, uint32_t)
SH4_REG(0xff000028, INTEVT,      0x00000000, uint32_t)
SH4_REG(0xff000030, VERSION,     0x040205c1, uint32_t)
SH4_REG(0xff000034, PTEA,        0x00000000, uint32_t)
SH4_REG(0xff000038, QACR0,       0x00000000, uint32_t)
SH4_REG(0xff00003c, QACR1,       0x00000000, uint32_t)
SH4_REG(0xff000044, PRR,         0x00000000, uint32_t)
SH4_REG(0xff200000, BARA,        0x00000000, uint32_t)
SH4_REG(0xff200004, BAMRA,       0x00000000, uint32_t)
SH4_REG(0xff200008, BBRA,        0x00000000, uint32_t)
SH4_REG(0xff20000c, BARB,        0x00000000, uint32_t)
SH4_REG(0xff200010, BAMRB,       0x00000000, uint32_t)
SH4_REG(0xff200014, BBRB,        0x00000000, uint32_t)
SH4_REG(0xff200018, BDRB,        0x00000000, uint32_t)
SH4_REG(0xff20001c, BDMRB,       0x00000000, uint32_t)
SH4_REG(0xff200020, BRCR,        0x00000000, uint32_t)
SH4_REG(0xff800000, BCR1,        0x00000000, uint32_t)
SH4_REG(0xff800004, BCR2,        0x00003ffc, uint32_t)
SH4_REG(0xff800050, BCR3,        0x00000000, uint32_t)
SH4_REG(0xfe0a00f0, BCR4,        0x00000000, uint32_t)
SH4_REG(0xff800008, WCR1,        0x77777777, uint32_t)
SH4_REG(0xff80000c, WCR2,        0xfffeefff, uint32_t)
SH4_REG(0xff800010, WCR3,        0x07777777, uint32_t)
SH4_REG(0xff800014, MCR,         0x00000000, uint32_t)
SH4_REG(0xff800018, PCR,         0x00000000, uint32_t)
SH4_REG(0xff80001c, RTCSR,       0x00000000, uint32_t)
SH4_REG(0xff800020, RTCNT,       0x00000000, uint32_t)
SH4_REG(0xff800024, RTCOR,       0x00000000, uint32_t)
SH4_REG(0xff800028, RFCR,        0x00000000, uint32_t)
SH4_REG(0xff80002c, PCTRA,       0x00000000, uint32_t)
SH4_REG(0xff800030, PDTRA,       0x00000000, uint32_t)
SH4_REG(0xff800040, PCTRB,       0x00000000, uint32_t)
SH4_REG(0xff800044, PDTRB,       0x00000000, uint32_t)
SH4_REG(0xff800048, GPIOIC,      0x00000000, uint32_t)
SH4_REG(0xff900000, SDMR2,       0x00000000, uint32_t)
SH4_REG(0xff940000, SDMR3,       0x00000000, uint32_t)
SH4_REG(0xffa00000, SAR0,        0x00000000, uint32_t)
SH4_REG(0xffa00004, DAR0,        0x00000000, uint32_t)
SH4_REG(0xffa00008, DMATCR0,     0x00000000, uint32_t)
SH4_REG(0xffa0000c, CHCR0,       0x00000000, union chcr)
SH4_REG(0xffa00010, SAR1,        0x00000000, uint32_t)
SH4_REG(0xffa00014, DAR1,        0x00000000, uint32_t)
SH4_REG(0xffa00018, DMATCR1,     0x00000000, uint32_t)
SH4_REG(0xffa0001c, CHCR1,       0x00000000, union chcr)
SH4_REG(0xffa00020, SAR2,        0x00000000, uint32_t)
SH4_REG(0xffa00024, DAR2,        0x00000000, uint32_t)
SH4_REG(0xffa00028, DMATCR2,     0x00000000, uint32_t)
SH4_REG(0xffa0002c, CHCR2,       0x00000000, union chcr)
SH4_REG(0xffa00030, SAR3,        0x00000000, uint32_t)
SH4_REG(0xffa00034, DAR3,        0x00000000, uint32_t)
SH4_REG(0xffa00038, DMATCR3,     0x00000000, uint32_t)
SH4_REG(0xffa0003c, CHCR3,       0x00000000, union chcr)
SH4_REG(0xffa00040, DMAOR,       0x00000000, union dmaor)
SH4_REG(0xffa00050, SAR4,        0x00000000, uint32_t)
SH4_REG(0xffa00054, DAR4,        0x00000000, uint32_t)
SH4_REG(0xffa00058, DMATCR4,     0x00000000, uint32_t)
SH4_REG(0xffa0005c, CHCR4,       0x00000000, union chcr)
SH4_REG(0xffa00060, SAR5,        0x00000000, uint32_t)
SH4_REG(0xffa00064, DAR5,        0x00000000, uint32_t)
SH4_REG(0xffa00068, DMATCR5,     0x00000000, uint32_t)
SH4_REG(0xffa0006c, CHCR5,       0x00000000, union chcr)
SH4_REG(0xffa00070, SAR6,        0x00000000, uint32_t)
SH4_REG(0xffa00074, DAR6,        0x00000000, uint32_t)
SH4_REG(0xffa00078, DMATCR6,     0x00000000, uint32_t)
SH4_REG(0xffa0007c, CHCR6,       0x00000000, union chcr)
SH4_REG(0xffa00080, SAR7,        0x00000000, uint32_t)
SH4_REG(0xffa00084, DAR7,        0x00000000, uint32_t)
SH4_REG(0xffa00088, DMATCR7,     0x00000000, uint32_t)
SH4_REG(0xffa0008c, CHCR7,       0x00000000, union chcr)
SH4_REG(0xffc00000, FRQCR,       0x00000000, uint32_t)
SH4_REG(0xffc00004, STBCR,       0x00000000, union stbcr)
SH4_REG(0xffc00008, WTCNT,       0x00000000, uint32_t)
SH4_REG(0xffc0000c, WTCSR,       0x00000000, uint32_t)
SH4_REG(0xffc00010, STBCR2,      0x00000000, union stbcr2)
SH4_REG(0xffc80000, R64CNT,      0x00000000, uint32_t)
SH4_REG(0xffc80004, RSECCNT,     0x00000000, uint32_t)
SH4_REG(0xffc80008, RMINCNT,     0x00000000, uint32_t)
SH4_REG(0xffc8000c, RHRCNT,      0x00000000, uint32_t)
SH4_REG(0xffc80010, RWKCNT,      0x00000000, uint32_t)
SH4_REG(0xffc80014, RDAYCNT,     0x00000000, uint32_t)
SH4_REG(0xffc80018, RMONCNT,     0x00000000, uint32_t)
SH4_REG(0xffc8001c, RYRCNT,      0x00000000, uint32_t)
SH4_REG(0xffc80020, RSECAR,      0x00000000, uint32_t)
SH4_REG(0xffc80024, RMINAR,      0x00000000, uint32_t)
SH4_REG(0xffc80028, RHRAR,       0x00000000, uint32_t)
SH4_REG(0xffc8002c, RWKAR,       0x00000000, uint32_t)
SH4_REG(0xffc80030, RDAYAR,      0x00000000, uint32_t)
SH4_REG(0xffc80034, RMONAR,      0x00000000, uint32_t)
SH4_REG(0xffc80038, RCR1,        0x00000000, uint32_t)
SH4_REG(0xffc8003c, RCR2,        0x00000009, uint32_t)
SH4_REG(0xffc80050, RCR3,        0x00000000, uint32_t)
SH4_REG(0xffc80054, RYRAR,       0x00000000, uint32_t)
SH4_REG(0xffd00000, ICR,         0x00000000, uint32_t)
SH4_REG(0xffd00004, IPRA,        0x00000000, uint32_t)
SH4_REG(0xffd00008, IPRB,        0x00000000, uint32_t)
SH4_REG(0xffd0000c, IPRC,        0x00000000, uint32_t)
SH4_REG(0xffd00010, IPRD,        0x0000da74, uint32_t)
SH4_REG(0xfe080000, INTPRI00,    0x00000000, uint32_t)
SH4_REG(0xfe080020, INTREQ00,    0x00000000, uint32_t)
SH4_REG(0xfe080040, INTMSK00,    0x00000300, uint32_t)
SH4_REG(0xfe080060, INTMSKCLR00, 0x00000000, uint32_t)
SH4_REG(0xfe0a0000, CLKSTP00,    0x00000000, uint32_t)
SH4_REG(0xfe0a0008, CLKSTPCLR00, 0x00000000, uint32_t)
SH4_REG(0xffd80000, TOCR,        0x00000000, uint32_t)
SH4_REG(0xffd80004, TSTR,        0x00000000, uint32_t)
SH4_REG(0xffd80008, TCOR0,       0xffffffff, uint32_t)
SH4_REG(0xffd8000c, TCNT0,       0xffffffff, uint32_t)
SH4_REG(0xffd80010, TCR0,        0x00000000, uint32_t)
SH4_REG(0xffd80014, TCOR1,       0xffffffff, uint32_t)
SH4_REG(0xffd80018, TCNT1,       0xffffffff, uint32_t)
SH4_REG(0xffd8001c, TCR1,        0x00000000, uint32_t)
SH4_REG(0xffd80020, TCOR2,       0xffffffff, uint32_t)
SH4_REG(0xffd80024, TCNT2,       0xffffffff, uint32_t)
SH4_REG(0xffd80028, TCR2,        0x00000000, uint32_t)
SH4_REG(0xffd8002c, TCPR2,       0x00000000, uint32_t)
SH4_REG(0xfe100004, TSTR2,       0x00000000, uint32_t)
SH4_REG(0xfe100008, TCOR3,       0xffffffff, uint32_t)
SH4_REG(0xfe10000c, TCNT3,       0xffffffff, uint32_t)
SH4_REG(0xfe100010, TCR3,        0x00000000, uint32_t)
SH4_REG(0xfe100014, TCOR4,       0xffffffff, uint32_t)
SH4_REG(0xfe100018, TCNT4,       0xffffffff, uint32_t)
SH4_REG(0xfe10001c, TCR4,        0x00000000, uint32_t)
SH4_REG(0xffe00000, SCSMR1,      0x00000000, uint32_t)
SH4_REG(0xffe00004, SCBRR1,      0x000000ff, uint32_t)
SH4_REG(0xffe00008, SCSCR1,      0x00000000, uint32_t)
SH4_REG(0xffe0000c, SCTDR1,      0x000000ff, uint32_t)
SH4_REG(0xffe00010, SCSSR1,      0x00000084, uint32_t)
SH4_REG(0xffe00014, SCRDR1,      0x00000000, uint32_t)
SH4_REG(0xffe00018, SCSCMR1,     0x00000000, uint32_t)
SH4_REG(0xffe0001c, SCSPTR1,     0x00000000, uint32_t)
SH4_REG(0xffe80000, SCSMR2,      0x00000000, union scsmr2)
SH4_REG(0xffe80004, SCBRR2,      0x000000ff, uint32_t)
SH4_REG(0xffe80008, SCSCR2,      0x00000000, union scscr2)
SH4_REG(0xffe8000c, SCFTDR2,     0x00000000, uint32_t)
SH4_REG(0xffe80010, SCFSR2,      0x00000060, union scfsr2)
SH4_REG(0xffe80014, SCFRDR2,     0x00000000, uint32_t)
SH4_REG(0xffe80018, SCFCR2,      0x00000000, union scfcr2)
SH4_REG(0xffe8001c, SCFDR2,      0x00000000, union scfdr2)
SH4_REG(0xffe80020, SCSPTR2,     0x00000000, uint32_t)
SH4_REG(0xffe80024, SCLSR2,      0x00000000, union sclsr2)
SH4_REG(0xfff00000, SDIR,        0x0000ffff, uint32_t)
SH4_REG(0xfff00008, SDDR,        0x00000000, uint32_t)
SH4_REG(0xfff00014, SDINT,       0x00000000, uint32_t)
