

================================================================
== Vivado HLS Report for 'Layer4_Dense'
================================================================
* Date:           Sun Jul  1 02:49:38 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        Conv12
* Solution:       A_Otra
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  198|  267|  198|  267|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+----------+
        |                        |             |  Latency  |  Interval | Pipeline |
        |        Instance        |    Module   | min | max | min | max |   Type   |
        +------------------------+-------------+-----+-----+-----+-----+----------+
        |grp_exp_24_16_s_fu_335  |exp_24_16_s  |    4|    4|    1|    1| function |
        |grp_exp_24_16_s_fu_344  |exp_24_16_s  |    4|    4|    1|    1| function |
        |grp_exp_24_16_s_fu_353  |exp_24_16_s  |    4|    4|    1|    1| function |
        +------------------------+-------------+-----+-----+-----+-----+----------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop_Mult  |  182|  182|         6|          3|          1|    60|    yes   |
        |- Loop 2     |    3|    3|         1|          1|          1|     3|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      3|       -|      -|
|Expression       |        -|      -|       0|    537|
|FIFO             |        -|      -|       -|      -|
|Instance         |       18|     27|    2799|   1989|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    608|
|Register         |        -|      -|     612|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       18|     30|    3411|   3134|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        6|     13|       3|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------------+---------+-------+-----+-----+
    |MASTER_CNN_mux_32g8j_U609  |MASTER_CNN_mux_32g8j  |        0|      0|    0|   15|
    |MASTER_CNN_sdiv_3hbi_U610  |MASTER_CNN_sdiv_3hbi  |        0|      0|  394|  238|
    |MASTER_CNN_sdiv_3hbi_U611  |MASTER_CNN_sdiv_3hbi  |        0|      0|  394|  238|
    |MASTER_CNN_sdiv_3hbi_U612  |MASTER_CNN_sdiv_3hbi  |        0|      0|  394|  238|
    |grp_exp_24_16_s_fu_335     |exp_24_16_s           |        6|      9|  539|  420|
    |grp_exp_24_16_s_fu_344     |exp_24_16_s           |        6|      9|  539|  420|
    |grp_exp_24_16_s_fu_353     |exp_24_16_s           |        6|      9|  539|  420|
    +---------------------------+----------------------+---------+-------+-----+-----+
    |Total                      |                      |       18|     27| 2799| 1989|
    +---------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +---------------------------+----------------------+-----------+
    |          Instance         |        Module        | Expression|
    +---------------------------+----------------------+-----------+
    |MASTER_CNN_mul_muibs_U613  |MASTER_CNN_mul_muibs  |  i0 * i1  |
    |MASTER_CNN_mul_muibs_U614  |MASTER_CNN_mul_muibs  |  i0 * i1  |
    |MASTER_CNN_mul_muibs_U615  |MASTER_CNN_mul_muibs  |  i0 * i1  |
    +---------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Sum_Exp_V_fu_830_p2         |     +    |      0|  0|  31|          24|          24|
    |i_fu_815_p2                 |     +    |      0|  0|  10|           2|           1|
    |j_fu_421_p2                 |     +    |      0|  0|  15|           6|           1|
    |p_Val2_42_1_i_fu_542_p2     |     +    |      0|  0|  43|          36|          36|
    |p_Val2_42_2_i_fu_568_p2     |     +    |      0|  0|  43|          36|          36|
    |p_Val2_42_i_fu_508_p2       |     +    |      0|  0|  43|          36|          36|
    |tmp_23_fu_459_p2            |     +    |      0|  0|  16|           9|           1|
    |tmp_24_fu_477_p2            |     +    |      0|  0|  16|           9|           2|
    |tmp_9_fu_393_p2             |     +    |      0|  0|  18|          11|           1|
    |tmp_s_fu_404_p2             |     +    |      0|  0|  18|          11|           2|
    |p_neg_1_i_fu_671_p2         |     -    |      0|  0|  26|           1|          19|
    |p_neg_2_i_fu_746_p2         |     -    |      0|  0|  26|           1|          19|
    |p_neg_i_fu_596_p2           |     -    |      0|  0|  26|           1|          19|
    |p_neg_t_1_i_fu_691_p2       |     -    |      0|  0|  23|           1|          16|
    |p_neg_t_2_i_fu_766_p2       |     -    |      0|  0|  23|           1|          16|
    |p_neg_t_i_fu_616_p2         |     -    |      0|  0|  23|           1|          16|
    |tmp_22_fu_448_p2            |     -    |      0|  0|  16|           9|           9|
    |tmp_8_fu_382_p2             |     -    |      0|  0|  18|          11|          11|
    |exitcond3_i_fu_415_p2       |   icmp   |      0|  0|  11|           6|           4|
    |exitcond6_i_fu_809_p2       |   icmp   |      0|  0|   8|           2|           2|
    |tmp_55_i_fu_836_p2          |   icmp   |      0|  0|  18|          24|           1|
    |ap_block_state1             |    or    |      0|  0|   8|           1|           1|
    |grp_exp_24_16_s_fu_335_x_V  |  select  |      0|  0|  14|           1|          14|
    |grp_exp_24_16_s_fu_344_x_V  |  select  |      0|  0|  14|           1|          14|
    |grp_exp_24_16_s_fu_353_x_V  |  select  |      0|  0|  14|           1|          14|
    |ap_enable_pp0               |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1     |    xor   |      0|  0|   8|           2|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 537|         245|         318|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Bias_V_Addr_A_orig                    |   21|          4|   32|        128|
    |ap_NS_fsm                             |  377|         86|    1|         86|
    |ap_done                               |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   15|          3|    1|          3|
    |ap_phi_mux_j_i_phi_fu_281_p4          |    9|          2|    6|         12|
    |ap_phi_mux_storemerge2_phi_fu_327_p4  |    9|          2|   16|         32|
    |ap_phi_mux_sum_V_0_i_phi_fu_270_p4    |    9|          2|   18|         36|
    |ap_phi_mux_sum_V_1_i_phi_fu_260_p4    |    9|          2|   18|         36|
    |dst_V_address0                        |   21|          4|   10|         40|
    |dst_V_d0                              |   27|          5|   16|         80|
    |dst_V_offset_blk_n                    |    9|          2|    1|          2|
    |i5_i_reg_300                          |    9|          2|    2|          4|
    |j_i_reg_277                           |    9|          2|    6|         12|
    |p_Val2_s_reg_288                      |    9|          2|   24|         48|
    |storemerge1_reg_311                   |    9|          2|   16|         32|
    |storemerge2_reg_323                   |    9|          2|   16|         32|
    |sum_V_0_i_reg_267                     |    9|          2|   18|         36|
    |sum_V_1_i_reg_257                     |    9|          2|   18|         36|
    |sum_V_2_i_reg_247                     |    9|          2|   18|         36|
    |weight_V_Addr_A_orig                  |   21|          4|   32|        128|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 |  608|        134|  270|        821|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |Exp_Out_0_V_reg_1055                    |  24|   0|   24|          0|
    |Exp_Out_1_V_reg_1061                    |  24|   0|   24|          0|
    |Exp_Out_2_V_reg_1067                    |  24|   0|   24|          0|
    |OP1_V_i_cast_reg_1009                   |  17|   0|   35|         18|
    |ap_CS_fsm                               |  85|   0|   85|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_reg_grp_exp_24_16_s_fu_335_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_exp_24_16_s_fu_344_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_exp_24_16_s_fu_353_ap_start  |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond3_i_reg_964    |   1|   0|    1|          0|
    |dst_V_addr_1_reg_949                    |  10|   0|   10|          0|
    |dst_V_addr_2_reg_954                    |  10|   0|   10|          0|
    |dst_V_addr_reg_944                      |  10|   0|   10|          0|
    |exitcond3_i_reg_964                     |   1|   0|    1|          0|
    |i5_i_reg_300                            |   2|   0|    2|          0|
    |j_i_reg_277                             |   6|   0|    6|          0|
    |j_reg_968                               |   6|   0|    6|          0|
    |p_Val2_40_1_i_reg_1030                  |  35|   0|   35|          0|
    |p_Val2_40_2_i_reg_1045                  |  35|   0|   35|          0|
    |p_Val2_40_i_reg_1015                    |  35|   0|   35|          0|
    |p_Val2_s_reg_288                        |  24|   0|   24|          0|
    |reg_362                                 |  18|   0|   18|          0|
    |src_V_load_reg_994                      |  17|   0|   17|          0|
    |storemerge1_reg_311                     |  16|   0|   16|          0|
    |storemerge2_reg_323                     |  16|   0|   16|          0|
    |sum_0_V_1_reg_1025                      |  18|   0|   18|          0|
    |sum_0_V_reg_924                         |  18|   0|   18|          0|
    |sum_1_V_1_reg_1040                      |  18|   0|   18|          0|
    |sum_1_V_reg_934                         |  18|   0|   18|          0|
    |sum_V_0_i_reg_267                       |  18|   0|   18|          0|
    |sum_V_1_i_reg_257                       |  18|   0|   18|          0|
    |sum_V_2_i_reg_247                       |  18|   0|   18|          0|
    |tmp_22_reg_973                          |   9|   0|    9|          0|
    |tmp_48_1_i_reg_1020                     |  18|   0|   28|         10|
    |tmp_48_2_i_reg_1035                     |  18|   0|   28|         10|
    |tmp_48_i_reg_999                        |  18|   0|   28|         10|
    |tmp_55_i_reg_1086                       |   1|   0|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 612|   0|  660|         48|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | Layer4_Dense | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | Layer4_Dense | return value |
|ap_start              |  in |    1| ap_ctrl_hs | Layer4_Dense | return value |
|ap_done               | out |    1| ap_ctrl_hs | Layer4_Dense | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | Layer4_Dense | return value |
|ap_idle               | out |    1| ap_ctrl_hs | Layer4_Dense | return value |
|ap_ready              | out |    1| ap_ctrl_hs | Layer4_Dense | return value |
|src_V_address0        | out |    6|  ap_memory |     src_V    |     array    |
|src_V_ce0             | out |    1|  ap_memory |     src_V    |     array    |
|src_V_q0              |  in |   17|  ap_memory |     src_V    |     array    |
|weight_V_Addr_A       | out |   32|    bram    |   weight_V   |     array    |
|weight_V_EN_A         | out |    1|    bram    |   weight_V   |     array    |
|weight_V_WEN_A        | out |    4|    bram    |   weight_V   |     array    |
|weight_V_Din_A        | out |   32|    bram    |   weight_V   |     array    |
|weight_V_Dout_A       |  in |   32|    bram    |   weight_V   |     array    |
|Bias_V_Addr_A         | out |   32|    bram    |    Bias_V    |     array    |
|Bias_V_EN_A           | out |    1|    bram    |    Bias_V    |     array    |
|Bias_V_WEN_A          | out |    4|    bram    |    Bias_V    |     array    |
|Bias_V_Din_A          | out |   32|    bram    |    Bias_V    |     array    |
|Bias_V_Dout_A         |  in |   32|    bram    |    Bias_V    |     array    |
|dst_V_address0        | out |   10|  ap_memory |     dst_V    |     array    |
|dst_V_ce0             | out |    1|  ap_memory |     dst_V    |     array    |
|dst_V_we0             | out |    1|  ap_memory |     dst_V    |     array    |
|dst_V_d0              | out |   16|  ap_memory |     dst_V    |     array    |
|dst_V_offset_dout     |  in |    8|   ap_fifo  | dst_V_offset |    pointer   |
|dst_V_offset_empty_n  |  in |    1|   ap_fifo  | dst_V_offset |    pointer   |
|dst_V_offset_read     | out |    1|   ap_fifo  | dst_V_offset |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

