// Seed: 183649474
module module_0 (
    output supply1 id_0,
    output tri1 id_1,
    input wor id_2,
    input uwire id_3,
    input wor id_4
    , id_20,
    input wor id_5,
    output wand id_6,
    input supply1 id_7,
    input tri0 id_8,
    output uwire id_9,
    output tri id_10,
    output wor id_11,
    output wor id_12,
    input uwire id_13,
    input wire id_14,
    output tri id_15,
    output tri id_16,
    input wand id_17,
    input wor id_18
);
  assign id_9 = id_13;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1
);
  assign id_3 = 1'b0 == id_0, id_3 = id_1;
  module_0(
      id_3,
      id_3,
      id_1,
      id_0,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_0
  );
endmodule
