{COMPONENT N:\VINTAGE\PROJECTS\DUODYNE\20 PROCESSOR.TMS9995\HARDWARE\GALS\GAL-U8.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Sat Dec 09 14:55:49 2023 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P MEMEN {Pt "INPUT"}{Lq 0}{Ploc 100 240}}
   {P WE {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P DBIN {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P ISFE {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P RA15 {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P CPUA7 {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P CPUA6 {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P ROMEN {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P CRUCLK {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P USER {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P PROTECT {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P CPU_MREQ {Pt "I/O"}{Lq 0}{Ploc 350 20}}
   {P CPU_IORQ {Pt "I/O"}{Lq 0}{Ploc 350 40}}
   {P FLAGSEL {Pt "I/O"}{Lq 0}{Ploc 350 60}}
   {P WAIT {Pt "I/O"}{Lq 0}{Ploc 350 80}}
   {P 9902SEL {Pt "I/O"}{Lq 0}{Ploc 350 100}}
   {P PWE {Pt "I/O"}{Lq 0}{Ploc 350 120}}
   {P MAPSEL {Pt "I/O"}{Lq 0}{Ploc 350 140}}
   {P CFSEL {Pt "I/O"}{Lq 0}{Ploc 350 160}}
   {P OFFBOARD {Pt "I/O"}{Lq 0}{Ploc 350 180}}
   {P ONBOARD_ {Pt "I/O"}{Lq 0}{Ploc 350 200}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 225 270}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 250}
   [Ts 15][Tj "RC"]
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 330 30}
   {Pnl 330 50}
   {Pnl 330 70}
   {Pnl 330 90}
   {Pnl 330 110}
   {Pnl 330 130}
   {Pnl 330 150}
   {Pnl 330 170}
   {Pnl 330 190}
   {Pnl 330 210}

   {Sd A 1 2 3 4 5 6 7 8 9 10 11 14 15 16 17 18 19 20 21 22 23}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 260 320 0}
   {L 130 240 100 240}
   {L 130 250 140 240 130 230}
   {L 130 200 100 200}
   {L 130 180 100 180}
   {L 130 160 100 160}
   {L 130 140 100 140}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 130 80 100 80}
   {L 130 60 100 60}
   {L 130 40 100 40}
   {L 130 20 100 20}
   {L 320 20 350 20}
   {L 320 40 350 40}
   {L 320 60 350 60}
   {L 320 80 350 80}
   {L 320 100 350 100}
   {L 320 120 350 120}
   {L 320 140 350 140}
   {L 320 160 350 160}
   {L 320 180 350 180}
   {L 320 200 350 200}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "MEMEN" 140 240}
   {T "WE" 140 200}
   {T "DBIN" 140 180}
   {T "ISFE" 140 160}
   {T "RA15" 140 140}
   {T "CPUA7" 140 120}
   {T "CPUA6" 140 100}
   {T "ROMEN" 140 80}
   {T "CRUCLK" 140 60}
   {T "USER" 140 40}
   {T "PROTECT" 140 20}
   [Tj "RC"]
   {T "CPU_MREQ" 310 20}
   {T "CPU_IORQ" 310 40}
   {T "FLAGSEL" 310 60}
   {T "WAIT" 310 80}
   {T "9902SEL" 310 100}
   {T "PWE" 310 120}
   {T "MAPSEL" 310 140}
   {T "CFSEL" 310 160}
   {T "OFFBOARD" 310 180}
   {T "ONBOARD_" 310 200}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "G22V10" 225 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD N:\VINTAGE\PROJECTS\DUODYNE\20 PROCESSOR.TMS9995\HARDWARE\GALS\GAL-U8 225 260}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N MEMEN
   }
   {N WE
   }
   {N DBIN
   }
   {N ISFE
   }
   {N RA15
   }
   {N CPUA7
   }
   {N CPUA6
   }
   {N ROMEN
   }
   {N CRUCLK
   }
   {N USER
   }
   {N PROTECT
   }
   {N CPU_MREQ
   }
   {N CPU_IORQ
   }
   {N FLAGSEL
   }
   {N WAIT
   }
   {N 9902SEL
   }
   {N PWE
   }
   {N MAPSEL
   }
   {N CFSEL
   }
   {N OFFBOARD
   }
   {N ONBOARD_
   }
  }

  {SUBCOMP
  }
 }
}
