<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RISCVGenSubtargetInfo.inc source code [llvm/build/lib/Target/RISCV/RISCVGenSubtargetInfo.inc] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/RISCV/RISCVGenSubtargetInfo.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>RISCV</a>/<a href='RISCVGenSubtargetInfo.inc.html'>RISCVGenSubtargetInfo.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Subtarget Enumeration Source Fragment                                      *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="10">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCTargetDesc.h.html#51" data-ref="_M/GET_SUBTARGETINFO_ENUM">GET_SUBTARGETINFO_ENUM</a></u></td></tr>
<tr><th id="11">11</th><td><u>#undef <a class="macro" href="../../../../llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCTargetDesc.h.html#51" data-ref="_M/GET_SUBTARGETINFO_ENUM">GET_SUBTARGETINFO_ENUM</a></u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="14">14</th><td><b>namespace</b> <span class="namespace">RISCV</span> {</td></tr>
<tr><th id="15">15</th><td><b>enum</b> {</td></tr>
<tr><th id="16">16</th><td>  <dfn class="enum" id="llvm::RISCV::Feature64Bit" title='llvm::RISCV::Feature64Bit' data-ref="llvm::RISCV::Feature64Bit" data-ref-filename="llvm..RISCV..Feature64Bit">Feature64Bit</dfn> = <var>0</var>,</td></tr>
<tr><th id="17">17</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureExtZba" title='llvm::RISCV::FeatureExtZba' data-ref="llvm::RISCV::FeatureExtZba" data-ref-filename="llvm..RISCV..FeatureExtZba">FeatureExtZba</dfn> = <var>1</var>,</td></tr>
<tr><th id="18">18</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureExtZbb" title='llvm::RISCV::FeatureExtZbb' data-ref="llvm::RISCV::FeatureExtZbb" data-ref-filename="llvm..RISCV..FeatureExtZbb">FeatureExtZbb</dfn> = <var>2</var>,</td></tr>
<tr><th id="19">19</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureExtZbc" title='llvm::RISCV::FeatureExtZbc' data-ref="llvm::RISCV::FeatureExtZbc" data-ref-filename="llvm..RISCV..FeatureExtZbc">FeatureExtZbc</dfn> = <var>3</var>,</td></tr>
<tr><th id="20">20</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureExtZbe" title='llvm::RISCV::FeatureExtZbe' data-ref="llvm::RISCV::FeatureExtZbe" data-ref-filename="llvm..RISCV..FeatureExtZbe">FeatureExtZbe</dfn> = <var>4</var>,</td></tr>
<tr><th id="21">21</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureExtZbf" title='llvm::RISCV::FeatureExtZbf' data-ref="llvm::RISCV::FeatureExtZbf" data-ref-filename="llvm..RISCV..FeatureExtZbf">FeatureExtZbf</dfn> = <var>5</var>,</td></tr>
<tr><th id="22">22</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureExtZbm" title='llvm::RISCV::FeatureExtZbm' data-ref="llvm::RISCV::FeatureExtZbm" data-ref-filename="llvm..RISCV..FeatureExtZbm">FeatureExtZbm</dfn> = <var>6</var>,</td></tr>
<tr><th id="23">23</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureExtZbp" title='llvm::RISCV::FeatureExtZbp' data-ref="llvm::RISCV::FeatureExtZbp" data-ref-filename="llvm..RISCV..FeatureExtZbp">FeatureExtZbp</dfn> = <var>7</var>,</td></tr>
<tr><th id="24">24</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureExtZbproposedc" title='llvm::RISCV::FeatureExtZbproposedc' data-ref="llvm::RISCV::FeatureExtZbproposedc" data-ref-filename="llvm..RISCV..FeatureExtZbproposedc">FeatureExtZbproposedc</dfn> = <var>8</var>,</td></tr>
<tr><th id="25">25</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureExtZbr" title='llvm::RISCV::FeatureExtZbr' data-ref="llvm::RISCV::FeatureExtZbr" data-ref-filename="llvm..RISCV..FeatureExtZbr">FeatureExtZbr</dfn> = <var>9</var>,</td></tr>
<tr><th id="26">26</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureExtZbs" title='llvm::RISCV::FeatureExtZbs' data-ref="llvm::RISCV::FeatureExtZbs" data-ref-filename="llvm..RISCV..FeatureExtZbs">FeatureExtZbs</dfn> = <var>10</var>,</td></tr>
<tr><th id="27">27</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureExtZbt" title='llvm::RISCV::FeatureExtZbt' data-ref="llvm::RISCV::FeatureExtZbt" data-ref-filename="llvm..RISCV..FeatureExtZbt">FeatureExtZbt</dfn> = <var>11</var>,</td></tr>
<tr><th id="28">28</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureExtZfh" title='llvm::RISCV::FeatureExtZfh' data-ref="llvm::RISCV::FeatureExtZfh" data-ref-filename="llvm..RISCV..FeatureExtZfh">FeatureExtZfh</dfn> = <var>12</var>,</td></tr>
<tr><th id="29">29</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureExtZvamo" title='llvm::RISCV::FeatureExtZvamo' data-ref="llvm::RISCV::FeatureExtZvamo" data-ref-filename="llvm..RISCV..FeatureExtZvamo">FeatureExtZvamo</dfn> = <var>13</var>,</td></tr>
<tr><th id="30">30</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureNoRVCHints" title='llvm::RISCV::FeatureNoRVCHints' data-ref="llvm::RISCV::FeatureNoRVCHints" data-ref-filename="llvm..RISCV..FeatureNoRVCHints">FeatureNoRVCHints</dfn> = <var>14</var>,</td></tr>
<tr><th id="31">31</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureRV32E" title='llvm::RISCV::FeatureRV32E' data-ref="llvm::RISCV::FeatureRV32E" data-ref-filename="llvm..RISCV..FeatureRV32E">FeatureRV32E</dfn> = <var>15</var>,</td></tr>
<tr><th id="32">32</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureRelax" title='llvm::RISCV::FeatureRelax' data-ref="llvm::RISCV::FeatureRelax" data-ref-filename="llvm..RISCV..FeatureRelax">FeatureRelax</dfn> = <var>16</var>,</td></tr>
<tr><th id="33">33</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureReserveX1" title='llvm::RISCV::FeatureReserveX1' data-ref="llvm::RISCV::FeatureReserveX1" data-ref-filename="llvm..RISCV..FeatureReserveX1">FeatureReserveX1</dfn> = <var>17</var>,</td></tr>
<tr><th id="34">34</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureReserveX2" title='llvm::RISCV::FeatureReserveX2' data-ref="llvm::RISCV::FeatureReserveX2" data-ref-filename="llvm..RISCV..FeatureReserveX2">FeatureReserveX2</dfn> = <var>18</var>,</td></tr>
<tr><th id="35">35</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureReserveX3" title='llvm::RISCV::FeatureReserveX3' data-ref="llvm::RISCV::FeatureReserveX3" data-ref-filename="llvm..RISCV..FeatureReserveX3">FeatureReserveX3</dfn> = <var>19</var>,</td></tr>
<tr><th id="36">36</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureReserveX4" title='llvm::RISCV::FeatureReserveX4' data-ref="llvm::RISCV::FeatureReserveX4" data-ref-filename="llvm..RISCV..FeatureReserveX4">FeatureReserveX4</dfn> = <var>20</var>,</td></tr>
<tr><th id="37">37</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureReserveX5" title='llvm::RISCV::FeatureReserveX5' data-ref="llvm::RISCV::FeatureReserveX5" data-ref-filename="llvm..RISCV..FeatureReserveX5">FeatureReserveX5</dfn> = <var>21</var>,</td></tr>
<tr><th id="38">38</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureReserveX6" title='llvm::RISCV::FeatureReserveX6' data-ref="llvm::RISCV::FeatureReserveX6" data-ref-filename="llvm..RISCV..FeatureReserveX6">FeatureReserveX6</dfn> = <var>22</var>,</td></tr>
<tr><th id="39">39</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureReserveX7" title='llvm::RISCV::FeatureReserveX7' data-ref="llvm::RISCV::FeatureReserveX7" data-ref-filename="llvm..RISCV..FeatureReserveX7">FeatureReserveX7</dfn> = <var>23</var>,</td></tr>
<tr><th id="40">40</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureReserveX8" title='llvm::RISCV::FeatureReserveX8' data-ref="llvm::RISCV::FeatureReserveX8" data-ref-filename="llvm..RISCV..FeatureReserveX8">FeatureReserveX8</dfn> = <var>24</var>,</td></tr>
<tr><th id="41">41</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureReserveX9" title='llvm::RISCV::FeatureReserveX9' data-ref="llvm::RISCV::FeatureReserveX9" data-ref-filename="llvm..RISCV..FeatureReserveX9">FeatureReserveX9</dfn> = <var>25</var>,</td></tr>
<tr><th id="42">42</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureReserveX10" title='llvm::RISCV::FeatureReserveX10' data-ref="llvm::RISCV::FeatureReserveX10" data-ref-filename="llvm..RISCV..FeatureReserveX10">FeatureReserveX10</dfn> = <var>26</var>,</td></tr>
<tr><th id="43">43</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureReserveX11" title='llvm::RISCV::FeatureReserveX11' data-ref="llvm::RISCV::FeatureReserveX11" data-ref-filename="llvm..RISCV..FeatureReserveX11">FeatureReserveX11</dfn> = <var>27</var>,</td></tr>
<tr><th id="44">44</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureReserveX12" title='llvm::RISCV::FeatureReserveX12' data-ref="llvm::RISCV::FeatureReserveX12" data-ref-filename="llvm..RISCV..FeatureReserveX12">FeatureReserveX12</dfn> = <var>28</var>,</td></tr>
<tr><th id="45">45</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureReserveX13" title='llvm::RISCV::FeatureReserveX13' data-ref="llvm::RISCV::FeatureReserveX13" data-ref-filename="llvm..RISCV..FeatureReserveX13">FeatureReserveX13</dfn> = <var>29</var>,</td></tr>
<tr><th id="46">46</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureReserveX14" title='llvm::RISCV::FeatureReserveX14' data-ref="llvm::RISCV::FeatureReserveX14" data-ref-filename="llvm..RISCV..FeatureReserveX14">FeatureReserveX14</dfn> = <var>30</var>,</td></tr>
<tr><th id="47">47</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureReserveX15" title='llvm::RISCV::FeatureReserveX15' data-ref="llvm::RISCV::FeatureReserveX15" data-ref-filename="llvm..RISCV..FeatureReserveX15">FeatureReserveX15</dfn> = <var>31</var>,</td></tr>
<tr><th id="48">48</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureReserveX16" title='llvm::RISCV::FeatureReserveX16' data-ref="llvm::RISCV::FeatureReserveX16" data-ref-filename="llvm..RISCV..FeatureReserveX16">FeatureReserveX16</dfn> = <var>32</var>,</td></tr>
<tr><th id="49">49</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureReserveX17" title='llvm::RISCV::FeatureReserveX17' data-ref="llvm::RISCV::FeatureReserveX17" data-ref-filename="llvm..RISCV..FeatureReserveX17">FeatureReserveX17</dfn> = <var>33</var>,</td></tr>
<tr><th id="50">50</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureReserveX18" title='llvm::RISCV::FeatureReserveX18' data-ref="llvm::RISCV::FeatureReserveX18" data-ref-filename="llvm..RISCV..FeatureReserveX18">FeatureReserveX18</dfn> = <var>34</var>,</td></tr>
<tr><th id="51">51</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureReserveX19" title='llvm::RISCV::FeatureReserveX19' data-ref="llvm::RISCV::FeatureReserveX19" data-ref-filename="llvm..RISCV..FeatureReserveX19">FeatureReserveX19</dfn> = <var>35</var>,</td></tr>
<tr><th id="52">52</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureReserveX20" title='llvm::RISCV::FeatureReserveX20' data-ref="llvm::RISCV::FeatureReserveX20" data-ref-filename="llvm..RISCV..FeatureReserveX20">FeatureReserveX20</dfn> = <var>36</var>,</td></tr>
<tr><th id="53">53</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureReserveX21" title='llvm::RISCV::FeatureReserveX21' data-ref="llvm::RISCV::FeatureReserveX21" data-ref-filename="llvm..RISCV..FeatureReserveX21">FeatureReserveX21</dfn> = <var>37</var>,</td></tr>
<tr><th id="54">54</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureReserveX22" title='llvm::RISCV::FeatureReserveX22' data-ref="llvm::RISCV::FeatureReserveX22" data-ref-filename="llvm..RISCV..FeatureReserveX22">FeatureReserveX22</dfn> = <var>38</var>,</td></tr>
<tr><th id="55">55</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureReserveX23" title='llvm::RISCV::FeatureReserveX23' data-ref="llvm::RISCV::FeatureReserveX23" data-ref-filename="llvm..RISCV..FeatureReserveX23">FeatureReserveX23</dfn> = <var>39</var>,</td></tr>
<tr><th id="56">56</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureReserveX24" title='llvm::RISCV::FeatureReserveX24' data-ref="llvm::RISCV::FeatureReserveX24" data-ref-filename="llvm..RISCV..FeatureReserveX24">FeatureReserveX24</dfn> = <var>40</var>,</td></tr>
<tr><th id="57">57</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureReserveX25" title='llvm::RISCV::FeatureReserveX25' data-ref="llvm::RISCV::FeatureReserveX25" data-ref-filename="llvm..RISCV..FeatureReserveX25">FeatureReserveX25</dfn> = <var>41</var>,</td></tr>
<tr><th id="58">58</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureReserveX26" title='llvm::RISCV::FeatureReserveX26' data-ref="llvm::RISCV::FeatureReserveX26" data-ref-filename="llvm..RISCV..FeatureReserveX26">FeatureReserveX26</dfn> = <var>42</var>,</td></tr>
<tr><th id="59">59</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureReserveX27" title='llvm::RISCV::FeatureReserveX27' data-ref="llvm::RISCV::FeatureReserveX27" data-ref-filename="llvm..RISCV..FeatureReserveX27">FeatureReserveX27</dfn> = <var>43</var>,</td></tr>
<tr><th id="60">60</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureReserveX28" title='llvm::RISCV::FeatureReserveX28' data-ref="llvm::RISCV::FeatureReserveX28" data-ref-filename="llvm..RISCV..FeatureReserveX28">FeatureReserveX28</dfn> = <var>44</var>,</td></tr>
<tr><th id="61">61</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureReserveX29" title='llvm::RISCV::FeatureReserveX29' data-ref="llvm::RISCV::FeatureReserveX29" data-ref-filename="llvm..RISCV..FeatureReserveX29">FeatureReserveX29</dfn> = <var>45</var>,</td></tr>
<tr><th id="62">62</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureReserveX30" title='llvm::RISCV::FeatureReserveX30' data-ref="llvm::RISCV::FeatureReserveX30" data-ref-filename="llvm..RISCV..FeatureReserveX30">FeatureReserveX30</dfn> = <var>46</var>,</td></tr>
<tr><th id="63">63</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureReserveX31" title='llvm::RISCV::FeatureReserveX31' data-ref="llvm::RISCV::FeatureReserveX31" data-ref-filename="llvm..RISCV..FeatureReserveX31">FeatureReserveX31</dfn> = <var>47</var>,</td></tr>
<tr><th id="64">64</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureSaveRestore" title='llvm::RISCV::FeatureSaveRestore' data-ref="llvm::RISCV::FeatureSaveRestore" data-ref-filename="llvm..RISCV..FeatureSaveRestore">FeatureSaveRestore</dfn> = <var>48</var>,</td></tr>
<tr><th id="65">65</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureStdExtA" title='llvm::RISCV::FeatureStdExtA' data-ref="llvm::RISCV::FeatureStdExtA" data-ref-filename="llvm..RISCV..FeatureStdExtA">FeatureStdExtA</dfn> = <var>49</var>,</td></tr>
<tr><th id="66">66</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureStdExtB" title='llvm::RISCV::FeatureStdExtB' data-ref="llvm::RISCV::FeatureStdExtB" data-ref-filename="llvm..RISCV..FeatureStdExtB">FeatureStdExtB</dfn> = <var>50</var>,</td></tr>
<tr><th id="67">67</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</dfn> = <var>51</var>,</td></tr>
<tr><th id="68">68</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureStdExtD" title='llvm::RISCV::FeatureStdExtD' data-ref="llvm::RISCV::FeatureStdExtD" data-ref-filename="llvm..RISCV..FeatureStdExtD">FeatureStdExtD</dfn> = <var>52</var>,</td></tr>
<tr><th id="69">69</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureStdExtF" title='llvm::RISCV::FeatureStdExtF' data-ref="llvm::RISCV::FeatureStdExtF" data-ref-filename="llvm..RISCV..FeatureStdExtF">FeatureStdExtF</dfn> = <var>53</var>,</td></tr>
<tr><th id="70">70</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureStdExtM" title='llvm::RISCV::FeatureStdExtM' data-ref="llvm::RISCV::FeatureStdExtM" data-ref-filename="llvm..RISCV..FeatureStdExtM">FeatureStdExtM</dfn> = <var>54</var>,</td></tr>
<tr><th id="71">71</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureStdExtV" title='llvm::RISCV::FeatureStdExtV' data-ref="llvm::RISCV::FeatureStdExtV" data-ref-filename="llvm..RISCV..FeatureStdExtV">FeatureStdExtV</dfn> = <var>55</var>,</td></tr>
<tr><th id="72">72</th><td>  <dfn class="enum" id="llvm::RISCV::FeatureStdExtZvlsseg" title='llvm::RISCV::FeatureStdExtZvlsseg' data-ref="llvm::RISCV::FeatureStdExtZvlsseg" data-ref-filename="llvm..RISCV..FeatureStdExtZvlsseg">FeatureStdExtZvlsseg</dfn> = <var>56</var>,</td></tr>
<tr><th id="73">73</th><td>  <dfn class="enum" id="llvm::RISCV::NumSubtargetFeatures" title='llvm::RISCV::NumSubtargetFeatures' data-ref="llvm::RISCV::NumSubtargetFeatures" data-ref-filename="llvm..RISCV..NumSubtargetFeatures">NumSubtargetFeatures</dfn> = <var>57</var></td></tr>
<tr><th id="74">74</th><td>};</td></tr>
<tr><th id="75">75</th><td>} <i>// end namespace RISCV</i></td></tr>
<tr><th id="76">76</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><u>#<span data-ppcond="10">endif</span> // GET_SUBTARGETINFO_ENUM</u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><u>#<span data-ppcond="81">ifdef</span> <span class="macro" data-ref="_M/GET_SUBTARGETINFO_MC_DESC">GET_SUBTARGETINFO_MC_DESC</span></u></td></tr>
<tr><th id="82">82</th><td><u>#undef GET_SUBTARGETINFO_MC_DESC</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="85">85</th><td><i>// Sorted (by key) array of values for CPU features.</i></td></tr>
<tr><th id="86">86</th><td><b>extern</b> <em>const</em> llvm::SubtargetFeatureKV RISCVFeatureKV[] = {</td></tr>
<tr><th id="87">87</th><td>  { <q>"64bit"</q>, <q>"Implements RV64"</q>, RISCV::Feature64Bit, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="88">88</th><td>  { <q>"a"</q>, <q>"'A' (Atomic Instructions)"</q>, RISCV::FeatureStdExtA, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="89">89</th><td>  { <q>"c"</q>, <q>"'C' (Compressed Instructions)"</q>, RISCV::FeatureStdExtC, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="90">90</th><td>  { <q>"d"</q>, <q>"'D' (Double-Precision Floating-Point)"</q>, RISCV::FeatureStdExtD, { { { <var>0x20000000000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="91">91</th><td>  { <q>"e"</q>, <q>"Implements RV32E (provides 16 rather than 32 GPRs)"</q>, RISCV::FeatureRV32E, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="92">92</th><td>  { <q>"experimental-b"</q>, <q>"'B' (Bit Manipulation Instructions)"</q>, RISCV::FeatureStdExtB, { { { <var>0xefeULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="93">93</th><td>  { <q>"experimental-v"</q>, <q>"'V' (Vector Instructions)"</q>, RISCV::FeatureStdExtV, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="94">94</th><td>  { <q>"experimental-zba"</q>, <q>"'Zba' (Address calculation 'B' Instructions)"</q>, RISCV::FeatureExtZba, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="95">95</th><td>  { <q>"experimental-zbb"</q>, <q>"'Zbb' (Base 'B' Instructions)"</q>, RISCV::FeatureExtZbb, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="96">96</th><td>  { <q>"experimental-zbc"</q>, <q>"'Zbc' (Carry-Less 'B' Instructions)"</q>, RISCV::FeatureExtZbc, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="97">97</th><td>  { <q>"experimental-zbe"</q>, <q>"'Zbe' (Extract-Deposit 'B' Instructions)"</q>, RISCV::FeatureExtZbe, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="98">98</th><td>  { <q>"experimental-zbf"</q>, <q>"'Zbf' (Bit-Field 'B' Instructions)"</q>, RISCV::FeatureExtZbf, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="99">99</th><td>  { <q>"experimental-zbm"</q>, <q>"'Zbm' (Matrix 'B' Instructions)"</q>, RISCV::FeatureExtZbm, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="100">100</th><td>  { <q>"experimental-zbp"</q>, <q>"'Zbp' (Permutation 'B' Instructions)"</q>, RISCV::FeatureExtZbp, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="101">101</th><td>  { <q>"experimental-zbproposedc"</q>, <q>"'Zbproposedc' (Proposed Compressed 'B' Instructions)"</q>, RISCV::FeatureExtZbproposedc, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="102">102</th><td>  { <q>"experimental-zbr"</q>, <q>"'Zbr' (Polynomial Reduction 'B' Instructions)"</q>, RISCV::FeatureExtZbr, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="103">103</th><td>  { <q>"experimental-zbs"</q>, <q>"'Zbs' (Single-Bit 'B' Instructions)"</q>, RISCV::FeatureExtZbs, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="104">104</th><td>  { <q>"experimental-zbt"</q>, <q>"'Zbt' (Ternary 'B' Instructions)"</q>, RISCV::FeatureExtZbt, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="105">105</th><td>  { <q>"experimental-zfh"</q>, <q>"'Zfh' (Half-Precision Floating-Point)"</q>, RISCV::FeatureExtZfh, { { { <var>0x20000000000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="106">106</th><td>  { <q>"experimental-zvamo"</q>, <q>"'Zvamo'(Vector AMO Operations)"</q>, RISCV::FeatureExtZvamo, { { { <var>0x80000000000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="107">107</th><td>  { <q>"experimental-zvlsseg"</q>, <q>"'Zvlsseg' (Vector segment load/store instructions)"</q>, RISCV::FeatureStdExtZvlsseg, { { { <var>0x80000000000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="108">108</th><td>  { <q>"f"</q>, <q>"'F' (Single-Precision Floating-Point)"</q>, RISCV::FeatureStdExtF, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="109">109</th><td>  { <q>"m"</q>, <q>"'M' (Integer Multiplication and Division)"</q>, RISCV::FeatureStdExtM, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="110">110</th><td>  { <q>"no-rvc-hints"</q>, <q>"Disable RVC Hint Instructions."</q>, RISCV::FeatureNoRVCHints, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="111">111</th><td>  { <q>"relax"</q>, <q>"Enable Linker relaxation."</q>, RISCV::FeatureRelax, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="112">112</th><td>  { <q>"reserve-x1"</q>, <q>"Reserve X1"</q>, RISCV::FeatureReserveX1, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="113">113</th><td>  { <q>"reserve-x10"</q>, <q>"Reserve X10"</q>, RISCV::FeatureReserveX10, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="114">114</th><td>  { <q>"reserve-x11"</q>, <q>"Reserve X11"</q>, RISCV::FeatureReserveX11, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="115">115</th><td>  { <q>"reserve-x12"</q>, <q>"Reserve X12"</q>, RISCV::FeatureReserveX12, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="116">116</th><td>  { <q>"reserve-x13"</q>, <q>"Reserve X13"</q>, RISCV::FeatureReserveX13, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="117">117</th><td>  { <q>"reserve-x14"</q>, <q>"Reserve X14"</q>, RISCV::FeatureReserveX14, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="118">118</th><td>  { <q>"reserve-x15"</q>, <q>"Reserve X15"</q>, RISCV::FeatureReserveX15, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="119">119</th><td>  { <q>"reserve-x16"</q>, <q>"Reserve X16"</q>, RISCV::FeatureReserveX16, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="120">120</th><td>  { <q>"reserve-x17"</q>, <q>"Reserve X17"</q>, RISCV::FeatureReserveX17, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="121">121</th><td>  { <q>"reserve-x18"</q>, <q>"Reserve X18"</q>, RISCV::FeatureReserveX18, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="122">122</th><td>  { <q>"reserve-x19"</q>, <q>"Reserve X19"</q>, RISCV::FeatureReserveX19, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="123">123</th><td>  { <q>"reserve-x2"</q>, <q>"Reserve X2"</q>, RISCV::FeatureReserveX2, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="124">124</th><td>  { <q>"reserve-x20"</q>, <q>"Reserve X20"</q>, RISCV::FeatureReserveX20, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="125">125</th><td>  { <q>"reserve-x21"</q>, <q>"Reserve X21"</q>, RISCV::FeatureReserveX21, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="126">126</th><td>  { <q>"reserve-x22"</q>, <q>"Reserve X22"</q>, RISCV::FeatureReserveX22, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="127">127</th><td>  { <q>"reserve-x23"</q>, <q>"Reserve X23"</q>, RISCV::FeatureReserveX23, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="128">128</th><td>  { <q>"reserve-x24"</q>, <q>"Reserve X24"</q>, RISCV::FeatureReserveX24, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="129">129</th><td>  { <q>"reserve-x25"</q>, <q>"Reserve X25"</q>, RISCV::FeatureReserveX25, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="130">130</th><td>  { <q>"reserve-x26"</q>, <q>"Reserve X26"</q>, RISCV::FeatureReserveX26, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="131">131</th><td>  { <q>"reserve-x27"</q>, <q>"Reserve X27"</q>, RISCV::FeatureReserveX27, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="132">132</th><td>  { <q>"reserve-x28"</q>, <q>"Reserve X28"</q>, RISCV::FeatureReserveX28, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="133">133</th><td>  { <q>"reserve-x29"</q>, <q>"Reserve X29"</q>, RISCV::FeatureReserveX29, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="134">134</th><td>  { <q>"reserve-x3"</q>, <q>"Reserve X3"</q>, RISCV::FeatureReserveX3, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="135">135</th><td>  { <q>"reserve-x30"</q>, <q>"Reserve X30"</q>, RISCV::FeatureReserveX30, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="136">136</th><td>  { <q>"reserve-x31"</q>, <q>"Reserve X31"</q>, RISCV::FeatureReserveX31, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="137">137</th><td>  { <q>"reserve-x4"</q>, <q>"Reserve X4"</q>, RISCV::FeatureReserveX4, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="138">138</th><td>  { <q>"reserve-x5"</q>, <q>"Reserve X5"</q>, RISCV::FeatureReserveX5, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="139">139</th><td>  { <q>"reserve-x6"</q>, <q>"Reserve X6"</q>, RISCV::FeatureReserveX6, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="140">140</th><td>  { <q>"reserve-x7"</q>, <q>"Reserve X7"</q>, RISCV::FeatureReserveX7, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="141">141</th><td>  { <q>"reserve-x8"</q>, <q>"Reserve X8"</q>, RISCV::FeatureReserveX8, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="142">142</th><td>  { <q>"reserve-x9"</q>, <q>"Reserve X9"</q>, RISCV::FeatureReserveX9, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="143">143</th><td>  { <q>"save-restore"</q>, <q>"Enable save/restore."</q>, RISCV::FeatureSaveRestore, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="144">144</th><td>};</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><u>#ifdef DBGFIELD</u></td></tr>
<tr><th id="147">147</th><td><u>#error "&lt;target&gt;GenSubtargetInfo.inc requires a DBGFIELD macro"</u></td></tr>
<tr><th id="148">148</th><td><u>#endif</u></td></tr>
<tr><th id="149">149</th><td><u>#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</u></td></tr>
<tr><th id="150">150</th><td><u>#define DBGFIELD(x) x,</u></td></tr>
<tr><th id="151">151</th><td><u>#else</u></td></tr>
<tr><th id="152">152</th><td><u>#define DBGFIELD(x)</u></td></tr>
<tr><th id="153">153</th><td><u>#endif</u></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><i>// ===============================================================</i></td></tr>
<tr><th id="156">156</th><td><i>// Data tables for the new per-operand machine model.</i></td></tr>
<tr><th id="157">157</th><td><i></i></td></tr>
<tr><th id="158">158</th><td><i>// {ProcResourceIdx, Cycles}</i></td></tr>
<tr><th id="159">159</th><td><b>extern</b> <em>const</em> llvm::MCWriteProcResEntry RISCVWriteProcResTable[] = {</td></tr>
<tr><th id="160">160</th><td>  { <var>0</var>,  <var>0</var>}, <i>// Invalid</i></td></tr>
<tr><th id="161">161</th><td>  { <var>1</var>,  <var>1</var>}, <i>// #1</i></td></tr>
<tr><th id="162">162</th><td>  { <var>7</var>,  <var>1</var>}, <i>// #2</i></td></tr>
<tr><th id="163">163</th><td>  { <var>2</var>,  <var>1</var>}, <i>// #3</i></td></tr>
<tr><th id="164">164</th><td>  { <var>5</var>, <var>33</var>}, <i>// #4</i></td></tr>
<tr><th id="165">165</th><td>  { <var>5</var>, <var>34</var>}, <i>// #5</i></td></tr>
<tr><th id="166">166</th><td>  { <var>3</var>,  <var>1</var>}, <i>// #6</i></td></tr>
<tr><th id="167">167</th><td>  { <var>4</var>, <var>20</var>}, <i>// #7</i></td></tr>
<tr><th id="168">168</th><td>  { <var>4</var>, <var>25</var>}, <i>// #8</i></td></tr>
<tr><th id="169">169</th><td>  { <var>6</var>,  <var>1</var>}, <i>// #9</i></td></tr>
<tr><th id="170">170</th><td>  { <var>4</var>,  <var>1</var>}, <i>// #10</i></td></tr>
<tr><th id="171">171</th><td>  { <var>3</var>,  <var>1</var>}, <i>// #11</i></td></tr>
<tr><th id="172">172</th><td>  { <var>4</var>,  <var>1</var>}, <i>// #12</i></td></tr>
<tr><th id="173">173</th><td>  { <var>4</var>,  <var>1</var>}, <i>// #13</i></td></tr>
<tr><th id="174">174</th><td>  { <var>5</var>,  <var>1</var>}, <i>// #14</i></td></tr>
<tr><th id="175">175</th><td>  { <var>2</var>, <var>15</var>}, <i>// #15</i></td></tr>
<tr><th id="176">176</th><td>  { <var>4</var>,  <var>1</var>}, <i>// #16</i></td></tr>
<tr><th id="177">177</th><td>  { <var>5</var>, <var>16</var>}, <i>// #17</i></td></tr>
<tr><th id="178">178</th><td>  { <var>1</var>, <var>55</var>}, <i>// #18</i></td></tr>
<tr><th id="179">179</th><td>  { <var>4</var>,  <var>1</var>}, <i>// #19</i></td></tr>
<tr><th id="180">180</th><td>  { <var>5</var>, <var>56</var>}, <i>// #20</i></td></tr>
<tr><th id="181">181</th><td>  { <var>1</var>, <var>26</var>}, <i>// #21</i></td></tr>
<tr><th id="182">182</th><td>  { <var>4</var>,  <var>1</var>}, <i>// #22</i></td></tr>
<tr><th id="183">183</th><td>  { <var>5</var>, <var>27</var>} <i>// #23</i></td></tr>
<tr><th id="184">184</th><td>}; <i>// RISCVWriteProcResTable</i></td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><i>// {Cycles, WriteResourceID}</i></td></tr>
<tr><th id="187">187</th><td><b>extern</b> <em>const</em> llvm::MCWriteLatencyEntry RISCVWriteLatencyTable[] = {</td></tr>
<tr><th id="188">188</th><td>  { <var>0</var>,  <var>0</var>}, <i>// Invalid</i></td></tr>
<tr><th id="189">189</th><td>  { <var>1</var>,  <var>0</var>}, <i>// #1 WriteIALU_WriteIALU32_WriteJmp_WriteCSR_WriteFST64_WriteFST32_WriteJal_WriteJalr_WriteJmpReg_WriteNop_WriteSTD_WriteShift_WriteSTW_WriteSTB_WriteAtomicSTD_WriteAtomicSTW_WriteSTH_WriteShift32</i></td></tr>
<tr><th id="190">190</th><td>  { <var>2</var>,  <var>0</var>}, <i>// #2 WriteAtomicD_WriteAtomicW_WriteFLD64_WriteFLD32_WriteLDD_WriteLDW_WriteFClass64_WriteFClass32_WriteFCvtI64ToF64_WriteFCvtF32ToF64_WriteFCvtI32ToF64_WriteFCvtF64ToI64_WriteFCvtF32ToI64_WriteFCvtF64ToF32_WriteFCvtI64ToF32_WriteFCvtI32ToF32_WriteFCvtF64ToI32_WriteFCvtF32ToI32_WriteFCmp64_WriteFCmp32_WriteFMovI64ToF64_WriteFMovI32ToF32_WriteFMovF64ToI64_WriteFMovF32ToI32_WriteAtomicLDD_WriteAtomicLDW_WriteLDWU</i></td></tr>
<tr><th id="191">191</th><td>  {<var>33</var>,  <var>0</var>}, <i>// #3 WriteIDiv</i></td></tr>
<tr><th id="192">192</th><td>  {<var>34</var>,  <var>0</var>}, <i>// #4 WriteIDiv32</i></td></tr>
<tr><th id="193">193</th><td>  { <var>6</var>,  <var>0</var>}, <i>// #5 WriteFALU64_WriteFMinMax64_WriteFSGNJ64</i></td></tr>
<tr><th id="194">194</th><td>  { <var>4</var>,  <var>0</var>}, <i>// #6 WriteFALU32_WriteFMinMax32_WriteFSGNJ32_WriteIMul_WriteIMul32</i></td></tr>
<tr><th id="195">195</th><td>  {<var>20</var>,  <var>0</var>}, <i>// #7 WriteFDiv64_WriteFDiv32_WriteFSqrt32</i></td></tr>
<tr><th id="196">196</th><td>  { <var>7</var>,  <var>0</var>}, <i>// #8 WriteFMulAdd64_WriteFMulSub64_WriteFMul64_WriteFALU64</i></td></tr>
<tr><th id="197">197</th><td>  { <var>5</var>,  <var>0</var>}, <i>// #9 WriteFMulAdd32_WriteFMulSub32_WriteFMul32_WriteFALU32</i></td></tr>
<tr><th id="198">198</th><td>  {<var>25</var>,  <var>0</var>}, <i>// #10 WriteFSqrt64</i></td></tr>
<tr><th id="199">199</th><td>  { <var>3</var>,  <var>0</var>}, <i>// #11 WriteLDB_WriteLDH_WriteIALU_WriteIALU32_WriteAtomicD_WriteAtomicW_WriteLDD_WriteLDW_WriteShift_WriteFClass64_WriteFClass32_WriteFCvtI64ToF64_WriteFCvtF32ToF64_WriteFCvtI32ToF64_WriteFCvtF64ToI64_WriteFCvtF32ToI64_WriteFCvtF64ToF32_WriteFCvtI64ToF32_WriteFCvtI32ToF32_WriteFCvtF64ToI32_WriteFCvtF32ToI32_WriteFCmp64_WriteFCmp32_WriteFMinMax64_WriteFMinMax32_WriteFMovI64ToF64_WriteFMovI32ToF32_WriteFMovF64ToI64_WriteFMovF32ToI32_WriteFSGNJ64_WriteFSGNJ32_WriteAtomicLDD_WriteAtomicLDW_WriteLDWU_WriteIMul_WriteIMul32_WriteShift32</i></td></tr>
<tr><th id="200">200</th><td>  {<var>16</var>,  <var>0</var>}, <i>// #12 WriteIDiv_WriteIDiv32</i></td></tr>
<tr><th id="201">201</th><td>  {<var>56</var>,  <var>0</var>}, <i>// #13 WriteFDiv64_WriteFSqrt64</i></td></tr>
<tr><th id="202">202</th><td>  {<var>27</var>,  <var>0</var>} <i>// #14 WriteFDiv32_WriteFSqrt32</i></td></tr>
<tr><th id="203">203</th><td>}; <i>// RISCVWriteLatencyTable</i></td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><i>// {UseIdx, WriteResourceID, Cycles}</i></td></tr>
<tr><th id="206">206</th><td><b>extern</b> <em>const</em> llvm::MCReadAdvanceEntry RISCVReadAdvanceTable[] = {</td></tr>
<tr><th id="207">207</th><td>  {<var>0</var>,  <var>0</var>,  <var>0</var>}, <i>// Invalid</i></td></tr>
<tr><th id="208">208</th><td>  {<var>0</var>,  <var>0</var>,  <var>0</var>}, <i>// #1</i></td></tr>
<tr><th id="209">209</th><td>  {<var>1</var>,  <var>0</var>,  <var>0</var>}, <i>// #2</i></td></tr>
<tr><th id="210">210</th><td>  {<var>0</var>,  <var>0</var>,  <var>0</var>}, <i>// #3</i></td></tr>
<tr><th id="211">211</th><td>  {<var>1</var>,  <var>0</var>,  <var>0</var>}, <i>// #4</i></td></tr>
<tr><th id="212">212</th><td>  {<var>2</var>,  <var>0</var>,  <var>0</var>} <i>// #5</i></td></tr>
<tr><th id="213">213</th><td>}; <i>// RISCVReadAdvanceTable</i></td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td><i>// {Name, NumMicroOps, BeginGroup, EndGroup, WriteProcResIdx,#, WriteLatencyIdx,#, ReadAdvanceIdx,#}</i></td></tr>
<tr><th id="216">216</th><td><em>static</em> <em>const</em> llvm::MCSchedClassDesc RocketModelSchedClasses[] = {</td></tr>
<tr><th id="217">217</th><td>  {DBGFIELD(<q>"InvalidSchedClass"</q>)  <var>16383</var>, <b>false</b>, <b>false</b>,  <var>0</var>, <var>0</var>,  <var>0</var>, <var>0</var>,  <var>0</var>, <var>0</var>},</td></tr>
<tr><th id="218">218</th><td>  {DBGFIELD(<q>"WriteIALU_ReadIALU_ReadIALU"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #1</i></td></tr>
<tr><th id="219">219</th><td>  {DBGFIELD(<q>"WriteIALU_ReadIALU"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #2</i></td></tr>
<tr><th id="220">220</th><td>  {DBGFIELD(<q>"WriteIALU32_ReadIALU32"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #3</i></td></tr>
<tr><th id="221">221</th><td>  {DBGFIELD(<q>"WriteIALU32_ReadIALU32_ReadIALU32"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #4</i></td></tr>
<tr><th id="222">222</th><td>  {DBGFIELD(<q>"WriteAtomicD_ReadAtomicDA_ReadAtomicDD"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>2</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #5</i></td></tr>
<tr><th id="223">223</th><td>  {DBGFIELD(<q>"WriteAtomicW_ReadAtomicWA_ReadAtomicWD"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>2</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #6</i></td></tr>
<tr><th id="224">224</th><td>  {DBGFIELD(<q>"WriteIALU"</q>)          <var>1</var>, <b>false</b>, <b>false</b>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #7</i></td></tr>
<tr><th id="225">225</th><td>  {DBGFIELD(<q>"WriteJmp_ReadJmp_ReadJmp"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>3</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #8</i></td></tr>
<tr><th id="226">226</th><td>  {DBGFIELD(<q>"WriteCSR_ReadCSR"</q>)   <var>1</var>, <b>false</b>, <b>false</b>,  <var>0</var>, <var>0</var>,  <var>1</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #9</i></td></tr>
<tr><th id="227">227</th><td>  {DBGFIELD(<q>"WriteCSR"</q>)           <var>1</var>, <b>false</b>, <b>false</b>,  <var>0</var>, <var>0</var>,  <var>1</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #10</i></td></tr>
<tr><th id="228">228</th><td>  {DBGFIELD(<q>"WriteJmp"</q>)           <var>1</var>, <b>false</b>, <b>false</b>,  <var>3</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #11</i></td></tr>
<tr><th id="229">229</th><td>  {DBGFIELD(<q>"WriteFLD64_ReadMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>2</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #12</i></td></tr>
<tr><th id="230">230</th><td>  {DBGFIELD(<q>"WriteFLD32_ReadMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>2</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #13</i></td></tr>
<tr><th id="231">231</th><td>  {DBGFIELD(<q>"WriteFST64_ReadStoreData_ReadMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #14</i></td></tr>
<tr><th id="232">232</th><td>  {DBGFIELD(<q>"WriteFST32_ReadStoreData_ReadMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #15</i></td></tr>
<tr><th id="233">233</th><td>  {DBGFIELD(<q>"WriteJal"</q>)           <var>1</var>, <b>false</b>, <b>false</b>,  <var>3</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #16</i></td></tr>
<tr><th id="234">234</th><td>  {DBGFIELD(<q>"WriteJalr_ReadJalr"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>3</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #17</i></td></tr>
<tr><th id="235">235</th><td>  {DBGFIELD(<q>"WriteJmpReg"</q>)        <var>1</var>, <b>false</b>, <b>false</b>,  <var>3</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #18</i></td></tr>
<tr><th id="236">236</th><td>  {DBGFIELD(<q>"WriteLDD_ReadMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>2</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #19</i></td></tr>
<tr><th id="237">237</th><td>  {DBGFIELD(<q>"WriteLDW_ReadMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>2</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #20</i></td></tr>
<tr><th id="238">238</th><td>  {DBGFIELD(<q>"WriteNop"</q>)           <var>1</var>, <b>false</b>, <b>false</b>,  <var>0</var>, <var>0</var>,  <var>1</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #21</i></td></tr>
<tr><th id="239">239</th><td>  {DBGFIELD(<q>"WriteSTD_ReadStoreData_ReadMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #22</i></td></tr>
<tr><th id="240">240</th><td>  {DBGFIELD(<q>"WriteShift_ReadShift"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #23</i></td></tr>
<tr><th id="241">241</th><td>  {DBGFIELD(<q>"WriteSTW_ReadStoreData_ReadMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #24</i></td></tr>
<tr><th id="242">242</th><td>  {DBGFIELD(<q>"WriteIDiv_ReadIDiv_ReadIDiv"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>4</var>, <var>1</var>,  <var>3</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #25</i></td></tr>
<tr><th id="243">243</th><td>  {DBGFIELD(<q>"WriteIDiv32_ReadIDiv32_ReadIDiv32"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>5</var>, <var>1</var>,  <var>4</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #26</i></td></tr>
<tr><th id="244">244</th><td>  {DBGFIELD(<q>"WriteFALU64_ReadFALU64_ReadFALU64"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>5</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #27</i></td></tr>
<tr><th id="245">245</th><td>  {DBGFIELD(<q>"WriteFALU32_ReadFALU32_ReadFALU32"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>6</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #28</i></td></tr>
<tr><th id="246">246</th><td>  {DBGFIELD(<q>"WriteFClass64_ReadFClass64"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>2</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #29</i></td></tr>
<tr><th id="247">247</th><td>  {DBGFIELD(<q>"WriteFClass32_ReadFClass32"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>2</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #30</i></td></tr>
<tr><th id="248">248</th><td>  {DBGFIELD(<q>"WriteFCvtI64ToF64_ReadFCvtI64ToF64"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>2</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #31</i></td></tr>
<tr><th id="249">249</th><td>  {DBGFIELD(<q>"WriteFCvtF32ToF64_ReadFCvtF32ToF64"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>2</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #32</i></td></tr>
<tr><th id="250">250</th><td>  {DBGFIELD(<q>"WriteFCvtI32ToF64_ReadFCvtI32ToF64"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>2</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #33</i></td></tr>
<tr><th id="251">251</th><td>  {DBGFIELD(<q>"WriteFCvtF64ToI64_ReadFCvtF64ToI64"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>2</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #34</i></td></tr>
<tr><th id="252">252</th><td>  {DBGFIELD(<q>"WriteFCvtF32ToI64_ReadFCvtF32ToI64"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>2</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #35</i></td></tr>
<tr><th id="253">253</th><td>  {DBGFIELD(<q>"WriteFCvtF64ToF32_ReadFCvtF64ToF32"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>2</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #36</i></td></tr>
<tr><th id="254">254</th><td>  {DBGFIELD(<q>"WriteFCvtI64ToF32_ReadFCvtI64ToF32"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>2</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #37</i></td></tr>
<tr><th id="255">255</th><td>  {DBGFIELD(<q>"WriteFCvtI32ToF32_ReadFCvtI32ToF32"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>2</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #38</i></td></tr>
<tr><th id="256">256</th><td>  {DBGFIELD(<q>"WriteFCvtF64ToI32_ReadFCvtF64ToI32"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>2</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #39</i></td></tr>
<tr><th id="257">257</th><td>  {DBGFIELD(<q>"WriteFCvtF32ToI32_ReadFCvtF32ToI32"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>2</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #40</i></td></tr>
<tr><th id="258">258</th><td>  {DBGFIELD(<q>"WriteFDiv64_ReadFDiv64_ReadFDiv64"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>7</var>, <var>1</var>,  <var>7</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #41</i></td></tr>
<tr><th id="259">259</th><td>  {DBGFIELD(<q>"WriteFDiv32_ReadFDiv32_ReadFDiv32"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>7</var>, <var>1</var>,  <var>7</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #42</i></td></tr>
<tr><th id="260">260</th><td>  {DBGFIELD(<q>"WriteFCmp64_ReadFCmp64_ReadFCmp64"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>2</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #43</i></td></tr>
<tr><th id="261">261</th><td>  {DBGFIELD(<q>"WriteFCmp32_ReadFCmp32_ReadFCmp32"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>2</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #44</i></td></tr>
<tr><th id="262">262</th><td>  {DBGFIELD(<q>"WriteFLD64_ReadFMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>2</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #45</i></td></tr>
<tr><th id="263">263</th><td>  {DBGFIELD(<q>"WriteFLD32_ReadFMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>2</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #46</i></td></tr>
<tr><th id="264">264</th><td>  {DBGFIELD(<q>"WriteFMulAdd64_ReadFMulAdd64_ReadFMulAdd64_ReadFMulAdd64"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>8</var>, <var>1</var>,  <var>3</var>, <var>3</var>}, <i>// #47</i></td></tr>
<tr><th id="265">265</th><td>  {DBGFIELD(<q>"WriteFMulAdd32_ReadFMulAdd32_ReadFMulAdd32_ReadFMulAdd32"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>9</var>, <var>1</var>,  <var>3</var>, <var>3</var>}, <i>// #48</i></td></tr>
<tr><th id="266">266</th><td>  {DBGFIELD(<q>"WriteFMinMax64_ReadFMinMax64_ReadFMinMax64"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>5</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #49</i></td></tr>
<tr><th id="267">267</th><td>  {DBGFIELD(<q>"WriteFMinMax32_ReadFMinMax32_ReadFMinMax32"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>6</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #50</i></td></tr>
<tr><th id="268">268</th><td>  {DBGFIELD(<q>"WriteFMulSub64_ReadFMulSub64_ReadFMulSub64_ReadFMulSub64"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>8</var>, <var>1</var>,  <var>3</var>, <var>3</var>}, <i>// #51</i></td></tr>
<tr><th id="269">269</th><td>  {DBGFIELD(<q>"WriteFMulSub32_ReadFMulSub32_ReadFMulSub32_ReadFMulSub32"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>9</var>, <var>1</var>,  <var>3</var>, <var>3</var>}, <i>// #52</i></td></tr>
<tr><th id="270">270</th><td>  {DBGFIELD(<q>"WriteFMul64_ReadFMul64_ReadFMul64"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>8</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #53</i></td></tr>
<tr><th id="271">271</th><td>  {DBGFIELD(<q>"WriteFMul32_ReadFMul32_ReadFMul32"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>9</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #54</i></td></tr>
<tr><th id="272">272</th><td>  {DBGFIELD(<q>"WriteFMovI64ToF64_ReadFMovI64ToF64"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>2</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #55</i></td></tr>
<tr><th id="273">273</th><td>  {DBGFIELD(<q>"WriteFMovI32ToF32_ReadFMovI32ToF32"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>2</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #56</i></td></tr>
<tr><th id="274">274</th><td>  {DBGFIELD(<q>"WriteFMovF64ToI64_ReadFMovF64ToI64"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>2</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #57</i></td></tr>
<tr><th id="275">275</th><td>  {DBGFIELD(<q>"WriteFMovF32ToI32_ReadFMovF32ToI32"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>2</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #58</i></td></tr>
<tr><th id="276">276</th><td>  {DBGFIELD(<q>"WriteFST64_ReadStoreData_ReadFMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #59</i></td></tr>
<tr><th id="277">277</th><td>  {DBGFIELD(<q>"WriteFSGNJ64_ReadFSGNJ64_ReadFSGNJ64"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>5</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #60</i></td></tr>
<tr><th id="278">278</th><td>  {DBGFIELD(<q>"WriteFSGNJ32_ReadFSGNJ32_ReadFSGNJ32"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>6</var>, <var>1</var>,  <var>6</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #61</i></td></tr>
<tr><th id="279">279</th><td>  {DBGFIELD(<q>"WriteFSqrt64_ReadFSqrt64"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>8</var>, <var>1</var>, <var>10</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #62</i></td></tr>
<tr><th id="280">280</th><td>  {DBGFIELD(<q>"WriteFSqrt32_ReadFSqrt32"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>7</var>, <var>1</var>,  <var>7</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #63</i></td></tr>
<tr><th id="281">281</th><td>  {DBGFIELD(<q>"WriteFST32_ReadStoreData_ReadFMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #64</i></td></tr>
<tr><th id="282">282</th><td>  {DBGFIELD(<q>"WriteLDB_ReadMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>, <var>11</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #65</i></td></tr>
<tr><th id="283">283</th><td>  {DBGFIELD(<q>"WriteLDH_ReadMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>, <var>11</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #66</i></td></tr>
<tr><th id="284">284</th><td>  {DBGFIELD(<q>"WriteAtomicLDD_ReadAtomicLDD"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>2</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #67</i></td></tr>
<tr><th id="285">285</th><td>  {DBGFIELD(<q>"WriteAtomicLDW_ReadAtomicLDW"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>2</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #68</i></td></tr>
<tr><th id="286">286</th><td>  {DBGFIELD(<q>"WriteLDWU_ReadMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>2</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #69</i></td></tr>
<tr><th id="287">287</th><td>  {DBGFIELD(<q>"WriteIMul_ReadIMul_ReadIMul"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>9</var>, <var>1</var>,  <var>6</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #70</i></td></tr>
<tr><th id="288">288</th><td>  {DBGFIELD(<q>"WriteIMul32_ReadIMul32_ReadIMul32"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>9</var>, <var>1</var>,  <var>6</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #71</i></td></tr>
<tr><th id="289">289</th><td>  {DBGFIELD(<q>"WriteSTB_ReadStoreData_ReadMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #72</i></td></tr>
<tr><th id="290">290</th><td>  {DBGFIELD(<q>"WriteAtomicSTD_ReadAtomicSTD_ReadAtomicSTD"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #73</i></td></tr>
<tr><th id="291">291</th><td>  {DBGFIELD(<q>"WriteAtomicSTW_ReadAtomicSTW_ReadAtomicSTW"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #74</i></td></tr>
<tr><th id="292">292</th><td>  {DBGFIELD(<q>"WriteSTH_ReadStoreData_ReadMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>2</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #75</i></td></tr>
<tr><th id="293">293</th><td>  {DBGFIELD(<q>"WriteShift32_ReadShift32"</q>) <var>1</var>, <b>false</b>, <b>false</b>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #76</i></td></tr>
<tr><th id="294">294</th><td>  {DBGFIELD(<q>"COPY"</q>)               <var>1</var>, <b>false</b>, <b>false</b>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #77</i></td></tr>
<tr><th id="295">295</th><td>}; <i>// RocketModelSchedClasses</i></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><i>// {Name, NumMicroOps, BeginGroup, EndGroup, WriteProcResIdx,#, WriteLatencyIdx,#, ReadAdvanceIdx,#}</i></td></tr>
<tr><th id="298">298</th><td><em>static</em> <em>const</em> llvm::MCSchedClassDesc SiFive7ModelSchedClasses[] = {</td></tr>
<tr><th id="299">299</th><td>  {DBGFIELD(<q>"InvalidSchedClass"</q>)  <var>16383</var>, <b>false</b>, <b>false</b>,  <var>0</var>, <var>0</var>,  <var>0</var>, <var>0</var>,  <var>0</var>, <var>0</var>},</td></tr>
<tr><th id="300">300</th><td>  {DBGFIELD(<q>"WriteIALU_ReadIALU_ReadIALU"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>10</var>, <var>1</var>, <var>11</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #1</i></td></tr>
<tr><th id="301">301</th><td>  {DBGFIELD(<q>"WriteIALU_ReadIALU"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>10</var>, <var>1</var>, <var>11</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #2</i></td></tr>
<tr><th id="302">302</th><td>  {DBGFIELD(<q>"WriteIALU32_ReadIALU32"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>10</var>, <var>1</var>, <var>11</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #3</i></td></tr>
<tr><th id="303">303</th><td>  {DBGFIELD(<q>"WriteIALU32_ReadIALU32_ReadIALU32"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>10</var>, <var>1</var>, <var>11</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #4</i></td></tr>
<tr><th id="304">304</th><td>  {DBGFIELD(<q>"WriteAtomicD_ReadAtomicDA_ReadAtomicDD"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #5</i></td></tr>
<tr><th id="305">305</th><td>  {DBGFIELD(<q>"WriteAtomicW_ReadAtomicWA_ReadAtomicWD"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #6</i></td></tr>
<tr><th id="306">306</th><td>  {DBGFIELD(<q>"WriteIALU"</q>)          <var>1</var>, <b>false</b>, <b>false</b>, <var>10</var>, <var>1</var>, <var>11</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #7</i></td></tr>
<tr><th id="307">307</th><td>  {DBGFIELD(<q>"WriteJmp_ReadJmp_ReadJmp"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #8</i></td></tr>
<tr><th id="308">308</th><td>  {DBGFIELD(<q>"WriteCSR_ReadCSR"</q>)   <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>,  <var>1</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #9</i></td></tr>
<tr><th id="309">309</th><td>  {DBGFIELD(<q>"WriteCSR"</q>)           <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>,  <var>1</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #10</i></td></tr>
<tr><th id="310">310</th><td>  {DBGFIELD(<q>"WriteJmp"</q>)           <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>,  <var>1</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #11</i></td></tr>
<tr><th id="311">311</th><td>  {DBGFIELD(<q>"WriteFLD64_ReadMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>,  <var>2</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #12</i></td></tr>
<tr><th id="312">312</th><td>  {DBGFIELD(<q>"WriteFLD32_ReadMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>,  <var>2</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #13</i></td></tr>
<tr><th id="313">313</th><td>  {DBGFIELD(<q>"WriteFST64_ReadStoreData_ReadMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #14</i></td></tr>
<tr><th id="314">314</th><td>  {DBGFIELD(<q>"WriteFST32_ReadStoreData_ReadMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #15</i></td></tr>
<tr><th id="315">315</th><td>  {DBGFIELD(<q>"WriteJal"</q>)           <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>,  <var>1</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #16</i></td></tr>
<tr><th id="316">316</th><td>  {DBGFIELD(<q>"WriteJalr_ReadJalr"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>,  <var>1</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #17</i></td></tr>
<tr><th id="317">317</th><td>  {DBGFIELD(<q>"WriteJmpReg"</q>)        <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>,  <var>1</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #18</i></td></tr>
<tr><th id="318">318</th><td>  {DBGFIELD(<q>"WriteLDD_ReadMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #19</i></td></tr>
<tr><th id="319">319</th><td>  {DBGFIELD(<q>"WriteLDW_ReadMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #20</i></td></tr>
<tr><th id="320">320</th><td>  {DBGFIELD(<q>"WriteNop"</q>)           <var>1</var>, <b>false</b>, <b>false</b>,  <var>0</var>, <var>0</var>,  <var>1</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #21</i></td></tr>
<tr><th id="321">321</th><td>  {DBGFIELD(<q>"WriteSTD_ReadStoreData_ReadMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #22</i></td></tr>
<tr><th id="322">322</th><td>  {DBGFIELD(<q>"WriteShift_ReadShift"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>10</var>, <var>1</var>, <var>11</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #23</i></td></tr>
<tr><th id="323">323</th><td>  {DBGFIELD(<q>"WriteSTW_ReadStoreData_ReadMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #24</i></td></tr>
<tr><th id="324">324</th><td>  {DBGFIELD(<q>"WriteIDiv_ReadIDiv_ReadIDiv"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>15</var>, <var>3</var>, <var>12</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #25</i></td></tr>
<tr><th id="325">325</th><td>  {DBGFIELD(<q>"WriteIDiv32_ReadIDiv32_ReadIDiv32"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>15</var>, <var>3</var>, <var>12</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #26</i></td></tr>
<tr><th id="326">326</th><td>  {DBGFIELD(<q>"WriteFALU64_ReadFALU64_ReadFALU64"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>,  <var>8</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #27</i></td></tr>
<tr><th id="327">327</th><td>  {DBGFIELD(<q>"WriteFALU32_ReadFALU32_ReadFALU32"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>,  <var>9</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #28</i></td></tr>
<tr><th id="328">328</th><td>  {DBGFIELD(<q>"WriteFClass64_ReadFClass64"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #29</i></td></tr>
<tr><th id="329">329</th><td>  {DBGFIELD(<q>"WriteFClass32_ReadFClass32"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #30</i></td></tr>
<tr><th id="330">330</th><td>  {DBGFIELD(<q>"WriteFCvtI64ToF64_ReadFCvtI64ToF64"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #31</i></td></tr>
<tr><th id="331">331</th><td>  {DBGFIELD(<q>"WriteFCvtF32ToF64_ReadFCvtF32ToF64"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #32</i></td></tr>
<tr><th id="332">332</th><td>  {DBGFIELD(<q>"WriteFCvtI32ToF64_ReadFCvtI32ToF64"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #33</i></td></tr>
<tr><th id="333">333</th><td>  {DBGFIELD(<q>"WriteFCvtF64ToI64_ReadFCvtF64ToI64"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #34</i></td></tr>
<tr><th id="334">334</th><td>  {DBGFIELD(<q>"WriteFCvtF32ToI64_ReadFCvtF32ToI64"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #35</i></td></tr>
<tr><th id="335">335</th><td>  {DBGFIELD(<q>"WriteFCvtF64ToF32_ReadFCvtF64ToF32"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #36</i></td></tr>
<tr><th id="336">336</th><td>  {DBGFIELD(<q>"WriteFCvtI64ToF32_ReadFCvtI64ToF32"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #37</i></td></tr>
<tr><th id="337">337</th><td>  {DBGFIELD(<q>"WriteFCvtI32ToF32_ReadFCvtI32ToF32"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #38</i></td></tr>
<tr><th id="338">338</th><td>  {DBGFIELD(<q>"WriteFCvtF64ToI32_ReadFCvtF64ToI32"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #39</i></td></tr>
<tr><th id="339">339</th><td>  {DBGFIELD(<q>"WriteFCvtF32ToI32_ReadFCvtF32ToI32"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #40</i></td></tr>
<tr><th id="340">340</th><td>  {DBGFIELD(<q>"WriteFDiv64_ReadFDiv64_ReadFDiv64"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>18</var>, <var>3</var>, <var>13</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #41</i></td></tr>
<tr><th id="341">341</th><td>  {DBGFIELD(<q>"WriteFDiv32_ReadFDiv32_ReadFDiv32"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>21</var>, <var>3</var>, <var>14</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #42</i></td></tr>
<tr><th id="342">342</th><td>  {DBGFIELD(<q>"WriteFCmp64_ReadFCmp64_ReadFCmp64"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #43</i></td></tr>
<tr><th id="343">343</th><td>  {DBGFIELD(<q>"WriteFCmp32_ReadFCmp32_ReadFCmp32"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #44</i></td></tr>
<tr><th id="344">344</th><td>  {DBGFIELD(<q>"WriteFLD64_ReadFMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>,  <var>2</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #45</i></td></tr>
<tr><th id="345">345</th><td>  {DBGFIELD(<q>"WriteFLD32_ReadFMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>,  <var>2</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #46</i></td></tr>
<tr><th id="346">346</th><td>  {DBGFIELD(<q>"WriteFMulAdd64_ReadFMulAdd64_ReadFMulAdd64_ReadFMulAdd64"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>,  <var>8</var>, <var>1</var>,  <var>3</var>, <var>3</var>}, <i>// #47</i></td></tr>
<tr><th id="347">347</th><td>  {DBGFIELD(<q>"WriteFMulAdd32_ReadFMulAdd32_ReadFMulAdd32_ReadFMulAdd32"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>,  <var>9</var>, <var>1</var>,  <var>3</var>, <var>3</var>}, <i>// #48</i></td></tr>
<tr><th id="348">348</th><td>  {DBGFIELD(<q>"WriteFMinMax64_ReadFMinMax64_ReadFMinMax64"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #49</i></td></tr>
<tr><th id="349">349</th><td>  {DBGFIELD(<q>"WriteFMinMax32_ReadFMinMax32_ReadFMinMax32"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #50</i></td></tr>
<tr><th id="350">350</th><td>  {DBGFIELD(<q>"WriteFMulSub64_ReadFMulSub64_ReadFMulSub64_ReadFMulSub64"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>,  <var>8</var>, <var>1</var>,  <var>3</var>, <var>3</var>}, <i>// #51</i></td></tr>
<tr><th id="351">351</th><td>  {DBGFIELD(<q>"WriteFMulSub32_ReadFMulSub32_ReadFMulSub32_ReadFMulSub32"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>,  <var>9</var>, <var>1</var>,  <var>3</var>, <var>3</var>}, <i>// #52</i></td></tr>
<tr><th id="352">352</th><td>  {DBGFIELD(<q>"WriteFMul64_ReadFMul64_ReadFMul64"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>,  <var>8</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #53</i></td></tr>
<tr><th id="353">353</th><td>  {DBGFIELD(<q>"WriteFMul32_ReadFMul32_ReadFMul32"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>,  <var>9</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #54</i></td></tr>
<tr><th id="354">354</th><td>  {DBGFIELD(<q>"WriteFMovI64ToF64_ReadFMovI64ToF64"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #55</i></td></tr>
<tr><th id="355">355</th><td>  {DBGFIELD(<q>"WriteFMovI32ToF32_ReadFMovI32ToF32"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #56</i></td></tr>
<tr><th id="356">356</th><td>  {DBGFIELD(<q>"WriteFMovF64ToI64_ReadFMovF64ToI64"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #57</i></td></tr>
<tr><th id="357">357</th><td>  {DBGFIELD(<q>"WriteFMovF32ToI32_ReadFMovF32ToI32"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #58</i></td></tr>
<tr><th id="358">358</th><td>  {DBGFIELD(<q>"WriteFST64_ReadStoreData_ReadFMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #59</i></td></tr>
<tr><th id="359">359</th><td>  {DBGFIELD(<q>"WriteFSGNJ64_ReadFSGNJ64_ReadFSGNJ64"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #60</i></td></tr>
<tr><th id="360">360</th><td>  {DBGFIELD(<q>"WriteFSGNJ32_ReadFSGNJ32_ReadFSGNJ32"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #61</i></td></tr>
<tr><th id="361">361</th><td>  {DBGFIELD(<q>"WriteFSqrt64_ReadFSqrt64"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>18</var>, <var>3</var>, <var>13</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #62</i></td></tr>
<tr><th id="362">362</th><td>  {DBGFIELD(<q>"WriteFSqrt32_ReadFSqrt32"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>21</var>, <var>3</var>, <var>14</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #63</i></td></tr>
<tr><th id="363">363</th><td>  {DBGFIELD(<q>"WriteFST32_ReadStoreData_ReadFMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #64</i></td></tr>
<tr><th id="364">364</th><td>  {DBGFIELD(<q>"WriteLDB_ReadMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #65</i></td></tr>
<tr><th id="365">365</th><td>  {DBGFIELD(<q>"WriteLDH_ReadMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #66</i></td></tr>
<tr><th id="366">366</th><td>  {DBGFIELD(<q>"WriteAtomicLDD_ReadAtomicLDD"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #67</i></td></tr>
<tr><th id="367">367</th><td>  {DBGFIELD(<q>"WriteAtomicLDW_ReadAtomicLDW"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #68</i></td></tr>
<tr><th id="368">368</th><td>  {DBGFIELD(<q>"WriteLDWU_ReadMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #69</i></td></tr>
<tr><th id="369">369</th><td>  {DBGFIELD(<q>"WriteIMul_ReadIMul_ReadIMul"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #70</i></td></tr>
<tr><th id="370">370</th><td>  {DBGFIELD(<q>"WriteIMul32_ReadIMul32_ReadIMul32"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>13</var>, <var>2</var>, <var>11</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #71</i></td></tr>
<tr><th id="371">371</th><td>  {DBGFIELD(<q>"WriteSTB_ReadStoreData_ReadMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #72</i></td></tr>
<tr><th id="372">372</th><td>  {DBGFIELD(<q>"WriteAtomicSTD_ReadAtomicSTD_ReadAtomicSTD"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #73</i></td></tr>
<tr><th id="373">373</th><td>  {DBGFIELD(<q>"WriteAtomicSTW_ReadAtomicSTW_ReadAtomicSTW"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #74</i></td></tr>
<tr><th id="374">374</th><td>  {DBGFIELD(<q>"WriteSTH_ReadStoreData_ReadMemBase"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>11</var>, <var>2</var>,  <var>1</var>, <var>1</var>,  <var>1</var>, <var>2</var>}, <i>// #75</i></td></tr>
<tr><th id="375">375</th><td>  {DBGFIELD(<q>"WriteShift32_ReadShift32"</q>) <var>1</var>, <b>false</b>, <b>false</b>, <var>10</var>, <var>1</var>, <var>11</var>, <var>1</var>,  <var>0</var>, <var>1</var>}, <i>// #76</i></td></tr>
<tr><th id="376">376</th><td>  {DBGFIELD(<q>"COPY"</q>)               <var>1</var>, <b>false</b>, <b>false</b>, <var>10</var>, <var>1</var>, <var>11</var>, <var>1</var>,  <var>0</var>, <var>0</var>}, <i>// #77</i></td></tr>
<tr><th id="377">377</th><td>}; <i>// SiFive7ModelSchedClasses</i></td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td><u>#undef DBGFIELD</u></td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td><em>static</em> <em>const</em> llvm::MCSchedModel NoSchedModel = {</td></tr>
<tr><th id="382">382</th><td>  MCSchedModel::DefaultIssueWidth,</td></tr>
<tr><th id="383">383</th><td>  MCSchedModel::DefaultMicroOpBufferSize,</td></tr>
<tr><th id="384">384</th><td>  MCSchedModel::DefaultLoopMicroOpBufferSize,</td></tr>
<tr><th id="385">385</th><td>  MCSchedModel::DefaultLoadLatency,</td></tr>
<tr><th id="386">386</th><td>  MCSchedModel::DefaultHighLatency,</td></tr>
<tr><th id="387">387</th><td>  MCSchedModel::DefaultMispredictPenalty,</td></tr>
<tr><th id="388">388</th><td>  <b>false</b>, <i>// PostRAScheduler</i></td></tr>
<tr><th id="389">389</th><td>  <b>false</b>, <i>// CompleteModel</i></td></tr>
<tr><th id="390">390</th><td>  <var>0</var>, <i>// Processor ID</i></td></tr>
<tr><th id="391">391</th><td>  <b>nullptr</b>, <b>nullptr</b>, <var>0</var>, <var>0</var>, <i>// No instruction-level machine model.</i></td></tr>
<tr><th id="392">392</th><td>  <b>nullptr</b>, <i>// No Itinerary</i></td></tr>
<tr><th id="393">393</th><td>  <b>nullptr</b> <i>// No extra processor descriptor</i></td></tr>
<tr><th id="394">394</th><td>};</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td><em>static</em> <em>const</em> <em>unsigned</em> RocketModelProcResourceSubUnits[] = {</td></tr>
<tr><th id="397">397</th><td>  <var>0</var>,  <i>// Invalid</i></td></tr>
<tr><th id="398">398</th><td>};</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td><i>// {Name, NumUnits, SuperIdx, BufferSize, SubUnitsIdxBegin}</i></td></tr>
<tr><th id="401">401</th><td><em>static</em> <em>const</em> llvm::MCProcResourceDesc RocketModelProcResources[] = {</td></tr>
<tr><th id="402">402</th><td>  {<q>"InvalidUnit"</q>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>},</td></tr>
<tr><th id="403">403</th><td>  {<q>"RocketUnitALU"</q>,   <var>1</var>, <var>0</var>, <var>0</var>, <b>nullptr</b>}, <i>// #1</i></td></tr>
<tr><th id="404">404</th><td>  {<q>"RocketUnitB"</q>,     <var>1</var>, <var>0</var>, <var>0</var>, <b>nullptr</b>}, <i>// #2</i></td></tr>
<tr><th id="405">405</th><td>  {<q>"RocketUnitFPALU"</q>, <var>1</var>, <var>0</var>, <var>0</var>, <b>nullptr</b>}, <i>// #3</i></td></tr>
<tr><th id="406">406</th><td>  {<q>"RocketUnitFPDivSqrt"</q>, <var>1</var>, <var>0</var>, <var>1</var>, <b>nullptr</b>}, <i>// #4</i></td></tr>
<tr><th id="407">407</th><td>  {<q>"RocketUnitIDiv"</q>,  <var>1</var>, <var>0</var>, <var>1</var>, <b>nullptr</b>}, <i>// #5</i></td></tr>
<tr><th id="408">408</th><td>  {<q>"RocketUnitIMul"</q>,  <var>1</var>, <var>0</var>, <var>0</var>, <b>nullptr</b>}, <i>// #6</i></td></tr>
<tr><th id="409">409</th><td>  {<q>"RocketUnitMem"</q>,   <var>1</var>, <var>0</var>, <var>0</var>, <b>nullptr</b>}, <i>// #7</i></td></tr>
<tr><th id="410">410</th><td>};</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td><em>static</em> <em>const</em> llvm::MCSchedModel RocketModel = {</td></tr>
<tr><th id="413">413</th><td>  <var>1</var>, <i>// IssueWidth</i></td></tr>
<tr><th id="414">414</th><td>  <var>0</var>, <i>// MicroOpBufferSize</i></td></tr>
<tr><th id="415">415</th><td>  MCSchedModel::DefaultLoopMicroOpBufferSize,</td></tr>
<tr><th id="416">416</th><td>  <var>3</var>, <i>// LoadLatency</i></td></tr>
<tr><th id="417">417</th><td>  MCSchedModel::DefaultHighLatency,</td></tr>
<tr><th id="418">418</th><td>  <var>3</var>, <i>// MispredictPenalty</i></td></tr>
<tr><th id="419">419</th><td>  <b>false</b>, <i>// PostRAScheduler</i></td></tr>
<tr><th id="420">420</th><td>  <b>true</b>, <i>// CompleteModel</i></td></tr>
<tr><th id="421">421</th><td>  <var>1</var>, <i>// Processor ID</i></td></tr>
<tr><th id="422">422</th><td>  RocketModelProcResources,</td></tr>
<tr><th id="423">423</th><td>  RocketModelSchedClasses,</td></tr>
<tr><th id="424">424</th><td>  <var>8</var>,</td></tr>
<tr><th id="425">425</th><td>  <var>78</var>,</td></tr>
<tr><th id="426">426</th><td>  <b>nullptr</b>, <i>// No Itinerary</i></td></tr>
<tr><th id="427">427</th><td>  <b>nullptr</b> <i>// No extra processor descriptor</i></td></tr>
<tr><th id="428">428</th><td>};</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td><em>static</em> <em>const</em> <em>unsigned</em> SiFive7ModelProcResourceSubUnits[] = {</td></tr>
<tr><th id="431">431</th><td>  <var>0</var>,  <i>// Invalid</i></td></tr>
<tr><th id="432">432</th><td>  <var>3</var>,   <var>5</var>,   <i>// SiFive7PipeAB</i></td></tr>
<tr><th id="433">433</th><td>};</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td><i>// {Name, NumUnits, SuperIdx, BufferSize, SubUnitsIdxBegin}</i></td></tr>
<tr><th id="436">436</th><td><em>static</em> <em>const</em> llvm::MCProcResourceDesc SiFive7ModelProcResources[] = {</td></tr>
<tr><th id="437">437</th><td>  {<q>"InvalidUnit"</q>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>},</td></tr>
<tr><th id="438">438</th><td>  {<q>"SiFive7FDiv"</q>,     <var>1</var>, <var>5</var>, <var>1</var>, <b>nullptr</b>}, <i>// #1, Super=SiFive7PipeB</i></td></tr>
<tr><th id="439">439</th><td>  {<q>"SiFive7IDiv"</q>,     <var>1</var>, <var>5</var>, <var>1</var>, <b>nullptr</b>}, <i>// #2, Super=SiFive7PipeB</i></td></tr>
<tr><th id="440">440</th><td>  {<q>"SiFive7PipeA"</q>,    <var>1</var>, <var>0</var>, <var>0</var>, <b>nullptr</b>}, <i>// #3</i></td></tr>
<tr><th id="441">441</th><td>  {<q>"SiFive7PipeAB"</q>,   <var>2</var>, <var>0</var>, -<var>1</var>, SiFive7ModelProcResourceSubUnits + <var>1</var>}, <i>// #4</i></td></tr>
<tr><th id="442">442</th><td>  {<q>"SiFive7PipeB"</q>,    <var>1</var>, <var>0</var>, <var>0</var>, <b>nullptr</b>}, <i>// #5</i></td></tr>
<tr><th id="443">443</th><td>};</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td><em>static</em> <em>const</em> llvm::MCSchedModel SiFive7Model = {</td></tr>
<tr><th id="446">446</th><td>  <var>2</var>, <i>// IssueWidth</i></td></tr>
<tr><th id="447">447</th><td>  <var>0</var>, <i>// MicroOpBufferSize</i></td></tr>
<tr><th id="448">448</th><td>  MCSchedModel::DefaultLoopMicroOpBufferSize,</td></tr>
<tr><th id="449">449</th><td>  <var>3</var>, <i>// LoadLatency</i></td></tr>
<tr><th id="450">450</th><td>  MCSchedModel::DefaultHighLatency,</td></tr>
<tr><th id="451">451</th><td>  <var>3</var>, <i>// MispredictPenalty</i></td></tr>
<tr><th id="452">452</th><td>  <b>false</b>, <i>// PostRAScheduler</i></td></tr>
<tr><th id="453">453</th><td>  <b>false</b>, <i>// CompleteModel</i></td></tr>
<tr><th id="454">454</th><td>  <var>2</var>, <i>// Processor ID</i></td></tr>
<tr><th id="455">455</th><td>  SiFive7ModelProcResources,</td></tr>
<tr><th id="456">456</th><td>  SiFive7ModelSchedClasses,</td></tr>
<tr><th id="457">457</th><td>  <var>6</var>,</td></tr>
<tr><th id="458">458</th><td>  <var>78</var>,</td></tr>
<tr><th id="459">459</th><td>  <b>nullptr</b>, <i>// No Itinerary</i></td></tr>
<tr><th id="460">460</th><td>  <b>nullptr</b> <i>// No extra processor descriptor</i></td></tr>
<tr><th id="461">461</th><td>};</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><i>// Sorted (by key) array of values for CPU subtype.</i></td></tr>
<tr><th id="464">464</th><td><b>extern</b> <em>const</em> llvm::SubtargetSubTypeKV RISCVSubTypeKV[] = {</td></tr>
<tr><th id="465">465</th><td> { <q>"generic-rv32"</q>, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="466">466</th><td> { <q>"generic-rv64"</q>, { { { <var>0x1ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="467">467</th><td> { <q>"rocket-rv32"</q>, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;RocketModel },</td></tr>
<tr><th id="468">468</th><td> { <q>"rocket-rv64"</q>, { { { <var>0x1ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;RocketModel },</td></tr>
<tr><th id="469">469</th><td> { <q>"sifive-7-rv32"</q>, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SiFive7Model },</td></tr>
<tr><th id="470">470</th><td> { <q>"sifive-7-rv64"</q>, { { { <var>0x1ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SiFive7Model },</td></tr>
<tr><th id="471">471</th><td> { <q>"sifive-e31"</q>, { { { <var>0x4a000000000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;RocketModel },</td></tr>
<tr><th id="472">472</th><td> { <q>"sifive-e76"</q>, { { { <var>0x6a000000000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SiFive7Model },</td></tr>
<tr><th id="473">473</th><td> { <q>"sifive-u54"</q>, { { { <var>0x7a000000000001ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;RocketModel },</td></tr>
<tr><th id="474">474</th><td> { <q>"sifive-u74"</q>, { { { <var>0x7a000000000001ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;SiFive7Model },</td></tr>
<tr><th id="475">475</th><td>};</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td><b>namespace</b> RISCV_MC {</td></tr>
<tr><th id="478">478</th><td><em>unsigned</em> resolveVariantSchedClassImpl(<em>unsigned</em> SchedClass,</td></tr>
<tr><th id="479">479</th><td>    <em>const</em> MCInst *MI, <em>const</em> MCInstrInfo *MCII, <em>unsigned</em> CPUID) {</td></tr>
<tr><th id="480">480</th><td>  <i>// Don't know how to resolve this scheduling class.</i></td></tr>
<tr><th id="481">481</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="482">482</th><td>}</td></tr>
<tr><th id="483">483</th><td>} <i>// end namespace RISCV_MC</i></td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td><b>struct</b> RISCVGenMCSubtargetInfo : <b>public</b> MCSubtargetInfo {</td></tr>
<tr><th id="486">486</th><td>  RISCVGenMCSubtargetInfo(<em>const</em> Triple &amp;TT,</td></tr>
<tr><th id="487">487</th><td>    StringRef CPU, StringRef TuneCPU, StringRef FS,</td></tr>
<tr><th id="488">488</th><td>    ArrayRef&lt;SubtargetFeatureKV&gt; PF,</td></tr>
<tr><th id="489">489</th><td>    ArrayRef&lt;SubtargetSubTypeKV&gt; PD,</td></tr>
<tr><th id="490">490</th><td>    <em>const</em> MCWriteProcResEntry *WPR,</td></tr>
<tr><th id="491">491</th><td>    <em>const</em> MCWriteLatencyEntry *WL,</td></tr>
<tr><th id="492">492</th><td>    <em>const</em> MCReadAdvanceEntry *RA, <em>const</em> InstrStage *IS,</td></tr>
<tr><th id="493">493</th><td>    <em>const</em> <em>unsigned</em> *OC, <em>const</em> <em>unsigned</em> *FP) :</td></tr>
<tr><th id="494">494</th><td>      MCSubtargetInfo(TT, CPU, TuneCPU, FS, PF, PD,</td></tr>
<tr><th id="495">495</th><td>                      WPR, WL, RA, IS, OC, FP) { }</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>  <em>unsigned</em> resolveVariantSchedClass(<em>unsigned</em> SchedClass,</td></tr>
<tr><th id="498">498</th><td>      <em>const</em> MCInst *MI, <em>const</em> MCInstrInfo *MCII,</td></tr>
<tr><th id="499">499</th><td>      <em>unsigned</em> CPUID) <em>const</em> override {</td></tr>
<tr><th id="500">500</th><td>    <b>return</b> RISCV_MC::resolveVariantSchedClassImpl(SchedClass, MI, MCII, CPUID);</td></tr>
<tr><th id="501">501</th><td>  }</td></tr>
<tr><th id="502">502</th><td>  <em>unsigned</em> getHwMode() <em>const</em> override;</td></tr>
<tr><th id="503">503</th><td>};</td></tr>
<tr><th id="504">504</th><td><em>unsigned</em> RISCVGenMCSubtargetInfo::getHwMode() <em>const</em> {</td></tr>
<tr><th id="505">505</th><td>  <b>if</b> (checkFeatures(<q>"+64bit"</q>)) <b>return</b> <var>1</var>;</td></tr>
<tr><th id="506">506</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="507">507</th><td>}</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td><em>static</em> <b>inline</b> MCSubtargetInfo *createRISCVMCSubtargetInfoImpl(<em>const</em> Triple &amp;TT, StringRef CPU, StringRef TuneCPU, StringRef FS) {</td></tr>
<tr><th id="510">510</th><td>  <b>return</b> <b>new</b> RISCVGenMCSubtargetInfo(TT, CPU, TuneCPU, FS, RISCVFeatureKV, RISCVSubTypeKV, </td></tr>
<tr><th id="511">511</th><td>                      RISCVWriteProcResTable, RISCVWriteLatencyTable, RISCVReadAdvanceTable, </td></tr>
<tr><th id="512">512</th><td>                      <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b>);</td></tr>
<tr><th id="513">513</th><td>}</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td><u>#<span data-ppcond="81">endif</span> // GET_SUBTARGETINFO_MC_DESC</u></td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td><u>#<span data-ppcond="520">ifdef</span> <span class="macro" data-ref="_M/GET_SUBTARGETINFO_TARGET_DESC">GET_SUBTARGETINFO_TARGET_DESC</span></u></td></tr>
<tr><th id="521">521</th><td><u>#undef GET_SUBTARGETINFO_TARGET_DESC</u></td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td><u>#include "llvm/Support/Debug.h"</u></td></tr>
<tr><th id="524">524</th><td><u>#include "llvm/Support/raw_ostream.h"</u></td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td><i>// ParseSubtargetFeatures - Parses features string setting specified</i></td></tr>
<tr><th id="527">527</th><td><i>// subtarget options.</i></td></tr>
<tr><th id="528">528</th><td><em>void</em> llvm::RISCVSubtarget::ParseSubtargetFeatures(StringRef CPU, StringRef TuneCPU, StringRef FS) {</td></tr>
<tr><th id="529">529</th><td>  LLVM_DEBUG(dbgs() &lt;&lt; <q>"\nFeatures:"</q> &lt;&lt; FS);</td></tr>
<tr><th id="530">530</th><td>  LLVM_DEBUG(dbgs() &lt;&lt; <q>"\nCPU:"</q> &lt;&lt; CPU);</td></tr>
<tr><th id="531">531</th><td>  LLVM_DEBUG(dbgs() &lt;&lt; <q>"\nTuneCPU:"</q> &lt;&lt; TuneCPU &lt;&lt; <q>"\n\n"</q>);</td></tr>
<tr><th id="532">532</th><td>  InitMCProcessorInfo(CPU, TuneCPU, FS);</td></tr>
<tr><th id="533">533</th><td>  <em>const</em> FeatureBitset &amp;Bits = getFeatureBits();</td></tr>
<tr><th id="534">534</th><td>  <b>if</b> (Bits[RISCV::Feature64Bit]) HasRV64 = <b>true</b>;</td></tr>
<tr><th id="535">535</th><td>  <b>if</b> (Bits[RISCV::FeatureExtZba]) HasStdExtZba = <b>true</b>;</td></tr>
<tr><th id="536">536</th><td>  <b>if</b> (Bits[RISCV::FeatureExtZbb]) HasStdExtZbb = <b>true</b>;</td></tr>
<tr><th id="537">537</th><td>  <b>if</b> (Bits[RISCV::FeatureExtZbc]) HasStdExtZbc = <b>true</b>;</td></tr>
<tr><th id="538">538</th><td>  <b>if</b> (Bits[RISCV::FeatureExtZbe]) HasStdExtZbe = <b>true</b>;</td></tr>
<tr><th id="539">539</th><td>  <b>if</b> (Bits[RISCV::FeatureExtZbf]) HasStdExtZbf = <b>true</b>;</td></tr>
<tr><th id="540">540</th><td>  <b>if</b> (Bits[RISCV::FeatureExtZbm]) HasStdExtZbm = <b>true</b>;</td></tr>
<tr><th id="541">541</th><td>  <b>if</b> (Bits[RISCV::FeatureExtZbp]) HasStdExtZbp = <b>true</b>;</td></tr>
<tr><th id="542">542</th><td>  <b>if</b> (Bits[RISCV::FeatureExtZbproposedc]) HasStdExtZbproposedc = <b>true</b>;</td></tr>
<tr><th id="543">543</th><td>  <b>if</b> (Bits[RISCV::FeatureExtZbr]) HasStdExtZbr = <b>true</b>;</td></tr>
<tr><th id="544">544</th><td>  <b>if</b> (Bits[RISCV::FeatureExtZbs]) HasStdExtZbs = <b>true</b>;</td></tr>
<tr><th id="545">545</th><td>  <b>if</b> (Bits[RISCV::FeatureExtZbt]) HasStdExtZbt = <b>true</b>;</td></tr>
<tr><th id="546">546</th><td>  <b>if</b> (Bits[RISCV::FeatureExtZfh]) HasStdExtZfh = <b>true</b>;</td></tr>
<tr><th id="547">547</th><td>  <b>if</b> (Bits[RISCV::FeatureExtZvamo]) HasStdExtZvamo = <b>true</b>;</td></tr>
<tr><th id="548">548</th><td>  <b>if</b> (Bits[RISCV::FeatureNoRVCHints]) EnableRVCHintInstrs = <b>false</b>;</td></tr>
<tr><th id="549">549</th><td>  <b>if</b> (Bits[RISCV::FeatureRV32E]) IsRV32E = <b>true</b>;</td></tr>
<tr><th id="550">550</th><td>  <b>if</b> (Bits[RISCV::FeatureRelax]) EnableLinkerRelax = <b>true</b>;</td></tr>
<tr><th id="551">551</th><td>  <b>if</b> (Bits[RISCV::FeatureReserveX1]) UserReservedRegister[RISCV::X1] = <b>true</b>;</td></tr>
<tr><th id="552">552</th><td>  <b>if</b> (Bits[RISCV::FeatureReserveX2]) UserReservedRegister[RISCV::X2] = <b>true</b>;</td></tr>
<tr><th id="553">553</th><td>  <b>if</b> (Bits[RISCV::FeatureReserveX3]) UserReservedRegister[RISCV::X3] = <b>true</b>;</td></tr>
<tr><th id="554">554</th><td>  <b>if</b> (Bits[RISCV::FeatureReserveX4]) UserReservedRegister[RISCV::X4] = <b>true</b>;</td></tr>
<tr><th id="555">555</th><td>  <b>if</b> (Bits[RISCV::FeatureReserveX5]) UserReservedRegister[RISCV::X5] = <b>true</b>;</td></tr>
<tr><th id="556">556</th><td>  <b>if</b> (Bits[RISCV::FeatureReserveX6]) UserReservedRegister[RISCV::X6] = <b>true</b>;</td></tr>
<tr><th id="557">557</th><td>  <b>if</b> (Bits[RISCV::FeatureReserveX7]) UserReservedRegister[RISCV::X7] = <b>true</b>;</td></tr>
<tr><th id="558">558</th><td>  <b>if</b> (Bits[RISCV::FeatureReserveX8]) UserReservedRegister[RISCV::X8] = <b>true</b>;</td></tr>
<tr><th id="559">559</th><td>  <b>if</b> (Bits[RISCV::FeatureReserveX9]) UserReservedRegister[RISCV::X9] = <b>true</b>;</td></tr>
<tr><th id="560">560</th><td>  <b>if</b> (Bits[RISCV::FeatureReserveX10]) UserReservedRegister[RISCV::X10] = <b>true</b>;</td></tr>
<tr><th id="561">561</th><td>  <b>if</b> (Bits[RISCV::FeatureReserveX11]) UserReservedRegister[RISCV::X11] = <b>true</b>;</td></tr>
<tr><th id="562">562</th><td>  <b>if</b> (Bits[RISCV::FeatureReserveX12]) UserReservedRegister[RISCV::X12] = <b>true</b>;</td></tr>
<tr><th id="563">563</th><td>  <b>if</b> (Bits[RISCV::FeatureReserveX13]) UserReservedRegister[RISCV::X13] = <b>true</b>;</td></tr>
<tr><th id="564">564</th><td>  <b>if</b> (Bits[RISCV::FeatureReserveX14]) UserReservedRegister[RISCV::X14] = <b>true</b>;</td></tr>
<tr><th id="565">565</th><td>  <b>if</b> (Bits[RISCV::FeatureReserveX15]) UserReservedRegister[RISCV::X15] = <b>true</b>;</td></tr>
<tr><th id="566">566</th><td>  <b>if</b> (Bits[RISCV::FeatureReserveX16]) UserReservedRegister[RISCV::X16] = <b>true</b>;</td></tr>
<tr><th id="567">567</th><td>  <b>if</b> (Bits[RISCV::FeatureReserveX17]) UserReservedRegister[RISCV::X17] = <b>true</b>;</td></tr>
<tr><th id="568">568</th><td>  <b>if</b> (Bits[RISCV::FeatureReserveX18]) UserReservedRegister[RISCV::X18] = <b>true</b>;</td></tr>
<tr><th id="569">569</th><td>  <b>if</b> (Bits[RISCV::FeatureReserveX19]) UserReservedRegister[RISCV::X19] = <b>true</b>;</td></tr>
<tr><th id="570">570</th><td>  <b>if</b> (Bits[RISCV::FeatureReserveX20]) UserReservedRegister[RISCV::X20] = <b>true</b>;</td></tr>
<tr><th id="571">571</th><td>  <b>if</b> (Bits[RISCV::FeatureReserveX21]) UserReservedRegister[RISCV::X21] = <b>true</b>;</td></tr>
<tr><th id="572">572</th><td>  <b>if</b> (Bits[RISCV::FeatureReserveX22]) UserReservedRegister[RISCV::X22] = <b>true</b>;</td></tr>
<tr><th id="573">573</th><td>  <b>if</b> (Bits[RISCV::FeatureReserveX23]) UserReservedRegister[RISCV::X23] = <b>true</b>;</td></tr>
<tr><th id="574">574</th><td>  <b>if</b> (Bits[RISCV::FeatureReserveX24]) UserReservedRegister[RISCV::X24] = <b>true</b>;</td></tr>
<tr><th id="575">575</th><td>  <b>if</b> (Bits[RISCV::FeatureReserveX25]) UserReservedRegister[RISCV::X25] = <b>true</b>;</td></tr>
<tr><th id="576">576</th><td>  <b>if</b> (Bits[RISCV::FeatureReserveX26]) UserReservedRegister[RISCV::X26] = <b>true</b>;</td></tr>
<tr><th id="577">577</th><td>  <b>if</b> (Bits[RISCV::FeatureReserveX27]) UserReservedRegister[RISCV::X27] = <b>true</b>;</td></tr>
<tr><th id="578">578</th><td>  <b>if</b> (Bits[RISCV::FeatureReserveX28]) UserReservedRegister[RISCV::X28] = <b>true</b>;</td></tr>
<tr><th id="579">579</th><td>  <b>if</b> (Bits[RISCV::FeatureReserveX29]) UserReservedRegister[RISCV::X29] = <b>true</b>;</td></tr>
<tr><th id="580">580</th><td>  <b>if</b> (Bits[RISCV::FeatureReserveX30]) UserReservedRegister[RISCV::X30] = <b>true</b>;</td></tr>
<tr><th id="581">581</th><td>  <b>if</b> (Bits[RISCV::FeatureReserveX31]) UserReservedRegister[RISCV::X31] = <b>true</b>;</td></tr>
<tr><th id="582">582</th><td>  <b>if</b> (Bits[RISCV::FeatureSaveRestore]) EnableSaveRestore = <b>true</b>;</td></tr>
<tr><th id="583">583</th><td>  <b>if</b> (Bits[RISCV::FeatureStdExtA]) HasStdExtA = <b>true</b>;</td></tr>
<tr><th id="584">584</th><td>  <b>if</b> (Bits[RISCV::FeatureStdExtB]) HasStdExtB = <b>true</b>;</td></tr>
<tr><th id="585">585</th><td>  <b>if</b> (Bits[RISCV::FeatureStdExtC]) HasStdExtC = <b>true</b>;</td></tr>
<tr><th id="586">586</th><td>  <b>if</b> (Bits[RISCV::FeatureStdExtD]) HasStdExtD = <b>true</b>;</td></tr>
<tr><th id="587">587</th><td>  <b>if</b> (Bits[RISCV::FeatureStdExtF]) HasStdExtF = <b>true</b>;</td></tr>
<tr><th id="588">588</th><td>  <b>if</b> (Bits[RISCV::FeatureStdExtM]) HasStdExtM = <b>true</b>;</td></tr>
<tr><th id="589">589</th><td>  <b>if</b> (Bits[RISCV::FeatureStdExtV]) HasStdExtV = <b>true</b>;</td></tr>
<tr><th id="590">590</th><td>  <b>if</b> (Bits[RISCV::FeatureStdExtZvlsseg]) HasStdExtZvlsseg = <b>true</b>;</td></tr>
<tr><th id="591">591</th><td>}</td></tr>
<tr><th id="592">592</th><td><u>#<span data-ppcond="520">endif</span> // GET_SUBTARGETINFO_TARGET_DESC</u></td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td><u>#<span data-ppcond="595">ifdef</span> <span class="macro" data-ref="_M/GET_SUBTARGETINFO_HEADER">GET_SUBTARGETINFO_HEADER</span></u></td></tr>
<tr><th id="596">596</th><td><u>#undef GET_SUBTARGETINFO_HEADER</u></td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="599">599</th><td><b>class</b> DFAPacketizer;</td></tr>
<tr><th id="600">600</th><td><b>namespace</b> RISCV_MC {</td></tr>
<tr><th id="601">601</th><td><em>unsigned</em> resolveVariantSchedClassImpl(<em>unsigned</em> SchedClass, <em>const</em> MCInst *MI, <em>const</em> MCInstrInfo *MCII, <em>unsigned</em> CPUID);</td></tr>
<tr><th id="602">602</th><td>} <i>// end namespace RISCV_MC</i></td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td><b>struct</b> RISCVGenSubtargetInfo : <b>public</b> TargetSubtargetInfo {</td></tr>
<tr><th id="605">605</th><td>  <b>explicit</b> RISCVGenSubtargetInfo(<em>const</em> Triple &amp;TT, StringRef CPU, StringRef TuneCPU, StringRef FS);</td></tr>
<tr><th id="606">606</th><td><b>public</b>:</td></tr>
<tr><th id="607">607</th><td>  <em>unsigned</em> resolveSchedClass(<em>unsigned</em> SchedClass,  <em>const</em> MachineInstr *DefMI, <em>const</em> TargetSchedModel *SchedModel) <em>const</em> override;</td></tr>
<tr><th id="608">608</th><td>  <em>unsigned</em> resolveVariantSchedClass(<em>unsigned</em> SchedClass, <em>const</em> MCInst *MI, <em>const</em> MCInstrInfo *MCII, <em>unsigned</em> CPUID) <em>const</em> override;</td></tr>
<tr><th id="609">609</th><td>  DFAPacketizer *createDFAPacketizer(<em>const</em> InstrItineraryData *IID) <em>const</em>;</td></tr>
<tr><th id="610">610</th><td>  <em>unsigned</em> getHwMode() <em>const</em> override;</td></tr>
<tr><th id="611">611</th><td>};</td></tr>
<tr><th id="612">612</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td><u>#<span data-ppcond="595">endif</span> // GET_SUBTARGETINFO_HEADER</u></td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td><u>#<span data-ppcond="617">ifdef</span> <span class="macro" data-ref="_M/GET_SUBTARGETINFO_CTOR">GET_SUBTARGETINFO_CTOR</span></u></td></tr>
<tr><th id="618">618</th><td><u>#undef GET_SUBTARGETINFO_CTOR</u></td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td><u>#include "llvm/CodeGen/TargetSchedule.h"</u></td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="623">623</th><td><b>extern</b> <em>const</em> llvm::SubtargetFeatureKV RISCVFeatureKV[];</td></tr>
<tr><th id="624">624</th><td><b>extern</b> <em>const</em> llvm::SubtargetSubTypeKV RISCVSubTypeKV[];</td></tr>
<tr><th id="625">625</th><td><b>extern</b> <em>const</em> llvm::MCWriteProcResEntry RISCVWriteProcResTable[];</td></tr>
<tr><th id="626">626</th><td><b>extern</b> <em>const</em> llvm::MCWriteLatencyEntry RISCVWriteLatencyTable[];</td></tr>
<tr><th id="627">627</th><td><b>extern</b> <em>const</em> llvm::MCReadAdvanceEntry RISCVReadAdvanceTable[];</td></tr>
<tr><th id="628">628</th><td>RISCVGenSubtargetInfo::RISCVGenSubtargetInfo(<em>const</em> Triple &amp;TT, StringRef CPU, StringRef TuneCPU, StringRef FS)</td></tr>
<tr><th id="629">629</th><td>  : TargetSubtargetInfo(TT, CPU, TuneCPU, FS, makeArrayRef(RISCVFeatureKV, <var>57</var>), makeArrayRef(RISCVSubTypeKV, <var>10</var>), </td></tr>
<tr><th id="630">630</th><td>                        RISCVWriteProcResTable, RISCVWriteLatencyTable, RISCVReadAdvanceTable, </td></tr>
<tr><th id="631">631</th><td>                        <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b>) {}</td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td><em>unsigned</em> RISCVGenSubtargetInfo</td></tr>
<tr><th id="634">634</th><td>::resolveSchedClass(<em>unsigned</em> SchedClass, <em>const</em> MachineInstr *MI, <em>const</em> TargetSchedModel *SchedModel) <em>const</em> {</td></tr>
<tr><th id="635">635</th><td>  report_fatal_error(<q>"Expected a variant SchedClass"</q>);</td></tr>
<tr><th id="636">636</th><td>} <i>// RISCVGenSubtargetInfo::resolveSchedClass</i></td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td><em>unsigned</em> RISCVGenSubtargetInfo</td></tr>
<tr><th id="639">639</th><td>::resolveVariantSchedClass(<em>unsigned</em> SchedClass, <em>const</em> MCInst *MI, <em>const</em> MCInstrInfo *MCII, <em>unsigned</em> CPUID) <em>const</em> {</td></tr>
<tr><th id="640">640</th><td>  <b>return</b> RISCV_MC::resolveVariantSchedClassImpl(SchedClass, MI, MCII, CPUID);</td></tr>
<tr><th id="641">641</th><td>} <i>// RISCVGenSubtargetInfo::resolveVariantSchedClass</i></td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td><em>unsigned</em> RISCVGenSubtargetInfo::getHwMode() <em>const</em> {</td></tr>
<tr><th id="644">644</th><td>  <b>if</b> (checkFeatures(<q>"+64bit"</q>)) <b>return</b> <var>1</var>;</td></tr>
<tr><th id="645">645</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="646">646</th><td>}</td></tr>
<tr><th id="647">647</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td><u>#<span data-ppcond="617">endif</span> // GET_SUBTARGETINFO_CTOR</u></td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td><u>#<span data-ppcond="652">ifdef</span> <span class="macro" data-ref="_M/GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS">GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS</span></u></td></tr>
<tr><th id="653">653</th><td><u>#undef GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS</u></td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td><u>#<span data-ppcond="652">endif</span> // GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS</u></td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td><u>#<span data-ppcond="658">ifdef</span> <span class="macro" data-ref="_M/GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS">GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS</span></u></td></tr>
<tr><th id="659">659</th><td><u>#undef GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS</u></td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td><u>#<span data-ppcond="658">endif</span> // GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS</u></td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp.html'>llvm/llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>