
---------- Begin Simulation Statistics ----------
final_tick                               536566820000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  88120                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739328                       # Number of bytes of host memory used
host_op_rate                                    88413                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6961.27                       # Real time elapsed on the host
host_tick_rate                               77078861                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613425368                       # Number of instructions simulated
sim_ops                                     615464149                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.536567                       # Number of seconds simulated
sim_ticks                                536566820000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.491845                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77813310                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            88937786                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         11588034                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        118413321                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10434386                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10487005                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           52619                       # Number of indirect misses.
system.cpu0.branchPred.lookups              151760937                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1053204                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509418                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7138053                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138977521                       # Number of branches committed
system.cpu0.commit.bw_lim_events             17623004                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532455                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       35332420                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561812465                       # Number of instructions committed
system.cpu0.commit.committedOps             562323159                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    969918825                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.579763                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.388237                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    708616470     73.06%     73.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    152066908     15.68%     88.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     39846867      4.11%     92.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     32623320      3.36%     96.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11095176      1.14%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3750144      0.39%     97.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1501451      0.15%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2795485      0.29%     98.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     17623004      1.82%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    969918825                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672910                       # Number of function calls committed.
system.cpu0.commit.int_insts                543455722                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174764134                       # Number of loads committed
system.cpu0.commit.membars                    1019976                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019985      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311060070     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135934      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017777      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175273540     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69815788     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562323159                       # Class of committed instruction
system.cpu0.commit.refs                     245089363                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561812465                       # Number of Instructions Simulated
system.cpu0.committedOps                    562323159                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.887759                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.887759                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            110855570                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4455444                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77027062                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             615367638                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               418154971                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                440905787                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7143823                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9336330                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2439949                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  151760937                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                113313803                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    559445370                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2823090                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          208                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     631377238                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  61                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          234                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               23187684                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.143094                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         408460385                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88247696                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.595321                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         979500100                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.645114                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.877433                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               521837555     53.28%     53.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               345901238     35.31%     88.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                67336123      6.87%     95.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                33398177      3.41%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6166213      0.63%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3736995      0.38%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   98837      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021511      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3451      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           979500100                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                       81066655                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7196542                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               143973977                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.557761                       # Inst execution rate
system.cpu0.iew.exec_refs                   262717731                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  72818969                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               87058953                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            189757712                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            513019                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4395104                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            74127315                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          597641726                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            189898762                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3287562                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            591542700                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                536675                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2042261                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7143823                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3186345                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       138297                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        10641456                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        29475                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6452                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2278644                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14993578                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3802086                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6452                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       796604                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6399938                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                246940414                       # num instructions consuming a value
system.cpu0.iew.wb_count                    585868511                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.849167                       # average fanout of values written-back
system.cpu0.iew.wb_producers                209693718                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.552411                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     585913346                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               720196741                       # number of integer regfile reads
system.cpu0.int_regfile_writes              373995356                       # number of integer regfile writes
system.cpu0.ipc                              0.529729                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.529729                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1021045      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            324230824     54.51%     54.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139459      0.70%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1017932      0.17%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           191405797     32.18%     87.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73015139     12.27%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             594830263                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     884400                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001487                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 179926     20.34%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                600717     67.92%     88.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               103754     11.73%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             594693548                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2170112756                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    585868444                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        632965760                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 596108542                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                594830263                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1533184                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       35318563                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            67868                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           729                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13544733                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    979500100                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.607279                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.806985                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          541336336     55.27%     55.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          314211649     32.08%     87.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          100079311     10.22%     97.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18081870      1.85%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3363961      0.34%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1992354      0.20%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             296304      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              87576      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              50739      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      979500100                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.560861                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6643269                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1405218                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           189757712                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           74127315                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1065                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1060566755                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12567449                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               93922693                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357829442                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4026802                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               427639609                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3989751                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 5026                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            742823396                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             609258937                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          391055138                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                433532752                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9373503                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7143823                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17077658                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                33225691                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       742823340                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        183565                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3218                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7875483                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3215                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1549938335                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1204900113                       # The number of ROB writes
system.cpu0.timesIdled                       12631223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1021                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.381709                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2984183                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3712515                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           385170                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4958362                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            136700                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         140259                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3559                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5578946                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8882                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509188                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           286858                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4420277                       # Number of branches committed
system.cpu1.commit.bw_lim_events               551110                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528253                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2611093                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19246672                       # Number of instructions committed
system.cpu1.commit.committedOps              19756068                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    114862643                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.171997                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.835333                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    106924231     93.09%     93.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3887418      3.38%     96.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1250641      1.09%     97.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1251961      1.09%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       359402      0.31%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       106893      0.09%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       486377      0.42%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        44610      0.04%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       551110      0.48%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    114862643                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227546                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18555273                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320609                       # Number of loads committed
system.cpu1.commit.membars                    1018445                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018445      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11647909     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829797     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259779      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19756068                       # Class of committed instruction
system.cpu1.commit.refs                       7089588                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19246672                       # Number of Instructions Simulated
system.cpu1.committedOps                     19756068                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.011125                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.011125                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            101972093                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               103366                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2835918                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23428680                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3501681                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8432584                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                287346                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               244617                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1180934                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5578946                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3211078                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    111404338                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                46936                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      23958554                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 771316                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.048222                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3584617                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3120883                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.207085                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         115374638                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.212083                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.645440                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               100443052     87.06%     87.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8903280      7.72%     94.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3532680      3.06%     97.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1743324      1.51%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  561419      0.49%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  121144      0.11%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   69282      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     324      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     133      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           115374638                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         319521                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              308663                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4803852                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.186667                       # Inst execution rate
system.cpu1.iew.exec_refs                     7753082                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1850415                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               87076159                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5961872                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            510038                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           290938                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1920916                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22362552                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5902667                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           267338                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21596283                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                428441                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               800385                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                287346                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1857833                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20701                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          146405                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4730                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          579                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1441                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       641263                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       151937                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           579                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        94408                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        214255                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12608605                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21327913                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.845143                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10656071                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.184347                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21336808                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26922248                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14301676                       # number of integer regfile writes
system.cpu1.ipc                              0.166358                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166358                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018656      4.66%      4.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13010391     59.51%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6478771     29.63%     93.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1355660      6.20%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21863621                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     617893                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028261                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 138630     22.44%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                421628     68.24%     90.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                57632      9.33%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21462843                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         159756480                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21327901                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24969353                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20833937                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21863621                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528615                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2606483                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            36734                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           362                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1144162                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    115374638                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.189501                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.650718                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          102193693     88.58%     88.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8405882      7.29%     95.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2689612      2.33%     98.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             966264      0.84%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             744120      0.64%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             143844      0.12%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             161100      0.14%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              43561      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              26562      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      115374638                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.188978                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3284631                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          332003                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5961872                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1920916                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    211                       # number of misc regfile reads
system.cpu1.numCycles                       115694159                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   957432241                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               92449496                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13167264                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3404724                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4072487                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                552562                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 5422                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28883102                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              23063568                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15422552                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8801205                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5683755                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                287346                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9742736                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2255288                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28883090                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         21368                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               815                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6696601                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           814                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   136677680                       # The number of ROB reads
system.cpu1.rob.rob_writes                   45247624                       # The number of ROB writes
system.cpu1.timesIdled                           7848                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            72.154002                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2479034                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3435754                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           401093                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4757708                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98310                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         146810                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           48500                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5220903                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2580                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509172                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           253767                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647352                       # Number of branches committed
system.cpu2.commit.bw_lim_events               483393                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528210                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3643068                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16505827                       # Number of instructions committed
system.cpu2.commit.committedOps              17015199                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    112291747                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.151527                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.788846                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    105492588     93.95%     93.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3312733      2.95%     96.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1073398      0.96%     97.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1104008      0.98%     98.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       265557      0.24%     99.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        81907      0.07%     99.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       442402      0.39%     99.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        35761      0.03%     99.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       483393      0.43%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    112291747                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174088                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15893592                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697287                       # Number of loads committed
system.cpu2.commit.membars                    1018421                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018421      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9797072     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206459     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        993109      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17015199                       # Class of committed instruction
system.cpu2.commit.refs                       6199580                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16505827                       # Number of Instructions Simulated
system.cpu2.committedOps                     17015199                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.850810                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.850810                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            101210409                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               149929                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2290751                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21931036                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2895803                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  7457458                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                254104                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               285722                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1095473                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5220903                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2758783                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    109423740                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                24008                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      23925866                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 802860                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.046171                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3088056                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2577344                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.211587                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         112913247                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.218678                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.685593                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                98385471     87.13%     87.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8435062      7.47%     94.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3658739      3.24%     97.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1523178      1.35%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  475805      0.42%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  143867      0.13%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  290944      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      50      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     131      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           112913247                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         165045                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              272965                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4119471                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.165343                       # Inst execution rate
system.cpu2.iew.exec_refs                     6685529                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1524117                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               88147979                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5627664                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            621900                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           281650                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1731807                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           20653598                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5161412                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           164187                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18696756                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                413763                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               831571                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                254104                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1839376                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        18448                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           98174                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3138                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          215                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          561                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       930377                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       229514                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           215                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       109065                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        163900                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 11030622                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18505194                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.861114                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9498627                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.163649                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18510508                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                23173273                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12459062                       # number of integer regfile writes
system.cpu2.ipc                              0.145968                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.145968                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018632      5.40%      5.40% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11118890     58.95%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   84      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5703089     30.24%     94.59% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1020191      5.41%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18860943                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     587721                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031161                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 130695     22.24%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     22.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                408393     69.49%     91.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                48630      8.27%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18430017                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         151265196                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18505182                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24292128                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18801946                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18860943                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1851652                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3638398                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            42369                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        323442                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2161864                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    112913247                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.167039                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.620376                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          101697084     90.07%     90.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7107507      6.29%     96.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2266439      2.01%     98.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             773778      0.69%     99.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             722159      0.64%     99.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             141638      0.13%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             149098      0.13%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              36542      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              19002      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      112913247                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.166795                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3668292                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          428878                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5627664                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1731807                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    211                       # number of misc regfile reads
system.cpu2.numCycles                       113078292                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   960047593                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               92848350                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11442384                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3011519                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3452709                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                571219                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2370                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26402772                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              21375643                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           14432007                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  7639783                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               4943361                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                254104                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8694235                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2989623                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26402760                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         24066                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               807                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6667511                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           800                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   132465477                       # The number of ROB reads
system.cpu2.rob.rob_writes                   41938386                       # The number of ROB writes
system.cpu2.timesIdled                           3581                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            81.129983                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2247019                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             2769653                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           394491                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3936249                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            113475                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         202631                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           89156                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4420949                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1321                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509145                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           230013                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470529                       # Number of branches committed
system.cpu3.commit.bw_lim_events               416727                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528126                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2548824                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860404                       # Number of instructions committed
system.cpu3.commit.committedOps              16369723                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    106690846                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.153431                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.786359                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    100005689     93.73%     93.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3348034      3.14%     96.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1096251      1.03%     97.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       963919      0.90%     98.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       250441      0.23%     99.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        93037      0.09%     99.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       480571      0.45%     99.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        36177      0.03%     99.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       416727      0.39%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    106690846                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151219                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254638                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568653                       # Number of loads committed
system.cpu3.commit.membars                    1018359                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018359      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353668     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077798     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919760      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16369723                       # Class of committed instruction
system.cpu3.commit.refs                       5997570                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860404                       # Number of Instructions Simulated
system.cpu3.committedOps                     16369723                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.764249                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.764249                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             97042133                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               165265                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2154716                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              19982738                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 2592994                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  6104611                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                230332                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               306121                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1182811                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4420949                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2413702                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    104093399                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                20980                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      20497506                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 789620                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.041208                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2664661                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2360494                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.191059                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         107152881                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.196053                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.634245                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                94575732     88.26%     88.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7386969      6.89%     95.16% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2984572      2.79%     97.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1462313      1.36%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  562112      0.52%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   71291      0.07%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  109709      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      50      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     133      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           107152881                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         130836                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              246951                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3823079                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.169295                       # Inst execution rate
system.cpu3.iew.exec_refs                     6482718                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1441982                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               82363175                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5031144                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            509983                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           281980                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1459623                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18915587                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              5040736                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           286470                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             18162638                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                412646                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               783611                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                230332                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1841354                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        17569                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           80728                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2069                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          142                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          153                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       462491                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        30706                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           142                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        45493                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        201458                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10814495                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17982131                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.858976                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9289396                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.167613                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17987514                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                22249707                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12308922                       # number of integer regfile writes
system.cpu3.ipc                              0.147836                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.147836                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018579      5.52%      5.52% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10913390     59.15%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5580451     30.25%     94.92% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936546      5.08%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18449108                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     588760                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031913                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 133993     22.76%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                406874     69.11%     91.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                47890      8.13%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              18019274                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         144702123                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17982119                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         21461546                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  17387134                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18449108                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528453                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2545863                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            62293                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           327                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       913156                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    107152881                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.172176                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.632186                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           96219012     89.80%     89.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            6928914      6.47%     96.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2201852      2.05%     98.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             731087      0.68%     99.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             736007      0.69%     99.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             121406      0.11%     99.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             154490      0.14%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              35673      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              24440      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      107152881                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.171966                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3074283                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          295996                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5031144                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1459623                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    220                       # number of misc regfile reads
system.cpu3.numCycles                       107283717                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   965842436                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               87500478                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036703                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3355491                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3216007                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                616316                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1313                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             24009730                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              19507332                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13483100                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6327763                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               5714297                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                230332                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9850927                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2446397                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        24009718                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         27374                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               778                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  7292759                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           770                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   125191379                       # The number of ROB reads
system.cpu3.rob.rob_writes                   38300161                       # The number of ROB writes
system.cpu3.timesIdled                           2157                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2343829                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4649509                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       338813                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        41663                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     36043476                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1901272                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     72238497                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1942935                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 536566820000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             835777                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1576411                       # Transaction distribution
system.membus.trans_dist::CleanEvict           729177                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              851                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            519                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1506672                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1506634                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        835777                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           102                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6991920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6991920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    250804608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               250804608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1277                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2343921                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2343921    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2343921                       # Request fanout histogram
system.membus.respLayer1.occupancy        12572675000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11636115505                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                245                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          123                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3899508695.121951                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   22886066575.742458                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          120     97.56%     97.56% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     98.37% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 219664531000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            123                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    56927250500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 479639569500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 536566820000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2753854                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2753854                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2753854                       # number of overall hits
system.cpu2.icache.overall_hits::total        2753854                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4929                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4929                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4929                       # number of overall misses
system.cpu2.icache.overall_misses::total         4929                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    194572000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    194572000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    194572000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    194572000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2758783                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2758783                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2758783                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2758783                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001787                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001787                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001787                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001787                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 39474.944208                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 39474.944208                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 39474.944208                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 39474.944208                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          110                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          110                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         4400                       # number of writebacks
system.cpu2.icache.writebacks::total             4400                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          497                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          497                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          497                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          497                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         4432                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         4432                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         4432                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         4432                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    170279000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    170279000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    170279000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    170279000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001607                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001607                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001607                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001607                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 38420.351986                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 38420.351986                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 38420.351986                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 38420.351986                       # average overall mshr miss latency
system.cpu2.icache.replacements                  4400                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2753854                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2753854                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4929                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4929                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    194572000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    194572000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2758783                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2758783                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001787                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001787                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 39474.944208                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 39474.944208                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          497                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          497                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         4432                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         4432                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    170279000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    170279000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001607                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001607                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 38420.351986                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 38420.351986                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 536566820000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.976585                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2515114                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             4400                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           571.616818                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        388181000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.976585                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999268                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999268                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5521998                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5521998                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 536566820000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4596114                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4596114                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4596114                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4596114                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1373182                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1373182                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1373182                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1373182                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 166755805792                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 166755805792                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 166755805792                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 166755805792                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5969296                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5969296                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5969296                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5969296                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.230041                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.230041                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.230041                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.230041                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 121437.512138                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 121437.512138                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 121437.512138                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 121437.512138                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1443557                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       115885                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            18209                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1626                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    79.277116                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    71.269988                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       549733                       # number of writebacks
system.cpu2.dcache.writebacks::total           549733                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1029438                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1029438                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1029438                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1029438                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       343744                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       343744                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       343744                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       343744                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  37772808133                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  37772808133                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  37772808133                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  37772808133                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.057585                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.057585                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.057585                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.057585                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 109886.450769                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 109886.450769                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 109886.450769                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 109886.450769                       # average overall mshr miss latency
system.cpu2.dcache.replacements                549733                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4153732                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4153732                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       822849                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       822849                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  81508415000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  81508415000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4976581                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4976581                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.165344                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.165344                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 99056.345696                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 99056.345696                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       654924                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       654924                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       167925                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       167925                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  16835234000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  16835234000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.033743                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.033743                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 100254.482656                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 100254.482656                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       442382                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        442382                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       550333                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       550333                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  85247390792                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  85247390792                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992715                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992715                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.554372                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.554372                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 154901.470186                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 154901.470186                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       374514                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       374514                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       175819                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       175819                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  20937574133                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  20937574133                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.177109                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.177109                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 119085.958474                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 119085.958474                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          321                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          321                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          200                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          200                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      3689500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3689500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.383877                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.383877                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 18447.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 18447.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           93                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           93                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          107                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          107                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2654500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2654500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.205374                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.205374                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 24808.411215                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24808.411215                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          208                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          208                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          154                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          154                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       979000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       979000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.425414                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.425414                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6357.142857                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6357.142857                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          152                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          152                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       851000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       851000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.419890                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.419890                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5598.684211                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5598.684211                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       274500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       274500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       250500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       250500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284463                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284463                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224709                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224709                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20939334500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20939334500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509172                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509172                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.441322                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.441322                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 93184.227156                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 93184.227156                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224709                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224709                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20714625500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20714625500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.441322                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.441322                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 92184.227156                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 92184.227156                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 536566820000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.014763                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5448686                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           568328                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.587221                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        388192500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.014763                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.906711                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.906711                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13527057                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13527057                       # Number of data accesses
system.cpu3.numPwrStateTransitions                241                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          121                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3987847719.008265                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   23068511379.526337                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          118     97.52%     97.52% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     98.35% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 219664660000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            121                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    54037246000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 482529574000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 536566820000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2410479                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2410479                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2410479                       # number of overall hits
system.cpu3.icache.overall_hits::total        2410479                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3223                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3223                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3223                       # number of overall misses
system.cpu3.icache.overall_misses::total         3223                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    151262499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    151262499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    151262499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    151262499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2413702                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2413702                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2413702                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2413702                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001335                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001335                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001335                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001335                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 46932.205709                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 46932.205709                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 46932.205709                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 46932.205709                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          140                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    46.666667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2865                       # number of writebacks
system.cpu3.icache.writebacks::total             2865                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          326                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          326                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          326                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          326                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2897                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2897                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2897                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2897                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    131682000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    131682000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    131682000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    131682000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001200                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001200                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001200                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001200                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 45454.608215                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 45454.608215                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 45454.608215                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 45454.608215                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2865                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2410479                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2410479                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3223                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3223                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    151262499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    151262499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2413702                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2413702                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001335                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001335                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 46932.205709                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 46932.205709                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          326                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          326                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2897                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2897                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    131682000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    131682000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001200                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001200                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 45454.608215                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 45454.608215                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 536566820000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.976153                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2299315                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2865                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           802.553229                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        395463000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.976153                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999255                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999255                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4830301                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4830301                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 536566820000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4448098                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4448098                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4448098                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4448098                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1352085                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1352085                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1352085                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1352085                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 177125838553                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 177125838553                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 177125838553                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 177125838553                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5800183                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5800183                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5800183                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5800183                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.233111                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.233111                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.233111                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.233111                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 131001.999544                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 131001.999544                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 131001.999544                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 131001.999544                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1426691                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       150693                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            17351                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1833                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    82.225290                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    82.211129                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       512978                       # number of writebacks
system.cpu3.dcache.writebacks::total           512978                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1029884                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1029884                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1029884                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1029884                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       322201                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       322201                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       322201                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       322201                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  36666039279                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  36666039279                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  36666039279                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  36666039279                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.055550                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.055550                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.055550                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.055550                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 113798.651398                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 113798.651398                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 113798.651398                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 113798.651398                       # average overall mshr miss latency
system.cpu3.dcache.replacements                512978                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4051682                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4051682                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       829131                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       829131                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  84903252500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  84903252500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4880813                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4880813                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.169876                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.169876                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 102400.287168                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 102400.287168                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       666780                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       666780                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       162351                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       162351                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  17014551500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  17014551500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.033263                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.033263                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 104801.026788                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 104801.026788                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       396416                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        396416                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       522954                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       522954                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  92222586053                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  92222586053                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919370                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919370                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.568818                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.568818                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 176349.327193                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 176349.327193                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       363104                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       363104                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       159850                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       159850                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19651487779                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19651487779                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.173869                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.173869                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 122937.052105                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 122937.052105                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          313                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          313                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          189                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          189                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      3747500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      3747500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          502                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          502                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.376494                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.376494                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 19828.042328                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 19828.042328                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          105                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          105                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           84                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           84                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2454500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2454500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.167331                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.167331                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 29220.238095                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29220.238095                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          205                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          172                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          172                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1250000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1250000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.456233                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.456233                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7267.441860                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7267.441860                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          170                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          170                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1094000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1094000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.450928                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.450928                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6435.294118                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6435.294118                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       139500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       139500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       125500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       125500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305666                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305666                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203479                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203479                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19158084000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19158084000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509145                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509145                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399648                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399648                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 94152.634916                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 94152.634916                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203479                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203479                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18954605000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18954605000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399648                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399648                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 93152.634916                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 93152.634916                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 536566820000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.819918                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5279231                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           525509                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.045938                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        395474500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.819918                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.838122                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.838122                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13145947                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13145947                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 34                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    369631352.941176                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   740230837.826953                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        29000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2654261500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             17                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   530283087000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6283733000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 536566820000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     96491139                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        96491139                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     96491139                       # number of overall hits
system.cpu0.icache.overall_hits::total       96491139                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     16822664                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      16822664                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     16822664                       # number of overall misses
system.cpu0.icache.overall_misses::total     16822664                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 220001170495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 220001170495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 220001170495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 220001170495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    113313803                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    113313803                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    113313803                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    113313803                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.148461                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.148461                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.148461                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.148461                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13077.665374                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13077.665374                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13077.665374                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13077.665374                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4014                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               65                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    61.753846                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14825272                       # number of writebacks
system.cpu0.icache.writebacks::total         14825272                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1997357                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1997357                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1997357                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1997357                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14825307                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14825307                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14825307                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14825307                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 188562065998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 188562065998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 188562065998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 188562065998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.130834                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.130834                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.130834                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.130834                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12718.931621                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12718.931621                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12718.931621                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12718.931621                       # average overall mshr miss latency
system.cpu0.icache.replacements              14825272                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     96491139                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       96491139                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     16822664                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     16822664                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 220001170495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 220001170495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    113313803                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    113313803                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.148461                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.148461                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13077.665374                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13077.665374                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1997357                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1997357                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14825307                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14825307                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 188562065998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 188562065998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.130834                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.130834                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12718.931621                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12718.931621                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 536566820000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999885                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          111316265                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14825273                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.508547                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999885                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999996                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        241452911                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       241452911                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 536566820000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    219928441                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       219928441                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    219928441                       # number of overall hits
system.cpu0.dcache.overall_hits::total      219928441                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     26090602                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      26090602                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     26090602                       # number of overall misses
system.cpu0.dcache.overall_misses::total     26090602                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 667110364287                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 667110364287                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 667110364287                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 667110364287                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    246019043                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    246019043                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    246019043                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    246019043                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.106051                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.106051                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.106051                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.106051                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25568.990868                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25568.990868                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25568.990868                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25568.990868                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7403718                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       207567                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           142686                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2798                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.888188                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    74.184060                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19616164                       # number of writebacks
system.cpu0.dcache.writebacks::total         19616164                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6644865                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6644865                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6644865                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6644865                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19445737                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19445737                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19445737                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19445737                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 321218469513                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 321218469513                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 321218469513                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 321218469513                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.079042                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.079042                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.079042                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.079042                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16518.708934                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16518.708934                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16518.708934                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16518.708934                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19616164                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    155999869                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      155999869                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     20205394                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     20205394                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 416025960500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 416025960500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    176205263                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    176205263                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.114670                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.114670                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20589.846479                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20589.846479                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3858625                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3858625                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     16346769                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     16346769                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 234009920500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 234009920500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.092771                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.092771                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14315.362290                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14315.362290                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     63928572                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      63928572                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5885208                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5885208                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 251084403787                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 251084403787                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69813780                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69813780                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.084299                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.084299                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 42663.641419                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42663.641419                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2786240                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2786240                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3098968                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3098968                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  87208549013                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  87208549013                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.044389                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.044389                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28141.158287                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28141.158287                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1324                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1324                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          806                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          806                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     54293000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     54293000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.378404                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.378404                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 67361.042184                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 67361.042184                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          781                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          781                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1228000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1228000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.011737                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.011737                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        49120                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        49120                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1869                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1869                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          162                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          162                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       977000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       977000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2031                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2031                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.079764                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.079764                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6030.864198                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6030.864198                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          162                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       815000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       815000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.079764                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.079764                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5030.864198                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5030.864198                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318166                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318166                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191252                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191252                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17384496500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17384496500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509418                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509418                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375432                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375432                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 90898.377533                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 90898.377533                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191252                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191252                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  17193244500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  17193244500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375432                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375432                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 89898.377533                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 89898.377533                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 536566820000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.881814                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          239886621                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19636754                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.216205                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.881814                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996307                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996307                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        512702030                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       512702030                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 536566820000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            14792108                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            18745502                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7140                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               67637                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3064                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               61489                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1734                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               59068                       # number of demand (read+write) hits
system.l2.demand_hits::total                 33737742                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           14792108                       # number of overall hits
system.l2.overall_hits::.cpu0.data           18745502                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7140                       # number of overall hits
system.l2.overall_hits::.cpu1.data              67637                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3064                       # number of overall hits
system.l2.overall_hits::.cpu2.data              61489                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1734                       # number of overall hits
system.l2.overall_hits::.cpu3.data              59068                       # number of overall hits
system.l2.overall_hits::total                33737742                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             33197                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            869599                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2385                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            493476                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1368                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            488796                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1163                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            454243                       # number of demand (read+write) misses
system.l2.demand_misses::total                2344227                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            33197                       # number of overall misses
system.l2.overall_misses::.cpu0.data           869599                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2385                       # number of overall misses
system.l2.overall_misses::.cpu1.data           493476                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1368                       # number of overall misses
system.l2.overall_misses::.cpu2.data           488796                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1163                       # number of overall misses
system.l2.overall_misses::.cpu3.data           454243                       # number of overall misses
system.l2.overall_misses::total               2344227                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2776595000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  90795718500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    224656500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  58013408000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    127696000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  56586076000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    106744500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  53859645000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     262490539500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2776595000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  90795718500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    224656500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  58013408000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    127696000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  56586076000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    106744500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  53859645000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    262490539500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14825305                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19615101                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            9525                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          561113                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            4432                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          550285                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2897                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          513311                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             36081969                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14825305                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19615101                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           9525                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         561113                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           4432                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         550285                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2897                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         513311                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            36081969                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002239                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.044333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.250394                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.879459                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.308664                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.888260                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.401450                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.884927                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.064969                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002239                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.044333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.250394                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.879459                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.308664                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.888260                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.401450                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.884927                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.064969                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83639.937344                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104411.019907                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94195.597484                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 117560.748648                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 93345.029240                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 115766.241950                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91783.748925                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 118570.115555                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111973.174739                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83639.937344                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104411.019907                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94195.597484                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 117560.748648                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 93345.029240                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 115766.241950                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91783.748925                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 118570.115555                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111973.174739                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1576411                       # number of writebacks
system.l2.writebacks::total                   1576411                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            265                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            312                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            245                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            324                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            250                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            213                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            176                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1815                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           265                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           312                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           245                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           324                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           250                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           213                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           176                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1815                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        33167                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       869334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2073                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       493231                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1044                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       488546                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          950                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       454067                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2342412                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        33167                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       869334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2073                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       493231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1044                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       488546                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          950                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       454067                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2342412                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2443683500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  82085080500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    180309000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  53063251500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     92789500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  51682952000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     81209000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  49306100500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 238935375500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2443683500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  82085080500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    180309000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  53063251500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     92789500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  51682952000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     81209000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  49306100500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 238935375500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.044320                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.217638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.879023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.235560                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.887805                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.327925                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.884585                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.064919                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.044320                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.217638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.879023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.235560                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.887805                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.327925                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.884585                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.064919                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73678.159013                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94422.949637                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86979.739508                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 107582.961128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88878.831418                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 105789.325877                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85483.157895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 108587.720535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102003.992252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73678.159013                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94422.949637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86979.739508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 107582.961128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88878.831418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 105789.325877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85483.157895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 108587.720535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102003.992252                       # average overall mshr miss latency
system.l2.replacements                        4247544                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4994331                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4994331                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4994331                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4994331                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30962069                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30962069                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30962069                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30962069                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              44                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              44                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              40                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  129                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            45                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 81                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       421000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        31000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       452000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           57                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              210                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.978261                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.241379                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.228070                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.183673                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.385714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9355.555556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2214.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5580.246914                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           45                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            81                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       908500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       287000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       262000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       183000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1640500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.978261                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.241379                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.228070                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.183673                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.385714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20188.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20153.846154                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20333.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20253.086420                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            28                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 54                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               50                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            104                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.370370                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.282051                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.480769                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           50                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       228500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       365999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       203000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       230000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1027499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.370370                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.282051                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.480769                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20772.727273                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20333.277778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20300                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20909.090909                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20549.980000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2793614                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            28570                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            28324                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            29936                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2880444                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         479956                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         350710                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         354463                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         321505                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1506634                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  52750433000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40755193000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  40503658000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37532758500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  171542042500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3273570                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       379280                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       382787                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       351441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4387078                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.146615                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.924673                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.926006                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.914819                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.343425                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109906.810208                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 116207.673006                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 114267.661223                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 116740.823626                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113857.806541                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       479956                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       350710                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       354463                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       321505                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1506634                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  47950873000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  37248093000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  36959028000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  34317708500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 156475702500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.146615                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.924673                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.926006                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.914819                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.343425                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99906.810208                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 106207.673006                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 104267.661223                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 106740.823626                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103857.806541                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      14792108                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7140                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3064                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1734                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           14804046                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        33197                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2385                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1368                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1163                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            38113                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2776595000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    224656500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    127696000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    106744500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3235692000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14825305                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         9525                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         4432                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2897                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14842159                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002239                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.250394                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.308664                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.401450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002568                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83639.937344                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94195.597484                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 93345.029240                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91783.748925                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84897.331619                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           30                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          312                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          324                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          213                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           879                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        33167                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2073                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1044                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          950                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        37234                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2443683500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    180309000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     92789500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     81209000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2797991000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002237                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.217638                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.235560                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.327925                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002509                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73678.159013                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86979.739508                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88878.831418                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85483.157895                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75146.129881                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     15951888                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        39067                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        33165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        29132                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16053252                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       389643                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       142766                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       134333                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       132738                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          799480                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  38045285500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17258215000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16082418000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16326886500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  87712805000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     16341531                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       181833                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       167498                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       161870                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16852732                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.023844                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.785149                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.801998                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.820028                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.047439                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97641.393532                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 120884.629394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 119720.530324                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 123000.847534                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109712.319258                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          265                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          245                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          250                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          176                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          936                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       389378                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       142521                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       134083                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       132562                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       798544                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  34134207500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15815158500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  14723924000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  14988392000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  79661682000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.023828                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.783802                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.800505                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.818941                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.047384                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87663.420892                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 110967.215358                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 109812.011963                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 113067.032785                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99758.663267                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           93                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             102                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           98                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           107                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.948980                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.953271                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           93                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          102                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1809000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        95500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        45000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1988000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.948980                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.953271                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19451.612903                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19100                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        22500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19490.196078                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 536566820000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999833                       # Cycle average of tags in use
system.l2.tags.total_refs                    72036595                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4247549                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.959568                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.471584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        6.618351                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       26.709706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.017540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.047669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.004943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.018328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.003798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.107914                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.429243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.103412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.417339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.015911                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.017311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2309488925                       # Number of tag accesses
system.l2.tags.data_accesses               2309488925                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 536566820000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2122624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      55637376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        132672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31566784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         66816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31266944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         60800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29060288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          149914304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2122624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       132672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        66816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        60800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2382912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    100890304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       100890304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          33166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         869334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2073                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         493231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         488546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         454067                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2342411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1576411                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1576411                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3955936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        103691421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           247261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         58831040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           124525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         58272228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           113313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         54159681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             279395405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3955936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       247261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       124525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       113313                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4441035                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188029338                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188029338                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188029338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3955936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       103691421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          247261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        58831040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          124525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        58272228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          113313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        54159681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            467424743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1574893.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     33166.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    860209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2073.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    487834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    482495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       950.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    448223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002766009500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97270                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97270                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5082805                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1482887                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2342411                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1576411                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2342411                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1576411                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  26417                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1518                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            109244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            107478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            118211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            181156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            151960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            173065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            164740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            141969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            232917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            170948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           153901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           132292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           130601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           119901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           115008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           112603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             72422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             68052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            112394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            130509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            118035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            102346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            170285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            135303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           111012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            95660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            91355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            82696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74036                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  98082029000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11579970000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            141506916500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42349.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61099.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1048348                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  974282                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2342411                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1576411                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  793444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  637103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  407066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  199461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   63567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   40831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   38997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   40231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   34845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   28432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  14114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  72991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  96413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 104048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 107886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 108719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 105623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  97502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  98306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1868221                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    133.289584                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.229046                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   177.618076                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1260319     67.46%     67.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       407479     21.81%     89.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        77910      4.17%     93.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        35122      1.88%     95.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18527      0.99%     96.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11639      0.62%     96.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7886      0.42%     97.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5941      0.32%     97.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43398      2.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1868221                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97270                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.808913                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.849632                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97265     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97270                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.190614                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.178698                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.649262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88771     91.26%     91.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              751      0.77%     92.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5979      6.15%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1356      1.39%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              323      0.33%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               71      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97270                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              148223616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1690688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100791104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               149914304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            100890304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       276.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    279.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    188.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  536566730500                       # Total gap between requests
system.mem_ctrls.avgGap                     136920.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2122624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     55053376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       132672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31221376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        66816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30879680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        60800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28686272                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100791104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3955936.000664371997                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 102603019.694732517004                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 247260.909647749009                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 58187302.748239256442                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 124525.031197419172                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 57550483.647125251591                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 113313.007315659212                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 53462627.450575493276                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 187844458.962259352207                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        33166                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       869334                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2073                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       493231                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1044                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       488546                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          950                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       454067                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1576411                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1071105750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  46015048750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     93043750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  32503778500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     48842250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  31324168750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     41331000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  30409597750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12878262647000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32295.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52931.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44883.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     65899.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46783.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     64117.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43506.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     66971.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8169355.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7067757480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3756598395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8340740940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4371614280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42356071680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     101880255870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     120247759200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       288020797845                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        536.784585                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 311360767750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17917120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 207288932250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6271369020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3333300300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8195456220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3849160140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42356071680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     188187040710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      47568361440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       299760759510                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        558.664361                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 121646921000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17917120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 397002779000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                267                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3569694652.985075                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   21939846239.397514                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          131     97.76%     97.76% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     98.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 219664601000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    58227736500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 478339083500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 536566820000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3200210                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3200210                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3200210                       # number of overall hits
system.cpu1.icache.overall_hits::total        3200210                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        10868                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         10868                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        10868                       # number of overall misses
system.cpu1.icache.overall_misses::total        10868                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    372761499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    372761499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    372761499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    372761499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3211078                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3211078                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3211078                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3211078                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003385                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003385                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003385                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003385                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 34298.996964                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 34298.996964                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 34298.996964                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 34298.996964                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          158                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    52.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         9493                       # number of writebacks
system.cpu1.icache.writebacks::total             9493                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1343                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1343                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1343                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1343                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         9525                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9525                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         9525                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         9525                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    320578000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    320578000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    320578000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    320578000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002966                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002966                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002966                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002966                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 33656.482940                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 33656.482940                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 33656.482940                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 33656.482940                       # average overall mshr miss latency
system.cpu1.icache.replacements                  9493                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3200210                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3200210                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        10868                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        10868                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    372761499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    372761499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3211078                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3211078                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003385                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003385                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 34298.996964                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 34298.996964                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1343                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1343                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         9525                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9525                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    320578000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    320578000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002966                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002966                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 33656.482940                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 33656.482940                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 536566820000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.141989                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2944145                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9493                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           310.138523                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        380739000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.141989                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.973187                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.973187                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          6431681                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         6431681                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 536566820000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5425505                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5425505                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5425505                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5425505                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1488995                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1488995                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1488995                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1488995                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 185574342764                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 185574342764                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 185574342764                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 185574342764                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6914500                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6914500                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6914500                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6914500                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.215344                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.215344                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.215344                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.215344                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 124630.601690                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 124630.601690                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 124630.601690                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 124630.601690                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1533768                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       109015                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20652                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1567                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.267286                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.569241                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       560992                       # number of writebacks
system.cpu1.dcache.writebacks::total           560992                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1123600                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1123600                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1123600                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1123600                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       365395                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       365395                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       365395                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       365395                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  40289852492                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  40289852492                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  40289852492                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  40289852492                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052845                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052845                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052845                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052845                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 110263.830901                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110263.830901                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 110263.830901                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110263.830901                       # average overall mshr miss latency
system.cpu1.dcache.replacements                560992                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4760780                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4760780                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       894338                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       894338                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  88788665000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  88788665000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5655118                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5655118                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.158147                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.158147                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 99278.645210                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99278.645210                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       712094                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       712094                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       182244                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       182244                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18102931500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18102931500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032226                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032226                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 99333.484230                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 99333.484230                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       664725                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        664725                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       594657                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       594657                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  96785677764                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  96785677764                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259382                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259382                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.472182                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.472182                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 162758.830324                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 162758.830324                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       411506                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       411506                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       183151                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       183151                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22186920992                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22186920992                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.145429                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.145429                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 121140.048332                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 121140.048332                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          322                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          322                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          212                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          212                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4278500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4278500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          534                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          534                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.397004                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.397004                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 20181.603774                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20181.603774                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           81                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           81                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          131                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          131                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3222500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3222500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.245318                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.245318                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 24599.236641                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24599.236641                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          200                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          152                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          152                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1135500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1135500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          352                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          352                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.431818                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.431818                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7470.394737                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7470.394737                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          145                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1008500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1008500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.411932                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.411932                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6955.172414                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6955.172414                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       132500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       132500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       114500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       114500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292225                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292225                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216963                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216963                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19955876500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19955876500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509188                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509188                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426096                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426096                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 91978.247443                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 91978.247443                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216963                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216963                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19738913500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19738913500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426096                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426096                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 90978.247443                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 90978.247443                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 536566820000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.299977                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6299449                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           582225                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.819613                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        380750500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.299977                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.915624                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.915624                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15431403                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15431403                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 536566820000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          31697128                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6570742                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     31087524                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2671133                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             980                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           573                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1553                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           56                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           56                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4457797                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4457797                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14842160                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16854969                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          107                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          107                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     44475882                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     58868589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        28543                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1704825                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        13264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1668812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8659                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1552312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             108320886                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1897636864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2510800448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1217152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     71814016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       565248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     70400320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       368768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     65681856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4618484672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4321796                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105563136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         40404186                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.062623                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.284210                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               38160949     94.45%     94.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2089883      5.17%     99.62% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  45041      0.11%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  82991      0.21%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  25322      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           40404186                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        72201125456                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         853201493                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           6820556                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         788959565                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4458194                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29456254031                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       22256041756                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         874103897                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          14459550                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1608660183000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  63878                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740352                       # Number of bytes of host memory used
host_op_rate                                    63942                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 38674.63                       # Real time elapsed on the host
host_tick_rate                               27720841                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2470475537                       # Number of instructions simulated
sim_ops                                    2472932200                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.072093                       # Number of seconds simulated
sim_ticks                                1072093363000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.408930                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               82679935                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            83171537                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6490768                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         93598816                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            220695                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         239023                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           18328                       # Number of indirect misses.
system.cpu0.branchPred.lookups               99024246                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12133                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        102720                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6471070                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  62203965                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16246112                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         319507                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      126806820                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           464616358                       # Number of instructions committed
system.cpu0.commit.committedOps             464718821                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2107618177                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.220495                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.122234                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1991259298     94.48%     94.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     42535617      2.02%     96.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     10105378      0.48%     96.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4800624      0.23%     97.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4718576      0.22%     97.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2981807      0.14%     97.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     20977014      1.00%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     13993751      0.66%     99.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16246112      0.77%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2107618177                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 158550740                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              397106                       # Number of function calls committed.
system.cpu0.commit.int_insts                381347668                       # Number of committed integer instructions.
system.cpu0.commit.loads                    123295359                       # Number of loads committed
system.cpu0.commit.membars                     201220                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       202231      0.04%      0.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       234666144     50.50%     50.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          14747      0.00%     50.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1994      0.00%     50.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      58798553     12.65%     63.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     63.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      18257161      3.93%     67.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      4174338      0.90%     68.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       6071089      1.31%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc      6092051      1.31%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       70709479     15.22%     85.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        573486      0.12%     85.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     52688600     11.34%     97.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     12467954      2.68%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        464718821                       # Class of committed instruction
system.cpu0.commit.refs                     136439519                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  464616358                       # Number of Instructions Simulated
system.cpu0.committedOps                    464718821                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.612889                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.612889                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1902316883                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                19876                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            72090520                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             642165896                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                52228291                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                129951884                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6847100                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                31545                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             36117745                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   99024246                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 40076746                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2074965526                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               826478                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          158                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     735185013                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  76                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               13733596                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.046203                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          45629345                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          82900630                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.343028                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2127461903                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.345661                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.941831                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1703934434     80.09%     80.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               303674990     14.27%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                22624162      1.06%     95.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                65671717      3.09%     98.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3001742      0.14%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  364885      0.02%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                21735958      1.02%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6437941      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   16074      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2127461903                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                179318988                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               157606001                       # number of floating regfile writes
system.cpu0.idleCycles                       15761718                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7501516                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                73378796                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.367355                       # Inst execution rate
system.cpu0.iew.exec_refs                   417228353                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  14182380                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              863156857                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            155508236                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            178943                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8636859                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16759742                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          590627327                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            403045973                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6425331                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            787323104                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               6647146                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            564329403                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6847100                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            577898825                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     26760289                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          199139                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          635                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       446933                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     32212877                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3615582                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        446933                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      3482182                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4019334                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                413450544                       # num instructions consuming a value
system.cpu0.iew.wb_count                    516304563                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840883                       # average fanout of values written-back
system.cpu0.iew.wb_producers                347663689                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.240901                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     518414567                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               813722775                       # number of integer regfile reads
system.cpu0.int_regfile_writes              273551482                       # number of integer regfile writes
system.cpu0.ipc                              0.216784                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.216784                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           207779      0.03%      0.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            270977844     34.14%     34.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               15172      0.00%     34.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1995      0.00%     34.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           62414366      7.86%     42.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1006      0.00%     42.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           23889035      3.01%     45.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           4366130      0.55%     45.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              2      0.00%     45.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            6071089      0.76%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           6794124      0.86%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.21% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           248171529     31.27%     78.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             585722      0.07%     78.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      156715558     19.74%     98.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      13537083      1.71%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             793748434                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              320568944                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          594628496                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    170986483                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         258461154                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   98925830                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.124631                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                3493429      3.53%      3.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     2      0.00%      3.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                29432      0.03%      3.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                30387      0.03%      3.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               28733      0.03%      3.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             29203573     29.52%     33.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              109800      0.11%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     33.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              48636092     49.16%     82.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                15756      0.02%     82.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         17376285     17.56%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            2341      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             571897541                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3221233282                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    345318080                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        458521236                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 590128580                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                793748434                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             498747                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      125908509                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1977176                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        179240                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    103578356                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2127461903                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.373096                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.125029                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1827739867     85.91%     85.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          111262071      5.23%     91.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           56927128      2.68%     93.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32779182      1.54%     95.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           53383875      2.51%     97.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           29177783      1.37%     99.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            7492269      0.35%     99.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            3681292      0.17%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            5018436      0.24%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2127461903                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.370353                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9242300                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5552722                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           155508236                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16759742                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              181940691                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              93394186                       # number of misc regfile writes
system.cpu0.numCycles                      2143223621                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      963182                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             1544000339                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            389528990                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              90429196                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                68980870                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             308612143                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              4412960                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            874985738                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             619092496                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          518994732                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                141511242                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1998915                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6847100                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            365490480                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               129465747                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        245915155                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       629070583                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        631872                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             17948                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                222781735                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         17628                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2682831302                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1202919810                       # The number of ROB writes
system.cpu0.timesIdled                         161933                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 5546                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.572507                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               82679901                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            83034869                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6416206                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         93322367                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            186320                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         192421                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6101                       # Number of indirect misses.
system.cpu1.branchPred.lookups               98662264                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2643                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        101493                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          6403911                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  62044610                       # Number of branches committed
system.cpu1.commit.bw_lim_events             16176877                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         317199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      126190359                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           463957462                       # Number of instructions committed
system.cpu1.commit.committedOps             464062718                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   2099510897                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.221034                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.125107                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1984046171     94.50%     94.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     41852265      1.99%     96.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9939729      0.47%     96.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4689278      0.22%     97.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4680772      0.22%     97.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2951920      0.14%     97.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     20851738      0.99%     98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     14322147      0.68%     99.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     16176877      0.77%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   2099510897                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 158749238                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              323605                       # Number of function calls committed.
system.cpu1.commit.int_insts                380634636                       # Number of committed integer instructions.
system.cpu1.commit.loads                    123264821                       # Number of loads committed
system.cpu1.commit.membars                     204670                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       204670      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       234357627     50.50%     50.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            526      0.00%     50.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     50.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      58936970     12.70%     63.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      18207840      3.92%     67.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      4148594      0.89%     68.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       6071040      1.31%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc      6067856      1.31%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       70492784     15.19%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        257201      0.06%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     52873530     11.39%     97.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     12443408      2.68%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        464062718                       # Class of committed instruction
system.cpu1.commit.refs                     136066923                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  463957462                       # Number of Instructions Simulated
system.cpu1.committedOps                    464062718                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.572523                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.572523                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           1897388685                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                12416                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            72102030                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             640547162                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                49223573                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                129812655                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               6775051                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                31528                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             36033454                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   98662264                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 39751420                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   2069999023                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               804725                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     732975956                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               13574692                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.046507                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          42447015                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          82866221                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.345506                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        2119233418                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.345968                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.941290                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              1696584081     80.06%     80.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               303159900     14.31%     94.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22430781      1.06%     95.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                65793088      3.10%     98.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2930030      0.14%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  338366      0.02%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                21608608      1.02%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 6385451      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3113      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          2119233418                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                179519037                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               157859553                       # number of floating regfile writes
system.cpu1.idleCycles                        2222941                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             7426576                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                73170437                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.369949                       # Inst execution rate
system.cpu1.iew.exec_refs                   415176612                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  13849973                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              859248109                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            155303712                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            173651                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          8586433                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            16400580                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          589360975                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            401326639                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          6368525                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            784830251                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               6654313                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            566938511                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               6775051                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            580457974                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     26574211                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          189157                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          146                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       443328                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     32038891                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3598478                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        443328                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      3442110                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3984466                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                413417361                       # num instructions consuming a value
system.cpu1.iew.wb_count                    515435212                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.841289                       # average fanout of values written-back
system.cpu1.iew.wb_producers                347803573                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.242963                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     517536096                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               810907282                       # number of integer regfile reads
system.cpu1.int_regfile_writes              272912938                       # number of integer regfile writes
system.cpu1.ipc                              0.218698                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.218698                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           208488      0.03%      0.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            270450448     34.18%     34.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 530      0.00%     34.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           62572976      7.91%     42.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           23835711      3.01%     45.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           4340169      0.55%     45.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     45.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            6071040      0.77%     46.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           6777448      0.86%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     47.30% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           246798115     31.19%     78.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             262551      0.03%     78.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      156354754     19.76%     98.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      13525874      1.71%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             791198776                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              320125854                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          593872417                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    171226621                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         258335570                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   98519897                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.124520                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                3507160      3.56%      3.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                29382      0.03%      3.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                31590      0.03%      3.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               29416      0.03%      3.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             29161985     29.60%     33.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              108638      0.11%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              48364795     49.09%     82.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   60      0.00%     82.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         17284580     17.54%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            2291      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             569384331                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3208240081                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    344208591                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        456766560                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 588866098                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                791198776                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             494877                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      125298257                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1961631                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        177678                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    103030571                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   2119233418                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.373342                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.126307                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1820826777     85.92%     85.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          110656103      5.22%     91.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           56629251      2.67%     93.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           32633082      1.54%     95.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           53213232      2.51%     97.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           28984670      1.37%     99.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            7503532      0.35%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            3706713      0.17%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            5080058      0.24%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     2119233418                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.372951                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          9207991                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         5534074                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           155303712                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           16400580                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              182134711                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              93432300                       # number of misc regfile writes
system.cpu1.numCycles                      2121456359                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    22596811                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             1541916624                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            389329877                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              90599142                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                65936336                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             306277413                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              4402256                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            873175960                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             617655973                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          518148013                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                141326523                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1706162                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               6775051                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            362728476                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               128818136                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        245777635                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       627398325                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        550408                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             14584                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                221984771                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         14512                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2673559016                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1200253595                       # The number of ROB writes
system.cpu1.timesIdled                          31607                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.607034                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               82717396                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            83043730                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          6430591                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         93423866                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            185074                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         191163                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            6089                       # Number of indirect misses.
system.cpu2.branchPred.lookups               98743868                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2404                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        101562                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          6419436                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  62047215                       # Number of branches committed
system.cpu2.commit.bw_lim_events             16164659                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         316809                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      126461581                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           464046024                       # Number of instructions committed
system.cpu2.commit.committedOps             464151230                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   2097348566                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.221304                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.125397                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0   1981692630     94.49%     94.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     41992889      2.00%     96.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      9981126      0.48%     96.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4754216      0.23%     97.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4652336      0.22%     97.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2964646      0.14%     97.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     20838853      0.99%     98.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7     14307211      0.68%     99.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8     16164659      0.77%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   2097348566                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                 158823817                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              323677                       # Number of function calls committed.
system.cpu2.commit.int_insts                380671682                       # Number of committed integer instructions.
system.cpu2.commit.loads                    123285429                       # Number of loads committed
system.cpu2.commit.membars                     204781                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       204781      0.04%      0.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       234348505     50.49%     50.53% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            510      0.00%     50.53% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             672      0.00%     50.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      58956226     12.70%     63.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt      18229662      3.93%     67.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult      4162838      0.90%     68.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     68.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv       6071040      1.31%     69.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc      6078768      1.31%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       70516028     15.19%     85.87% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        256917      0.06%     85.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     52870963     11.39%     97.32% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite     12454320      2.68%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        464151230                       # Class of committed instruction
system.cpu2.commit.refs                     136098228                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  464046024                       # Number of Instructions Simulated
system.cpu2.committedOps                    464151230                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.567363                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.567363                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles           1895933908                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                11216                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            72109862                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             641046795                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                49224682                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                129044925                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               6791147                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                27371                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             36117217                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   98743868                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 39738391                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                   2067895185                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               802730                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     733823720                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles               13604604                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.046589                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          42414392                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          82902470                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.346230                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        2117111879                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.346715                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.942334                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0              1694012058     80.02%     80.02% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               303523442     14.34%     94.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                22415531      1.06%     95.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                65823083      3.11%     98.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2943188      0.14%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  336565      0.02%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                21654163      1.02%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 6400854      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2995      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          2117111879                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                179613597                       # number of floating regfile reads
system.cpu2.fp_regfile_writes               157917261                       # number of floating regfile writes
system.cpu2.idleCycles                        2354898                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             7443112                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                73191224                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.370364                       # Inst execution rate
system.cpu2.iew.exec_refs                   415205751                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                  13857939                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              857115914                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            155409384                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            172868                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          8591969                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts            16408740                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          589715763                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            401347812                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          6378842                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            784973823                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               6659059                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            567070704                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               6791147                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            580621537                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     26607696                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          189431                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation       444196                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     32123955                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      3595941                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents        444196                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      3450323                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       3992789                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                413850466                       # num instructions consuming a value
system.cpu2.iew.wb_count                    515593795                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.841065                       # average fanout of values written-back
system.cpu2.iew.wb_producers                348075179                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.243266                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     517696590                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               811037718                       # number of integer regfile reads
system.cpu2.int_regfile_writes              272985123                       # number of integer regfile writes
system.cpu2.ipc                              0.218945                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.218945                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           208348      0.03%      0.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            270513939     34.18%     34.21% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 512      0.00%     34.21% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  672      0.00%     34.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           62584975      7.91%     42.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     42.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt           23856374      3.01%     45.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult           4353640      0.55%     45.68% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     45.68% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv            6071040      0.77%     46.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc           6788769      0.86%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     47.31% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           246839626     31.19%     78.50% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             262062      0.03%     78.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead      156339238     19.76%     98.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite      13533470      1.71%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             791352665                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              320116571                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          593915426                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses    171292815                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes         258570587                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   98441880                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.124397                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                3520977      3.58%      3.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      3.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      3.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                29192      0.03%      3.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      3.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                28155      0.03%      3.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult               29071      0.03%      3.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      3.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv             29111897     29.57%     33.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc              107674      0.11%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     33.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              48331733     49.10%     82.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  105      0.00%     82.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead         17280699     17.55%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite            2377      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             569469626                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        3206319300                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    344300980                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        457153496                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 589222481                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                791352665                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             493282                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      125564533                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          1975637                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        176473                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined    103307860                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   2117111879                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.373789                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.126886                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0         1818640910     85.90%     85.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          110648012      5.23%     91.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           56733735      2.68%     93.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           32594300      1.54%     95.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           53191036      2.51%     97.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           28975833      1.37%     99.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            7541747      0.36%     99.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            3729956      0.18%     99.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            5056350      0.24%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     2117111879                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.373373                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          9215104                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         5541324                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           155409384                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores           16408740                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads              182218878                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              93498534                       # number of misc regfile writes
system.cpu2.numCycles                      2119466777                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    24587116                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles             1540168420                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            389404752                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              90612522                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                65923541                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             306393138                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              4369620                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            873806253                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             618080492                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          518528644                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                140630010                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1779396                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               6791147                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            363062514                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               129123892                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups        246008440                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       627797813                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        536247                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             14030                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                222847754                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         13998                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  2671771212                       # The number of ROB reads
system.cpu2.rob.rob_writes                 1201013840                       # The number of ROB writes
system.cpu2.timesIdled                          31733                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.598719                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               82683260                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            83016389                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          6408742                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         93353488                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            185425                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         192439                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            7014                       # Number of indirect misses.
system.cpu3.branchPred.lookups               98653025                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2739                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        101363                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          6396730                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  62105645                       # Number of branches committed
system.cpu3.commit.bw_lim_events             16126457                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         316538                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      125867647                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           464430325                       # Number of instructions committed
system.cpu3.commit.committedOps             464535282                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples   2099979961                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.221209                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.125474                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0   1984405883     94.50%     94.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     41877127      1.99%     96.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      9949423      0.47%     96.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      4694331      0.22%     97.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      4691741      0.22%     97.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2949787      0.14%     97.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     20847723      0.99%     98.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7     14437489      0.69%     99.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     16126457      0.77%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total   2099979961                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                 158803415                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              323175                       # Number of function calls committed.
system.cpu3.commit.int_insts                381120397                       # Number of committed integer instructions.
system.cpu3.commit.loads                    123426023                       # Number of loads committed
system.cpu3.commit.membars                     203997                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       203997      0.04%      0.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       234711800     50.53%     50.57% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            604      0.00%     50.57% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             672      0.00%     50.57% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      58990108     12.70%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt      18163858      3.91%     67.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult      4140470      0.89%     68.07% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     68.07% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv       6071040      1.31%     69.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc      6045872      1.30%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       70556743     15.19%     85.87% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        258051      0.06%     85.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     52970643     11.40%     97.33% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite     12421424      2.67%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        464535282                       # Class of committed instruction
system.cpu3.commit.refs                     136206861                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  464430325                       # Number of Instructions Simulated
system.cpu3.committedOps                    464535282                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.568711                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.568711                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles           1897953700                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                12104                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            72118579                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             640644489                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                49141791                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                129728960                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               6767120                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                31048                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             36065545                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   98653025                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 39568507                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                   2070604449                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               801703                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     733078717                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles               13558264                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.046494                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          42273535                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          82868685                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.345491                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples        2119657116                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.345948                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.940798                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0              1696656304     80.04%     80.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               303562660     14.32%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                22391049      1.06%     95.42% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                65838951      3.11%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2931465      0.14%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  338705      0.02%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                21559307      1.02%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 6375291      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    3384      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total          2119657116                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                179405959                       # number of floating regfile reads
system.cpu3.fp_regfile_writes               157844893                       # number of floating regfile writes
system.cpu3.idleCycles                        2190862                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             7418438                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                73188145                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.369902                       # Inst execution rate
system.cpu3.iew.exec_refs                   415068845                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                  13816843                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              859470105                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            155399207                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            173196                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          8563345                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts            16359358                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          589510763                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            401252002                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          6358821                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            784876124                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               6673797                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            566541937                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               6767120                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            580090785                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     26566323                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          188477                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          135                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation       442268                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     31973184                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3578520                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents        442268                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      3442164                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       3976274                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                413710942                       # num instructions consuming a value
system.cpu3.iew.wb_count                    515685335                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.841384                       # average fanout of values written-back
system.cpu3.iew.wb_producers                348089590                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.243036                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     517777845                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               811213181                       # number of integer regfile reads
system.cpu3.int_regfile_writes              273183497                       # number of integer regfile writes
system.cpu3.ipc                              0.218880                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.218880                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           207951      0.03%      0.03% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            270699081     34.21%     34.24% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 606      0.00%     34.24% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  672      0.00%     34.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           62587182      7.91%     42.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     42.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt           23760259      3.00%     45.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult           4329911      0.55%     45.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     45.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            6071040      0.77%     46.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc           6747504      0.85%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     47.32% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           246736849     31.18%     78.50% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             263221      0.03%     78.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead      156339116     19.76%     98.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite      13491553      1.71%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             791234945                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              319927270                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          593523766                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses    171178296                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes         258084359                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                   98442998                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.124417                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                3516166      3.57%      3.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      3.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      3.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                28805      0.03%      3.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      3.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                30408      0.03%      3.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult               28651      0.03%      3.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      3.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv             29122915     29.58%     33.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc              108336      0.11%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     33.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              48326095     49.09%     82.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   32      0.00%     82.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead         17279166     17.55%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite            2424      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             569542722                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        3209011113                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    344507039                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        456843757                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 589018165                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                791234945                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             492598                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      124975481                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          1964875                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        176060                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined    102894148                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples   2119657116                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.373284                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.126415                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0         1821265042     85.92%     85.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          110683437      5.22%     91.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           56614477      2.67%     93.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           32599850      1.54%     95.35% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           53177722      2.51%     97.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           28988738      1.37%     99.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            7515720      0.35%     99.58% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            3722934      0.18%     99.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            5089196      0.24%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total     2119657116                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.372899                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          9171291                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         5510652                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           155399207                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores           16359358                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads              182040067                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              93411348                       # number of misc regfile writes
system.cpu3.numCycles                      2121847978                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    22205990                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles             1542052265                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            389762847                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              90292869                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                65877254                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             306062622                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              4365218                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            873383352                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             617778283                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          518313024                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                141253322                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               2305278                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               6767120                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            363134762                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               128550177                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups        245576166                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       627807186                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        572393                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             14946                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                222071365                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         14898                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  2674227352                       # The number of ROB reads
system.cpu3.rob.rob_writes                 1200507887                       # The number of ROB writes
system.cpu3.timesIdled                          31522                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    125090748                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     238951814                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     21935230                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops     10996316                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    136867577                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    109757165                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    280245044                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      120753481                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1072093363000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          122790676                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4443559                       # Transaction distribution
system.membus.trans_dist::CleanEvict        109418994                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           200496                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8977                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2089111                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2087225                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     122790677                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    363829715                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              363829715                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   8276573440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              8276573440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           195383                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         125089261                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               125089261    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           125089261                       # Request fanout histogram
system.membus.respLayer1.occupancy       643562773186                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             60.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        298393771017                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              27.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               3948                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1975                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6258715.189873                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   8056689.134992                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1975    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     70296000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1975                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   1059732400500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  12360962500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1072093363000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     39702028                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        39702028                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     39702028                       # number of overall hits
system.cpu2.icache.overall_hits::total       39702028                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        36363                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         36363                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        36363                       # number of overall misses
system.cpu2.icache.overall_misses::total        36363                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2035443500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2035443500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2035443500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2035443500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     39738391                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     39738391                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     39738391                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     39738391                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000915                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000915                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000915                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000915                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 55975.675824                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 55975.675824                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 55975.675824                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 55975.675824                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          429                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    21.450000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        34904                       # number of writebacks
system.cpu2.icache.writebacks::total            34904                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1459                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1459                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1459                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1459                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        34904                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        34904                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        34904                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        34904                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1941403000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1941403000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1941403000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1941403000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000878                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000878                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000878                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000878                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 55621.218198                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 55621.218198                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 55621.218198                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 55621.218198                       # average overall mshr miss latency
system.cpu2.icache.replacements                 34904                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     39702028                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       39702028                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        36363                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        36363                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2035443500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2035443500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     39738391                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     39738391                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000915                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000915                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 55975.675824                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 55975.675824                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1459                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1459                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        34904                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        34904                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1941403000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1941403000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000878                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000878                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 55621.218198                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 55621.218198                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1072093363000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           39980104                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            34936                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1144.381269                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         79511686                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        79511686                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1072093363000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     70442651                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        70442651                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     70442651                       # number of overall hits
system.cpu2.dcache.overall_hits::total       70442651                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     82090524                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      82090524                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     82090524                       # number of overall misses
system.cpu2.dcache.overall_misses::total     82090524                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 6987608291712                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 6987608291712                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 6987608291712                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 6987608291712                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    152533175                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    152533175                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    152533175                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    152533175                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.538181                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.538181                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.538181                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.538181                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 85120.766091                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 85120.766091                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 85120.766091                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 85120.766091                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs   1447218485                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       392172                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         27000148                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5993                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    53.600391                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    65.438345                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     34841859                       # number of writebacks
system.cpu2.dcache.writebacks::total         34841859                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     47170457                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     47170457                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     47170457                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     47170457                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     34920067                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     34920067                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     34920067                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     34920067                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 3592007004995                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 3592007004995                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 3592007004995                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 3592007004995                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.228934                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.228934                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.228934                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.228934                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 102863.691670                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 102863.691670                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 102863.691670                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 102863.691670                       # average overall mshr miss latency
system.cpu2.dcache.replacements              34841852                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     62620707                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       62620707                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     77208130                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     77208130                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 6538527439500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 6538527439500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    139828837                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    139828837                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.552162                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.552162                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 84687.032823                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 84687.032823                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data     42922231                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     42922231                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     34285899                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     34285899                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 3534288505000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 3534288505000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.245199                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.245199                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 103082.859370                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 103082.859370                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      7821944                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7821944                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      4882394                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      4882394                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 449080852212                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 449080852212                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data     12704338                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     12704338                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.384309                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.384309                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 91979.641998                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 91979.641998                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      4248226                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      4248226                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       634168                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       634168                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  57718499995                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  57718499995                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.049917                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.049917                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 91014.526111                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 91014.526111                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         6512                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         6512                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         2400                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2400                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     92195000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     92195000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         8912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.269300                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.269300                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 38414.583333                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 38414.583333                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          677                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          677                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1723                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1723                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     55739500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     55739500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.193335                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.193335                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 32350.261172                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32350.261172                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         3304                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3304                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         2942                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2942                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     22233500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     22233500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         6246                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         6246                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.471021                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.471021                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7557.273963                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7557.273963                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2843                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2843                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     19882500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     19882500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.455171                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.455171                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6993.492789                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6993.492789                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      6539500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      6539500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      6047500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      6047500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         2408                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           2408                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        99154                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        99154                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   2210947500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   2210947500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       101562                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       101562                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.976290                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.976290                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 22298.117070                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 22298.117070                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data           10                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total           10                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        99144                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        99144                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   2111790000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   2111790000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.976192                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.976192                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 21300.229969                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 21300.229969                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1072093363000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.886678                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          105528048                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         34968000                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             3.017846                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.886678                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.996459                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996459                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        340267763                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       340267763                       # Number of data accesses
system.cpu3.numPwrStateTransitions               4188                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         2095                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5331943.436754                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   7788089.157792                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         2095    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     70124000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           2095                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   1060922941500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  11170421500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1072093363000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     39530000                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        39530000                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     39530000                       # number of overall hits
system.cpu3.icache.overall_hits::total       39530000                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        38507                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         38507                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        38507                       # number of overall misses
system.cpu3.icache.overall_misses::total        38507                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   2000377000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2000377000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   2000377000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2000377000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     39568507                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     39568507                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     39568507                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     39568507                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000973                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000973                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000973                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000973                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 51948.398992                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 51948.398992                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 51948.398992                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 51948.398992                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          166                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    18.444444                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        36628                       # number of writebacks
system.cpu3.icache.writebacks::total            36628                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1879                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1879                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1879                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1879                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        36628                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        36628                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        36628                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        36628                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1875920000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1875920000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1875920000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1875920000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000926                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000926                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000926                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000926                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 51215.463580                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 51215.463580                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 51215.463580                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 51215.463580                       # average overall mshr miss latency
system.cpu3.icache.replacements                 36628                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     39530000                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       39530000                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        38507                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        38507                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   2000377000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2000377000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     39568507                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     39568507                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000973                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000973                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 51948.398992                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 51948.398992                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1879                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1879                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        36628                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        36628                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1875920000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1875920000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000926                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000926                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 51215.463580                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 51215.463580                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1072093363000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           39680689                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            36660                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1082.397409                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         79173642                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        79173642                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1072093363000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     70550214                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        70550214                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     70550214                       # number of overall hits
system.cpu3.dcache.overall_hits::total       70550214                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     82005046                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      82005046                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     82005046                       # number of overall misses
system.cpu3.dcache.overall_misses::total     82005046                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 7038754646410                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 7038754646410                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 7038754646410                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 7038754646410                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data    152555260                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    152555260                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    152555260                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    152555260                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.537543                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.537543                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.537543                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.537543                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 85833.189416                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 85833.189416                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 85833.189416                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 85833.189416                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs   1445444492                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       386470                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         26957485                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6010                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    53.619412                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    64.304493                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     34820211                       # number of writebacks
system.cpu3.dcache.writebacks::total         34820211                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     47105726                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     47105726                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     47105726                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     47105726                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     34899320                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     34899320                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     34899320                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     34899320                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 3594081391404                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 3594081391404                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 3594081391404                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 3594081391404                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.228765                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.228765                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.228765                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.228765                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 102984.281396                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 102984.281396                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 102984.281396                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 102984.281396                       # average overall mshr miss latency
system.cpu3.dcache.replacements              34820202                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     62835966                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       62835966                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     77047043                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     77047043                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 6570190511500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 6570190511500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    139883009                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    139883009                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.550796                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.550796                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 85275.050874                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 85275.050874                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data     42782086                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     42782086                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     34264957                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     34264957                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 3534245041500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 3534245041500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.244954                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.244954                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 103144.592929                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 103144.592929                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      7714248                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7714248                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      4958003                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      4958003                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 468564134910                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 468564134910                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data     12672251                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     12672251                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.391249                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.391249                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 94506.625936                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 94506.625936                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      4323640                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      4323640                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       634363                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       634363                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  59836349904                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  59836349904                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.050059                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.050059                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 94325.094471                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 94325.094471                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         7289                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         7289                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         2390                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         2390                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     61586500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     61586500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         9679                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         9679                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.246926                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.246926                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 25768.410042                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 25768.410042                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          419                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          419                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1971                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1971                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     47905500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     47905500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.203637                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.203637                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 24305.175038                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24305.175038                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         3091                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         3091                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         3388                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3388                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     25432000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     25432000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         6479                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         6479                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.522920                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.522920                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7506.493506                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7506.493506                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         3195                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3195                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     22779000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     22779000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.493132                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.493132                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7129.577465                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7129.577465                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      6313500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      6313500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      5771500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      5771500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         2397                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           2397                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        98966                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        98966                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   2193684499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   2193684499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       101363                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       101363                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.976352                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.976352                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 22166.041863                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 22166.041863                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data           29                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total           29                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        98937                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        98937                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   2094706499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   2094706499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.976066                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.976066                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 21172.124675                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 21172.124675                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1072093363000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.892264                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          105615728                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         34946156                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             3.022242                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.892264                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.996633                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.996633                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        340291694                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       340291694                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1588                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          794                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    607037.783375                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   532744.225964                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          794    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      1689500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            794                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1071611375000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    481988000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1072093363000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     39908168                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        39908168                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     39908168                       # number of overall hits
system.cpu0.icache.overall_hits::total       39908168                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       168577                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        168577                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       168577                       # number of overall misses
system.cpu0.icache.overall_misses::total       168577                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  11985927998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  11985927998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  11985927998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  11985927998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     40076745                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     40076745                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     40076745                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     40076745                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004206                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004206                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004206                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004206                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 71100.612764                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71100.612764                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 71100.612764                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71100.612764                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        17137                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              298                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    57.506711                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       155088                       # number of writebacks
system.cpu0.icache.writebacks::total           155088                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        13487                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        13487                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        13487                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        13487                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       155090                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       155090                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       155090                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       155090                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  11027419499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11027419499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  11027419499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11027419499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003870                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003870                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003870                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003870                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 71103.356109                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71103.356109                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 71103.356109                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71103.356109                       # average overall mshr miss latency
system.cpu0.icache.replacements                155088                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     39908168                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       39908168                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       168577                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       168577                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  11985927998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  11985927998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     40076745                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     40076745                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004206                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004206                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 71100.612764                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71100.612764                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        13487                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        13487                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       155090                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       155090                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  11027419499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11027419499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003870                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003870                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 71103.356109                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71103.356109                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1072093363000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           32.000000                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           40063437                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           155122                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           258.270503                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    32.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         80308580                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        80308580                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1072093363000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     71324542                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        71324542                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     71324542                       # number of overall hits
system.cpu0.dcache.overall_hits::total       71324542                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     81614520                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      81614520                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     81614520                       # number of overall misses
system.cpu0.dcache.overall_misses::total     81614520                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 7036680677402                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 7036680677402                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 7036680677402                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 7036680677402                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    152939062                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    152939062                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    152939062                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    152939062                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.533641                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.533641                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.533641                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.533641                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86218.490011                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86218.490011                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86218.490011                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86218.490011                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1450295596                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       380900                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         27148134                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6046                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.421557                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.000331                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     34982950                       # number of writebacks
system.cpu0.dcache.writebacks::total         34982950                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     46543153                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     46543153                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     46543153                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     46543153                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     35071367                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     35071367                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     35071367                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     35071367                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3609909233893                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3609909233893                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3609909233893                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3609909233893                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.229316                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.229316                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.229316                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.229316                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 102930.382893                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 102930.382893                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 102930.382893                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 102930.382893                       # average overall mshr miss latency
system.cpu0.dcache.replacements              34982944                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     63160130                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       63160130                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     76746502                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     76746502                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 6595295982000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 6595295982000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    139906632                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    139906632                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.548555                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.548555                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 85936.111876                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 85936.111876                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     42338635                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     42338635                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     34407867                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     34407867                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 3549649688500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3549649688500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.245934                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.245934                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 103163.898201                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 103163.898201                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      8164412                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8164412                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      4868018                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4868018                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 441384695402                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 441384695402                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     13032430                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     13032430                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.373531                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.373531                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 90670.308820                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 90670.308820                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4204518                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4204518                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       663500                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       663500                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  60259545393                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  60259545393                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.050911                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.050911                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 90820.716493                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 90820.716493                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         9305                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9305                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1479                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1479                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     60885500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     60885500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        10784                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        10784                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.137148                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.137148                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 41166.666667                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41166.666667                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1108                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1108                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          371                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          371                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1839000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1839000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.034403                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.034403                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  4956.873315                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4956.873315                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         6137                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         6137                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2759                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2759                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     18242000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     18242000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         8896                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         8896                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.310139                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.310139                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6611.815875                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6611.815875                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2639                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2639                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     15675000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     15675000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.296650                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.296650                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5939.749905                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5939.749905                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1387500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1387500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1315500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1315500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         4783                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           4783                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        97937                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        97937                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2355295500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2355295500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       102720                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       102720                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.953437                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.953437                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 24049.087679                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 24049.087679                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            9                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            9                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        97928                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        97928                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2257353500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2257353500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.953349                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.953349                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 23051.154930                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 23051.154930                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1072093363000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.930433                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          106565788                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         35115827                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.034694                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.930433                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997826                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997826                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        341238719                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       341238719                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1072093363000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               26078                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             3197832                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               17326                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             3191439                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               16124                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             3190213                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               18337                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             3178044                       # number of demand (read+write) hits
system.l2.demand_hits::total                 12835393                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              26078                       # number of overall hits
system.l2.overall_hits::.cpu0.data            3197832                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              17326                       # number of overall hits
system.l2.overall_hits::.cpu1.data            3191439                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              16124                       # number of overall hits
system.l2.overall_hits::.cpu2.data            3190213                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              18337                       # number of overall hits
system.l2.overall_hits::.cpu3.data            3178044                       # number of overall hits
system.l2.overall_hits::total                12835393                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            129009                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          31794413                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             18546                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          31644857                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             18780                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          31652759                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             18291                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          31641045                       # number of demand (read+write) misses
system.l2.demand_misses::total              126917700                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           129009                       # number of overall misses
system.l2.overall_misses::.cpu0.data         31794413                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            18546                       # number of overall misses
system.l2.overall_misses::.cpu1.data         31644857                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            18780                       # number of overall misses
system.l2.overall_misses::.cpu2.data         31652759                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            18291                       # number of overall misses
system.l2.overall_misses::.cpu3.data         31641045                       # number of overall misses
system.l2.overall_misses::total             126917700                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10481421000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3504284781351                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1648588000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 3486250023348                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1692753500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 3486531715835                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1599800000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 3488748238830                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     13981237321864                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10481421000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3504284781351                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1648588000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 3486250023348                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1692753500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 3486531715835                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1599800000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 3488748238830                       # number of overall miss cycles
system.l2.overall_miss_latency::total    13981237321864                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          155087                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        34992245                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           35872                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        34836296                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           34904                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        34842972                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           36628                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        34819089                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            139753093                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         155087                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       34992245                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          35872                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       34836296                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          34904                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       34842972                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          36628                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       34819089                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           139753093                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.831849                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.908613                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.517005                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.908388                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.538047                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.908440                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.499372                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.908727                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.908157                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.831849                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.908613                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.517005                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.908388                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.538047                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.908440                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.499372                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.908727                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.908157                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81245.657280                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110216.998859                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88891.836515                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110167.981589                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90135.969116                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 110149.378000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 87463.780001                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 110260.209131                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110159.869915                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81245.657280                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110216.998859                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88891.836515                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110167.981589                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90135.969116                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 110149.378000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 87463.780001                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 110260.209131                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110159.869915                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4443559                       # number of writebacks
system.l2.writebacks::total                   4443559                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            730                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         505612                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           5298                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         507493                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4722                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         507130                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           5112                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         503454                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             2039551                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           730                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        505612                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          5298                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        507493                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4722                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        507130                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          5112                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        503454                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            2039551                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       128279                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     31288801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13248                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     31137364                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        14058                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     31145629                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        13179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     31137591                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         124878149                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       128279                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     31288801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     31137364                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        14058                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     31145629                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        13179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     31137591                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        124878149                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9151996013                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 3160358495535                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1130319500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 3143658998037                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1204353505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 3143953853519                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1102532004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 3146389551533                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 12606950099646                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9151996013                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 3160358495535                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1130319500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 3143658998037                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1204353505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 3143953853519                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1102532004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 3146389551533                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 12606950099646                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.827142                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.894164                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.369313                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.893820                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.402762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.893886                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.359807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.894268                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.893563                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.827142                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.894164                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.369313                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.893820                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.402762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.893886                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.359807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.894268                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.893563                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71344.460223                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101006.059501                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85320.010568                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100960.986872                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85670.330417                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 100943.662224                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83658.244480                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 101047.943996                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100954.011575                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71344.460223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101006.059501                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85320.010568                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100960.986872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85670.330417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 100943.662224                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83658.244480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 101047.943996                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100954.011575                       # average overall mshr miss latency
system.l2.replacements                      234604429                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5254208                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5254208                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5254208                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5254208                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    116207649                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        116207649                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    116207649                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    116207649                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data            8476                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            8741                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            8995                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            8823                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                35035                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          3638                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          3689                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          3501                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          3651                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              14479                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     57865500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     57234000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     56329000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     55586000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    227014500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        12114                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        12430                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data        12496                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data        12474                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            49514                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.300314                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.296782                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.280170                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.292689                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.292422                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 15905.854865                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 15514.773651                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 16089.403028                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 15224.869899                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15678.879757                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           39                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           49                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           60                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           51                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             199                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         3599                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         3640                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         3441                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         3600                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         14280                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     72794992                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     74103991                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     70380992                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     73972495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    291252470                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.297094                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.292840                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.275368                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.288600                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.288403                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20226.449569                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20358.239286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20453.644871                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20547.915278                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20395.831232                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            37                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           405                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           416                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           367                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1225                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          251                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          369                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          288                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          375                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1283                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1352000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1573500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      1380000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      1146500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5452000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          288                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          774                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          704                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          742                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2508                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.871528                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.476744                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.409091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.505391                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.511563                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5386.454183                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4264.227642                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4791.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  3057.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4249.415433                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            20                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          245                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          362                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          284                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          372                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1263                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      5229999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      7698000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      5796500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      7643000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     26367499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.850694                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.467700                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.403409                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.501348                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.503589                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21346.934694                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21265.193370                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20410.211268                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20545.698925                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20876.879652                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           100654                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           101656                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           101244                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           100447                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                404001                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         545261                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         513967                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         514341                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         513872                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2087441                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  59240008500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  56184354000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  56496188000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  58609633000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  230530183500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       645915                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       615623                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       615585                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       614319                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2491442                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.844168                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.834873                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.835532                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.836490                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.837845                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108645.233200                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 109315.099997                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 109841.890886                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 114054.926129                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110436.742164                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu1.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                8                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       545261                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       513963                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       514339                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       513870                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2087433                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  53787396504                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  51044683002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  51352769002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  53470878004                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 209655726512                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.844168                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.834866                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.835529                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.836487                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.837841                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98645.229540                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99315.870991                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 99842.261625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 104055.263012                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100437.104574                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         26078                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         17326                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         16124                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         18337                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              77865                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       129009                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        18546                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        18780                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        18291                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           184626                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10481421000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1648588000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1692753500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1599800000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  15422562500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       155087                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        35872                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        34904                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        36628                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         262491                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.831849                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.517005                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.538047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.499372                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.703361                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81245.657280                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88891.836515                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90135.969116                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 87463.780001                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83534.076999                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          730                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         5298                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4722                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         5112                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         15862                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       128279                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13248                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        14058                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        13179                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       168764                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9151996013                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1130319500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1204353505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1102532004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12589201022                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.827142                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.369313                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.402762                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.359807                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.642933                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71344.460223                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85320.010568                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85670.330417                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83658.244480                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74596.483978                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      3097178                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      3089783                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      3088969                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      3077597                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12353527                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     31249152                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     31130890                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     31138418                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     31127173                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       124645633                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 3445044772851                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 3430065669348                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 3430035527835                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 3430138605830                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 13735284575864                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     34346330                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     34220673                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     34227387                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     34204770                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     136999160                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.909825                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.909710                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.909752                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.910024                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.909828                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110244.424324                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110182.062554                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 110154.457039                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 110197.562941                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110194.671448                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       505612                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       507489                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       507128                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       503452                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      2023681                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     30743540                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     30623401                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     30631290                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     30623721                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    122621952                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 3106571099031                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 3092614315035                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 3092601084517                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 3092918673529                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 12384705172112                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.895104                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.894880                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.894935                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.895306                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.895056                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101047.930688                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100988.597414                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 100962.156165                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 100997.480794                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100999.086788                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1072093363000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   259219162                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 234604493                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.104920                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.438125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.254332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.703559                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.015555                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.517807                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.015184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.517953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.015406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.522079                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.459971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.135993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.133091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.133093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.133157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                8595148013                       # Number of tag accesses
system.l2.tags.data_accesses               8595148013                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1072093363000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8209856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    2002478784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        847872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    1992787456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        899712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data    1993317120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        843456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data    1992801408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         7992185664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8209856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       847872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       899712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       843456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10800896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    284387776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       284387776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         128279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       31288731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       31137304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          14058                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       31145580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          13179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       31137522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           124877901                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4443559                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4443559                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7657781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1867821267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           790856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1858781637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           839210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1859275683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           786737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1858794651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7454747823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7657781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       790856                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       839210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       786737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10074585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      265264002                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            265264002                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      265264002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7657781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1867821267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          790856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1858781637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          839210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1859275683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          786737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1858794651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7720011825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3409218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    128280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  30996402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13248.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  30847915.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     14058.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  30851537.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     13179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  30850508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002187610250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       212982                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       212982                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           173742625                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3220218                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   124877902                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4443559                       # Number of write requests accepted
system.mem_ctrls.readBursts                 124877902                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4443559                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1162775                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1034341                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4124142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4597875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3851496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3809955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3275634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2856612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2673051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2593086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          26225999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          18347841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         15218676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         11703970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          7883941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          6624211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          5447380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4481258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            169826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            170393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            169632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            252389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            206216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            217380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            260138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            258330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            272049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            213437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           213867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           254563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           178414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           169939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           169726                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 5094423344310                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               618575635000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            7414081975560                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41178.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59928.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 94763341                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3073788                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             124877902                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4443559                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  903673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2180158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4577190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 8569538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                13759891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                20484451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                19561807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                15422969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                13196259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                10481462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                7384306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                4497809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1627936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 730721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 255399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  81520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  72782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 121522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 159531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 187770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 204766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 214790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 222273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 228209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 232401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 237711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 238227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 233367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 230816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 229275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 226807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 226883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  55772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  29323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  16447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     29287217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    277.798876                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   159.386652                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   320.832802                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     12730842     43.47%     43.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      7090939     24.21%     67.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2390898      8.16%     75.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1325488      4.53%     80.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       903810      3.09%     83.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       678602      2.32%     85.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       527029      1.80%     87.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       438488      1.50%     89.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      3201121     10.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     29287217                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       212982                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     580.871435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    154.219442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1774.069418                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       191349     89.84%     89.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047         8821      4.14%     93.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071         3535      1.66%     95.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095         1814      0.85%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119         1148      0.54%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143         1503      0.71%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167         1035      0.49%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191          604      0.28%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215          512      0.24%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239          365      0.17%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263          449      0.21%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287          482      0.23%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311          439      0.21%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335          169      0.08%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359          107      0.05%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383          220      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407          175      0.08%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431          121      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455           86      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479           43      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        212982                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       212982                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.007118                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.006670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.125700                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           212182     99.62%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              269      0.13%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              370      0.17%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              141      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        212982                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             7917768128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                74417600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               218190592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              7992185728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            284387776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7385.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       203.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7454.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    265.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        59.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    57.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1072093429000                       # Total gap between requests
system.mem_ctrls.avgGap                       8290.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8209920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1983769728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       847872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   1974266560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       899712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data   1974498368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       843456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data   1974432512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    218190592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7657840.523353748024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1850370309.586554050446                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 790856.495583025040                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1841506186.061521291733                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 839210.493274922017                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1841722406.036385536194                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 786737.451335196849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1841660978.550428628922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 203518275.115000396967                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       128280                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     31288731                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13248                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     31137304                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        14058                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     31145580                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        13179                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     31137522                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4443559                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3849549250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1859332370521                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    575358500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 1848811830266                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    615998500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 1848826548511                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    550636500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 1851519683512                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 26916312849250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30008.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59424.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43429.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59376.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43818.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     59360.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41781.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     59462.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6057377.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         146671622160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          77957800800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        684963590640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8899703280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     84629781600.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     486857233290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1698813120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1491678544890.000488                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1391.370002                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    601047000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35799400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1035692916000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          62439164340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          33187187715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        198362409000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8896466880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     84629781600.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     484899530100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3347405280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       875761944915.000244                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        816.870970                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4791328250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35799400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1031502634750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               4078                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2040                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5571668.382353                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   7832334.163811                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2040    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         6500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     70399500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2040                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1060727159500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  11366203500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1072093363000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     39713668                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        39713668                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     39713668                       # number of overall hits
system.cpu1.icache.overall_hits::total       39713668                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37752                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         37752                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37752                       # number of overall misses
system.cpu1.icache.overall_misses::total        37752                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2031245500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2031245500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2031245500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2031245500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     39751420                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     39751420                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     39751420                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     39751420                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000950                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000950                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000950                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000950                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 53804.977220                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53804.977220                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 53804.977220                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53804.977220                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2937                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    47.370968                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        35872                       # number of writebacks
system.cpu1.icache.writebacks::total            35872                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1880                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1880                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1880                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1880                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        35872                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35872                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        35872                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35872                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1912428500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1912428500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1912428500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1912428500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000902                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000902                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000902                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000902                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 53312.569692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53312.569692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 53312.569692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53312.569692                       # average overall mshr miss latency
system.cpu1.icache.replacements                 35872                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     39713668                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       39713668                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37752                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        37752                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2031245500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2031245500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     39751420                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     39751420                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000950                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000950                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 53804.977220                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53804.977220                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1880                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1880                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        35872                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35872                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1912428500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1912428500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000902                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000902                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 53312.569692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53312.569692                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1072093363000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           40015130                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35904                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1114.503398                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         79538712                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        79538712                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1072093363000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     70633191                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        70633191                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     70633191                       # number of overall hits
system.cpu1.dcache.overall_hits::total       70633191                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     81832398                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      81832398                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     81832398                       # number of overall misses
system.cpu1.dcache.overall_misses::total     81832398                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 7001424426873                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 7001424426873                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 7001424426873                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 7001424426873                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    152465589                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    152465589                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    152465589                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    152465589                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.536727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.536727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.536727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.536727                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85558.099212                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85558.099212                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85558.099212                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85558.099212                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   1443212850                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       375282                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         26966940                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5855                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.517857                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    64.095986                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     34836045                       # number of writebacks
system.cpu1.dcache.writebacks::total         34836045                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     46917712                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     46917712                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     46917712                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     46917712                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     34914686                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     34914686                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     34914686                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     34914686                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 3591772862538                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 3591772862538                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 3591772862538                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 3591772862538                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.229000                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.229000                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.229000                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.229000                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 102872.838740                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102872.838740                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 102872.838740                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102872.838740                       # average overall mshr miss latency
system.cpu1.dcache.replacements              34836037                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     62799917                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       62799917                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     76972281                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     76972281                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 6563877703000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 6563877703000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    139772198                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    139772198                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.550698                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.550698                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 85275.863177                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85275.863177                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     42692217                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     42692217                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     34280064                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     34280064                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 3534357457000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 3534357457000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.245257                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.245257                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 103102.417108                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103102.417108                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7833274                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7833274                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4860117                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4860117                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 437546723873                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 437546723873                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     12693391                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12693391                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.382886                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.382886                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 90028.022756                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 90028.022756                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4225495                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4225495                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       634622                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       634622                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  57415405538                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  57415405538                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.049996                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.049996                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 90471.817142                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 90471.817142                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         7265                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         7265                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         2344                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2344                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     65137500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     65137500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         9609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.243938                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.243938                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27789.035836                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27789.035836                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          380                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          380                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1964                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1964                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     49339000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     49339000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.204392                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.204392                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 25121.690428                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25121.690428                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         3113                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3113                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3363                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3363                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     25830500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     25830500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         6476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         6476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.519302                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.519302                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7680.790960                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7680.790960                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3170                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3170                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     23195500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     23195500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.489500                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.489500                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7317.192429                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7317.192429                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      6294500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      6294500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      5759500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      5759500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         2294                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           2294                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        99199                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        99199                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   2201432500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   2201432500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       101493                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       101493                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.977397                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.977397                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 22192.083590                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 22192.083590                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data           24                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total           24                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        99175                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        99175                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   2102220000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   2102220000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.977161                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.977161                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 21197.075876                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 21197.075876                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1072093363000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.894861                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          105714633                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         34962716                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.023639                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.894861                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996714                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996714                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        340129020                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       340129020                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1072093363000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         137504053                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           34                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9697767                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    134488941                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       230160870                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          235313                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10206                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         245519                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         1641                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         1641                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2749382                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2749382                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        262495                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    137241593                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       465265                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    105164577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       107616                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    104709376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       104712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side    104726692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       109884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side    104660771                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             420048893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19851136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4478406592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4591616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   4459022464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4467712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   4459822016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4688384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   4456909504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17887759424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       235299944                       # Total snoops (count)
system.tol2bus.snoopTraffic                 316516928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        375105859                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.418407                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.592901                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              235303693     62.73%     62.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1              125442592     33.44%     96.17% # Request fanout histogram
system.tol2bus.snoop_fanout::2               11936005      3.18%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::3                2062115      0.55%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 361454      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          375105859                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       279870613595                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             26.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       52789368445                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          54775279                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       52755407690                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          57574700                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       53011483144                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         233148239                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       52781509095                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          56526416                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
