<profile>

<section name = "Vitis HLS Report for 'pe'" level="0">
<item name = "Date">Thu Oct 15 18:47:19 2020
</item>
<item name = "Version">2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)</item>
<item name = "Project">CONV_LAYER</item>
<item name = "Solution">SOTA (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.00 ns, 4.667 ns, 0.81 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">74, 74, 0.345 us, 0.345 us, 75, 75, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP_3_VITIS_LOOP_27_1_VITIS_LOOP_30_2">72, 72, 7, 6, 1, 12, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1442, -</column>
<column name="FIFO">-, -, 594, 408, -</column>
<column name="Instance">-, 0, 0, 17, -</column>
<column name="Memory">1, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 891, -</column>
<column name="Register">-, -, 526, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_5ns_3ns_7_1_1_U1">mul_5ns_3ns_7_1_1, 0, 0, 0, 17, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="weight_registers_V_U">weight_registers_V, 1, 0, 0, 0, 9, 8, 1, 72</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="inner_fifos_0_0_V_V_fifo_U">0, 99, 0, -, 6, 8, 48</column>
<column name="inner_fifos_0_1_V_V_fifo_U">0, 99, 0, -, 6, 8, 48</column>
<column name="inner_fifos_0_2_V_V_fifo_U">0, 99, 0, -, 6, 8, 48</column>
<column name="inner_fifos_1_0_V_V_fifo_U">0, 99, 0, -, 6, 8, 48</column>
<column name="inner_fifos_1_1_V_V_fifo_U">0, 99, 0, -, 6, 8, 48</column>
<column name="inner_fifos_1_2_V_V_fifo_U">0, 99, 0, -, 6, 8, 48</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln124_1_fu_1149_p2">+, 0, 0, 39, 1, 32</column>
<column name="add_ln124_2_fu_1218_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln124_3_fu_1250_p2">+, 0, 0, 39, 1, 32</column>
<column name="add_ln124_4_fu_1364_p2">+, 0, 0, 39, 1, 32</column>
<column name="add_ln124_5_fu_1457_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln124_6_fu_1476_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln124_7_fu_1524_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln124_8_fu_1544_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln124_fu_1021_p2">+, 0, 0, 39, 1, 32</column>
<column name="add_ln25_1_fu_819_p2">+, 0, 0, 9, 1, 2</column>
<column name="add_ln25_fu_799_p2">+, 0, 0, 12, 1, 4</column>
<column name="add_ln27_1_fu_1027_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln30_fu_1578_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln55_10_fu_1352_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln55_11_fu_1408_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln55_12_fu_1111_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln55_13_fu_1187_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln55_14_fu_1304_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln55_15_fu_1346_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln55_16_fu_1402_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln55_1_fu_1004_p2">+, 0, 0, 15, 6, 3</column>
<column name="add_ln55_2_fu_1256_p2">+, 0, 0, 15, 4, 6</column>
<column name="add_ln55_3_fu_1117_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln55_4_fu_1128_p2">+, 0, 0, 15, 6, 3</column>
<column name="add_ln55_5_fu_1266_p2">+, 0, 0, 15, 4, 6</column>
<column name="add_ln55_6_fu_1193_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln55_7_fu_1203_p2">+, 0, 0, 15, 6, 3</column>
<column name="add_ln55_8_fu_1438_p2">+, 0, 0, 15, 6, 4</column>
<column name="add_ln55_9_fu_1310_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln55_fu_993_p2">+, 0, 0, 15, 6, 6</column>
<column name="empty_27_fu_929_p2">+, 0, 0, 11, 2, 3</column>
<column name="grp_fu_751_p2">+, 0, 0, 12, 4, 1</column>
<column name="grp_fu_756_p2">+, 0, 0, 12, 4, 2</column>
<column name="input_num_index_1_fu_1564_p2">+, 0, 0, 39, 32, 1</column>
<column name="output_y_2_fu_871_p2">+, 0, 0, 9, 1, 2</column>
<column name="empty_26_fu_1051_p2">-, 0, 0, 12, 4, 4</column>
<column name="and_ln25_fu_857_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1621">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1625">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1639">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_342">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_392">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_472">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_546">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_897">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_904">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_905">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_914">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_927">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_939">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op148_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op152_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op193_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op269_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op366_write_state7">and, 0, 0, 2, 1, 1</column>
<column name="cmp50_fu_953_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln121_1_fu_1143_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln121_2_fu_1213_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln121_3_fu_1244_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln121_4_fu_1358_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln121_5_fu_1452_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln121_6_fu_1470_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln121_7_fu_1518_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln121_8_fu_1538_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln121_fu_1015_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln157_fu_1558_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln25_fu_793_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln27_fu_805_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="icmp_ln30_fu_851_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="notrhs_fu_959_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="ap_block_state3_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage2_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage3_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage4_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp0_stage5_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="empty_13_fu_787_p2">or, 0, 0, 2, 1, 1</column>
<column name="input_depth_index_142_fu_1281_p2">or, 0, 0, 2, 2, 1</column>
<column name="or_ln27_fu_877_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_mid1_fu_903_p2">or, 0, 0, 2, 1, 1</column>
<column name="input_num_index_2_fu_1570_p3">select, 0, 0, 32, 1, 1</column>
<column name="input_registers_0_3_V_1_fu_1424_p3">select, 0, 0, 8, 1, 8</column>
<column name="input_registers_0_3_V_3_fu_1492_p3">select, 0, 0, 8, 1, 8</column>
<column name="input_registers_1_3_V_1_fu_1431_p3">select, 0, 0, 8, 1, 8</column>
<column name="input_registers_1_3_V_3_fu_1583_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln121_1_fu_1155_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln121_2_fu_1223_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln121_3_fu_1316_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln121_4_fu_1370_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln121_5_fu_1462_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln121_6_fu_1512_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln121_7_fu_1530_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln121_8_fu_1550_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln121_fu_1081_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln25_1_fu_829_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln25_2_fu_837_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln25_3_fu_863_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln25_fu_811_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln27_1_fu_891_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln27_2_fu_909_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln27_3_fu_917_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln27_4_fu_1033_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln27_fu_883_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln25_fu_845_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_indvar_flatten26_phi_fu_499_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_521_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_input_num_index_phi_fu_554_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_input_registers_0_1_V_2_phi_fu_696_p4">9, 2, 8, 16</column>
<column name="ap_phi_mux_input_registers_0_2_V_2_phi_fu_708_p4">9, 2, 8, 16</column>
<column name="ap_phi_mux_input_registers_1_2_V_2_phi_fu_742_p4">15, 3, 8, 24</column>
<column name="ap_phi_mux_kernel_y_phi_fu_543_p4">9, 2, 2, 4</column>
<column name="ap_phi_mux_output_x_phi_fu_510_p4">9, 2, 2, 4</column>
<column name="ap_phi_mux_output_y_phi_fu_532_p4">9, 2, 2, 4</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_645">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_0_1_V_reg_573">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_0_2_V_1_reg_657">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_0_2_V_reg_585">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_633">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_596">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_668">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_609">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_681">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_621">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter0_storemerge_reg_561">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter1_input_registers_0_1_V_2_reg_693">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter1_input_registers_0_2_V_2_reg_705">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_716">15, 3, 8, 24</column>
<column name="ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_727">15, 3, 8, 24</column>
<column name="indvar_flatten26_reg_495">9, 2, 4, 8</column>
<column name="indvar_flatten_reg_517">9, 2, 4, 8</column>
<column name="inner_fifos_0_0_V_V_din">21, 4, 8, 32</column>
<column name="inner_fifos_0_1_V_V_din">21, 4, 8, 32</column>
<column name="inner_fifos_0_2_V_V_din">21, 4, 8, 32</column>
<column name="inner_fifos_1_0_V_V_din">21, 4, 8, 32</column>
<column name="inner_fifos_1_1_V_V_din">21, 4, 8, 32</column>
<column name="inner_fifos_1_2_V_V_din">15, 3, 8, 24</column>
<column name="input_buffers_Addr_A_orig">38, 7, 32, 224</column>
<column name="input_buffers_Addr_B_orig">38, 7, 32, 224</column>
<column name="input_num_index_reg_550">9, 2, 32, 64</column>
<column name="kernel_y_reg_539">9, 2, 2, 4</column>
<column name="output_x_reg_506">9, 2, 2, 4</column>
<column name="output_y_reg_528">9, 2, 2, 4</column>
<column name="pe_input_stream_V_0_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_V_0_din">27, 5, 8, 40</column>
<column name="pe_input_stream_V_1_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_V_1_din">21, 4, 8, 32</column>
<column name="pe_input_stream_V_2_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_V_2_din">21, 4, 8, 32</column>
<column name="pe_input_stream_V_3_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_V_3_din">21, 4, 8, 32</column>
<column name="pe_input_stream_V_4_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_V_4_din">21, 4, 8, 32</column>
<column name="pe_input_stream_V_5_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_V_5_din">21, 4, 8, 32</column>
<column name="pe_input_stream_V_6_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_V_6_din">21, 4, 8, 32</column>
<column name="pe_input_stream_V_7_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_V_7_din">21, 4, 8, 32</column>
<column name="pe_input_stream_V_8_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_V_8_din">15, 3, 8, 24</column>
<column name="pe_weight_stream_V_blk_n">9, 2, 1, 2</column>
<column name="pe_weight_stream_V_din">15, 3, 8, 24</column>
<column name="reg_773">9, 2, 8, 16</column>
<column name="weight_registers_V_address0">21, 4, 4, 16</column>
<column name="weight_registers_V_address1">21, 4, 4, 16</column>
<column name="weight_stream_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln124_3_reg_1868">32, 0, 32, 0</column>
<column name="add_ln124_6_reg_1966">32, 0, 32, 0</column>
<column name="add_ln124_reg_1734">32, 0, 32, 0</column>
<column name="add_ln25_reg_1671">4, 0, 4, 0</column>
<column name="add_ln30_reg_2006">2, 0, 2, 0</column>
<column name="add_ln55_10_reg_1900">5, 0, 6, 1</column>
<column name="add_ln55_11_reg_1911">5, 0, 6, 1</column>
<column name="add_ln55_3_reg_1790">5, 0, 6, 1</column>
<column name="add_ln55_6_reg_1811">5, 0, 6, 1</column>
<column name="add_ln55_9_reg_1890">5, 0, 6, 1</column>
<column name="add_ln55_reg_1714">5, 0, 6, 1</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_645">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_0_1_V_reg_573">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_0_2_V_1_reg_657">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_0_2_V_reg_585">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_633">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_596">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_668">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_609">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_681">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_621">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_storemerge_reg_561">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter1_input_registers_0_1_V_2_reg_693">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter1_input_registers_0_2_V_2_reg_705">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_716">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_727">8, 0, 8, 0</column>
<column name="cmp50_reg_1702">1, 0, 1, 0</column>
<column name="empty_23_reg_1853">2, 0, 2, 0</column>
<column name="empty_24_reg_1858">5, 0, 5, 0</column>
<column name="empty_26_reg_1744">4, 0, 4, 0</column>
<column name="icmp_ln121_3_reg_1863">1, 0, 1, 0</column>
<column name="icmp_ln121_6_reg_1961">1, 0, 1, 0</column>
<column name="icmp_ln121_reg_1729">1, 0, 1, 0</column>
<column name="icmp_ln25_reg_1667">1, 0, 1, 0</column>
<column name="indvar_flatten26_reg_495">4, 0, 4, 0</column>
<column name="indvar_flatten_reg_517">4, 0, 4, 0</column>
<column name="input_num_index_2_reg_2001">32, 0, 32, 0</column>
<column name="input_num_index_reg_550">32, 0, 32, 0</column>
<column name="input_registers_0_1_V_reg_573">8, 0, 8, 0</column>
<column name="input_registers_0_2_V_reg_585">8, 0, 8, 0</column>
<column name="input_registers_0_3_V_4_fu_136">8, 0, 8, 0</column>
<column name="input_registers_1_0_V_3_fu_140">8, 0, 8, 0</column>
<column name="input_registers_1_2_V_reg_621">8, 0, 8, 0</column>
<column name="input_registers_1_3_V_4_fu_144">8, 0, 8, 0</column>
<column name="input_registers_2_0_V_fu_148">8, 0, 8, 0</column>
<column name="input_registers_2_1_V_fu_152">8, 0, 8, 0</column>
<column name="input_registers_2_2_V_1_reg_1883">8, 0, 8, 0</column>
<column name="kernel_y_reg_539">2, 0, 2, 0</column>
<column name="mul1_reg_1755">1, 0, 2, 1</column>
<column name="notrhs_reg_1710">1, 0, 1, 0</column>
<column name="output_x_reg_506">2, 0, 2, 0</column>
<column name="output_y_reg_528">2, 0, 2, 0</column>
<column name="p_cast_reg_1750">4, 0, 64, 60</column>
<column name="reg_767">8, 0, 8, 0</column>
<column name="reg_773">8, 0, 8, 0</column>
<column name="select_ln121_1_reg_1805">32, 0, 32, 0</column>
<column name="select_ln121_4_reg_1905">32, 0, 32, 0</column>
<column name="select_ln25_3_reg_1676">2, 0, 2, 0</column>
<column name="select_ln27_2_reg_1688">1, 0, 1, 0</column>
<column name="select_ln27_3_reg_1692">2, 0, 2, 0</column>
<column name="select_ln27_4_reg_1739">4, 0, 4, 0</column>
<column name="select_ln27_reg_1681">2, 0, 2, 0</column>
<column name="tmp_1_reg_1697">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pe, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pe, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pe, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pe, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pe, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pe, return value</column>
<column name="input_buffers_Addr_A">out, 32, bram, input_buffers, array</column>
<column name="input_buffers_EN_A">out, 1, bram, input_buffers, array</column>
<column name="input_buffers_WEN_A">out, 1, bram, input_buffers, array</column>
<column name="input_buffers_Din_A">out, 8, bram, input_buffers, array</column>
<column name="input_buffers_Dout_A">in, 8, bram, input_buffers, array</column>
<column name="input_buffers_Clk_A">out, 1, bram, input_buffers, array</column>
<column name="input_buffers_Rst_A">out, 1, bram, input_buffers, array</column>
<column name="input_buffers_Addr_B">out, 32, bram, input_buffers, array</column>
<column name="input_buffers_EN_B">out, 1, bram, input_buffers, array</column>
<column name="input_buffers_WEN_B">out, 1, bram, input_buffers, array</column>
<column name="input_buffers_Din_B">out, 8, bram, input_buffers, array</column>
<column name="input_buffers_Dout_B">in, 8, bram, input_buffers, array</column>
<column name="input_buffers_Clk_B">out, 1, bram, input_buffers, array</column>
<column name="input_buffers_Rst_B">out, 1, bram, input_buffers, array</column>
<column name="weight_stream_V_dout">in, 8, ap_fifo, weight_stream_V, pointer</column>
<column name="weight_stream_V_empty_n">in, 1, ap_fifo, weight_stream_V, pointer</column>
<column name="weight_stream_V_read">out, 1, ap_fifo, weight_stream_V, pointer</column>
<column name="pe_input_stream_V_0_din">out, 8, ap_fifo, pe_input_stream_V_0, pointer</column>
<column name="pe_input_stream_V_0_full_n">in, 1, ap_fifo, pe_input_stream_V_0, pointer</column>
<column name="pe_input_stream_V_0_write">out, 1, ap_fifo, pe_input_stream_V_0, pointer</column>
<column name="pe_input_stream_V_1_din">out, 8, ap_fifo, pe_input_stream_V_1, pointer</column>
<column name="pe_input_stream_V_1_full_n">in, 1, ap_fifo, pe_input_stream_V_1, pointer</column>
<column name="pe_input_stream_V_1_write">out, 1, ap_fifo, pe_input_stream_V_1, pointer</column>
<column name="pe_input_stream_V_2_din">out, 8, ap_fifo, pe_input_stream_V_2, pointer</column>
<column name="pe_input_stream_V_2_full_n">in, 1, ap_fifo, pe_input_stream_V_2, pointer</column>
<column name="pe_input_stream_V_2_write">out, 1, ap_fifo, pe_input_stream_V_2, pointer</column>
<column name="pe_input_stream_V_3_din">out, 8, ap_fifo, pe_input_stream_V_3, pointer</column>
<column name="pe_input_stream_V_3_full_n">in, 1, ap_fifo, pe_input_stream_V_3, pointer</column>
<column name="pe_input_stream_V_3_write">out, 1, ap_fifo, pe_input_stream_V_3, pointer</column>
<column name="pe_input_stream_V_4_din">out, 8, ap_fifo, pe_input_stream_V_4, pointer</column>
<column name="pe_input_stream_V_4_full_n">in, 1, ap_fifo, pe_input_stream_V_4, pointer</column>
<column name="pe_input_stream_V_4_write">out, 1, ap_fifo, pe_input_stream_V_4, pointer</column>
<column name="pe_input_stream_V_5_din">out, 8, ap_fifo, pe_input_stream_V_5, pointer</column>
<column name="pe_input_stream_V_5_full_n">in, 1, ap_fifo, pe_input_stream_V_5, pointer</column>
<column name="pe_input_stream_V_5_write">out, 1, ap_fifo, pe_input_stream_V_5, pointer</column>
<column name="pe_input_stream_V_6_din">out, 8, ap_fifo, pe_input_stream_V_6, pointer</column>
<column name="pe_input_stream_V_6_full_n">in, 1, ap_fifo, pe_input_stream_V_6, pointer</column>
<column name="pe_input_stream_V_6_write">out, 1, ap_fifo, pe_input_stream_V_6, pointer</column>
<column name="pe_input_stream_V_7_din">out, 8, ap_fifo, pe_input_stream_V_7, pointer</column>
<column name="pe_input_stream_V_7_full_n">in, 1, ap_fifo, pe_input_stream_V_7, pointer</column>
<column name="pe_input_stream_V_7_write">out, 1, ap_fifo, pe_input_stream_V_7, pointer</column>
<column name="pe_input_stream_V_8_din">out, 8, ap_fifo, pe_input_stream_V_8, pointer</column>
<column name="pe_input_stream_V_8_full_n">in, 1, ap_fifo, pe_input_stream_V_8, pointer</column>
<column name="pe_input_stream_V_8_write">out, 1, ap_fifo, pe_input_stream_V_8, pointer</column>
<column name="pe_weight_stream_V_din">out, 8, ap_fifo, pe_weight_stream_V, pointer</column>
<column name="pe_weight_stream_V_full_n">in, 1, ap_fifo, pe_weight_stream_V, pointer</column>
<column name="pe_weight_stream_V_write">out, 1, ap_fifo, pe_weight_stream_V, pointer</column>
</table>
</item>
</section>
</profile>
