// Seed: 3582080294
module module_0;
  always
  `define pp_1 0
  assign module_1.id_1 = 0;
  id_2(
      (`pp_1), `pp_1, ~$display
  );
  assign module_2.type_0 = 0;
  assign `pp_1 = `pp_1;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  assign id_1 = 1;
  int id_2;
  module_0 modCall_1 ();
  reg id_3;
  wire id_4, id_5;
  initial
  `define pp_6 0
  always id_3 <= 1'b0;
  wire id_7;
endmodule
module module_2 (
    output tri  id_0,
    input  wand id_1,
    output wand id_2,
    input  tri0 id_3,
    input  wire id_4,
    input  wor  id_5,
    output wor  id_6,
    output tri1 id_7
);
  assign id_6.id_1 = 1;
  module_0 modCall_1 ();
endmodule
