// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Symbol table internal header
//
// Internal details; most calling programs do not need this header,
// unless using verilator public meta comments.

#ifndef VERILATED_VMUL_32_HYBRID_64_BK2_KL4_FANOUT4__SYMS_H_
#define VERILATED_VMUL_32_HYBRID_64_BK2_KL4_FANOUT4__SYMS_H_  // guard

#include "verilated.h"

// INCLUDE MODEL CLASS

#include "VMul_32_Hybrid_64_BK2_KL4_Fanout4.h"

// INCLUDE MODULE CLASSES
#include "VMul_32_Hybrid_64_BK2_KL4_Fanout4___024root.h"
#include "VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4.h"

// SYMS CLASS (contains all model state)
class alignas(VL_CACHE_LINE_BYTES)VMul_32_Hybrid_64_BK2_KL4_Fanout4__Syms final : public VerilatedSyms {
  public:
    // INTERNAL STATE
    VMul_32_Hybrid_64_BK2_KL4_Fanout4* const __Vm_modelp;
    VlDeleter __Vm_deleter;
    bool __Vm_didInit = false;

    // MODULE INSTANCE STATE
    VMul_32_Hybrid_64_BK2_KL4_Fanout4___024root TOP;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Hybrid_64_BK2_KL4_Fanout4_top__DOT__u0;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Mul_32_Hybrid_64_BK2_KL4_Fanout4__DOT__Hybrid_64_BK2_KL4_Fanout4_0;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Mul_32_Hybrid_64_BK2_KL4_Fanout4__DOT__Hybrid_64_BK2_KL4_Fanout4_1;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Mul_32_Hybrid_64_BK2_KL4_Fanout4__DOT__Hybrid_64_BK2_KL4_Fanout4_10;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Mul_32_Hybrid_64_BK2_KL4_Fanout4__DOT__Hybrid_64_BK2_KL4_Fanout4_11;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Mul_32_Hybrid_64_BK2_KL4_Fanout4__DOT__Hybrid_64_BK2_KL4_Fanout4_12;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Mul_32_Hybrid_64_BK2_KL4_Fanout4__DOT__Hybrid_64_BK2_KL4_Fanout4_13;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Mul_32_Hybrid_64_BK2_KL4_Fanout4__DOT__Hybrid_64_BK2_KL4_Fanout4_14;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Mul_32_Hybrid_64_BK2_KL4_Fanout4__DOT__Hybrid_64_BK2_KL4_Fanout4_15;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Mul_32_Hybrid_64_BK2_KL4_Fanout4__DOT__Hybrid_64_BK2_KL4_Fanout4_16;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Mul_32_Hybrid_64_BK2_KL4_Fanout4__DOT__Hybrid_64_BK2_KL4_Fanout4_17;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Mul_32_Hybrid_64_BK2_KL4_Fanout4__DOT__Hybrid_64_BK2_KL4_Fanout4_18;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Mul_32_Hybrid_64_BK2_KL4_Fanout4__DOT__Hybrid_64_BK2_KL4_Fanout4_19;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Mul_32_Hybrid_64_BK2_KL4_Fanout4__DOT__Hybrid_64_BK2_KL4_Fanout4_2;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Mul_32_Hybrid_64_BK2_KL4_Fanout4__DOT__Hybrid_64_BK2_KL4_Fanout4_20;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Mul_32_Hybrid_64_BK2_KL4_Fanout4__DOT__Hybrid_64_BK2_KL4_Fanout4_21;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Mul_32_Hybrid_64_BK2_KL4_Fanout4__DOT__Hybrid_64_BK2_KL4_Fanout4_22;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Mul_32_Hybrid_64_BK2_KL4_Fanout4__DOT__Hybrid_64_BK2_KL4_Fanout4_23;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Mul_32_Hybrid_64_BK2_KL4_Fanout4__DOT__Hybrid_64_BK2_KL4_Fanout4_24;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Mul_32_Hybrid_64_BK2_KL4_Fanout4__DOT__Hybrid_64_BK2_KL4_Fanout4_25;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Mul_32_Hybrid_64_BK2_KL4_Fanout4__DOT__Hybrid_64_BK2_KL4_Fanout4_26;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Mul_32_Hybrid_64_BK2_KL4_Fanout4__DOT__Hybrid_64_BK2_KL4_Fanout4_27;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Mul_32_Hybrid_64_BK2_KL4_Fanout4__DOT__Hybrid_64_BK2_KL4_Fanout4_28;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Mul_32_Hybrid_64_BK2_KL4_Fanout4__DOT__Hybrid_64_BK2_KL4_Fanout4_29;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Mul_32_Hybrid_64_BK2_KL4_Fanout4__DOT__Hybrid_64_BK2_KL4_Fanout4_3;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Mul_32_Hybrid_64_BK2_KL4_Fanout4__DOT__Hybrid_64_BK2_KL4_Fanout4_30;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Mul_32_Hybrid_64_BK2_KL4_Fanout4__DOT__Hybrid_64_BK2_KL4_Fanout4_4;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Mul_32_Hybrid_64_BK2_KL4_Fanout4__DOT__Hybrid_64_BK2_KL4_Fanout4_5;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Mul_32_Hybrid_64_BK2_KL4_Fanout4__DOT__Hybrid_64_BK2_KL4_Fanout4_6;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Mul_32_Hybrid_64_BK2_KL4_Fanout4__DOT__Hybrid_64_BK2_KL4_Fanout4_7;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Mul_32_Hybrid_64_BK2_KL4_Fanout4__DOT__Hybrid_64_BK2_KL4_Fanout4_8;
    VMul_32_Hybrid_64_BK2_KL4_Fanout4_Hybrid_64_BK2_KL4_Fanout4 TOP__Mul_32_Hybrid_64_BK2_KL4_Fanout4__DOT__Hybrid_64_BK2_KL4_Fanout4_9;

    // CONSTRUCTORS
    VMul_32_Hybrid_64_BK2_KL4_Fanout4__Syms(VerilatedContext* contextp, const char* namep, VMul_32_Hybrid_64_BK2_KL4_Fanout4* modelp);
    ~VMul_32_Hybrid_64_BK2_KL4_Fanout4__Syms();

    // METHODS
    const char* name() { return TOP.name(); }
};

#endif  // guard
