

================================================================
== Vitis HLS Report for 'kp_502_7'
================================================================
* Date:           Mon Dec 18 07:55:50 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol2_1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  8.776 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|      597|  0.290 us|  5.970 us|   30|  598|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |       28|      596|   7 ~ 149|          -|          -|     4|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|    4382|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   12|     890|    1618|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     947|    -|
|Register         |        -|    -|     918|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   12|    1808|    6947|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    1|      ~0|       5|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_5_full_dsp_1_U2  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  788|    0|
    |ddiv_64ns_64ns_64_31_no_dsp_1_U3   |ddiv_64ns_64ns_64_31_no_dsp_1   |        0|   0|    0|    0|    0|
    |ddiv_64ns_64ns_64_31_no_dsp_1_U4   |ddiv_64ns_64ns_64_31_no_dsp_1   |        0|   0|    0|    0|    0|
    |dsqrt_64ns_64ns_64_30_no_dsp_1_U6  |dsqrt_64ns_64ns_64_30_no_dsp_1  |        0|   0|    0|    0|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U1  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  788|    0|
    |mul_32s_32s_32_1_1_U7              |mul_32s_32s_32_1_1              |        0|   3|    0|   21|    0|
    |mul_32s_32s_32_1_1_U8              |mul_32s_32s_32_1_1              |        0|   3|    0|   21|    0|
    |sitodp_32ns_64_5_no_dsp_1_U5       |sitodp_32ns_64_5_no_dsp_1       |        0|   0|    0|    0|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  12|  890| 1618|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln513_1_fu_441_p2   |         +|   0|  0|   19|          12|          11|
    |add_ln513_2_fu_705_p2   |         +|   0|  0|   19|          12|          11|
    |add_ln513_3_fu_755_p2   |         +|   0|  0|   19|          12|          11|
    |add_ln513_fu_391_p2     |         +|   0|  0|   19|          12|          11|
    |add_ln6_fu_945_p2       |         +|   0|  0|   13|           4|           2|
    |result_V_10_fu_931_p2   |         -|   0|  0|   39|           1|          32|
    |result_V_2_fu_532_p2    |         -|   0|  0|   39|           1|          32|
    |result_V_5_fu_617_p2    |         -|   0|  0|   39|           1|          32|
    |result_V_9_fu_846_p2    |         -|   0|  0|   39|           1|          32|
    |sub_ln1364_1_fu_455_p2  |         -|   0|  0|   18|          10|          11|
    |sub_ln1364_2_fu_719_p2  |         -|   0|  0|   18|          10|          11|
    |sub_ln1364_3_fu_769_p2  |         -|   0|  0|   18|          10|          11|
    |sub_ln1364_fu_405_p2    |         -|   0|  0|   18|          10|          11|
    |temp_D_1_fu_653_p2      |         -|   0|  0|   39|          32|          32|
    |temp_D_fu_339_p2        |         -|   0|  0|   39|          32|          32|
    |r_V_2_fu_576_p2         |      lshr|   0|  0|  460|         137|         137|
    |r_V_4_fu_805_p2         |      lshr|   0|  0|  460|         137|         137|
    |r_V_6_fu_890_p2         |      lshr|   0|  0|  460|         137|         137|
    |r_V_fu_491_p2           |      lshr|   0|  0|  460|         137|         137|
    |or_ln6_fu_634_p2        |        or|   0|  0|    3|           3|           1|
    |result_V_12_fu_538_p3   |    select|   0|  0|   32|           1|          32|
    |result_V_13_fu_623_p3   |    select|   0|  0|   32|           1|          32|
    |result_V_14_fu_852_p3   |    select|   0|  0|   32|           1|          32|
    |result_V_fu_937_p3      |    select|   0|  0|   32|           1|          32|
    |ush_1_fu_562_p3         |    select|   0|  0|   12|           1|          12|
    |ush_2_fu_791_p3         |    select|   0|  0|   12|           1|          12|
    |ush_3_fu_876_p3         |    select|   0|  0|   12|           1|          12|
    |ush_fu_477_p3           |    select|   0|  0|   12|           1|          12|
    |val_1_fu_610_p3         |    select|   0|  0|   32|           1|          32|
    |val_2_fu_839_p3         |    select|   0|  0|   32|           1|          32|
    |val_3_fu_924_p3         |    select|   0|  0|   32|           1|          32|
    |val_fu_525_p3           |    select|   0|  0|   32|           1|          32|
    |r_V_1_fu_497_p2         |       shl|   0|  0|  460|         137|         137|
    |r_V_3_fu_582_p2         |       shl|   0|  0|  460|         137|         137|
    |r_V_5_fu_811_p2         |       shl|   0|  0|  460|         137|         137|
    |r_V_7_fu_896_p2         |       shl|   0|  0|  460|         137|         137|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 4382|        1271|        1683|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |A_address0     |   13|          3|    3|          9|
    |B_address0     |   13|          3|    3|          9|
    |C_address0     |   13|          3|    3|          9|
    |D_address1     |   13|          3|    3|          9|
    |D_d1           |   13|          3|   32|         96|
    |X1_address0    |   13|          3|    3|          9|
    |X1_d0          |   13|          3|   32|         96|
    |X2_address0    |   13|          3|    3|          9|
    |X2_d0          |   13|          3|   32|         96|
    |ap_NS_fsm      |  796|        151|    1|        151|
    |grp_fu_248_p0  |   25|          6|   32|        192|
    |i_fu_98        |    9|          2|    4|          8|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  947|        186|  151|        693|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+-----+----+-----+-----------+
    |          Name         |  FF | LUT| Bits| Const Bits|
    +-----------------------+-----+----+-----+-----------+
    |add_ln513_1_reg_1040   |   12|   0|   12|          0|
    |add_ln513_2_reg_1102   |   12|   0|   12|          0|
    |add_ln513_3_reg_1128   |   12|   0|   12|          0|
    |add_ln513_reg_1014     |   12|   0|   12|          0|
    |ap_CS_fsm              |  150|   0|  150|          0|
    |i_fu_98                |    4|   0|    4|          0|
    |isNeg_1_reg_1045       |    1|   0|    1|          0|
    |isNeg_2_reg_1107       |    1|   0|    1|          0|
    |isNeg_3_reg_1133       |    1|   0|    1|          0|
    |isNeg_reg_1019         |    1|   0|    1|          0|
    |p_Result_1_reg_1030    |    1|   0|    1|          0|
    |p_Result_2_reg_1092    |    1|   0|    1|          0|
    |p_Result_3_reg_1118    |    1|   0|    1|          0|
    |p_Result_s_reg_1004    |    1|   0|    1|          0|
    |reg_268                |   32|   0|   32|          0|
    |reg_273                |   32|   0|   32|          0|
    |reg_277                |   32|   0|   32|          0|
    |reg_281                |   32|   0|   32|          0|
    |reg_285                |   64|   0|   64|          0|
    |reg_294                |   64|   0|   64|          0|
    |reg_300                |   64|   0|   64|          0|
    |reg_305                |   64|   0|   64|          0|
    |sub_ln1364_1_reg_1051  |   11|   0|   11|          0|
    |sub_ln1364_2_reg_1113  |   11|   0|   11|          0|
    |sub_ln1364_3_reg_1139  |   11|   0|   11|          0|
    |sub_ln1364_reg_1025    |   11|   0|   11|          0|
    |temp_D_1_reg_1078      |   32|   0|   32|          0|
    |temp_D_reg_990         |   32|   0|   32|          0|
    |tmp_18_reg_1083        |    1|   0|    1|          0|
    |tmp_2_reg_995          |    1|   0|    1|          0|
    |tmp_32_reg_1009        |   52|   0|   52|          0|
    |tmp_34_reg_1035        |   52|   0|   52|          0|
    |tmp_36_reg_1097        |   52|   0|   52|          0|
    |tmp_38_reg_1123        |   52|   0|   52|          0|
    |zext_ln6_reg_965       |    4|   0|   64|         60|
    |zext_ln7_reg_1056      |    2|   0|   64|         62|
    +-----------------------+-----+----+-----+-----------+
    |Total                  |  918|   0| 1040|        122|
    +-----------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|A_address0         |  out|    3|   ap_memory|             A|         array|
|A_ce0              |  out|    1|   ap_memory|             A|         array|
|A_q0               |   in|   32|   ap_memory|             A|         array|
|B_address0         |  out|    3|   ap_memory|             B|         array|
|B_ce0              |  out|    1|   ap_memory|             B|         array|
|B_q0               |   in|   32|   ap_memory|             B|         array|
|C_address0         |  out|    3|   ap_memory|             C|         array|
|C_ce0              |  out|    1|   ap_memory|             C|         array|
|C_q0               |   in|   32|   ap_memory|             C|         array|
|X1_address0        |  out|    3|   ap_memory|            X1|         array|
|X1_ce0             |  out|    1|   ap_memory|            X1|         array|
|X1_we0             |  out|    1|   ap_memory|            X1|         array|
|X1_d0              |  out|   32|   ap_memory|            X1|         array|
|X2_address0        |  out|    3|   ap_memory|            X2|         array|
|X2_ce0             |  out|    1|   ap_memory|            X2|         array|
|X2_we0             |  out|    1|   ap_memory|            X2|         array|
|X2_d0              |  out|   32|   ap_memory|            X2|         array|
|D_address1         |  out|    3|   ap_memory|             D|         array|
|D_ce1              |  out|    1|   ap_memory|             D|         array|
|D_we1              |  out|    1|   ap_memory|             D|         array|
|D_d1               |  out|   32|   ap_memory|             D|         array|
+-------------------+-----+-----+------------+--------------+--------------+

