
example.elf:     file format elf32-littleriscv


Disassembly of section .init:

00000000 <InterruptVector>:
	void InterruptVector()         __attribute__((naked)) __attribute((section(".init"))) __attribute((weak,alias("InterruptVectorDefault"))) __attribute((naked));
	void InterruptVectorDefault()  __attribute__((naked)) __attribute((section(".init"))) __attribute((naked));
	void InterruptVectorDefault( void )
	{
		#if !defined(FUNCONF_TINYVECTOR) || !FUNCONF_TINYVECTOR
			asm volatile( DEFAULT_INTERRUPT_VECTOR_CONTENTS );
   0:	2b40006f          	j	2b4 <handle_reset>
   4:	0000                	unimp
   6:	0000                	unimp
   8:	0370                	addi	a2,sp,396
   a:	0000                	unimp
   c:	0320                	addi	s0,sp,392
	...
  2e:	0000                	unimp
  30:	058c                	addi	a1,sp,704
  32:	0000                	unimp
  34:	0000                	unimp
  36:	0000                	unimp
  38:	0320                	addi	s0,sp,392
  3a:	0000                	unimp
  3c:	0000                	unimp
  3e:	0000                	unimp
  40:	0320                	addi	s0,sp,392
  42:	0000                	unimp
  44:	0320                	addi	s0,sp,392
  46:	0000                	unimp
  48:	0320                	addi	s0,sp,392
  4a:	0000                	unimp
  4c:	0320                	addi	s0,sp,392
  4e:	0000                	unimp
  50:	0320                	addi	s0,sp,392
  52:	0000                	unimp
  54:	0320                	addi	s0,sp,392
  56:	0000                	unimp
  58:	0320                	addi	s0,sp,392
  5a:	0000                	unimp
  5c:	0320                	addi	s0,sp,392
  5e:	0000                	unimp
  60:	0320                	addi	s0,sp,392
  62:	0000                	unimp
  64:	0320                	addi	s0,sp,392
  66:	0000                	unimp
  68:	0320                	addi	s0,sp,392
  6a:	0000                	unimp
  6c:	0320                	addi	s0,sp,392
  6e:	0000                	unimp
  70:	0320                	addi	s0,sp,392
  72:	0000                	unimp
  74:	0320                	addi	s0,sp,392
  76:	0000                	unimp
  78:	0320                	addi	s0,sp,392
  7a:	0000                	unimp
  7c:	0320                	addi	s0,sp,392
  7e:	0000                	unimp
  80:	0320                	addi	s0,sp,392
  82:	0000                	unimp
  84:	0320                	addi	s0,sp,392
  86:	0000                	unimp
  88:	0320                	addi	s0,sp,392
  8a:	0000                	unimp
  8c:	0320                	addi	s0,sp,392
  8e:	0000                	unimp
  90:	0320                	addi	s0,sp,392
  92:	0000                	unimp
  94:	0320                	addi	s0,sp,392
  96:	0000                	unimp
  98:	0320                	addi	s0,sp,392
  9a:	0000                	unimp
  9c:	0000                	unimp
	...

Disassembly of section .text:

000000a0 <PrintHex>:
	while( (*DMDATA0) & 0x80 );
  a0:	e0000737          	lui	a4,0xe0000
  a4:	0f472783          	lw	a5,244(a4) # e00000f4 <_eusrstack+0xbffff8f4>
  a8:	0f470693          	addi	a3,a4,244
  ac:	0807f793          	andi	a5,a5,128
  b0:	fbf5                	bnez	a5,a4 <PrintHex+0x4>
	*DMDATA0 = 0x78302088; //" 0x"
  b2:	783027b7          	lui	a5,0x78302
  b6:	08878793          	addi	a5,a5,136 # 78302088 <_eusrstack+0x58301888>
  ba:	c29c                	sw	a5,0(a3)
	for( shift = 28; shift >= 0; shift -= 4 )
  bc:	4771                	li	a4,28
		while( (*DMDATA0) & 0x80 );
  be:	e0000637          	lui	a2,0xe0000
		s += ( s < 10 ) ? '0' : ('a' - 10);
  c2:	4325                	li	t1,9
	for( shift = 28; shift >= 0; shift -= 4 )
  c4:	55f1                	li	a1,-4
		while( (*DMDATA0) & 0x80 );
  c6:	0f462783          	lw	a5,244(a2) # e00000f4 <_eusrstack+0xbffff8f4>
  ca:	0807f793          	andi	a5,a5,128
  ce:	ffe5                	bnez	a5,c6 <PrintHex+0x26>
		int s = (n>>shift) & 0xf;
  d0:	00e557b3          	srl	a5,a0,a4
  d4:	00f7f693          	andi	a3,a5,15
		s += ( s < 10 ) ? '0' : ('a' - 10);
  d8:	03000793          	li	a5,48
  dc:	00d35463          	bge	t1,a3,e4 <PrintHex+0x44>
  e0:	05700793          	li	a5,87
  e4:	97b6                	add	a5,a5,a3
		*DMDATA0 = 0x85 | (s<<8); //" 0x"
  e6:	07a2                	slli	a5,a5,0x8
  e8:	0857e793          	ori	a5,a5,133
  ec:	0ef62a23          	sw	a5,244(a2)
	for( shift = 28; shift >= 0; shift -= 4 )
  f0:	1771                	addi	a4,a4,-4
  f2:	fcb71ae3          	bne	a4,a1,c6 <PrintHex+0x26>
}
  f6:	8082                	ret

000000f8 <fun_t1pwm_reload>:
}

void fun_t1pwm_reload(TIM1_PWM_t* model) {
	model->counter = 0;
	model->timeRef = 0;
	funPinMode(model->pin, GPIO_Speed_10MHz | GPIO_CNF_OUT_PP_AF);
  f8:	00054703          	lbu	a4,0(a0)
  fc:	400117b7          	lui	a5,0x40011
 100:	80078793          	addi	a5,a5,-2048 # 40010800 <_eusrstack+0x20010000>
 104:	00475693          	srli	a3,a4,0x4
 108:	06aa                	slli	a3,a3,0xa
 10a:	96be                	add	a3,a3,a5
 10c:	8b3d                	andi	a4,a4,15
 10e:	4290                	lw	a2,0(a3)
 110:	070a                	slli	a4,a4,0x2
 112:	47bd                	li	a5,15
 114:	00e797b3          	sll	a5,a5,a4
 118:	fff7c793          	not	a5,a5
 11c:	8ff1                	and	a5,a5,a2
 11e:	4625                	li	a2,9
 120:	00e61733          	sll	a4,a2,a4
	model->counter = 0;
 124:	00052423          	sw	zero,8(a0)
	model->timeRef = 0;
 128:	00052623          	sw	zero,12(a0)
	funPinMode(model->pin, GPIO_Speed_10MHz | GPIO_CNF_OUT_PP_AF);
 12c:	8fd9                	or	a5,a5,a4
 12e:	c29c                	sw	a5,0(a3)
	TIM_TypeDef* timer = model->TIM;
 130:	415c                	lw	a5,4(a0)

	// default value
	timer->CH1CVR = 255;
 132:	0ff00713          	li	a4,255
	timer->CH2CVR = 255;
	timer->CH3CVR = 255;
	timer->CH4CVR = 255;

	switch (model->CCER) {
 136:	04000693          	li	a3,64
	timer->CH1CVR = 255;
 13a:	dbd8                	sw	a4,52(a5)
	timer->CH2CVR = 255;
 13c:	df98                	sw	a4,56(a5)
	timer->CH3CVR = 255;
 13e:	dfd8                	sw	a4,60(a5)
	timer->CH4CVR = 255;
 140:	c3b8                	sw	a4,64(a5)
	switch (model->CCER) {
 142:	00255703          	lhu	a4,2(a0)
 146:	0ad70163          	beq	a4,a3,1e8 <fun_t1pwm_reload+0xf0>
 14a:	00e6ec63          	bltu	a3,a4,162 <fun_t1pwm_reload+0x6a>
 14e:	4691                	li	a3,4
 150:	04d70463          	beq	a4,a3,198 <fun_t1pwm_reload+0xa0>
 154:	46c1                	li	a3,16
 156:	06d70563          	beq	a4,a3,1c0 <fun_t1pwm_reload+0xc8>
 15a:	4685                	li	a3,1
 15c:	00d70b63          	beq	a4,a3,172 <fun_t1pwm_reload+0x7a>
 160:	8082                	ret
 162:	10000693          	li	a3,256
 166:	08d70b63          	beq	a4,a3,1fc <fun_t1pwm_reload+0x104>
 16a:	6685                	lui	a3,0x1
 16c:	0ad70c63          	beq	a4,a3,224 <fun_t1pwm_reload+0x12c>
 170:	8082                	ret
		//# TIM1->CHCTLR1 Control Reg1: CH1 & CH2
		case TIM_CC1E:
			timer->CCER |= TIM_CC1E | TIM_CC1P;
 172:	0207d683          	lhu	a3,32(a5)
 176:	06c2                	slli	a3,a3,0x10
 178:	82c1                	srli	a3,a3,0x10
 17a:	0036e693          	ori	a3,a3,3
 17e:	02d79023          	sh	a3,32(a5)
			timer->CHCTLR1 |= TIM_OC1M_2 | TIM_OC1M_1;
 182:	0187d683          	lhu	a3,24(a5)
 186:	06c2                	slli	a3,a3,0x10
 188:	82c1                	srli	a3,a3,0x10
 18a:	0606e693          	ori	a3,a3,96
 18e:	00d79c23          	sh	a3,24(a5)
			model->channel = 1;
 192:	00e500a3          	sb	a4,1(a0)
			break;
 196:	8082                	ret
		case TIM_CC1NE:
			timer->CCER |= TIM_CC1NE | TIM_CC1NP;
 198:	0207d703          	lhu	a4,32(a5)
 19c:	0742                	slli	a4,a4,0x10
 19e:	8341                	srli	a4,a4,0x10
 1a0:	00c76713          	ori	a4,a4,12
 1a4:	02e79023          	sh	a4,32(a5)
			timer->CHCTLR1 |= TIM_OC1M_2 | TIM_OC1M_1;
 1a8:	0187d703          	lhu	a4,24(a5)
 1ac:	0742                	slli	a4,a4,0x10
 1ae:	8341                	srli	a4,a4,0x10
 1b0:	06076713          	ori	a4,a4,96
 1b4:	00e79c23          	sh	a4,24(a5)
			model->channel = 1;
 1b8:	4785                	li	a5,1
 1ba:	00f500a3          	sb	a5,1(a0)
			break;
 1be:	8082                	ret
		case TIM_CC2E:
			model->channel = 2;
 1c0:	4709                	li	a4,2
 1c2:	00e500a3          	sb	a4,1(a0)
			timer->CCER |= TIM_CC2E | TIM_CC2P;
 1c6:	0207d703          	lhu	a4,32(a5)
 1ca:	0742                	slli	a4,a4,0x10
 1cc:	8341                	srli	a4,a4,0x10
 1ce:	03076713          	ori	a4,a4,48
			timer->CHCTLR1 |= TIM_OC2M_2 | TIM_OC2M_1;
			break;
		case TIM_CC2NE:
			model->channel = 2;
			timer->CCER |= TIM_CC2NE | TIM_CC2NP;
 1d2:	02e79023          	sh	a4,32(a5)
			timer->CHCTLR1 |= TIM_OC2M_2 | TIM_OC2M_1;
 1d6:	0187d703          	lhu	a4,24(a5)
 1da:	6699                	lui	a3,0x6
 1dc:	0742                	slli	a4,a4,0x10
 1de:	8341                	srli	a4,a4,0x10
 1e0:	8f55                	or	a4,a4,a3
 1e2:	00e79c23          	sh	a4,24(a5)
			break;
 1e6:	8082                	ret
			model->channel = 2;
 1e8:	4709                	li	a4,2
 1ea:	00e500a3          	sb	a4,1(a0)
			timer->CCER |= TIM_CC2NE | TIM_CC2NP;
 1ee:	0207d703          	lhu	a4,32(a5)
 1f2:	0742                	slli	a4,a4,0x10
 1f4:	8341                	srli	a4,a4,0x10
 1f6:	0c076713          	ori	a4,a4,192
 1fa:	bfe1                	j	1d2 <fun_t1pwm_reload+0xda>
		
		//# TIM1->CHCTLR2 Control Reg2: CH3 & CH4
		case TIM_CC3E:
			model->channel = 3;
 1fc:	470d                	li	a4,3
 1fe:	00e500a3          	sb	a4,1(a0)
			timer->CCER |= TIM_CC3E | TIM_CC3P;
 202:	0207d703          	lhu	a4,32(a5)
 206:	0742                	slli	a4,a4,0x10
 208:	8341                	srli	a4,a4,0x10
 20a:	30076713          	ori	a4,a4,768
 20e:	02e79023          	sh	a4,32(a5)
			timer->CHCTLR2 |= TIM_OC3M_2 | TIM_OC3M_1;
 212:	01c7d703          	lhu	a4,28(a5)
 216:	0742                	slli	a4,a4,0x10
 218:	8341                	srli	a4,a4,0x10
 21a:	06076713          	ori	a4,a4,96
			break;
		// case TIM_CC3NE: TIM1->CCER |= TIM_CC3E | TIM_CC3NP; break;	//! Prevent overwrite SWDIO
		case TIM_CC4E:
			model->channel = 4;
			timer->CCER |= TIM_CC4E | TIM_CC4P;
			timer->CHCTLR2 |= TIM_OC4M_2 | TIM_OC4M_1;
 21e:	00e79e23          	sh	a4,28(a5)
			break;
	}
}
 222:	8082                	ret
			model->channel = 4;
 224:	4711                	li	a4,4
 226:	00e500a3          	sb	a4,1(a0)
			timer->CCER |= TIM_CC4E | TIM_CC4P;
 22a:	0207d703          	lhu	a4,32(a5)
 22e:	668d                	lui	a3,0x3
 230:	0742                	slli	a4,a4,0x10
 232:	8341                	srli	a4,a4,0x10
 234:	8f55                	or	a4,a4,a3
 236:	02e79023          	sh	a4,32(a5)
			timer->CHCTLR2 |= TIM_OC4M_2 | TIM_OC4M_1;
 23a:	01c7d703          	lhu	a4,28(a5)
 23e:	6699                	lui	a3,0x6
 240:	0742                	slli	a4,a4,0x10
 242:	8341                	srli	a4,a4,0x10
 244:	8f55                	or	a4,a4,a3
 246:	bfe1                	j	21e <fun_t1pwm_reload+0x126>

00000248 <fun_t1pwm_task>:
	}
}


void fun_t1pwm_task(uint32_t time, TIM1_PWM_t* model) {
	if (time - model->timeRef < 5) { return; }
 248:	45dc                	lw	a5,12(a1)
 24a:	4611                	li	a2,4
 24c:	40f507b3          	sub	a5,a0,a5
 250:	02f67663          	bgeu	a2,a5,27c <fun_t1pwm_task+0x34>
	switch(model->channel) {
 254:	0015c703          	lbu	a4,1(a1)
	model->timeRef = time;
 258:	c5c8                	sw	a0,12(a1)
	switch(model->channel) {
 25a:	450d                	li	a0,3

	fun_t1pwm_setpw(model, model->counter);
 25c:	459c                	lw	a5,8(a1)
	TIM_TypeDef* timer = model->TIM;
 25e:	41d4                	lw	a3,4(a1)
	switch(model->channel) {
 260:	04a70063          	beq	a4,a0,2a0 <fun_t1pwm_task+0x58>
 264:	00e56d63          	bltu	a0,a4,27e <fun_t1pwm_task+0x36>
 268:	4605                	li	a2,1
 26a:	02c70163          	beq	a4,a2,28c <fun_t1pwm_task+0x44>
 26e:	4609                	li	a2,2
 270:	02c70363          	beq	a4,a2,296 <fun_t1pwm_task+0x4e>
	model->counter++;
 274:	0785                	addi	a5,a5,1
	model->counter &= 255;
 276:	0ff7f793          	andi	a5,a5,255
 27a:	c59c                	sw	a5,8(a1)
 27c:	8082                	ret
	switch(model->channel) {
 27e:	fec71be3          	bne	a4,a2,274 <fun_t1pwm_task+0x2c>
		case 4: timer->CH4CVR = width; break;
 282:	01079713          	slli	a4,a5,0x10
 286:	8341                	srli	a4,a4,0x10
 288:	c2b8                	sw	a4,64(a3)
 28a:	b7ed                	j	274 <fun_t1pwm_task+0x2c>
		case 1: timer->CH1CVR = width; break;
 28c:	01079713          	slli	a4,a5,0x10
 290:	8341                	srli	a4,a4,0x10
 292:	dad8                	sw	a4,52(a3)
 294:	b7c5                	j	274 <fun_t1pwm_task+0x2c>
		case 2: timer->CH2CVR = width; break;
 296:	01079713          	slli	a4,a5,0x10
 29a:	8341                	srli	a4,a4,0x10
 29c:	de98                	sw	a4,56(a3)
 29e:	bfd9                	j	274 <fun_t1pwm_task+0x2c>
		case 3: timer->CH3CVR = width; break;
 2a0:	01079713          	slli	a4,a5,0x10
 2a4:	8341                	srli	a4,a4,0x10
 2a6:	ded8                	sw	a4,60(a3)
 2a8:	b7f1                	j	274 <fun_t1pwm_task+0x2c>

000002aa <internal_handle_input.constprop.0>:
void handle_debug_input( int numbytes, uint8_t * data ) __attribute__((weak));
void handle_debug_input( int numbytes, uint8_t * data ) { (void)numbytes; (void)data; }

static void internal_handle_input( volatile uint32_t * dmdata0 )
{
	uint32_t dmd0 = *dmdata0;
 2aa:	e00007b7          	lui	a5,0xe0000
 2ae:	0f47a783          	lw	a5,244(a5) # e00000f4 <_eusrstack+0xbffff8f4>
	int bytes = (dmd0 & 0x3f) - 4;
	if( bytes > 0 && bytes < 16 )
	{
		handle_debug_input( bytes, ((uint8_t*)dmdata0) + 1 );
	}
}
 2b2:	8082                	ret

000002b4 <handle_reset>:
	asm volatile( "\n\
 2b4:	20000197          	auipc	gp,0x20000
 2b8:	14818193          	addi	gp,gp,328 # 200003fc <__global_pointer$>
 2bc:	40418113          	addi	sp,gp,1028 # 20000800 <_eusrstack>
 2c0:	6509                	lui	a0,0x2
 2c2:	88050513          	addi	a0,a0,-1920 # 1880 <ch32fun.c.8e54cce3+0x6f6>
 2c6:	30051073          	csrw	mstatus,a0
 2ca:	468d                	li	a3,3
 2cc:	00000517          	auipc	a0,0x0
 2d0:	d3450513          	addi	a0,a0,-716 # 0 <InterruptVector>
 2d4:	8d55                	or	a0,a0,a3
 2d6:	30551073          	csrw	mtvec,a0
asm volatile(
 2da:	c0418513          	addi	a0,gp,-1020 # 20000000 <systick_millis>
 2de:	c0818593          	addi	a1,gp,-1016 # 20000004 <_ebss>
 2e2:	4601                	li	a2,0
 2e4:	00b55663          	bge	a0,a1,2f0 <handle_reset+0x3c>
 2e8:	c110                	sw	a2,0(a0)
 2ea:	0511                	addi	a0,a0,4
 2ec:	feb54ee3          	blt	a0,a1,2e8 <handle_reset+0x34>
 2f0:	5c000513          	li	a0,1472
 2f4:	c0418593          	addi	a1,gp,-1020 # 20000000 <systick_millis>
 2f8:	c0418613          	addi	a2,gp,-1020 # 20000000 <systick_millis>
 2fc:	00c58863          	beq	a1,a2,30c <handle_reset+0x58>
 300:	4114                	lw	a3,0(a0)
 302:	c194                	sw	a3,0(a1)
 304:	0511                	addi	a0,a0,4
 306:	0591                	addi	a1,a1,4
 308:	fec59ae3          	bne	a1,a2,2fc <handle_reset+0x48>
	SysTick->CTLR = 5;
 30c:	e000f7b7          	lui	a5,0xe000f
 310:	4715                	li	a4,5
 312:	c398                	sw	a4,0(a5)
asm volatile(
 314:	44200793          	li	a5,1090
 318:	34179073          	csrw	mepc,a5
 31c:	30200073          	mret

00000320 <ADC1_2_IRQHandler>:

// Return the Machine Exception Program Register (MEPC)
static inline uint32_t __get_MEPC(void)
{
	uint32_t result;
	__ASM volatile( ADD_ARCH_ZICSR "csrr %0," "mepc" : "=r"(result));
 320:	34102573          	csrr	a0,mepc
	PrintHex( __get_MEPC() ); // "addr2line -e debugprintfdemo.elf 0x000007e6" ---> debugprintfdemo.c:45
 324:	3bb5                	jal	a0 <PrintHex>
	__ASM volatile( ADD_ARCH_ZICSR "csrr %0, mstatus": "=r"(result) );
 326:	30002573          	csrr	a0,mstatus
	PrintHex( __get_MSTATUS() );
 32a:	3b9d                	jal	a0 <PrintHex>

// Return the Machine Trap Value Register (MTVAL)
static inline uint32_t __get_MTVAL(void)
{
	uint32_t result;
	__ASM volatile( ADD_ARCH_ZICSR "csrr %0," "mtval" : "=r" (result) );
 32c:	34302573          	csrr	a0,mtval
	PrintHex( __get_MTVAL() );
 330:	3b85                	jal	a0 <PrintHex>
	__ASM volatile( ADD_ARCH_ZICSR "csrr %0," "mcause": "=r"(result));
 332:	34202573          	csrr	a0,mcause
	PrintHex( __get_MCAUSE() );
 336:	33ad                	jal	a0 <PrintHex>
	while( (*DMDATA0) & 0x80 );
 338:	e0000737          	lui	a4,0xe0000
 33c:	0f472783          	lw	a5,244(a4) # e00000f4 <_eusrstack+0xbffff8f4>
 340:	0f470693          	addi	a3,a4,244
 344:	0807f793          	andi	a5,a5,128
 348:	fbf5                	bnez	a5,33c <ADC1_2_IRQHandler+0x1c>
	*DMDATA0 = 0x0a85;
 34a:	6785                	lui	a5,0x1
 34c:	a8578793          	addi	a5,a5,-1403 # a85 <_data_lma+0x4c5>
 350:	c29c                	sw	a5,0(a3)
	while( (*DMDATA0) & 0x80 );
 352:	e0000737          	lui	a4,0xe0000
 356:	0f472783          	lw	a5,244(a4) # e00000f4 <_eusrstack+0xbffff8f4>
 35a:	0f470693          	addi	a3,a4,244
 35e:	0807f793          	andi	a5,a5,128
 362:	fbf5                	bnez	a5,356 <ADC1_2_IRQHandler+0x36>
	*DMDATA0 = 0xaaaaaa83;
 364:	aaaab7b7          	lui	a5,0xaaaab
 368:	a8378793          	addi	a5,a5,-1405 # aaaaaa83 <_eusrstack+0x8aaaa283>
 36c:	c29c                	sw	a5,0(a3)
	asm volatile( "1: j 1b" );
 36e:	a001                	j	36e <ADC1_2_IRQHandler+0x4e>

00000370 <NMI_Handler>:
	RCC->INTR |= RCC_CSSC;	// clear the clock security int flag
 370:	40021737          	lui	a4,0x40021
 374:	471c                	lw	a5,8(a4)
 376:	008006b7          	lui	a3,0x800
 37a:	8fd5                	or	a5,a5,a3
 37c:	c71c                	sw	a5,8(a4)

0000037e <putchar>:
}

// single to debug intf
WEAK int putchar(int c)
{
	if( ( *DMDATA0 & 0xc0 ) == 0xc0 ) return 0;
 37e:	e00007b7          	lui	a5,0xe0000
 382:	0f47a783          	lw	a5,244(a5) # e00000f4 <_eusrstack+0xbffff8f4>
 386:	0c000713          	li	a4,192
 38a:	0c07f793          	andi	a5,a5,192
 38e:	04e78c63          	beq	a5,a4,3e6 <putchar+0x68>
{
 392:	1151                	addi	sp,sp,-12
	if( ( *DMDATA0 & 0xc0 ) == 0xc0 ) return 0;
 394:	001007b7          	lui	a5,0x100
{
 398:	c222                	sw	s0,4(sp)
 39a:	c406                	sw	ra,8(sp)
 39c:	842a                	mv	s0,a0
	if( ( *DMDATA0 & 0xc0 ) == 0xc0 ) return 0;
 39e:	0785                	addi	a5,a5,1

	int timeout = FUNCONF_DEBUGPRINTF_TIMEOUT;
	uint32_t lastdmd = 0;

	while( ( lastdmd = (*DMDATA0) ) & 0x80 )
 3a0:	e00006b7          	lui	a3,0xe0000
 3a4:	0f46a703          	lw	a4,244(a3) # e00000f4 <_eusrstack+0xbffff8f4>
 3a8:	0f468613          	addi	a2,a3,244
 3ac:	08077593          	andi	a1,a4,128
 3b0:	e185                	bnez	a1,3d0 <putchar+0x52>
			return 0;
		}
	}

	// Simply seeking input.
	if( lastdmd ) internal_handle_input( (uint32_t*)DMDATA0 );
 3b2:	c311                	beqz	a4,3b6 <putchar+0x38>
 3b4:	3ddd                	jal	2aa <internal_handle_input.constprop.0>

	// Write out character.
	*DMDATA0 = 0x85 | ((const char)c<<8);
 3b6:	6541                	lui	a0,0x10
 3b8:	157d                	addi	a0,a0,-1
 3ba:	00841793          	slli	a5,s0,0x8
 3be:	8fe9                	and	a5,a5,a0
 3c0:	0857e793          	ori	a5,a5,133
 3c4:	e0000737          	lui	a4,0xe0000
 3c8:	0ef72a23          	sw	a5,244(a4) # e00000f4 <_eusrstack+0xbffff8f4>
	return 1;
 3cc:	4505                	li	a0,1
 3ce:	a801                	j	3de <putchar+0x60>
		if( timeout-- == 0 )
 3d0:	17fd                	addi	a5,a5,-1
 3d2:	fbe9                	bnez	a5,3a4 <putchar+0x26>
			*DMDATA0 |= 0xc0;
 3d4:	421c                	lw	a5,0(a2)
 3d6:	4501                	li	a0,0
 3d8:	0c07e793          	ori	a5,a5,192
 3dc:	c21c                	sw	a5,0(a2)
}
 3de:	40a2                	lw	ra,8(sp)
 3e0:	4412                	lw	s0,4(sp)
 3e2:	0131                	addi	sp,sp,12
 3e4:	8082                	ret
	if( ( *DMDATA0 & 0xc0 ) == 0xc0 ) return 0;
 3e6:	4501                	li	a0,0
}
 3e8:	8082                	ret

000003ea <SystemInit>:
	#endif
#elif defined(CH32X03x)
	FLASH->ACTLR = FLASH_ACTLR_LATENCY_2;                   // +2 Cycle Latency (Recommended per TRM)
#elif defined(CH32V003)
	#if FUNCONF_SYSTEM_CORE_CLOCK > 25000000
		FLASH->ACTLR = FLASH_ACTLR_LATENCY_1;               // +1 Cycle Latency
 3ea:	400227b7          	lui	a5,0x40022
 3ee:	4705                	li	a4,1
 3f0:	c398                	sw	a4,0(a5)
#elif defined(FUNCONF_USE_HSI) && FUNCONF_USE_HSI
	#if defined(CH32V30x) || defined(CH32V20x) || defined(CH32V10x)
		EXTEN->EXTEN_CTR |= EXTEN_PLL_HSI_PRE;
	#endif
	#if defined(FUNCONF_USE_PLL) && FUNCONF_USE_PLL
		RCC->CFGR0 = BASE_CFGR0;
 3f2:	400217b7          	lui	a5,0x40021
		RCC->CTLR  = BASE_CTLR | RCC_HSION | RCC_PLLON; 			// Use HSI, enable PLL.
 3f6:	01080737          	lui	a4,0x1080
		RCC->CFGR0 = BASE_CFGR0;
 3fa:	0007a223          	sw	zero,4(a5) # 40021004 <_eusrstack+0x20020804>
		RCC->CTLR  = BASE_CTLR | RCC_HSION | RCC_PLLON; 			// Use HSI, enable PLL.
 3fe:	08170713          	addi	a4,a4,129 # 1080081 <example.c.b47e8823+0x107dd6f>
 402:	c398                	sw	a4,0(a5)
		FLASH->ACTLR = FLASH_ACTLR_LATENCY_1;       		// +1 Cycle Latency
	#endif
#endif

#if !defined(CH57x) && !defined(CH58x) && !defined(CH59x)
	RCC->INTR  = 0x009F0000;                               // Clear PLL, CSSC, HSE, HSI and LSI ready flags.
 404:	009f0737          	lui	a4,0x9f0
 408:	c798                	sw	a4,8(a5)
#endif

#if defined(FUNCONF_USE_PLL) && FUNCONF_USE_PLL && !defined(CH57x) && !defined(CH58x) && !defined(CH59x)
	while((RCC->CTLR & RCC_PLLRDY) == 0);                       	// Wait till PLL is ready
 40a:	020006b7          	lui	a3,0x2000
 40e:	40021737          	lui	a4,0x40021
 412:	431c                	lw	a5,0(a4)
 414:	8ff5                	and	a5,a5,a3
 416:	dff5                	beqz	a5,412 <SystemInit+0x28>
	uint32_t tmp32 = RCC->CFGR0 & ~(0x03);							// clr the SW
 418:	435c                	lw	a5,4(a4)
	RCC->CFGR0 = tmp32 | RCC_SW_PLL;                       			// Select PLL as system clock source
	while ((RCC->CFGR0 & (uint32_t)RCC_SWS) != (uint32_t)0x08); 	// Wait till PLL is used as system clock source
 41a:	400216b7          	lui	a3,0x40021
	uint32_t tmp32 = RCC->CFGR0 & ~(0x03);							// clr the SW
 41e:	9bf1                	andi	a5,a5,-4
	RCC->CFGR0 = tmp32 | RCC_SW_PLL;                       			// Select PLL as system clock source
 420:	0027e793          	ori	a5,a5,2
 424:	c35c                	sw	a5,4(a4)
	while ((RCC->CFGR0 & (uint32_t)RCC_SWS) != (uint32_t)0x08); 	// Wait till PLL is used as system clock source
 426:	4721                	li	a4,8
 428:	42dc                	lw	a5,4(a3)
 42a:	8bb1                	andi	a5,a5,12
 42c:	fee79ee3          	bne	a5,a4,428 <SystemInit+0x3e>
	*DMDATA1 = 0x00;
 430:	e00007b7          	lui	a5,0xe0000
 434:	0e07ac23          	sw	zero,248(a5) # e00000f8 <_eusrstack+0xbffff8f8>
	*DMDATA0 = 0x80;
 438:	08000713          	li	a4,128
 43c:	0ee7aa23          	sw	a4,244(a5)
	SetupUART( UART_BRR );
#endif
#if defined( FUNCONF_USE_DEBUGPRINTF ) && FUNCONF_USE_DEBUGPRINTF
	SetupDebugPrintf();
#endif
}
 440:	8082                	ret

00000442 <main>:
#include <stdio.h>

#include "../fun_tim1_pwm.h"
#include "../../modules/systick_irq.h"

int main() {
 442:	715d                	addi	sp,sp,-80
 444:	c4a2                	sw	s0,72(sp)
 446:	c686                	sw	ra,76(sp)
 448:	c2a6                	sw	s1,68(sp)
    SystemInit();
 44a:	3745                	jal	3ea <SystemInit>
* its clock source
*/
void systick_init(void)
{
	// Reset any pre-existing configuration
	SysTick->CTLR = 0x0000;
 44c:	e000f7b7          	lui	a5,0xe000f
	
	// Set the compare register to trigger once per millisecond
	SysTick->CMP = SYSTICK_ONE_MILLISECOND - 1;
 450:	6731                	lui	a4,0xc
	SysTick->CTLR = 0x0000;
 452:	0007a023          	sw	zero,0(a5) # e000f000 <_eusrstack+0xc000e800>
	SysTick->CMP = SYSTICK_ONE_MILLISECOND - 1;
 456:	b7f70713          	addi	a4,a4,-1153 # bb7f <example.c.b47e8823+0x986d>
 45a:	cb98                	sw	a4,16(a5)

	// Reset the Count Register, and the global millis counter to 0
	SysTick->CNT = 0x00000000;
 45c:	0007a423          	sw	zero,8(a5)
	systick_millis = 0x00000000;
 460:	c0418713          	addi	a4,gp,-1020 # 20000000 <systick_millis>
 464:	00072023          	sw	zero,0(a4)
	
	// Set the SysTick Configuration
	// NOTE: By not setting SYSTICK_CTLR_STRE, we maintain compatibility with
	// busywait delay funtions used by ch32v003_fun.
	SysTick->CTLR |= SYSTICK_CTLR_STE   |  // Enable Counter
 468:	4398                	lw	a4,0(a5)
	NVIC->IENR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));
 46a:	6685                	lui	a3,0x1
 46c:	c0418413          	addi	s0,gp,-1020 # 20000000 <systick_millis>
 470:	00776713          	ori	a4,a4,7
 474:	c398                	sw	a4,0(a5)
 476:	e000e737          	lui	a4,0xe000e
 47a:	10d72023          	sw	a3,256(a4) # e000e100 <_eusrstack+0xc000d900>
    systick_init();			//! required for millis()

    funGpioInitAll();
 47e:	400216b7          	lui	a3,0x40021
 482:	4e98                	lw	a4,24(a3)
 484:	03576713          	ori	a4,a4,53
 488:	ce98                	sw	a4,24(a3)
	uint32_t targend = SysTick->CNT + n;
 48a:	4798                	lw	a4,8(a5)
 48c:	004947b7          	lui	a5,0x494
 490:	e0078793          	addi	a5,a5,-512 # 493e00 <example.c.b47e8823+0x491aee>
 494:	973e                	add	a4,a4,a5
	while( ((int32_t)( SysTick->CNT - targend )) < 0 );
 496:	e000f6b7          	lui	a3,0xe000f
 49a:	469c                	lw	a5,8(a3)
 49c:	8f99                	sub	a5,a5,a4
 49e:	fe07cee3          	bltz	a5,49a <main+0x58>
		.pin = PD4,
        .TIM = TIM2,
		.CCER = TIM_CC1E
	};

	TIM1_PWM_t pwm_CH2 = {
 4a2:	00100737          	lui	a4,0x100
 4a6:	03370713          	addi	a4,a4,51 # 100033 <example.c.b47e8823+0xfdd21>
 4aa:	d23a                	sw	a4,36(sp)
		.pin = PD3,
        .TIM = TIM2,
		.CCER = TIM_CC2E
	};
	
	TIM1_PWM_t pwm_CH3 = {
 4ac:	01000737          	lui	a4,0x1000
 4b0:	02070713          	addi	a4,a4,32 # 1000020 <example.c.b47e8823+0xffdd0e>
 4b4:	ca3a                	sw	a4,20(sp)
    TIM1_PWM_t pwm_CH1 = {
 4b6:	67c1                	lui	a5,0x10
        .TIM = TIM2,
		.CCER = TIM_CC3E
	};


	TIM1_PWM_t pwm_CH4 = {
 4b8:	10000737          	lui	a4,0x10000
    TIM1_PWM_t pwm_CH1 = {
 4bc:	03478793          	addi	a5,a5,52 # 10034 <example.c.b47e8823+0xdd22>
	TIM1_PWM_t pwm_CH4 = {
 4c0:	03770713          	addi	a4,a4,55 # 10000037 <example.c.b47e8823+0xfffdd25>
    TIM1_PWM_t pwm_CH1 = {
 4c4:	da3e                	sw	a5,52(sp)
	TIM1_PWM_t pwm_CH4 = {
 4c6:	c23a                	sw	a4,4(sp)
    TIM1_PWM_t pwm_CH1 = {
 4c8:	de02                	sw	zero,60(sp)
 4ca:	c082                	sw	zero,64(sp)
	TIM1_PWM_t pwm_CH2 = {
 4cc:	d602                	sw	zero,44(sp)
 4ce:	d802                	sw	zero,48(sp)
	TIM1_PWM_t pwm_CH3 = {
 4d0:	ce02                	sw	zero,28(sp)
 4d2:	d002                	sw	zero,32(sp)
	TIM1_PWM_t pwm_CH4 = {
 4d4:	c602                	sw	zero,12(sp)
 4d6:	c802                	sw	zero,16(sp)
	RCC->APB2PCENR |= RCC_APB2Periph_TIM1;
 4d8:	40021737          	lui	a4,0x40021
 4dc:	4f14                	lw	a3,24(a4)
 4de:	6605                	lui	a2,0x1
    TIM1_PWM_t pwm_CH1 = {
 4e0:	400007b7          	lui	a5,0x40000
 4e4:	80060613          	addi	a2,a2,-2048 # 800 <_data_lma+0x240>
 4e8:	dc3e                	sw	a5,56(sp)
	TIM1_PWM_t pwm_CH2 = {
 4ea:	d43e                	sw	a5,40(sp)
	TIM1_PWM_t pwm_CH3 = {
 4ec:	cc3e                	sw	a5,24(sp)
	TIM1_PWM_t pwm_CH4 = {
 4ee:	c43e                	sw	a5,8(sp)
 4f0:	8ed1                	or	a3,a3,a2
 4f2:	cf14                	sw	a3,24(a4)
	AFIO->PCFR1 |= AFIO_PCFR1_TIM1_REMAP_NOREMAP;
 4f4:	400106b7          	lui	a3,0x40010
 4f8:	42d0                	lw	a2,4(a3)
        .TIM = TIM2,
		.CCER = TIM_CC4E
	};

	fun_t1pwm_init(&pwm_CH1);
	fun_t1pwm_reload(&pwm_CH1);
 4fa:	1848                	addi	a0,sp,52
 4fc:	c2d0                	sw	a2,4(a3)
		RCC->APB1PRSTR |= RCC_APB1Periph_TIM2;
 4fe:	4b14                	lw	a3,16(a4)
 500:	0016e693          	ori	a3,a3,1
 504:	cb14                	sw	a3,16(a4)
		RCC->APB1PRSTR &= ~RCC_APB1Periph_TIM2;
 506:	4b14                	lw	a3,16(a4)
 508:	9af9                	andi	a3,a3,-2
 50a:	cb14                	sw	a3,16(a4)
	timer->PSC = 0x0000;			// Prescaler 
 50c:	02079423          	sh	zero,40(a5) # 40000028 <_eusrstack+0x1ffff828>
	timer->ATRLR = 255;				// Auto Reload - sets period
 510:	0ff00713          	li	a4,255
 514:	02e79623          	sh	a4,44(a5)
	timer->BDTR |= TIM_MOE;			// Enable TIM1 outputs
 518:	0447d703          	lhu	a4,68(a5)
 51c:	66a1                	lui	a3,0x8
 51e:	0742                	slli	a4,a4,0x10
 520:	8341                	srli	a4,a4,0x10
 522:	8f55                	or	a4,a4,a3
 524:	04e79223          	sh	a4,68(a5)
	timer->SWEVGR |= TIM_UG;		// Reload immediately
 528:	0147d703          	lhu	a4,20(a5)
 52c:	0742                	slli	a4,a4,0x10
 52e:	8341                	srli	a4,a4,0x10
 530:	00176713          	ori	a4,a4,1
 534:	00e79a23          	sh	a4,20(a5)
	timer->CTLR1 |= TIM_CEN;		// Enable TIM1
 538:	0007d703          	lhu	a4,0(a5)
 53c:	0742                	slli	a4,a4,0x10
 53e:	8341                	srli	a4,a4,0x10
 540:	00176713          	ori	a4,a4,1
 544:	00e79023          	sh	a4,0(a5)
 548:	3e45                	jal	f8 <fun_t1pwm_reload>
	fun_t1pwm_reload(&pwm_CH2);
 54a:	1048                	addi	a0,sp,36
 54c:	3675                	jal	f8 <fun_t1pwm_reload>
	fun_t1pwm_reload(&pwm_CH3);
 54e:	0848                	addi	a0,sp,20
 550:	3665                	jal	f8 <fun_t1pwm_reload>
	fun_t1pwm_reload(&pwm_CH4);
 552:	0048                	addi	a0,sp,4
 554:	3655                	jal	f8 <fun_t1pwm_reload>

    uint32_t sec_time = 0;
 556:	4781                	li	a5,0

    while(1) {
        uint32_t now = millis();
 558:	4004                	lw	s1,0(s0)

		fun_t1pwm_task(now, &pwm_CH1);
 55a:	184c                	addi	a1,sp,52
 55c:	c03e                	sw	a5,0(sp)
 55e:	8526                	mv	a0,s1
 560:	31e5                	jal	248 <fun_t1pwm_task>
		fun_t1pwm_task(now, &pwm_CH2);
 562:	104c                	addi	a1,sp,36
 564:	8526                	mv	a0,s1
 566:	31cd                	jal	248 <fun_t1pwm_task>
		fun_t1pwm_task(now, &pwm_CH3);
 568:	084c                	addi	a1,sp,20
 56a:	8526                	mv	a0,s1
 56c:	39f1                	jal	248 <fun_t1pwm_task>
		fun_t1pwm_task(now, &pwm_CH4);
 56e:	004c                	addi	a1,sp,4
 570:	8526                	mv	a0,s1
 572:	39d9                	jal	248 <fun_t1pwm_task>

        if (now - sec_time > 1000) {
 574:	4782                	lw	a5,0(sp)
 576:	3e800713          	li	a4,1000
 57a:	40f486b3          	sub	a3,s1,a5
 57e:	fcd77de3          	bgeu	a4,a3,558 <main+0x116>
			sec_time = now;
            printf(".");
 582:	02e00513          	li	a0,46
 586:	3be5                	jal	37e <putchar>
        uint32_t now = millis();
 588:	87a6                	mv	a5,s1
 58a:	b7f9                	j	558 <main+0x116>

0000058c <SysTick_Handler>:
* Increments Compare Register and systick_millis when triggered (every 1ms)
* NOTE: the `__attribute__((interrupt))` attribute is very important
*/
void SysTick_Handler(void) __attribute__((interrupt));
void SysTick_Handler(void)
{
 58c:	1151                	addi	sp,sp,-12
 58e:	c03e                	sw	a5,0(sp)
	// Increment the Compare Register for the next trigger
	// If more than this number of ticks elapse before the trigger is reset,
	// you may miss your next interrupt trigger
	// (Make sure the IQR is lightweight and CMP value is reasonable)
	SysTick->CMP += SYSTICK_ONE_MILLISECOND;
 590:	e000f7b7          	lui	a5,0xe000f
{
 594:	c23a                	sw	a4,4(sp)
	SysTick->CMP += SYSTICK_ONE_MILLISECOND;
 596:	4b98                	lw	a4,16(a5)
{
 598:	c436                	sw	a3,8(sp)
	SysTick->CMP += SYSTICK_ONE_MILLISECOND;
 59a:	66b1                	lui	a3,0xc
 59c:	b8068693          	addi	a3,a3,-1152 # bb80 <example.c.b47e8823+0x986e>
 5a0:	9736                	add	a4,a4,a3
 5a2:	cb98                	sw	a4,16(a5)

	// Clear the trigger state for the next IRQ
	SysTick->SR = 0x00000000;
 5a4:	0007a223          	sw	zero,4(a5) # e000f004 <_eusrstack+0xc000e804>

	// Increment the milliseconds count
	systick_millis++;
 5a8:	c0418793          	addi	a5,gp,-1020 # 20000000 <systick_millis>
 5ac:	4398                	lw	a4,0(a5)
}
 5ae:	46a2                	lw	a3,8(sp)
	systick_millis++;
 5b0:	0705                	addi	a4,a4,1
 5b2:	c398                	sw	a4,0(a5)
}
 5b4:	4712                	lw	a4,4(sp)
 5b6:	4782                	lw	a5,0(sp)
 5b8:	0131                	addi	sp,sp,12
 5ba:	30200073          	mret
	...
