{
    "DESIGN_NAME": "sa_local",
    "VERILOG_FILES": "sa_global/sa_local.v",
    "CLOCK_PERIOD": "100",
    "CLOCK_PORT": "clk",
    "DESIGN_IS_CORE": false,
    "FP_SIZING": "absolute",
    "PL_TARGET_DENSITY": "0.75",
    "FP_PDN_AUTO_ADJUST": true,
    "DIE_AREA": "0 0 200 200"
}
