
?
Feature available: %s
81*common2
ImplementationZ17-81
:
Feature available: %s
81*common2
	SynthesisZ17-81
y
+Loading parts and site information from %s
36*device25
3C:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/arch.xmlZ21-36
Ü
!Parsing RTL primitives file [%s]
14*netlist2K
IC:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xmlZ29-14
è
*Finished parsing RTL primitives file [%s]
11*netlist2K
IC:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xmlZ29-11
/

Starting synthesis...

3*	vivadotclZ4-3
s
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2
	xc7vx485tZ17-347
c
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2
	xc7vx485tZ17-349
a
UUsing Xilinx IP in: C:/Xilinx/14.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip*common


*common
°
assignment to input %s1630*oasys2
RESET2[
WC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/top_test.sv2
338@Z8-1630
w
%s*synth2h
fstarting Rtl Elaboration : Time (s): elapsed = 00:00:06 . Memory (MB): peak = 215.770 ; gain = 66.125

£
synthesizing module '%s'638*oasys2

top_test2[
WC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/top_test.sv2
68@Z8-638
ã
synthesizing module '%s'638*oasys2
IBUFDS2A
=C:/Xilinx/14.3/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v2	
108348@Z8-638
L
%s*synth2=
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 

E
%s*synth26
4	Parameter DIFF_TERM bound to: TRUE - type: string 

E
%s*synth26
4	Parameter DQS_BIAS bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 

H
%s*synth29
7	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 

K
%s*synth2<
:	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 

I
%s*synth2:
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 

£
%done synthesizing module '%s' (%s#%s)256*oasys2
IBUFDS2
12
152A
=C:/Xilinx/14.3/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v2	
108348@Z8-256
ú
synthesizing module '%s'638*oasys2
hdmi2W
SC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/hdmi.sv2
238@Z8-638
®
synthesizing module '%s'638*oasys2

iic_config2]
YC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/iic_config.sv2
338@Z8-638
H
%s*synth29
7	Parameter CLK_RATE_MHZ bound to: 200 - type: integer 

H
%s*synth29
7	Parameter SCK_PERIOD_US bound to: 30 - type: integer 

M
%s*synth2>
<	Parameter TRANSITION_CYCLE bound to: 3000 - type: integer 

O
%s*synth2@
>	Parameter TRANSITION_CYCLE_MSB bound to: 11 - type: integer 

û
default block is never used226*oasys2]
YC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/iic_config.sv2
4518@Z8-226
¿
%done synthesizing module '%s' (%s#%s)256*oasys2

iic_config2
22
152]
YC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/iic_config.sv2
338@Z8-256
ù
synthesizing module '%s'638*oasys2
video2X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
18@Z8-638
°
synthesizing module '%s'638*oasys2	
counter2X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
1638@Z8-638
A
%s*synth22
0	Parameter WIDTH bound to: 121 - type: integer 

π
%done synthesizing module '%s' (%s#%s)256*oasys2	
counter2
32
152X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
1638@Z8-256
±
synthesizing module '%s'638*oasys2
counter__parameterized02X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
1638@Z8-638
@
%s*synth21
/	Parameter WIDTH bound to: 36 - type: integer 

…
%done synthesizing module '%s' (%s#%s)256*oasys2
counter__parameterized02
32
152X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
1638@Z8-256
±
synthesizing module '%s'638*oasys2
counter__parameterized12X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
1638@Z8-638
A
%s*synth22
0	Parameter WIDTH bound to: 720 - type: integer 

…
%done synthesizing module '%s' (%s#%s)256*oasys2
counter__parameterized12
32
152X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
1638@Z8-256
±
synthesizing module '%s'638*oasys2
counter__parameterized22X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
1638@Z8-638
A
%s*synth22
0	Parameter WIDTH bound to: 480 - type: integer 

…
%done synthesizing module '%s' (%s#%s)256*oasys2
counter__parameterized22
32
152X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
1638@Z8-256
¢
synthesizing module '%s'638*oasys2

register2X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
2038@Z8-638
@
%s*synth21
/	Parameter WIDTH bound to: 36 - type: integer 

∫
%done synthesizing module '%s' (%s#%s)256*oasys2

register2
42
152X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
2038@Z8-256
¢
synthesizing module '%s'638*oasys2
	video_fsm2X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
668@Z8-638
´
-case statement is not full and has no default155*oasys2X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
1058@Z8-155
´
-case statement is not full and has no default155*oasys2X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
1418@Z8-155
∫
%done synthesizing module '%s' (%s#%s)256*oasys2
	video_fsm2
52
152X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
668@Z8-256
•
synthesizing module '%s'638*oasys2
pixel_clock2X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
1818@Z8-638
Ω
%done synthesizing module '%s' (%s#%s)256*oasys2
pixel_clock2
62
152X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
1818@Z8-256
µ
%done synthesizing module '%s' (%s#%s)256*oasys2
video2
72
152X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
18@Z8-256
û
synthesizing module '%s'638*oasys2
spdif2X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/spdif.sv2
258@Z8-638
@
%s*synth21
/	Parameter PREAMBLE_B_0 bound to: 8'b11101000 

@
%s*synth21
/	Parameter PREAMBLE_B_1 bound to: 8'b00010111 

@
%s*synth21
/	Parameter PREAMBLE_M_0 bound to: 8'b11100010 

@
%s*synth21
/	Parameter PREAMBLE_M_1 bound to: 8'b00011101 

@
%s*synth21
/	Parameter PREAMBLE_W_0 bound to: 8'b11100100 

@
%s*synth21
/	Parameter PREAMBLE_W_1 bound to: 8'b00011011 

ù
synthesizing module '%s'638*oasys2
bmc2X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/spdif.sv2
1968@Z8-638
µ
%done synthesizing module '%s' (%s#%s)256*oasys2
bmc2
82
152X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/spdif.sv2
1968@Z8-256
∂
%done synthesizing module '%s' (%s#%s)256*oasys2
spdif2
92
152X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/spdif.sv2
258@Z8-256
µ
%done synthesizing module '%s' (%s#%s)256*oasys2
hdmi2
102
152W
SC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/hdmi.sv2
238@Z8-256
®
synthesizing module '%s'638*oasys2
hdmi_test_feeder2W
SC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/feed.sv2
248@Z8-638
®
synthesizing module '%s'638*oasys2
hdmi_test_sender2W
SC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/feed.sv2
618@Z8-638
D
%s*synth25
3	Parameter ADDR_SIZE bound to: 19 - type: integer 

¡
%done synthesizing module '%s' (%s#%s)256*oasys2
hdmi_test_sender2
112
152W
SC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/feed.sv2
618@Z8-256
¡
%done synthesizing module '%s' (%s#%s)256*oasys2
hdmi_test_feeder2
122
152W
SC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/feed.sv2
248@Z8-256
¨
synthesizing module '%s'638*oasys2
	hdmi_icon2b
^C:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/chipscope_1/hdmi_icon.v2
218@Z8-638
≈
%done synthesizing module '%s' (%s#%s)256*oasys2
	hdmi_icon2
132
152b
^C:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/chipscope_1/hdmi_icon.v2
218@Z8-256
¥
synthesizing module '%s'638*oasys2
chipscope_ila2f
bC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/chipscope_1/chipscope_ila.v2
218@Z8-638
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2
chipscope_ila2
142
152f
bC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/chipscope_1/chipscope_ila.v2
218@Z8-256
º
%done synthesizing module '%s' (%s#%s)256*oasys2

top_test2
152
152[
WC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/top_test.sv2
68@Z8-256
x
%s*synth2i
gfinished Rtl Elaboration : Time (s): elapsed = 00:00:19 . Memory (MB): peak = 499.129 ; gain = 349.484

(
%s*synth2
Report Check Netlist: 

R
%s*synth2C
A-----+-----------------+------+--------+------+-----------------

R
%s*synth2C
A     |Item             |Errors|Warnings|Status|Description      

R
%s*synth2C
A-----+-----------------+------+--------+------+-----------------

R
%s*synth2C
A1    |multi_driven_nets|     0|       0|Passed|Multi driven nets

R
%s*synth2C
A-----+-----------------+------+--------+------+-----------------

Ê
EReading core file '%s' for (cell view '%s', library '%s', file '%s')
108*designutils2b
`C:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/chipscope_1/hdmi_icon.ngc2
	hdmi_icon2
work2
NOFILEZ20-108
d
Parsing EDIF File [%s]
106*designutils2-
+./.ngc2edfcache/hdmi_icon_ngc_52517d23.edifZ20-106
k
 Finished Parsing EDIF File [%s]
97*designutils2-
+./.ngc2edfcache/hdmi_icon_ngc_52517d23.edifZ20-97
Ó
EReading core file '%s' for (cell view '%s', library '%s', file '%s')
108*designutils2f
dC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/chipscope_1/chipscope_ila.ngc2
chipscope_ila2
work2
NOFILEZ20-108
h
Parsing EDIF File [%s]
106*designutils21
/./.ngc2edfcache/chipscope_ila_ngc_52517d23.edifZ20-106
o
 Finished Parsing EDIF File [%s]
97*designutils21
/./.ngc2edfcache/chipscope_ila_ngc_52517d23.edifZ20-97
L
-Analyzing %s Unisim elements for replacement
17*netlist2
986Z29-17
O
2Unisim Transformation completed in %s CPU seconds
28*netlist2
0Z29-28
î
Loading clock regions from %s
13*device2]
[C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xmlZ21-13
ï
Loading clock buffers from %s
11*device2^
\C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xmlZ21-11
ê
&Loading clock placement rules from %s
318*place2P
NC:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/virtex7/ClockPlacerRules.xmlZ30-318
é
)Loading package pin functions from %s...
17*device2L
JC:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/virtex7/PinFunctions.xmlZ21-17
í
Loading package from %s
16*device2a
_C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1761/Package.xmlZ21-16
É
Loading io standards from %s
15*device2M
KC:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/virtex7/IOStandards.xmlZ21-15
è
+Loading device configuration modes from %s
14*device2K
IC:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/virtex7/ConfigModes.xmlZ21-14
ä
/Loading list of drcs for the architecture : %s
17*drc2E
CC:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/virtex7/drc.xmlZ23-17
5

Processing XDC Constraints
244*projectZ1-262
á
Parsing XDC File [%s]
179*designutils2Q
OC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdcZ20-179
ê
Finished Parsing XDC File [%s]
178*designutils2Q
OC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdcZ20-178
?
&Completed Processing XDC Constraints

245*projectZ1-263
œ
!Unisim Transformation Summary:
%s111*project2í
è  A total of 986 instances were transformed.
  FD => FDCE: 321 instances
  FDC => FDCE: 9 instances
  FDE => FDCE: 32 instances
  FDP => FDPE: 66 instances
  FDR => FDRE: 60 instances
  FDS => FDSE: 10 instances
  LDC => LDCE: 1 instances
  MUXCY_L => MUXCY: 98 instances
  MUXF5 => LUT3: 2 instances
  MUXF6 => LUT3: 1 instances
  RAMB36 => RAMB36E1: 258 instances
  SRL16 => SRL16E: 128 instances
Z1-111
1
%Phase 0 | Netlist Checksum: 9d567800
*common
a
UUsing Xilinx IP in: C:/Xilinx/14.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip*common


*common
°
assignment to input %s1630*oasys2
RESET2[
WC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/top_test.sv2
338@Z8-1630
s
%s*synth2d
bstarting synthesize : Time (s): elapsed = 00:00:46 . Memory (MB): peak = 644.863 ; gain = 495.219

£
synthesizing module '%s'638*oasys2

top_test2[
WC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/top_test.sv2
68@Z8-638
ã
synthesizing module '%s'638*oasys2
IBUFDS2A
=C:/Xilinx/14.3/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v2	
108348@Z8-638
L
%s*synth2=
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 

E
%s*synth26
4	Parameter DIFF_TERM bound to: TRUE - type: string 

E
%s*synth26
4	Parameter DQS_BIAS bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 

H
%s*synth29
7	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 

K
%s*synth2<
:	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 

I
%s*synth2:
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 

£
%done synthesizing module '%s' (%s#%s)256*oasys2
IBUFDS2
12
152A
=C:/Xilinx/14.3/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v2	
108348@Z8-256
ú
synthesizing module '%s'638*oasys2
hdmi2W
SC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/hdmi.sv2
238@Z8-638
®
synthesizing module '%s'638*oasys2

iic_config2]
YC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/iic_config.sv2
338@Z8-638
H
%s*synth29
7	Parameter CLK_RATE_MHZ bound to: 200 - type: integer 

H
%s*synth29
7	Parameter SCK_PERIOD_US bound to: 30 - type: integer 

M
%s*synth2>
<	Parameter TRANSITION_CYCLE bound to: 3000 - type: integer 

O
%s*synth2@
>	Parameter TRANSITION_CYCLE_MSB bound to: 11 - type: integer 

û
default block is never used226*oasys2]
YC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/iic_config.sv2
4518@Z8-226
¿
%done synthesizing module '%s' (%s#%s)256*oasys2

iic_config2
22
152]
YC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/iic_config.sv2
338@Z8-256
ù
synthesizing module '%s'638*oasys2
video2X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
18@Z8-638
°
synthesizing module '%s'638*oasys2	
counter2X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
1638@Z8-638
A
%s*synth22
0	Parameter WIDTH bound to: 121 - type: integer 

π
%done synthesizing module '%s' (%s#%s)256*oasys2	
counter2
32
152X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
1638@Z8-256
±
synthesizing module '%s'638*oasys2
counter__parameterized02X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
1638@Z8-638
@
%s*synth21
/	Parameter WIDTH bound to: 36 - type: integer 

…
%done synthesizing module '%s' (%s#%s)256*oasys2
counter__parameterized02
32
152X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
1638@Z8-256
±
synthesizing module '%s'638*oasys2
counter__parameterized12X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
1638@Z8-638
A
%s*synth22
0	Parameter WIDTH bound to: 720 - type: integer 

…
%done synthesizing module '%s' (%s#%s)256*oasys2
counter__parameterized12
32
152X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
1638@Z8-256
±
synthesizing module '%s'638*oasys2
counter__parameterized22X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
1638@Z8-638
A
%s*synth22
0	Parameter WIDTH bound to: 480 - type: integer 

…
%done synthesizing module '%s' (%s#%s)256*oasys2
counter__parameterized22
32
152X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
1638@Z8-256
¢
synthesizing module '%s'638*oasys2

register2X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
2038@Z8-638
@
%s*synth21
/	Parameter WIDTH bound to: 36 - type: integer 

∫
%done synthesizing module '%s' (%s#%s)256*oasys2

register2
42
152X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
2038@Z8-256
¢
synthesizing module '%s'638*oasys2
	video_fsm2X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
668@Z8-638
´
-case statement is not full and has no default155*oasys2X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
1058@Z8-155
´
-case statement is not full and has no default155*oasys2X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
1418@Z8-155
∫
%done synthesizing module '%s' (%s#%s)256*oasys2
	video_fsm2
52
152X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
668@Z8-256
•
synthesizing module '%s'638*oasys2
pixel_clock2X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
1818@Z8-638
Ω
%done synthesizing module '%s' (%s#%s)256*oasys2
pixel_clock2
62
152X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
1818@Z8-256
µ
%done synthesizing module '%s' (%s#%s)256*oasys2
video2
72
152X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/video.sv2
18@Z8-256
û
synthesizing module '%s'638*oasys2
spdif2X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/spdif.sv2
258@Z8-638
@
%s*synth21
/	Parameter PREAMBLE_B_0 bound to: 8'b11101000 

@
%s*synth21
/	Parameter PREAMBLE_B_1 bound to: 8'b00010111 

@
%s*synth21
/	Parameter PREAMBLE_M_0 bound to: 8'b11100010 

@
%s*synth21
/	Parameter PREAMBLE_M_1 bound to: 8'b00011101 

@
%s*synth21
/	Parameter PREAMBLE_W_0 bound to: 8'b11100100 

@
%s*synth21
/	Parameter PREAMBLE_W_1 bound to: 8'b00011011 

ù
synthesizing module '%s'638*oasys2
bmc2X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/spdif.sv2
1968@Z8-638
µ
%done synthesizing module '%s' (%s#%s)256*oasys2
bmc2
82
152X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/spdif.sv2
1968@Z8-256
⁄
.merging register '%s' into '%s' in module '%s'3423*oasys2
clr_capture_reg2
preamble_reg2
spdif2X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/spdif.sv2
1068@Z8-3845
∂
%done synthesizing module '%s' (%s#%s)256*oasys2
spdif2
92
152X
TC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/spdif.sv2
258@Z8-256
µ
%done synthesizing module '%s' (%s#%s)256*oasys2
hdmi2
102
152W
SC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/hdmi.sv2
238@Z8-256
®
synthesizing module '%s'638*oasys2
hdmi_test_feeder2W
SC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/feed.sv2
248@Z8-638
®
synthesizing module '%s'638*oasys2
hdmi_test_sender2W
SC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/feed.sv2
618@Z8-638
D
%s*synth25
3	Parameter ADDR_SIZE bound to: 19 - type: integer 

¡
%done synthesizing module '%s' (%s#%s)256*oasys2
hdmi_test_sender2
112
152W
SC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/feed.sv2
618@Z8-256
¡
%done synthesizing module '%s' (%s#%s)256*oasys2
hdmi_test_feeder2
122
152W
SC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/feed.sv2
248@Z8-256
¨
synthesizing module '%s'638*oasys2
	hdmi_icon2b
^C:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/chipscope_1/hdmi_icon.v2
218@Z8-638
≈
%done synthesizing module '%s' (%s#%s)256*oasys2
	hdmi_icon2
132
152b
^C:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/chipscope_1/hdmi_icon.v2
218@Z8-256
¥
synthesizing module '%s'638*oasys2
chipscope_ila2f
bC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/chipscope_1/chipscope_ila.v2
218@Z8-638
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2
chipscope_ila2
142
152f
bC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/chipscope_1/chipscope_ila.v2
218@Z8-256
º
%done synthesizing module '%s' (%s#%s)256*oasys2

top_test2
152
152[
WC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/hdmi/top_test.sv2
68@Z8-256
s
%s*synth2d
bfinished synthesize : Time (s): elapsed = 00:02:56 . Memory (MB): peak = 974.402 ; gain = 824.758



*common
]
Q---------------------------------------------------------------------------------*common


*common
6
*Applying 'set_property' XDC Constraints...*common


*common
]
Q---------------------------------------------------------------------------------*common


*common
]
Q---------------------------------------------------------------------------------*common


*common
ë
%s*synth2Å
Finished applying 'set_property' XDC Constraints : Time (s): elapsed = 00:02:56 . Memory (MB): peak = 974.402 ; gain = 824.758

]
Q---------------------------------------------------------------------------------*common


*common


*common


*common
]
Q---------------------------------------------------------------------------------*common


*common
/
#Loading Part and Timing Information*common


*common
]
Q---------------------------------------------------------------------------------*common


*common
,
 Loading part: xc7vx485tffg1761-2*common


*common
}
%s*synth2n
lPart Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB8 0 RAMB16 0 RAMB18 140 RAMB36 70)

]
Q---------------------------------------------------------------------------------*common


*common
å
%s*synth2}
{Finished Loading Part and Timing Information : Time (s): elapsed = 00:03:12 . Memory (MB): peak = 974.402 ; gain = 824.758

]
Q---------------------------------------------------------------------------------*common


*common


*common


*common
]
Q---------------------------------------------------------------------------------*common


*common
%
RTL Component Statistics *common


*common
]
Q---------------------------------------------------------------------------------*common


*common
0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     32 Bit       Adders := 1     

?
%s*synth20
.	   2 Input     19 Bit       Adders := 2     

?
%s*synth20
.	   2 Input     12 Bit       Adders := 1     

?
%s*synth20
.	   2 Input     11 Bit       Adders := 1     

?
%s*synth20
.	   2 Input     10 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      9 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      8 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      7 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      6 Bit       Adders := 4     

?
%s*synth20
.	   2 Input      5 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      2 Bit       Adders := 1     


%s*synth2
+---XORs : 

?
%s*synth20
.	               16 Bit    Wide XORs := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               38 Bit    Registers := 1     

?
%s*synth20
.	               36 Bit    Registers := 1     

?
%s*synth20
.	               32 Bit    Registers := 3     

?
%s*synth20
.	               28 Bit    Registers := 1     

?
%s*synth20
.	               19 Bit    Registers := 2     

?
%s*synth20
.	               16 Bit    Registers := 1     

?
%s*synth20
.	               12 Bit    Registers := 1     

?
%s*synth20
.	               11 Bit    Registers := 1     

?
%s*synth20
.	               10 Bit    Registers := 1     

?
%s*synth20
.	                9 Bit    Registers := 1     

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                7 Bit    Registers := 1     

?
%s*synth20
.	                6 Bit    Registers := 4     

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                3 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 3     

?
%s*synth20
.	                1 Bit    Registers := 18    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     38 Bit        Muxes := 1     

?
%s*synth20
.	   3 Input     32 Bit        Muxes := 2     

?
%s*synth20
.	  64 Input     28 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     28 Bit        Muxes := 1     

A
%s*synth22
0	500001 Input     16 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     12 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 5     

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 5     

?
%s*synth20
.	   8 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input      2 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 40    

?
%s*synth20
.	   4 Input      1 Bit        Muxes := 12    

?
%s*synth20
.	   3 Input      1 Bit        Muxes := 5     



*common
]
Q---------------------------------------------------------------------------------*common


*common
.
"Finished RTL Component Statistics *common


*common
]
Q---------------------------------------------------------------------------------*common


*common


*common
]
Q---------------------------------------------------------------------------------*common


*common
-
!Start Cross Boundary Optimization*common


*common
]
Q---------------------------------------------------------------------------------*common


*common
ä
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\video_sender/addr_reg[0] 2

counter__5Z8-3332
ä
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\video_sender/addr_reg[1] 2

counter__5Z8-3332
ä
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\video_sender/addr_reg[2] 2

counter__5Z8-3332
ä
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\video_sender/addr_reg[3] 2

counter__5Z8-3332
ä
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\video_sender/addr_reg[4] 2

counter__5Z8-3332
ä
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\video_sender/addr_reg[5] 2

counter__5Z8-3332
ä
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\video_sender/addr_reg[6] 2

counter__5Z8-3332
ä
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\video_sender/addr_reg[7] 2

counter__5Z8-3332
ä
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\video_sender/addr_reg[8] 2

counter__5Z8-3332
ä
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\video_sender/addr_reg[9] 2

counter__5Z8-3332
ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\video_sender/addr_reg[10] 2

counter__5Z8-3332
ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\video_sender/addr_reg[11] 2

counter__5Z8-3332
ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\video_sender/addr_reg[12] 2

counter__5Z8-3332
ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\video_sender/addr_reg[13] 2

counter__5Z8-3332
ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\video_sender/addr_reg[14] 2

counter__5Z8-3332
ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\video_sender/addr_reg[15] 2

counter__5Z8-3332
ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\video_sender/addr_reg[16] 2

counter__5Z8-3332
ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\video_sender/addr_reg[17] 2

counter__5Z8-3332
ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\video_sender/addr_reg[18] 2

counter__5Z8-3332
]
Q---------------------------------------------------------------------------------*common


*common
Ñ
%s*synth2u
sFinished Cross Boundary Optimization : Time (s): elapsed = 00:03:13 . Memory (MB): peak = 974.402 ; gain = 824.758

]
Q---------------------------------------------------------------------------------*common


*common


*common


*common
]
Q---------------------------------------------------------------------------------*common


*common
#
Start Area Optimization*common


*common
]
Q---------------------------------------------------------------------------------*common


*common
Å
6propagating constant %s across sequential element (%s)3333*oasys2
02+
)i_0/\hdmi0/iic_config0/SDA_BUFFER_reg[0] Z8-3333
Ä
6propagating constant %s across sequential element (%s)3333*oasys2
02*
(i_0/\hdmi0/video0/pixel_reg/out_reg[27] Z8-3333
ò
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
%\hdmi0/iic_config0/SDA_BUFFER_reg[0] 2
top_test__GC0Z8-3332
ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
$\hdmi0/video0/pixel_reg/out_reg[34] 2
top_test__GC0Z8-3332
ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
$\hdmi0/video0/pixel_reg/out_reg[33] 2
top_test__GC0Z8-3332
ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
$\hdmi0/video0/pixel_reg/out_reg[32] 2
top_test__GC0Z8-3332
ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
$\hdmi0/video0/pixel_reg/out_reg[31] 2
top_test__GC0Z8-3332
ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
$\hdmi0/video0/pixel_reg/out_reg[30] 2
top_test__GC0Z8-3332
ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
$\hdmi0/video0/pixel_reg/out_reg[29] 2
top_test__GC0Z8-3332
ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
$\hdmi0/video0/pixel_reg/out_reg[28] 2
top_test__GC0Z8-3332
ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
$\hdmi0/video0/pixel_reg/out_reg[27] 2
top_test__GC0Z8-3332
ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
$\hdmi0/video0/pixel_reg/out_reg[26] 2
top_test__GC0Z8-3332
ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
$\hdmi0/video0/pixel_reg/out_reg[25] 2
top_test__GC0Z8-3332
ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
$\hdmi0/video0/pixel_reg/out_reg[24] 2
top_test__GC0Z8-3332
ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
$\hdmi0/video0/pixel_reg/out_reg[23] 2
top_test__GC0Z8-3332
ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
$\hdmi0/video0/pixel_reg/out_reg[22] 2
top_test__GC0Z8-3332
ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
$\hdmi0/video0/pixel_reg/out_reg[21] 2
top_test__GC0Z8-3332
ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
$\hdmi0/video0/pixel_reg/out_reg[20] 2
top_test__GC0Z8-3332
ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
$\hdmi0/video0/pixel_reg/out_reg[19] 2
top_test__GC0Z8-3332
ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
$\hdmi0/video0/pixel_reg/out_reg[18] 2
top_test__GC0Z8-3332
ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
$\hdmi0/video0/pixel_reg/out_reg[17] 2
top_test__GC0Z8-3332
ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
$\hdmi0/video0/pixel_reg/out_reg[16] 2
top_test__GC0Z8-3332
ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
$\hdmi0/video0/pixel_reg/out_reg[15] 2
top_test__GC0Z8-3332
ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
$\hdmi0/video0/pixel_reg/out_reg[14] 2
top_test__GC0Z8-3332
ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
$\hdmi0/video0/pixel_reg/out_reg[13] 2
top_test__GC0Z8-3332
ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
$\hdmi0/video0/pixel_reg/out_reg[12] 2
top_test__GC0Z8-3332
ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
$\hdmi0/video0/pixel_reg/out_reg[11] 2
top_test__GC0Z8-3332
ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
$\hdmi0/video0/pixel_reg/out_reg[10] 2
top_test__GC0Z8-3332
ñ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
#\hdmi0/video0/pixel_reg/out_reg[9] 2
top_test__GC0Z8-3332
ñ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
#\hdmi0/video0/pixel_reg/out_reg[8] 2
top_test__GC0Z8-3332
ñ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
#\hdmi0/video0/pixel_reg/out_reg[7] 2
top_test__GC0Z8-3332
ñ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
#\hdmi0/video0/pixel_reg/out_reg[6] 2
top_test__GC0Z8-3332
Ø
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Synth 8-33322
50Z17-14
ñ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
#\hdmi0/video0/pixel_reg/out_reg[5] 2
top_test__GC0Z8-3332
~
6propagating constant %s across sequential element (%s)3333*oasys2
02(
&feeder0i_2/\audio_sender/state_reg[1] Z8-3333
~
6propagating constant %s across sequential element (%s)3333*oasys2
02(
&feeder0i_2/\video_sender/state_reg[1] Z8-3333
]
Q---------------------------------------------------------------------------------*common


*common
{
%s*synth2l
jFinished Area Optimization : Time (s): elapsed = 00:04:00 . Memory (MB): peak = 1028.121 ; gain = 878.477

]
Q---------------------------------------------------------------------------------*common


*common


*common


*common
]
Q---------------------------------------------------------------------------------*common


*common
%
Start Timing Optimization*common


*common
]
Q---------------------------------------------------------------------------------*common


*common


*common
]
Q---------------------------------------------------------------------------------*common


*common
+
Applying XDC Timing Constraints*common


*common
]
Q---------------------------------------------------------------------------------*common


*common
]
Q---------------------------------------------------------------------------------*common


*common
â
%s*synth2z
xFinished Applying XDC Timing Constraints : Time (s): elapsed = 00:04:02 . Memory (MB): peak = 1028.121 ; gain = 878.477

]
Q---------------------------------------------------------------------------------*common


*common


*common
?
%s*synth20
.info: start optimizing sub-critical range ...

;
%s*synth2,
*info: done optimizing sub-critical range.

]
Q---------------------------------------------------------------------------------*common


*common
}
%s*synth2n
lFinished Timing Optimization : Time (s): elapsed = 00:04:04 . Memory (MB): peak = 1028.121 ; gain = 878.477

]
Q---------------------------------------------------------------------------------*common


*common


*common


*common
]
Q---------------------------------------------------------------------------------*common


*common
$
Start Technology Mapping*common


*common
]
Q---------------------------------------------------------------------------------*common


*common
]
Q---------------------------------------------------------------------------------*common


*common
|
%s*synth2m
kFinished Technology Mapping : Time (s): elapsed = 00:04:30 . Memory (MB): peak = 1028.121 ; gain = 878.477

]
Q---------------------------------------------------------------------------------*common


*common


*common


*common
]
Q---------------------------------------------------------------------------------*common


*common

Start IO Insertion*common


*common
]
Q---------------------------------------------------------------------------------*common


*common


*common
]
Q---------------------------------------------------------------------------------*common


*common
0
$Start Flattening Before IO Insertion*common


*common
]
Q---------------------------------------------------------------------------------*common


*common


*common
]
Q---------------------------------------------------------------------------------*common


*common
3
'Finished Flattening Before IO Insertion*common


*common
]
Q---------------------------------------------------------------------------------*common


*common


*common
]
Q---------------------------------------------------------------------------------*common


*common
!
Final Netlist Cleanup*common


*common
]
Q---------------------------------------------------------------------------------*common


*common


*common
]
Q---------------------------------------------------------------------------------*common


*common
*
Finished Final Netlist Cleanup*common


*common
]
Q---------------------------------------------------------------------------------*common


*common
]
Q---------------------------------------------------------------------------------*common


*common
v
%s*synth2g
eFinished IO Insertion : Time (s): elapsed = 00:04:37 . Memory (MB): peak = 1028.121 ; gain = 878.477

]
Q---------------------------------------------------------------------------------*common


*common


*common
(
%s*synth2
Report Check Netlist: 

R
%s*synth2C
A-----+-----------------+------+--------+------+-----------------

R
%s*synth2C
A     |Item             |Errors|Warnings|Status|Description      

R
%s*synth2C
A-----+-----------------+------+--------+------+-----------------

R
%s*synth2C
A1    |multi_driven_nets|     0|       0|Passed|Multi driven nets

R
%s*synth2C
A-----+-----------------+------+--------+------+-----------------



*common
]
Q---------------------------------------------------------------------------------*common


*common
.
"Start renaming generated instances*common


*common
]
Q---------------------------------------------------------------------------------*common


*common


*common
]
Q---------------------------------------------------------------------------------*common


*common
%
Rebuilding User Hierarchy*common


*common
]
Q---------------------------------------------------------------------------------*common


*common
]
Q---------------------------------------------------------------------------------*common


*common
É
%s*synth2t
rFinished Rebuilding User Hierarchy : Time (s): elapsed = 00:05:11 . Memory (MB): peak = 1028.121 ; gain = 878.477

]
Q---------------------------------------------------------------------------------*common


*common


*common


*common
]
Q---------------------------------------------------------------------------------*common


*common
$
Writing Synthesis Report*common


*common
]
Q---------------------------------------------------------------------------------*common


*common
%
%s*synth2
Report BlackBoxes: 

/
%s*synth2 
-----+-------------+---------

/
%s*synth2 
     |BlackBox name|Instances

/
%s*synth2 
-----+-------------+---------

/
%s*synth2 
1    |hdmi_icon    |        1

/
%s*synth2 
2    |chipscope_ila|        1

/
%s*synth2 
-----+-------------+---------

%
%s*synth2
Report Cell Usage: 

+
%s*synth2
-----+-------------+-----

+
%s*synth2
     |Cell         |Count

+
%s*synth2
-----+-------------+-----

+
%s*synth2
1    |chipscope_ila|    1

+
%s*synth2
2    |hdmi_icon    |    1

+
%s*synth2
3    |BUFG         |    2

+
%s*synth2
4    |CARRY4       |   17

+
%s*synth2
5    |LUT1         |   72

+
%s*synth2
6    |LUT2         |   43

+
%s*synth2
7    |LUT3         |  103

+
%s*synth2
8    |LUT4         |  244

+
%s*synth2
9    |LUT5         | 1476

+
%s*synth2
10   |LUT6         |76610

+
%s*synth2
11   |MUXF7        | 7787

+
%s*synth2
12   |MUXF8        | 2925

+
%s*synth2
13   |XORCY        |    1

+
%s*synth2
14   |FDC          |   32

+
%s*synth2
15   |FDCE         |  581

+
%s*synth2
16   |FDP          |    6

+
%s*synth2
17   |FDPE         |    9

+
%s*synth2
18   |IBUF         |    1

+
%s*synth2
19   |IBUFDS       |    1

+
%s*synth2
20   |OBUF         |   48

+
%s*synth2
-----+-------------+-----

)
%s*synth2
Report Instance Areas: 

I
%s*synth2:
8-----+-------------------+-----------------------+-----

I
%s*synth2:
8     |Instance           |Module                 |Cells

I
%s*synth2:
8-----+-------------------+-----------------------+-----

I
%s*synth2:
81    |top                |                       |89958

I
%s*synth2:
82    |  hdmi0            |hdmi                   |  527

I
%s*synth2:
83    |    spdif0         |spdif                  |  166

I
%s*synth2:
84    |      bmc0         |bmc                    |    6

I
%s*synth2:
85    |    iic_config0    |iic_config             |  239

I
%s*synth2:
86    |    video0         |video                  |  122

I
%s*synth2:
87    |      vblank_count |counter__parameterized0|   19

I
%s*synth2:
88    |      v_pixel_count|counter__parameterized2|   24

I
%s*synth2:
89    |      h_pixel_count|counter__parameterized1|   27

I
%s*synth2:
810   |      fsm          |video_fsm              |   17

I
%s*synth2:
811   |      hblank_count |counter                |   24

I
%s*synth2:
812   |      pclk         |pixel_clock            |    6

I
%s*synth2:
813   |      pixel_reg    |register               |    1

I
%s*synth2:
814   |  feeder0          |hdmi_test_feeder       |89379

I
%s*synth2:
815   |    video_sender   |hdmi_test_sender       |    2

I
%s*synth2:
816   |    audio_sender   |hdmi_test_sender_0     |28833

I
%s*synth2:
8-----+-------------------+-----------------------+-----

]
Q---------------------------------------------------------------------------------*common


*common
Ç
%s*synth2s
qFinished Writing Synthesis Report : Time (s): elapsed = 00:05:11 . Memory (MB): peak = 1028.121 ; gain = 878.477

]
Q---------------------------------------------------------------------------------*common


*common


*common
ü
>%sTime (s): elapsed = %s . Memory (MB): peak = %s ; gain = %s
269*common2#
!Synthesis Optimization Complete: 2

00:05:102

1028.1212	
835.305Z17-269
Ê
EReading core file '%s' for (cell view '%s', library '%s', file '%s')
108*designutils2b
`C:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/chipscope_1/hdmi_icon.ngc2
	hdmi_icon2
work2
NOFILEZ20-108
d
Parsing EDIF File [%s]
106*designutils2-
+./.ngc2edfcache/hdmi_icon_ngc_52517d23.edifZ20-106
k
 Finished Parsing EDIF File [%s]
97*designutils2-
+./.ngc2edfcache/hdmi_icon_ngc_52517d23.edifZ20-97
Ó
EReading core file '%s' for (cell view '%s', library '%s', file '%s')
108*designutils2f
dC:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.srcs/sources_1/imports/chipscope_1/chipscope_ila.ngc2
chipscope_ila2
work2
NOFILEZ20-108
h
Parsing EDIF File [%s]
106*designutils21
/./.ngc2edfcache/chipscope_ila_ngc_52517d23.edifZ20-106
o
 Finished Parsing EDIF File [%s]
97*designutils21
/./.ngc2edfcache/chipscope_ila_ngc_52517d23.edifZ20-97
M
-Analyzing %s Unisim elements for replacement
17*netlist2
1024Z29-17
O
2Unisim Transformation completed in %s CPU seconds
28*netlist2
0Z29-28
ì
!Unisim Transformation Summary:
%s111*project2÷
”  A total of 964 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 31 instances
  FD => FDCE: 321 instances
  FDC => FDCE: 41 instances
  FDE => FDCE: 32 instances
  FDP => FDPE: 72 instances
  FDR => FDRE: 60 instances
  FDS => FDSE: 10 instances
  INV => LUT1: 6 instances
  LDC => LDCE: 1 instances
  MUXF5 => LUT3: 2 instances
  MUXF6 => LUT3: 1 instances
  RAMB36 => RAMB36E1: 258 instances
  SRL16 => SRL16E: 128 instances
  SRLC16E => SRL16E: 1 instances
Z1-111
1
%Phase 0 | Netlist Checksum: 926262d1
*common
:
Releasing license: %s
83*common2
	SynthesisZ17-83
å
>%sTime (s): elapsed = %s . Memory (MB): peak = %s ; gain = %s
269*common2
synth_design: 2

00:05:442

1028.1212	
835.305Z17-269
Ç
vreport_utilization: Time (s): elapsed = 00:00:00.216jΩˆËßËß‡ÕÚxë) . Memory (MB): peak = 1028.121 ; gain = 0.000
*common
S
Exiting %s at %s...
206*common2
Vivado2
Tue Sep 24 17:57:01 2013Z17-206