Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jun 21 18:42:42 2021
| Host         : DESKTOP-026M7H9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Speaker_VR_primary_timing_summary_routed.rpt -pb Speaker_VR_primary_timing_summary_routed.pb -rpx Speaker_VR_primary_timing_summary_routed.rpx -warn_on_violation
| Design       : Speaker_VR_primary
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_7/inst/DRDY (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btn_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.800        0.000                      0                  100        0.252        0.000                      0                  100       41.160        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        77.800        0.000                      0                  100        0.252        0.000                      0                  100       41.160        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.800ns  (required time - arrival time)
  Source:                 clk_cnt2_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt2_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 2.036ns (36.795%)  route 3.497ns (63.205%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 88.124 - 83.330 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.546     5.090    CLK_IBUF_BUFG
    SLICE_X31Y84         FDCE                                         r  clk_cnt2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  clk_cnt2_reg[23]/Q
                         net (fo=2, routed)           0.812     6.358    clk_cnt2_reg[23]
    SLICE_X30Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.482 f  FREQ40kHz_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.993     7.474    FREQ40kHz_OBUF_inst_i_6_n_0
    SLICE_X30Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.598 r  FREQ40kHz_OBUF_inst_i_2/O
                         net (fo=34, routed)          1.692     9.291    FREQ40kHz_OBUF_inst_i_2_n_0
    SLICE_X31Y82         LUT5 (Prop_lut5_I4_O)        0.124     9.415 r  clk_cnt2[12]_i_5/O
                         net (fo=1, routed)           0.000     9.415    clk_cnt2[12]_i_5_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.947 r  clk_cnt2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.947    clk_cnt2_reg[12]_i_1_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.061 r  clk_cnt2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.061    clk_cnt2_reg[16]_i_1_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.175 r  clk_cnt2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.175    clk_cnt2_reg[20]_i_1_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.289 r  clk_cnt2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.289    clk_cnt2_reg[24]_i_1_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.623 r  clk_cnt2_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.623    clk_cnt2_reg[28]_i_1_n_6
    SLICE_X31Y86         FDCE                                         r  clk_cnt2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430    88.124    CLK_IBUF_BUFG
    SLICE_X31Y86         FDCE                                         r  clk_cnt2_reg[29]/C
                         clock pessimism              0.272    88.397    
                         clock uncertainty           -0.035    88.361    
    SLICE_X31Y86         FDCE (Setup_fdce_C_D)        0.062    88.423    clk_cnt2_reg[29]
  -------------------------------------------------------------------
                         required time                         88.423    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                 77.800    

Slack (MET) :             77.805ns  (required time - arrival time)
  Source:                 pwm_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 3.039ns (54.895%)  route 2.497ns (45.104%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.534     5.078    CLK_IBUF_BUFG
    SLICE_X28Y75         FDCE                                         r  pwm_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDCE (Prop_fdce_C_Q)         0.456     5.534 f  pwm_cnt_reg[10]/Q
                         net (fo=5, routed)           0.991     6.524    pwm_cnt_reg[10]
    SLICE_X30Y74         LUT2 (Prop_lut2_I0_O)        0.124     6.648 r  pwm_cnt[0]_i_32/O
                         net (fo=1, routed)           0.000     6.648    pwm_cnt[0]_i_32_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.181 r  pwm_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.190    pwm_cnt_reg[0]_i_17_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.307 r  pwm_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.307    pwm_cnt_reg[0]_i_8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.424 f  pwm_cnt_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          1.488     8.913    load
    SLICE_X28Y73         LUT2 (Prop_lut2_I1_O)        0.124     9.037 r  pwm_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.037    pwm_cnt[0]_i_5_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.587 r  pwm_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.587    pwm_cnt_reg[0]_i_1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.701 r  pwm_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.710    pwm_cnt_reg[4]_i_1_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.824 r  pwm_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.824    pwm_cnt_reg[8]_i_1_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.938 r  pwm_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.938    pwm_cnt_reg[12]_i_1_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.052 r  pwm_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.052    pwm_cnt_reg[16]_i_1_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.166 r  pwm_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.166    pwm_cnt_reg[20]_i_1_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  pwm_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.280    pwm_cnt_reg[24]_i_1_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.614 r  pwm_cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.614    pwm_cnt_reg[28]_i_1_n_6
    SLICE_X28Y80         FDCE                                         r  pwm_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.426    88.120    CLK_IBUF_BUFG
    SLICE_X28Y80         FDCE                                         r  pwm_cnt_reg[29]/C
                         clock pessimism              0.271    88.392    
                         clock uncertainty           -0.035    88.356    
    SLICE_X28Y80         FDCE (Setup_fdce_C_D)        0.062    88.418    pwm_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         88.418    
                         arrival time                         -10.614    
  -------------------------------------------------------------------
                         slack                                 77.805    

Slack (MET) :             77.821ns  (required time - arrival time)
  Source:                 clk_cnt2_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt2_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.512ns  (logic 2.015ns (36.554%)  route 3.497ns (63.446%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 88.124 - 83.330 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.546     5.090    CLK_IBUF_BUFG
    SLICE_X31Y84         FDCE                                         r  clk_cnt2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  clk_cnt2_reg[23]/Q
                         net (fo=2, routed)           0.812     6.358    clk_cnt2_reg[23]
    SLICE_X30Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.482 f  FREQ40kHz_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.993     7.474    FREQ40kHz_OBUF_inst_i_6_n_0
    SLICE_X30Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.598 r  FREQ40kHz_OBUF_inst_i_2/O
                         net (fo=34, routed)          1.692     9.291    FREQ40kHz_OBUF_inst_i_2_n_0
    SLICE_X31Y82         LUT5 (Prop_lut5_I4_O)        0.124     9.415 r  clk_cnt2[12]_i_5/O
                         net (fo=1, routed)           0.000     9.415    clk_cnt2[12]_i_5_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.947 r  clk_cnt2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.947    clk_cnt2_reg[12]_i_1_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.061 r  clk_cnt2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.061    clk_cnt2_reg[16]_i_1_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.175 r  clk_cnt2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.175    clk_cnt2_reg[20]_i_1_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.289 r  clk_cnt2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.289    clk_cnt2_reg[24]_i_1_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.602 r  clk_cnt2_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.602    clk_cnt2_reg[28]_i_1_n_4
    SLICE_X31Y86         FDCE                                         r  clk_cnt2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430    88.124    CLK_IBUF_BUFG
    SLICE_X31Y86         FDCE                                         r  clk_cnt2_reg[31]/C
                         clock pessimism              0.272    88.397    
                         clock uncertainty           -0.035    88.361    
    SLICE_X31Y86         FDCE (Setup_fdce_C_D)        0.062    88.423    clk_cnt2_reg[31]
  -------------------------------------------------------------------
                         required time                         88.423    
                         arrival time                         -10.602    
  -------------------------------------------------------------------
                         slack                                 77.821    

Slack (MET) :             77.826ns  (required time - arrival time)
  Source:                 pwm_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 3.018ns (54.724%)  route 2.497ns (45.276%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.534     5.078    CLK_IBUF_BUFG
    SLICE_X28Y75         FDCE                                         r  pwm_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDCE (Prop_fdce_C_Q)         0.456     5.534 f  pwm_cnt_reg[10]/Q
                         net (fo=5, routed)           0.991     6.524    pwm_cnt_reg[10]
    SLICE_X30Y74         LUT2 (Prop_lut2_I0_O)        0.124     6.648 r  pwm_cnt[0]_i_32/O
                         net (fo=1, routed)           0.000     6.648    pwm_cnt[0]_i_32_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.181 r  pwm_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.190    pwm_cnt_reg[0]_i_17_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.307 r  pwm_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.307    pwm_cnt_reg[0]_i_8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.424 f  pwm_cnt_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          1.488     8.913    load
    SLICE_X28Y73         LUT2 (Prop_lut2_I1_O)        0.124     9.037 r  pwm_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.037    pwm_cnt[0]_i_5_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.587 r  pwm_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.587    pwm_cnt_reg[0]_i_1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.701 r  pwm_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.710    pwm_cnt_reg[4]_i_1_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.824 r  pwm_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.824    pwm_cnt_reg[8]_i_1_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.938 r  pwm_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.938    pwm_cnt_reg[12]_i_1_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.052 r  pwm_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.052    pwm_cnt_reg[16]_i_1_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.166 r  pwm_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.166    pwm_cnt_reg[20]_i_1_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  pwm_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.280    pwm_cnt_reg[24]_i_1_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.593 r  pwm_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.593    pwm_cnt_reg[28]_i_1_n_4
    SLICE_X28Y80         FDCE                                         r  pwm_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.426    88.120    CLK_IBUF_BUFG
    SLICE_X28Y80         FDCE                                         r  pwm_cnt_reg[31]/C
                         clock pessimism              0.271    88.392    
                         clock uncertainty           -0.035    88.356    
    SLICE_X28Y80         FDCE (Setup_fdce_C_D)        0.062    88.418    pwm_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         88.418    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                 77.826    

Slack (MET) :             77.865ns  (required time - arrival time)
  Source:                 clk_cnt1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 2.396ns (43.824%)  route 3.071ns (56.176%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 88.127 - 83.330 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.549     5.093    CLK_IBUF_BUFG
    SLICE_X29Y86         FDCE                                         r  clk_cnt1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDCE (Prop_fdce_C_Q)         0.456     5.549 r  clk_cnt1_reg[27]/Q
                         net (fo=2, routed)           0.685     6.234    clk_cnt1_reg[27]
    SLICE_X28Y86         LUT4 (Prop_lut4_I2_O)        0.124     6.358 r  buf1_i_7/O
                         net (fo=1, routed)           0.647     7.005    buf1_i_7_n_0
    SLICE_X28Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.129 f  buf1_i_3/O
                         net (fo=36, routed)          1.739     8.868    buf1_i_3_n_0
    SLICE_X29Y80         LUT5 (Prop_lut5_I3_O)        0.124     8.992 r  clk_cnt1[0]_i_5/O
                         net (fo=1, routed)           0.000     8.992    clk_cnt1[0]_i_5_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.542 r  clk_cnt1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    clk_cnt1_reg[0]_i_1_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  clk_cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.656    clk_cnt1_reg[4]_i_1_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  clk_cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.770    clk_cnt1_reg[8]_i_1_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.884 r  clk_cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.884    clk_cnt1_reg[12]_i_1_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.998 r  clk_cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.998    clk_cnt1_reg[16]_i_1_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.112 r  clk_cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.112    clk_cnt1_reg[20]_i_1_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.226 r  clk_cnt1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.226    clk_cnt1_reg[24]_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.560 r  clk_cnt1_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.560    clk_cnt1_reg[28]_i_1_n_6
    SLICE_X29Y87         FDCE                                         r  clk_cnt1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.433    88.127    CLK_IBUF_BUFG
    SLICE_X29Y87         FDCE                                         r  clk_cnt1_reg[29]/C
                         clock pessimism              0.271    88.399    
                         clock uncertainty           -0.035    88.363    
    SLICE_X29Y87         FDCE (Setup_fdce_C_D)        0.062    88.425    clk_cnt1_reg[29]
  -------------------------------------------------------------------
                         required time                         88.425    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                 77.865    

Slack (MET) :             77.886ns  (required time - arrival time)
  Source:                 clk_cnt1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 2.375ns (43.608%)  route 3.071ns (56.392%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 88.127 - 83.330 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.549     5.093    CLK_IBUF_BUFG
    SLICE_X29Y86         FDCE                                         r  clk_cnt1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDCE (Prop_fdce_C_Q)         0.456     5.549 r  clk_cnt1_reg[27]/Q
                         net (fo=2, routed)           0.685     6.234    clk_cnt1_reg[27]
    SLICE_X28Y86         LUT4 (Prop_lut4_I2_O)        0.124     6.358 r  buf1_i_7/O
                         net (fo=1, routed)           0.647     7.005    buf1_i_7_n_0
    SLICE_X28Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.129 f  buf1_i_3/O
                         net (fo=36, routed)          1.739     8.868    buf1_i_3_n_0
    SLICE_X29Y80         LUT5 (Prop_lut5_I3_O)        0.124     8.992 r  clk_cnt1[0]_i_5/O
                         net (fo=1, routed)           0.000     8.992    clk_cnt1[0]_i_5_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.542 r  clk_cnt1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    clk_cnt1_reg[0]_i_1_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  clk_cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.656    clk_cnt1_reg[4]_i_1_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  clk_cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.770    clk_cnt1_reg[8]_i_1_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.884 r  clk_cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.884    clk_cnt1_reg[12]_i_1_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.998 r  clk_cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.998    clk_cnt1_reg[16]_i_1_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.112 r  clk_cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.112    clk_cnt1_reg[20]_i_1_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.226 r  clk_cnt1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.226    clk_cnt1_reg[24]_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.539 r  clk_cnt1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.539    clk_cnt1_reg[28]_i_1_n_4
    SLICE_X29Y87         FDCE                                         r  clk_cnt1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.433    88.127    CLK_IBUF_BUFG
    SLICE_X29Y87         FDCE                                         r  clk_cnt1_reg[31]/C
                         clock pessimism              0.271    88.399    
                         clock uncertainty           -0.035    88.363    
    SLICE_X29Y87         FDCE (Setup_fdce_C_D)        0.062    88.425    clk_cnt1_reg[31]
  -------------------------------------------------------------------
                         required time                         88.425    
                         arrival time                         -10.539    
  -------------------------------------------------------------------
                         slack                                 77.886    

Slack (MET) :             77.895ns  (required time - arrival time)
  Source:                 clk_cnt2_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt2_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 1.941ns (35.691%)  route 3.497ns (64.309%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 88.124 - 83.330 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.546     5.090    CLK_IBUF_BUFG
    SLICE_X31Y84         FDCE                                         r  clk_cnt2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  clk_cnt2_reg[23]/Q
                         net (fo=2, routed)           0.812     6.358    clk_cnt2_reg[23]
    SLICE_X30Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.482 f  FREQ40kHz_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.993     7.474    FREQ40kHz_OBUF_inst_i_6_n_0
    SLICE_X30Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.598 r  FREQ40kHz_OBUF_inst_i_2/O
                         net (fo=34, routed)          1.692     9.291    FREQ40kHz_OBUF_inst_i_2_n_0
    SLICE_X31Y82         LUT5 (Prop_lut5_I4_O)        0.124     9.415 r  clk_cnt2[12]_i_5/O
                         net (fo=1, routed)           0.000     9.415    clk_cnt2[12]_i_5_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.947 r  clk_cnt2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.947    clk_cnt2_reg[12]_i_1_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.061 r  clk_cnt2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.061    clk_cnt2_reg[16]_i_1_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.175 r  clk_cnt2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.175    clk_cnt2_reg[20]_i_1_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.289 r  clk_cnt2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.289    clk_cnt2_reg[24]_i_1_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.528 r  clk_cnt2_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.528    clk_cnt2_reg[28]_i_1_n_5
    SLICE_X31Y86         FDCE                                         r  clk_cnt2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430    88.124    CLK_IBUF_BUFG
    SLICE_X31Y86         FDCE                                         r  clk_cnt2_reg[30]/C
                         clock pessimism              0.272    88.397    
                         clock uncertainty           -0.035    88.361    
    SLICE_X31Y86         FDCE (Setup_fdce_C_D)        0.062    88.423    clk_cnt2_reg[30]
  -------------------------------------------------------------------
                         required time                         88.423    
                         arrival time                         -10.528    
  -------------------------------------------------------------------
                         slack                                 77.895    

Slack (MET) :             77.900ns  (required time - arrival time)
  Source:                 pwm_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 2.944ns (54.108%)  route 2.497ns (45.892%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.534     5.078    CLK_IBUF_BUFG
    SLICE_X28Y75         FDCE                                         r  pwm_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDCE (Prop_fdce_C_Q)         0.456     5.534 f  pwm_cnt_reg[10]/Q
                         net (fo=5, routed)           0.991     6.524    pwm_cnt_reg[10]
    SLICE_X30Y74         LUT2 (Prop_lut2_I0_O)        0.124     6.648 r  pwm_cnt[0]_i_32/O
                         net (fo=1, routed)           0.000     6.648    pwm_cnt[0]_i_32_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.181 r  pwm_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.190    pwm_cnt_reg[0]_i_17_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.307 r  pwm_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.307    pwm_cnt_reg[0]_i_8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.424 f  pwm_cnt_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          1.488     8.913    load
    SLICE_X28Y73         LUT2 (Prop_lut2_I1_O)        0.124     9.037 r  pwm_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.037    pwm_cnt[0]_i_5_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.587 r  pwm_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.587    pwm_cnt_reg[0]_i_1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.701 r  pwm_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.710    pwm_cnt_reg[4]_i_1_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.824 r  pwm_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.824    pwm_cnt_reg[8]_i_1_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.938 r  pwm_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.938    pwm_cnt_reg[12]_i_1_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.052 r  pwm_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.052    pwm_cnt_reg[16]_i_1_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.166 r  pwm_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.166    pwm_cnt_reg[20]_i_1_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.280 r  pwm_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.280    pwm_cnt_reg[24]_i_1_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.519 r  pwm_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.519    pwm_cnt_reg[28]_i_1_n_5
    SLICE_X28Y80         FDCE                                         r  pwm_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.426    88.120    CLK_IBUF_BUFG
    SLICE_X28Y80         FDCE                                         r  pwm_cnt_reg[30]/C
                         clock pessimism              0.271    88.392    
                         clock uncertainty           -0.035    88.356    
    SLICE_X28Y80         FDCE (Setup_fdce_C_D)        0.062    88.418    pwm_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         88.418    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                 77.900    

Slack (MET) :             77.911ns  (required time - arrival time)
  Source:                 clk_cnt2_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt2_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 1.925ns (35.501%)  route 3.497ns (64.499%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 88.124 - 83.330 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.546     5.090    CLK_IBUF_BUFG
    SLICE_X31Y84         FDCE                                         r  clk_cnt2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  clk_cnt2_reg[23]/Q
                         net (fo=2, routed)           0.812     6.358    clk_cnt2_reg[23]
    SLICE_X30Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.482 f  FREQ40kHz_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.993     7.474    FREQ40kHz_OBUF_inst_i_6_n_0
    SLICE_X30Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.598 r  FREQ40kHz_OBUF_inst_i_2/O
                         net (fo=34, routed)          1.692     9.291    FREQ40kHz_OBUF_inst_i_2_n_0
    SLICE_X31Y82         LUT5 (Prop_lut5_I4_O)        0.124     9.415 r  clk_cnt2[12]_i_5/O
                         net (fo=1, routed)           0.000     9.415    clk_cnt2[12]_i_5_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.947 r  clk_cnt2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.947    clk_cnt2_reg[12]_i_1_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.061 r  clk_cnt2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.061    clk_cnt2_reg[16]_i_1_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.175 r  clk_cnt2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.175    clk_cnt2_reg[20]_i_1_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.289 r  clk_cnt2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.289    clk_cnt2_reg[24]_i_1_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.512 r  clk_cnt2_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.512    clk_cnt2_reg[28]_i_1_n_7
    SLICE_X31Y86         FDCE                                         r  clk_cnt2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430    88.124    CLK_IBUF_BUFG
    SLICE_X31Y86         FDCE                                         r  clk_cnt2_reg[28]/C
                         clock pessimism              0.272    88.397    
                         clock uncertainty           -0.035    88.361    
    SLICE_X31Y86         FDCE (Setup_fdce_C_D)        0.062    88.423    clk_cnt2_reg[28]
  -------------------------------------------------------------------
                         required time                         88.423    
                         arrival time                         -10.512    
  -------------------------------------------------------------------
                         slack                                 77.911    

Slack (MET) :             77.914ns  (required time - arrival time)
  Source:                 clk_cnt2_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt2_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.419ns  (logic 1.922ns (35.466%)  route 3.497ns (64.534%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 88.124 - 83.330 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.546     5.090    CLK_IBUF_BUFG
    SLICE_X31Y84         FDCE                                         r  clk_cnt2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  clk_cnt2_reg[23]/Q
                         net (fo=2, routed)           0.812     6.358    clk_cnt2_reg[23]
    SLICE_X30Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.482 f  FREQ40kHz_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.993     7.474    FREQ40kHz_OBUF_inst_i_6_n_0
    SLICE_X30Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.598 r  FREQ40kHz_OBUF_inst_i_2/O
                         net (fo=34, routed)          1.692     9.291    FREQ40kHz_OBUF_inst_i_2_n_0
    SLICE_X31Y82         LUT5 (Prop_lut5_I4_O)        0.124     9.415 r  clk_cnt2[12]_i_5/O
                         net (fo=1, routed)           0.000     9.415    clk_cnt2[12]_i_5_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.947 r  clk_cnt2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.947    clk_cnt2_reg[12]_i_1_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.061 r  clk_cnt2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.061    clk_cnt2_reg[16]_i_1_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.175 r  clk_cnt2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.175    clk_cnt2_reg[20]_i_1_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.509 r  clk_cnt2_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.509    clk_cnt2_reg[24]_i_1_n_6
    SLICE_X31Y85         FDCE                                         r  clk_cnt2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430    88.124    CLK_IBUF_BUFG
    SLICE_X31Y85         FDCE                                         r  clk_cnt2_reg[25]/C
                         clock pessimism              0.272    88.397    
                         clock uncertainty           -0.035    88.361    
    SLICE_X31Y85         FDCE (Setup_fdce_C_D)        0.062    88.423    clk_cnt2_reg[25]
  -------------------------------------------------------------------
                         required time                         88.423    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                 77.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 buf1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            buf2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.105%)  route 0.171ns (47.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.557     1.461    CLK_IBUF_BUFG
    SLICE_X28Y85         FDCE                                         r  buf1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  buf1_reg/Q
                         net (fo=2, routed)           0.171     1.773    buf1
    SLICE_X28Y83         LUT6 (Prop_lut6_I0_O)        0.045     1.818 r  buf2_i_1/O
                         net (fo=1, routed)           0.000     1.818    buf2_i_1_n_0
    SLICE_X28Y83         FDCE                                         r  buf2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.824     1.973    CLK_IBUF_BUFG
    SLICE_X28Y83         FDCE                                         r  buf2_reg/C
                         clock pessimism             -0.499     1.474    
    SLICE_X28Y83         FDCE (Hold_fdce_C_D)         0.092     1.566    buf2_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_cnt1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.554     1.458    CLK_IBUF_BUFG
    SLICE_X29Y81         FDCE                                         r  clk_cnt1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y81         FDCE (Prop_fdce_C_Q)         0.141     1.599 r  clk_cnt1_reg[6]/Q
                         net (fo=2, routed)           0.120     1.719    clk_cnt1_reg[6]
    SLICE_X29Y81         LUT5 (Prop_lut5_I0_O)        0.045     1.764 r  clk_cnt1[4]_i_3/O
                         net (fo=1, routed)           0.000     1.764    clk_cnt1[4]_i_3_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.830 r  clk_cnt1_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    clk_cnt1_reg[4]_i_1_n_5
    SLICE_X29Y81         FDCE                                         r  clk_cnt1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.822     1.971    CLK_IBUF_BUFG
    SLICE_X29Y81         FDCE                                         r  clk_cnt1_reg[6]/C
                         clock pessimism             -0.513     1.458    
    SLICE_X29Y81         FDCE (Hold_fdce_C_D)         0.105     1.563    clk_cnt1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 clk_cnt1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.251ns (61.901%)  route 0.154ns (38.099%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.554     1.458    CLK_IBUF_BUFG
    SLICE_X29Y81         FDCE                                         r  clk_cnt1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y81         FDCE (Prop_fdce_C_Q)         0.141     1.599 r  clk_cnt1_reg[5]/Q
                         net (fo=2, routed)           0.154     1.753    clk_cnt1_reg[5]
    SLICE_X29Y81         LUT5 (Prop_lut5_I0_O)        0.045     1.798 r  clk_cnt1[4]_i_4/O
                         net (fo=1, routed)           0.000     1.798    clk_cnt1[4]_i_4_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.863 r  clk_cnt1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.863    clk_cnt1_reg[4]_i_1_n_6
    SLICE_X29Y81         FDCE                                         r  clk_cnt1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.822     1.971    CLK_IBUF_BUFG
    SLICE_X29Y81         FDCE                                         r  clk_cnt1_reg[5]/C
                         clock pessimism             -0.513     1.458    
    SLICE_X29Y81         FDCE (Hold_fdce_C_D)         0.105     1.563    clk_cnt1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 clk_cnt1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.285ns (70.286%)  route 0.120ns (29.714%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.554     1.458    CLK_IBUF_BUFG
    SLICE_X29Y81         FDCE                                         r  clk_cnt1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y81         FDCE (Prop_fdce_C_Q)         0.141     1.599 r  clk_cnt1_reg[6]/Q
                         net (fo=2, routed)           0.120     1.719    clk_cnt1_reg[6]
    SLICE_X29Y81         LUT5 (Prop_lut5_I0_O)        0.045     1.764 r  clk_cnt1[4]_i_3/O
                         net (fo=1, routed)           0.000     1.764    clk_cnt1[4]_i_3_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.863 r  clk_cnt1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    clk_cnt1_reg[4]_i_1_n_4
    SLICE_X29Y81         FDCE                                         r  clk_cnt1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.822     1.971    CLK_IBUF_BUFG
    SLICE_X29Y81         FDCE                                         r  clk_cnt1_reg[7]/C
                         clock pessimism             -0.513     1.458    
    SLICE_X29Y81         FDCE (Hold_fdce_C_D)         0.105     1.563    clk_cnt1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_cnt1_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.558     1.462    CLK_IBUF_BUFG
    SLICE_X29Y87         FDCE                                         r  clk_cnt1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  clk_cnt1_reg[31]/Q
                         net (fo=2, routed)           0.169     1.772    clk_cnt1_reg[31]
    SLICE_X29Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.817 r  clk_cnt1[28]_i_2/O
                         net (fo=1, routed)           0.000     1.817    clk_cnt1[28]_i_2_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.880 r  clk_cnt1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    clk_cnt1_reg[28]_i_1_n_4
    SLICE_X29Y87         FDCE                                         r  clk_cnt1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.827     1.976    CLK_IBUF_BUFG
    SLICE_X29Y87         FDCE                                         r  clk_cnt1_reg[31]/C
                         clock pessimism             -0.514     1.462    
    SLICE_X29Y87         FDCE (Hold_fdce_C_D)         0.105     1.567    clk_cnt1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_cnt1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.555     1.459    CLK_IBUF_BUFG
    SLICE_X29Y82         FDCE                                         r  clk_cnt1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  clk_cnt1_reg[11]/Q
                         net (fo=2, routed)           0.169     1.769    clk_cnt1_reg[11]
    SLICE_X29Y82         LUT5 (Prop_lut5_I0_O)        0.045     1.814 r  clk_cnt1[8]_i_2/O
                         net (fo=1, routed)           0.000     1.814    clk_cnt1[8]_i_2_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.877 r  clk_cnt1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    clk_cnt1_reg[8]_i_1_n_4
    SLICE_X29Y82         FDCE                                         r  clk_cnt1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.822     1.972    CLK_IBUF_BUFG
    SLICE_X29Y82         FDCE                                         r  clk_cnt1_reg[11]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X29Y82         FDCE (Hold_fdce_C_D)         0.105     1.564    clk_cnt1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_cnt1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.556     1.460    CLK_IBUF_BUFG
    SLICE_X29Y83         FDCE                                         r  clk_cnt1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  clk_cnt1_reg[15]/Q
                         net (fo=2, routed)           0.169     1.770    clk_cnt1_reg[15]
    SLICE_X29Y83         LUT5 (Prop_lut5_I0_O)        0.045     1.815 r  clk_cnt1[12]_i_2/O
                         net (fo=1, routed)           0.000     1.815    clk_cnt1[12]_i_2_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.878 r  clk_cnt1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    clk_cnt1_reg[12]_i_1_n_4
    SLICE_X29Y83         FDCE                                         r  clk_cnt1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.824     1.973    CLK_IBUF_BUFG
    SLICE_X29Y83         FDCE                                         r  clk_cnt1_reg[15]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X29Y83         FDCE (Hold_fdce_C_D)         0.105     1.565    clk_cnt1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_cnt1_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.557     1.461    CLK_IBUF_BUFG
    SLICE_X29Y84         FDCE                                         r  clk_cnt1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  clk_cnt1_reg[19]/Q
                         net (fo=2, routed)           0.169     1.771    clk_cnt1_reg[19]
    SLICE_X29Y84         LUT5 (Prop_lut5_I0_O)        0.045     1.816 r  clk_cnt1[16]_i_2/O
                         net (fo=1, routed)           0.000     1.816    clk_cnt1[16]_i_2_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.879 r  clk_cnt1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    clk_cnt1_reg[16]_i_1_n_4
    SLICE_X29Y84         FDCE                                         r  clk_cnt1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.825     1.974    CLK_IBUF_BUFG
    SLICE_X29Y84         FDCE                                         r  clk_cnt1_reg[19]/C
                         clock pessimism             -0.513     1.461    
    SLICE_X29Y84         FDCE (Hold_fdce_C_D)         0.105     1.566    clk_cnt1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_cnt1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.557     1.461    CLK_IBUF_BUFG
    SLICE_X29Y85         FDCE                                         r  clk_cnt1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  clk_cnt1_reg[23]/Q
                         net (fo=2, routed)           0.169     1.771    clk_cnt1_reg[23]
    SLICE_X29Y85         LUT5 (Prop_lut5_I0_O)        0.045     1.816 r  clk_cnt1[20]_i_2/O
                         net (fo=1, routed)           0.000     1.816    clk_cnt1[20]_i_2_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.879 r  clk_cnt1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    clk_cnt1_reg[20]_i_1_n_4
    SLICE_X29Y85         FDCE                                         r  clk_cnt1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.826     1.975    CLK_IBUF_BUFG
    SLICE_X29Y85         FDCE                                         r  clk_cnt1_reg[23]/C
                         clock pessimism             -0.514     1.461    
    SLICE_X29Y85         FDCE (Hold_fdce_C_D)         0.105     1.566    clk_cnt1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_cnt1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.557     1.461    CLK_IBUF_BUFG
    SLICE_X29Y86         FDCE                                         r  clk_cnt1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  clk_cnt1_reg[27]/Q
                         net (fo=2, routed)           0.169     1.771    clk_cnt1_reg[27]
    SLICE_X29Y86         LUT5 (Prop_lut5_I0_O)        0.045     1.816 r  clk_cnt1[24]_i_2/O
                         net (fo=1, routed)           0.000     1.816    clk_cnt1[24]_i_2_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.879 r  clk_cnt1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    clk_cnt1_reg[24]_i_1_n_4
    SLICE_X29Y86         FDCE                                         r  clk_cnt1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.826     1.975    CLK_IBUF_BUFG
    SLICE_X29Y86         FDCE                                         r  clk_cnt1_reg[27]/C
                         clock pessimism             -0.514     1.461    
    SLICE_X29Y86         FDCE (Hold_fdce_C_D)         0.105     1.566    clk_cnt1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { CLK }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         83.330      79.330     XADC_X0Y0      XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X28Y83   btn_out_reg/C
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X28Y85   buf1_reg/C
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X28Y83   buf2_reg/C
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X29Y80   clk_cnt1_reg[0]/C
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X29Y82   clk_cnt1_reg[10]/C
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X29Y82   clk_cnt1_reg[11]/C
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X29Y83   clk_cnt1_reg[12]/C
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X29Y84   clk_cnt1_reg[16]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X29Y81   clk_cnt1_reg[4]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X29Y81   clk_cnt1_reg[5]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X29Y81   clk_cnt1_reg[6]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X29Y81   clk_cnt1_reg[7]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X28Y83   btn_out_reg/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X28Y85   buf1_reg/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X28Y83   buf2_reg/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X29Y82   clk_cnt1_reg[10]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X29Y82   clk_cnt1_reg[10]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X29Y82   clk_cnt1_reg[11]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X28Y83   btn_out_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X28Y83   buf2_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X29Y80   clk_cnt1_reg[0]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X29Y83   clk_cnt1_reg[12]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X29Y80   clk_cnt1_reg[1]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X29Y87   clk_cnt1_reg[28]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X29Y87   clk_cnt1_reg[29]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X29Y80   clk_cnt1_reg[2]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X29Y87   clk_cnt1_reg[30]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X29Y87   clk_cnt1_reg[31]/C



