;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-125
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 103
	SUB -1, <-20
	SUB @121, 103
	SUB -1, <-20
	SPL -7, @-20
	SUB 1, <-51
	SUB 1, <-51
	ADD -1, <-20
	MOV -1, <-20
	SUB @127, 109
	SUB @121, 103
	SUB #12, @200
	ADD <310, 63
	ADD <310, 63
	DJN @-1, @-20
	SUB #12, @200
	DJN 0, #-32
	SLT #121, 0
	JMN <801, @-20
	SPL @12, #0
	ADD 30, 9
	DJN -1, @-20
	DJN -1, @-20
	SLT #121, 0
	SUB 1, <-51
	SLT 121, 0
	CMP #121, 106
	SUB 1, <-1
	MOV -1, <-20
	DJN 0, #-32
	ADD @0, @2
	SUB 1, <-51
	SUB 1, <-1
	DJN 121, 0
	MOV -1, <-20
	SUB 1, <-1
	SUB @121, 106
	SUB -207, <-125
	JMN -1, @20
	SLT 121, 0
	ADD <310, 63
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-125
	CMP -207, <-125
