

================================================================
== Vitis HLS Report for 'straightLineProjectorFromLayerIJtoK'
================================================================
* Date:           Sat Jul 27 22:50:21 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.095 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  15.000 ns|  15.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      249|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|       34|    -|
|Memory               |        0|     -|       64|       65|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|      297|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      361|      412|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+---+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+---------------------+---------+----+---+----+-----+
    |mul_35ns_33s_64_1_1_U4  |mul_35ns_33s_64_1_1  |        0|   0|  0|  23|    0|
    |mul_4s_4s_8_1_1_U3      |mul_4s_4s_8_1_1      |        0|   0|  0|  11|    0|
    +------------------------+---------------------+---------+----+---+----+-----+
    |Total                   |                     |        0|   0|  0|  34|    0|
    +------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------+-------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory       |                         Module                        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+-------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |radiiDivisionList_U  |straightLineProjectorFromLayerIJtoK_radiiDivisionList  |        0|  64|  65|    0|    36|   35|     1|         1260|
    +---------------------+-------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                |                                                       |        0|  64|  65|    0|    36|   35|     1|         1260|
    +---------------------+-------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln69_fu_246_p2     |         +|   0|  0|  39|          32|          32|
    |empty_70_fu_201_p2     |         +|   0|  0|  13|           6|           6|
    |empty_fu_171_p2        |         -|   0|  0|  13|           6|           6|
    |mul211_fu_218_p2       |         -|   0|  0|  40|          33|          33|
    |neg5_fu_177_p2         |         -|   0|  0|  12|           1|           4|
    |neg_fu_131_p2          |         -|   0|  0|  10|           1|           3|
    |sub_ln146_1_fu_107_p2  |         -|   0|  0|  12|           4|           4|
    |sub_ln146_fu_93_p2     |         -|   0|  0|  12|           4|           4|
    |sub_ln69_fu_250_p2     |         -|   0|  0|  39|          32|          32|
    |abscond6_fu_183_p2     |      icmp|   0|  0|   9|           4|           1|
    |abscond_fu_137_p2      |      icmp|   0|  0|   9|           4|           1|
    |abs7_fu_189_p3         |    select|   0|  0|   4|           1|           4|
    |abs_fu_143_p3          |    select|   0|  0|   3|           1|           3|
    |ap_return              |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 249|         131|         167|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3         |   1|   0|    1|          0|
    |mul211_reg_288                  |  33|   0|   33|          0|
    |radiiDivisionList_load_reg_283  |  35|   0|   35|          0|
    |tmp_1_reg_273                   |   1|   0|    1|          0|
    |trunc_ln1_reg_293               |  32|   0|   32|          0|
    |z_i_read_reg_266                |  32|   0|   32|          0|
    |z_j_read_reg_261                |  32|   0|   32|          0|
    |tmp_1_reg_273                   |  64|  32|    1|          0|
    |z_i_read_reg_266                |  64|  32|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 297|  64|  202|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  straightLineProjectorFromLayerIJtoK|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  straightLineProjectorFromLayerIJtoK|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  straightLineProjectorFromLayerIJtoK|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  straightLineProjectorFromLayerIJtoK|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  straightLineProjectorFromLayerIJtoK|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  straightLineProjectorFromLayerIJtoK|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  straightLineProjectorFromLayerIJtoK|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  straightLineProjectorFromLayerIJtoK|  return value|
|z_i        |   in|   32|     ap_none|                                  z_i|        scalar|
|z_j        |   in|   32|     ap_none|                                  z_j|        scalar|
|i          |   in|    3|     ap_none|                                    i|        scalar|
|j          |   in|    3|     ap_none|                                    j|        scalar|
|k          |   in|    3|     ap_none|                                    k|        scalar|
+-----------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.95>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %k"   --->   Operation 5 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %j"   --->   Operation 6 'read' 'j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 7 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%z_j_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_j"   --->   Operation 8 'read' 'z_j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%z_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_i"   --->   Operation 9 'read' 'z_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j_cast = zext i3 %j_read"   --->   Operation 10 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i_read"   --->   Operation 11 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%k_cast = zext i3 %k_read"   --->   Operation 12 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.57ns)   --->   "%sub_ln146 = sub i4 %k_cast, i4 %i_cast" [patchMaker.cpp:146]   --->   Operation 13 'sub' 'sub_ln146' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln146 = trunc i4 %sub_ln146" [patchMaker.cpp:146]   --->   Operation 14 'trunc' 'trunc_ln146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln146 = sext i4 %sub_ln146" [patchMaker.cpp:146]   --->   Operation 15 'sext' 'sext_ln146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.57ns)   --->   "%sub_ln146_1 = sub i4 %j_cast, i4 %i_cast" [patchMaker.cpp:146]   --->   Operation 16 'sub' 'sub_ln146_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln146_1 = sext i4 %sub_ln146_1" [patchMaker.cpp:146]   --->   Operation 17 'sext' 'sext_ln146_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.78ns)   --->   "%mul_ln146 = mul i8 %sext_ln146, i8 %sext_ln146_1" [patchMaker.cpp:146]   --->   Operation 18 'mul' 'mul_ln146' <Predicate = true> <Delay = 0.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %mul_ln146, i32 7" [patchMaker.cpp:146]   --->   Operation 19 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.57ns)   --->   "%neg = sub i3 0, i3 %trunc_ln146" [patchMaker.cpp:146]   --->   Operation 20 'sub' 'neg' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.65ns)   --->   "%abscond = icmp_sgt  i4 %sub_ln146, i4 0" [patchMaker.cpp:146]   --->   Operation 21 'icmp' 'abscond' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.27ns)   --->   "%abs = select i1 %abscond, i3 %trunc_ln146, i3 %neg" [patchMaker.cpp:146]   --->   Operation 22 'select' 'abs' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %abs, i3 0" [patchMaker.cpp:146]   --->   Operation 23 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %abs, i1 0" [patchMaker.cpp:146]   --->   Operation 24 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i4 %tmp_3" [patchMaker.cpp:146]   --->   Operation 25 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty = sub i6 %tmp, i6 %tmp_3_cast" [patchMaker.cpp:146]   --->   Operation 26 'sub' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 27 [1/1] (0.70ns)   --->   "%neg5 = sub i4 0, i4 %sub_ln146_1" [patchMaker.cpp:146]   --->   Operation 27 'sub' 'neg5' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.65ns)   --->   "%abscond6 = icmp_sgt  i4 %sub_ln146_1, i4 0" [patchMaker.cpp:146]   --->   Operation 28 'icmp' 'abscond6' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.35ns)   --->   "%abs7 = select i1 %abscond6, i4 %sub_ln146_1, i4 %neg5" [patchMaker.cpp:146]   --->   Operation 29 'select' 'abs7' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%abs7_cast = sext i4 %abs7" [patchMaker.cpp:146]   --->   Operation 30 'sext' 'abs7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%empty_70 = add i6 %empty, i6 %abs7_cast" [patchMaker.cpp:146]   --->   Operation 31 'add' 'empty_70' <Predicate = true> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %empty_70" [patchMaker.cpp:146]   --->   Operation 32 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%radiiDivisionList_addr = getelementptr i35 %radiiDivisionList, i64 0, i64 %p_cast" [patchMaker.cpp:146]   --->   Operation 33 'getelementptr' 'radiiDivisionList_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (0.71ns)   --->   "%radiiDivisionList_load = load i6 %radiiDivisionList_addr" [patchMaker.cpp:146]   --->   Operation 34 'load' 'radiiDivisionList_load' <Predicate = true> <Delay = 0.71> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 35> <Depth = 36> <ROM>

State 2 <SV = 1> <Delay = 0.88>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%z_j_cast = sext i32 %z_j_read"   --->   Operation 35 'sext' 'z_j_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (0.71ns)   --->   "%radiiDivisionList_load = load i6 %radiiDivisionList_addr" [patchMaker.cpp:146]   --->   Operation 36 'load' 'radiiDivisionList_load' <Predicate = true> <Delay = 0.71> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 35> <Depth = 36> <ROM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%z_i_cast = sext i32 %z_i_read"   --->   Operation 37 'sext' 'z_i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.88ns)   --->   "%mul211 = sub i33 %z_j_cast, i33 %z_i_cast"   --->   Operation 38 'sub' 'mul211' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.09>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i35 %radiiDivisionList_load"   --->   Operation 39 'zext' 'zext_ln534' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%mul211_cast = sext i33 %mul211"   --->   Operation 40 'sext' 'mul211_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (3.09ns)   --->   "%sub32 = mul i64 %zext_ln534, i64 %mul211_cast"   --->   Operation 41 'mul' 'sub32' <Predicate = true> <Delay = 3.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %sub32, i32 32, i32 63"   --->   Operation 42 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.10>
ST_4 : Operation 43 [1/1] (0.88ns)   --->   "%add_ln69 = add i32 %trunc_ln1, i32 %z_i_read"   --->   Operation 43 'add' 'add_ln69' <Predicate = (!tmp_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.88ns)   --->   "%sub_ln69 = sub i32 %z_i_read, i32 %trunc_ln1"   --->   Operation 44 'sub' 'sub_ln69' <Predicate = (tmp_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.22ns)   --->   "%select_ln146 = select i1 %tmp_1, i32 %sub_ln69, i32 %add_ln69" [patchMaker.cpp:146]   --->   Operation 45 'select' 'select_ln146' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln171 = ret i32 %select_ln146" [patchMaker.cpp:171]   --->   Operation 46 'ret' 'ret_ln171' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ z_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ z_j]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ j]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ radiiDivisionList]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k_read                 (read          ) [ 00000]
j_read                 (read          ) [ 00000]
i_read                 (read          ) [ 00000]
z_j_read               (read          ) [ 01100]
z_i_read               (read          ) [ 01111]
j_cast                 (zext          ) [ 00000]
i_cast                 (zext          ) [ 00000]
k_cast                 (zext          ) [ 00000]
sub_ln146              (sub           ) [ 00000]
trunc_ln146            (trunc         ) [ 00000]
sext_ln146             (sext          ) [ 00000]
sub_ln146_1            (sub           ) [ 00000]
sext_ln146_1           (sext          ) [ 00000]
mul_ln146              (mul           ) [ 00000]
tmp_1                  (bitselect     ) [ 01111]
neg                    (sub           ) [ 00000]
abscond                (icmp          ) [ 00000]
abs                    (select        ) [ 00000]
tmp                    (bitconcatenate) [ 00000]
tmp_3                  (bitconcatenate) [ 00000]
tmp_3_cast             (zext          ) [ 00000]
empty                  (sub           ) [ 00000]
neg5                   (sub           ) [ 00000]
abscond6               (icmp          ) [ 00000]
abs7                   (select        ) [ 00000]
abs7_cast              (sext          ) [ 00000]
empty_70               (add           ) [ 00000]
p_cast                 (zext          ) [ 00000]
radiiDivisionList_addr (getelementptr ) [ 01100]
z_j_cast               (sext          ) [ 00000]
radiiDivisionList_load (load          ) [ 01010]
z_i_cast               (sext          ) [ 00000]
mul211                 (sub           ) [ 01010]
zext_ln534             (zext          ) [ 00000]
mul211_cast            (sext          ) [ 00000]
sub32                  (mul           ) [ 00000]
trunc_ln1              (partselect    ) [ 01001]
add_ln69               (add           ) [ 00000]
sub_ln69               (sub           ) [ 00000]
select_ln146           (select        ) [ 00000]
ret_ln171              (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="z_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="z_j">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_j"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="j">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="k">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="radiiDivisionList">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radiiDivisionList"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="k_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="3" slack="0"/>
<pin id="40" dir="0" index="1" bw="3" slack="0"/>
<pin id="41" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="j_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="3" slack="0"/>
<pin id="46" dir="0" index="1" bw="3" slack="0"/>
<pin id="47" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="j_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="i_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="3" slack="0"/>
<pin id="52" dir="0" index="1" bw="3" slack="0"/>
<pin id="53" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="z_j_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="z_j_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="z_i_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="z_i_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="radiiDivisionList_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="35" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="6" slack="0"/>
<pin id="72" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="radiiDivisionList_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="6" slack="0"/>
<pin id="77" dir="0" index="1" bw="35" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="radiiDivisionList_load/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="j_cast_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="3" slack="0"/>
<pin id="83" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_cast_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="3" slack="0"/>
<pin id="87" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="k_cast_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="3" slack="0"/>
<pin id="91" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="sub_ln146_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="3" slack="0"/>
<pin id="95" dir="0" index="1" bw="3" slack="0"/>
<pin id="96" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln146/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="trunc_ln146_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="0"/>
<pin id="101" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln146/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="sext_ln146_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln146/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="sub_ln146_1_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="3" slack="0"/>
<pin id="109" dir="0" index="1" bw="3" slack="0"/>
<pin id="110" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln146_1/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="sext_ln146_1_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln146_1/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="mul_ln146_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="0" index="1" bw="4" slack="0"/>
<pin id="120" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln146/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_1_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="0"/>
<pin id="126" dir="0" index="2" bw="4" slack="0"/>
<pin id="127" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="neg_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="3" slack="0"/>
<pin id="134" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="abscond_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="0" index="1" bw="4" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="abs_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="3" slack="0"/>
<pin id="146" dir="0" index="2" bw="3" slack="0"/>
<pin id="147" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="6" slack="0"/>
<pin id="153" dir="0" index="1" bw="3" slack="0"/>
<pin id="154" dir="0" index="2" bw="1" slack="0"/>
<pin id="155" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_3_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="0" index="1" bw="3" slack="0"/>
<pin id="162" dir="0" index="2" bw="1" slack="0"/>
<pin id="163" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_3_cast_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="empty_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="6" slack="0"/>
<pin id="173" dir="0" index="1" bw="4" slack="0"/>
<pin id="174" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="neg5_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="4" slack="0"/>
<pin id="180" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg5/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="abscond6_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="4" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond6/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="abs7_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="4" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs7/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="abs7_cast_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="abs7_cast/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="empty_70_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="0"/>
<pin id="203" dir="0" index="1" bw="4" slack="0"/>
<pin id="204" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_70/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="p_cast_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="z_j_cast_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="z_j_cast/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="z_i_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="z_i_cast/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="mul211_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mul211/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln534_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="35" slack="1"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="mul211_cast_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="33" slack="1"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul211_cast/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sub32_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="35" slack="0"/>
<pin id="232" dir="0" index="1" bw="33" slack="0"/>
<pin id="233" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="sub32/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="trunc_ln1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="0" index="2" bw="7" slack="0"/>
<pin id="240" dir="0" index="3" bw="7" slack="0"/>
<pin id="241" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln69_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="0" index="1" bw="32" slack="3"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sub_ln69_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="3"/>
<pin id="252" dir="0" index="1" bw="32" slack="1"/>
<pin id="253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln69/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="select_ln146_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="3"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="0" index="2" bw="32" slack="0"/>
<pin id="258" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln146/4 "/>
</bind>
</comp>

<comp id="261" class="1005" name="z_j_read_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z_j_read "/>
</bind>
</comp>

<comp id="266" class="1005" name="z_i_read_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z_i_read "/>
</bind>
</comp>

<comp id="273" class="1005" name="tmp_1_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="3"/>
<pin id="275" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="278" class="1005" name="radiiDivisionList_addr_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="1"/>
<pin id="280" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="radiiDivisionList_addr "/>
</bind>
</comp>

<comp id="283" class="1005" name="radiiDivisionList_load_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="35" slack="1"/>
<pin id="285" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="radiiDivisionList_load "/>
</bind>
</comp>

<comp id="288" class="1005" name="mul211_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="33" slack="1"/>
<pin id="290" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="mul211 "/>
</bind>
</comp>

<comp id="293" class="1005" name="trunc_ln1_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="12" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="8" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="30" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="84"><net_src comp="44" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="88"><net_src comp="50" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="38" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="97"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="85" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="102"><net_src comp="93" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="106"><net_src comp="93" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="81" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="85" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="116"><net_src comp="107" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="103" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="113" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="117" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="99" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="93" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="137" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="99" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="131" pin="2"/><net_sink comp="143" pin=2"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="143" pin="3"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="143" pin="3"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="170"><net_src comp="159" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="151" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="167" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="107" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="107" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="183" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="107" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="177" pin="2"/><net_sink comp="189" pin=2"/></net>

<net id="200"><net_src comp="189" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="171" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="197" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="201" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="215" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="227" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="230" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="34" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="259"><net_src comp="250" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="260"><net_src comp="246" pin="2"/><net_sink comp="254" pin=2"/></net>

<net id="264"><net_src comp="56" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="269"><net_src comp="62" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="272"><net_src comp="266" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="276"><net_src comp="123" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="281"><net_src comp="68" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="286"><net_src comp="75" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="291"><net_src comp="218" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="296"><net_src comp="236" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="250" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: z_i | {}
	Port: z_j | {}
	Port: j | {}
	Port: k | {}
	Port: radiiDivisionList | {}
 - Input state : 
	Port: straightLineProjectorFromLayerIJtoK : z_i | {1 }
	Port: straightLineProjectorFromLayerIJtoK : z_j | {1 }
	Port: straightLineProjectorFromLayerIJtoK : i | {1 }
	Port: straightLineProjectorFromLayerIJtoK : j | {1 }
	Port: straightLineProjectorFromLayerIJtoK : k | {1 }
	Port: straightLineProjectorFromLayerIJtoK : radiiDivisionList | {1 2 }
  - Chain level:
	State 1
		sub_ln146 : 1
		trunc_ln146 : 2
		sext_ln146 : 2
		sub_ln146_1 : 1
		sext_ln146_1 : 2
		mul_ln146 : 3
		tmp_1 : 4
		neg : 3
		abscond : 2
		abs : 4
		tmp : 5
		tmp_3 : 5
		tmp_3_cast : 6
		empty : 7
		neg5 : 2
		abscond6 : 2
		abs7 : 3
		abs7_cast : 4
		empty_70 : 8
		p_cast : 9
		radiiDivisionList_addr : 10
		radiiDivisionList_load : 11
	State 2
		mul211 : 1
	State 3
		sub32 : 1
		trunc_ln1 : 2
	State 4
		select_ln146 : 1
		ret_ln171 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |   sub_ln146_fu_93   |    0    |    0    |    10   |
|          |  sub_ln146_1_fu_107 |    0    |    0    |    10   |
|          |      neg_fu_131     |    0    |    0    |    10   |
|    sub   |     empty_fu_171    |    0    |    0    |    13   |
|          |     neg5_fu_177     |    0    |    0    |    12   |
|          |    mul211_fu_218    |    0    |    0    |    39   |
|          |   sub_ln69_fu_250   |    0    |    0    |    39   |
|----------|---------------------|---------|---------|---------|
|    add   |   empty_70_fu_201   |    0    |    0    |    13   |
|          |   add_ln69_fu_246   |    0    |    0    |    39   |
|----------|---------------------|---------|---------|---------|
|          |      abs_fu_143     |    0    |    0    |    3    |
|  select  |     abs7_fu_189     |    0    |    0    |    4    |
|          | select_ln146_fu_254 |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    mul   |   mul_ln146_fu_117  |    0    |    0    |    11   |
|          |     sub32_fu_230    |    0    |    0    |    23   |
|----------|---------------------|---------|---------|---------|
|   icmp   |    abscond_fu_137   |    0    |    0    |    9    |
|          |   abscond6_fu_183   |    0    |    0    |    9    |
|----------|---------------------|---------|---------|---------|
|          |  k_read_read_fu_38  |    0    |    0    |    0    |
|          |  j_read_read_fu_44  |    0    |    0    |    0    |
|   read   |  i_read_read_fu_50  |    0    |    0    |    0    |
|          | z_j_read_read_fu_56 |    0    |    0    |    0    |
|          | z_i_read_read_fu_62 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     j_cast_fu_81    |    0    |    0    |    0    |
|          |     i_cast_fu_85    |    0    |    0    |    0    |
|   zext   |     k_cast_fu_89    |    0    |    0    |    0    |
|          |  tmp_3_cast_fu_167  |    0    |    0    |    0    |
|          |    p_cast_fu_207    |    0    |    0    |    0    |
|          |  zext_ln534_fu_224  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln146_fu_99  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  sext_ln146_fu_103  |    0    |    0    |    0    |
|          | sext_ln146_1_fu_113 |    0    |    0    |    0    |
|   sext   |   abs7_cast_fu_197  |    0    |    0    |    0    |
|          |   z_j_cast_fu_212   |    0    |    0    |    0    |
|          |   z_i_cast_fu_215   |    0    |    0    |    0    |
|          |  mul211_cast_fu_227 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
| bitselect|     tmp_1_fu_123    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|      tmp_fu_151     |    0    |    0    |    0    |
|          |     tmp_3_fu_159    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|   trunc_ln1_fu_236  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    0    |    0    |   276   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|        mul211_reg_288        |   33   |
|radiiDivisionList_addr_reg_278|    6   |
|radiiDivisionList_load_reg_283|   35   |
|         tmp_1_reg_273        |    1   |
|       trunc_ln1_reg_293      |   32   |
|       z_i_read_reg_266       |   32   |
|       z_j_read_reg_261       |   32   |
+------------------------------+--------+
|             Total            |   171  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   276  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   171  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |   171  |   285  |
+-----------+--------+--------+--------+--------+
