\hypertarget{struct_t_p_i___type}{\section{T\-P\-I\-\_\-\-Type Struct Reference}
\label{struct_t_p_i___type}\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}}
}


Structure type to access the Trace Port Interface Register (T\-P\-I).  




{\ttfamily \#include $<$core\-\_\-cm3.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_t_p_i___type_a7b72598e20066133e505bb781690dc22}{S\-S\-P\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_t_p_i___type_a8826aa84e5806053395a742d38d59d0f}{C\-S\-P\-S\-R}
\item 
\hypertarget{struct_t_p_i___type_a409fb08ad6d58c17fcb7f59d65db6f93}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D0} \mbox{[}2\-U\mbox{]}}\label{struct_t_p_i___type_a409fb08ad6d58c17fcb7f59d65db6f93}

\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_t_p_i___type_a9e5e4421ef9c3d5b7ff8b24abd4e99b3}{A\-C\-P\-R}
\item 
\hypertarget{struct_t_p_i___type_abc2f542560b78ccbbf0a44aadb5651fb}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D1} \mbox{[}55\-U\mbox{]}}\label{struct_t_p_i___type_abc2f542560b78ccbbf0a44aadb5651fb}

\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_t_p_i___type_a12f79d4e3ddc69893ba8bff890d04cc5}{S\-P\-P\-R}
\item 
\hypertarget{struct_t_p_i___type_ae6a238467f129df7440d97de8b58fe03}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D2} \mbox{[}131\-U\mbox{]}}\label{struct_t_p_i___type_ae6a238467f129df7440d97de8b58fe03}

\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_t_p_i___type_a6c47a0b4c7ffc66093ef993d36bb441c}{F\-F\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_t_p_i___type_a3f68b6e73561b4849ebf953a894df8d2}{F\-F\-C\-R}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_t_p_i___type_ad6901bfd8a0089ca7e8a20475cf494a8}{F\-S\-C\-R}
\item 
\hypertarget{struct_t_p_i___type_aba65c646f0447ebda95bf09b726ff78a}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D3} \mbox{[}759\-U\mbox{]}}\label{struct_t_p_i___type_aba65c646f0447ebda95bf09b726ff78a}

\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_t_p_i___type_a4d4cd2357f72333a82a1313228287bbd}{T\-R\-I\-G\-G\-E\-R}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_t_p_i___type_aa4d7b5cf39dff9f53bf7f69bc287a814}{F\-I\-F\-O0}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_t_p_i___type_ab358319b969d3fed0f89bbe33e9f1652}{I\-T\-A\-T\-B\-C\-T\-R2}
\item 
\hypertarget{struct_t_p_i___type_aad2125842c9abfbfc7db9e440ecf4280}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D4} \mbox{[}1\-U\mbox{]}}\label{struct_t_p_i___type_aad2125842c9abfbfc7db9e440ecf4280}

\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_t_p_i___type_aaa573b2e073e76e93c51ecec79c616d0}{I\-T\-A\-T\-B\-C\-T\-R0}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_t_p_i___type_a061372fcd72f1eea871e2d9c1be849bc}{F\-I\-F\-O1}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_t_p_i___type_aaa4c823c10f115f7517c82ef86a5a68d}{I\-T\-C\-T\-R\-L}
\item 
\hypertarget{struct_t_p_i___type_a9c1ac143e09b64b1f6eb92ecd65d60d0}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D5} \mbox{[}39\-U\mbox{]}}\label{struct_t_p_i___type_a9c1ac143e09b64b1f6eb92ecd65d60d0}

\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_t_p_i___type_af8b7d15fa5252b733dd4b11fa1b5730a}{C\-L\-A\-I\-M\-S\-E\-T}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_t_p_i___type_a0e10e292cb019a832b03ddd055b2f6ac}{C\-L\-A\-I\-M\-C\-L\-R}
\item 
\hypertarget{struct_t_p_i___type_a33bb14730a444fdeeb91ea9cb7218e62}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D7} \mbox{[}8\-U\mbox{]}}\label{struct_t_p_i___type_a33bb14730a444fdeeb91ea9cb7218e62}

\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_t_p_i___type_abc0ecda8a5446bc754080276bad77514}{D\-E\-V\-I\-D}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_t_p_i___type_ad98855854a719bbea33061e71529a472}{D\-E\-V\-T\-Y\-P\-E}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Trace Port Interface Register (T\-P\-I). 

\subsection{Member Data Documentation}
\hypertarget{struct_t_p_i___type_a9e5e4421ef9c3d5b7ff8b24abd4e99b3}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!A\-C\-P\-R@{A\-C\-P\-R}}
\index{A\-C\-P\-R@{A\-C\-P\-R}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{A\-C\-P\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-A\-C\-P\-R}}\label{struct_t_p_i___type_a9e5e4421ef9c3d5b7ff8b24abd4e99b3}
Offset\-: 0x010 (R/\-W) Asynchronous Clock Prescaler Register \hypertarget{struct_t_p_i___type_a0e10e292cb019a832b03ddd055b2f6ac}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!C\-L\-A\-I\-M\-C\-L\-R@{C\-L\-A\-I\-M\-C\-L\-R}}
\index{C\-L\-A\-I\-M\-C\-L\-R@{C\-L\-A\-I\-M\-C\-L\-R}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{C\-L\-A\-I\-M\-C\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-C\-L\-A\-I\-M\-C\-L\-R}}\label{struct_t_p_i___type_a0e10e292cb019a832b03ddd055b2f6ac}
Offset\-: 0x\-F\-A4 (R/\-W) Claim tag clear \hypertarget{struct_t_p_i___type_af8b7d15fa5252b733dd4b11fa1b5730a}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!C\-L\-A\-I\-M\-S\-E\-T@{C\-L\-A\-I\-M\-S\-E\-T}}
\index{C\-L\-A\-I\-M\-S\-E\-T@{C\-L\-A\-I\-M\-S\-E\-T}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{C\-L\-A\-I\-M\-S\-E\-T}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-C\-L\-A\-I\-M\-S\-E\-T}}\label{struct_t_p_i___type_af8b7d15fa5252b733dd4b11fa1b5730a}
Offset\-: 0x\-F\-A0 (R/\-W) Claim tag set \hypertarget{struct_t_p_i___type_a8826aa84e5806053395a742d38d59d0f}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!C\-S\-P\-S\-R@{C\-S\-P\-S\-R}}
\index{C\-S\-P\-S\-R@{C\-S\-P\-S\-R}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{C\-S\-P\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-C\-S\-P\-S\-R}}\label{struct_t_p_i___type_a8826aa84e5806053395a742d38d59d0f}
Offset\-: 0x004 (R/\-W) Current Parallel Port Size Register \hypertarget{struct_t_p_i___type_abc0ecda8a5446bc754080276bad77514}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!D\-E\-V\-I\-D@{D\-E\-V\-I\-D}}
\index{D\-E\-V\-I\-D@{D\-E\-V\-I\-D}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{D\-E\-V\-I\-D}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-D\-E\-V\-I\-D}}\label{struct_t_p_i___type_abc0ecda8a5446bc754080276bad77514}
Offset\-: 0x\-F\-C8 (R/ ) T\-P\-I\-U\-\_\-\-D\-E\-V\-I\-D \hypertarget{struct_t_p_i___type_ad98855854a719bbea33061e71529a472}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!D\-E\-V\-T\-Y\-P\-E@{D\-E\-V\-T\-Y\-P\-E}}
\index{D\-E\-V\-T\-Y\-P\-E@{D\-E\-V\-T\-Y\-P\-E}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{D\-E\-V\-T\-Y\-P\-E}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-D\-E\-V\-T\-Y\-P\-E}}\label{struct_t_p_i___type_ad98855854a719bbea33061e71529a472}
Offset\-: 0x\-F\-C\-C (R/ ) T\-P\-I\-U\-\_\-\-D\-E\-V\-T\-Y\-P\-E \hypertarget{struct_t_p_i___type_a3f68b6e73561b4849ebf953a894df8d2}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!F\-F\-C\-R@{F\-F\-C\-R}}
\index{F\-F\-C\-R@{F\-F\-C\-R}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{F\-F\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-F\-F\-C\-R}}\label{struct_t_p_i___type_a3f68b6e73561b4849ebf953a894df8d2}
Offset\-: 0x304 (R/\-W) Formatter and Flush Control Register \hypertarget{struct_t_p_i___type_a6c47a0b4c7ffc66093ef993d36bb441c}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!F\-F\-S\-R@{F\-F\-S\-R}}
\index{F\-F\-S\-R@{F\-F\-S\-R}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{F\-F\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-F\-F\-S\-R}}\label{struct_t_p_i___type_a6c47a0b4c7ffc66093ef993d36bb441c}
Offset\-: 0x300 (R/ ) Formatter and Flush Status Register \hypertarget{struct_t_p_i___type_aa4d7b5cf39dff9f53bf7f69bc287a814}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!F\-I\-F\-O0@{F\-I\-F\-O0}}
\index{F\-I\-F\-O0@{F\-I\-F\-O0}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{F\-I\-F\-O0}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-F\-I\-F\-O0}}\label{struct_t_p_i___type_aa4d7b5cf39dff9f53bf7f69bc287a814}
Offset\-: 0x\-E\-E\-C (R/ ) Integration E\-T\-M Data \hypertarget{struct_t_p_i___type_a061372fcd72f1eea871e2d9c1be849bc}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!F\-I\-F\-O1@{F\-I\-F\-O1}}
\index{F\-I\-F\-O1@{F\-I\-F\-O1}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{F\-I\-F\-O1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-F\-I\-F\-O1}}\label{struct_t_p_i___type_a061372fcd72f1eea871e2d9c1be849bc}
Offset\-: 0x\-E\-F\-C (R/ ) Integration I\-T\-M Data \hypertarget{struct_t_p_i___type_ad6901bfd8a0089ca7e8a20475cf494a8}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!F\-S\-C\-R@{F\-S\-C\-R}}
\index{F\-S\-C\-R@{F\-S\-C\-R}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{F\-S\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-F\-S\-C\-R}}\label{struct_t_p_i___type_ad6901bfd8a0089ca7e8a20475cf494a8}
Offset\-: 0x308 (R/ ) Formatter Synchronization Counter Register \hypertarget{struct_t_p_i___type_aaa573b2e073e76e93c51ecec79c616d0}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!I\-T\-A\-T\-B\-C\-T\-R0@{I\-T\-A\-T\-B\-C\-T\-R0}}
\index{I\-T\-A\-T\-B\-C\-T\-R0@{I\-T\-A\-T\-B\-C\-T\-R0}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{I\-T\-A\-T\-B\-C\-T\-R0}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-I\-T\-A\-T\-B\-C\-T\-R0}}\label{struct_t_p_i___type_aaa573b2e073e76e93c51ecec79c616d0}
Offset\-: 0x\-E\-F8 (R/ ) I\-T\-A\-T\-B\-C\-T\-R0 \hypertarget{struct_t_p_i___type_ab358319b969d3fed0f89bbe33e9f1652}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!I\-T\-A\-T\-B\-C\-T\-R2@{I\-T\-A\-T\-B\-C\-T\-R2}}
\index{I\-T\-A\-T\-B\-C\-T\-R2@{I\-T\-A\-T\-B\-C\-T\-R2}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{I\-T\-A\-T\-B\-C\-T\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-I\-T\-A\-T\-B\-C\-T\-R2}}\label{struct_t_p_i___type_ab358319b969d3fed0f89bbe33e9f1652}
Offset\-: 0x\-E\-F0 (R/ ) I\-T\-A\-T\-B\-C\-T\-R2 \hypertarget{struct_t_p_i___type_aaa4c823c10f115f7517c82ef86a5a68d}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!I\-T\-C\-T\-R\-L@{I\-T\-C\-T\-R\-L}}
\index{I\-T\-C\-T\-R\-L@{I\-T\-C\-T\-R\-L}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{I\-T\-C\-T\-R\-L}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-I\-T\-C\-T\-R\-L}}\label{struct_t_p_i___type_aaa4c823c10f115f7517c82ef86a5a68d}
Offset\-: 0x\-F00 (R/\-W) Integration Mode Control \hypertarget{struct_t_p_i___type_a12f79d4e3ddc69893ba8bff890d04cc5}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!S\-P\-P\-R@{S\-P\-P\-R}}
\index{S\-P\-P\-R@{S\-P\-P\-R}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{S\-P\-P\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-S\-P\-P\-R}}\label{struct_t_p_i___type_a12f79d4e3ddc69893ba8bff890d04cc5}
Offset\-: 0x0\-F0 (R/\-W) Selected Pin Protocol Register \hypertarget{struct_t_p_i___type_a7b72598e20066133e505bb781690dc22}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!S\-S\-P\-S\-R@{S\-S\-P\-S\-R}}
\index{S\-S\-P\-S\-R@{S\-S\-P\-S\-R}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{S\-S\-P\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-S\-S\-P\-S\-R}}\label{struct_t_p_i___type_a7b72598e20066133e505bb781690dc22}
Offset\-: 0x000 (R/ ) Supported Parallel Port Size Register \hypertarget{struct_t_p_i___type_a4d4cd2357f72333a82a1313228287bbd}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!T\-R\-I\-G\-G\-E\-R@{T\-R\-I\-G\-G\-E\-R}}
\index{T\-R\-I\-G\-G\-E\-R@{T\-R\-I\-G\-G\-E\-R}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{T\-R\-I\-G\-G\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-T\-R\-I\-G\-G\-E\-R}}\label{struct_t_p_i___type_a4d4cd2357f72333a82a1313228287bbd}
Offset\-: 0x\-E\-E8 (R/ ) T\-R\-I\-G\-G\-E\-R 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm3_8h}{core\-\_\-cm3.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm4_8h}{core\-\_\-cm4.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm7_8h}{core\-\_\-cm7.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__sc300_8h}{core\-\_\-sc300.\-h}\end{DoxyCompactItemize}
