// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _disparityMap_HH_
#define _disparityMap_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Block_arrayctor_loop.h"
#include "Loop_disparityMap_la.h"
#include "Loop_2_proc.h"
#include "Loop_Loop_Row_proc.h"
#include "Loop_4_proc.h"
#include "disparityMap_leftKfY.h"
#include "fifo_w32_d4_A.h"
#include "fifo_w32_d2_A.h"
#include "fifo_w63_d2_A.h"
#include "fifo_w32_d3_A.h"
#include "fifo_w8_d2_A.h"
#include "start_for_Loop_4_Mgi.h"
#include "disparityMap_CONTROL_BUS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32>
struct disparityMap : public sc_module {
    // Port declarations 32
    sc_in< sc_logic > s_axi_CONTROL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_ADDR_WIDTH> > s_axi_CONTROL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CONTROL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH> > s_axi_CONTROL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH/8> > s_axi_CONTROL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CONTROL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_ADDR_WIDTH> > s_axi_CONTROL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CONTROL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CONTROL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH> > s_axi_CONTROL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CONTROL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CONTROL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CONTROL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CONTROL_BUS_BRESP;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > interrupt;
    sc_in_clk AXI_LITE_clk;
    sc_in< sc_logic > ap_rst_n_AXI_LITE_clk;
    sc_in< sc_lv<32> > in_stream_TDATA;
    sc_in< sc_lv<1> > in_stream_TUSER;
    sc_in< sc_lv<1> > in_stream_TLAST;
    sc_out< sc_lv<32> > dMapout_TDATA;
    sc_out< sc_lv<1> > dMapout_TUSER;
    sc_out< sc_lv<1> > dMapout_TLAST;
    sc_in< sc_logic > in_stream_TVALID;
    sc_out< sc_logic > in_stream_TREADY;
    sc_out< sc_logic > dMapout_TVALID;
    sc_in< sc_logic > dMapout_TREADY;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<8> > ap_var_for_const2;


    // Module declarations
    disparityMap(sc_module_name name);
    SC_HAS_PROCESS(disparityMap);

    ~disparityMap();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    disparityMap_CONTROL_BUS_s_axi<C_S_AXI_CONTROL_BUS_ADDR_WIDTH,C_S_AXI_CONTROL_BUS_DATA_WIDTH>* disparityMap_CONTROL_BUS_s_axi_U;
    disparityMap_leftKfY* leftImage_in_V_U;
    disparityMap_leftKfY* rightImage_in_V_U;
    Block_arrayctor_loop* Block_arrayctor_loop_U0;
    Loop_disparityMap_la* Loop_disparityMap_la_U0;
    Loop_2_proc* Loop_2_proc_U0;
    Loop_Loop_Row_proc* Loop_Loop_Row_proc_U0;
    Loop_4_proc* Loop_4_proc_U0;
    fifo_w32_d4_A* packets_loc_c_U;
    fifo_w32_d2_A* col_packets_loc_chan_U;
    fifo_w63_d2_A* tmp_cast_loc_channel_U;
    fifo_w32_d3_A* PAR_R_RINV_val_2_2_s_U;
    fifo_w32_d3_A* PAR_R_RINV_val_2_1_s_U;
    fifo_w32_d3_A* PAR_R_RINV_val_2_0_s_U;
    fifo_w32_d3_A* PAR_R_RINV_val_1_2_s_U;
    fifo_w32_d3_A* PAR_R_RINV_val_1_1_s_U;
    fifo_w32_d3_A* PAR_R_RINV_val_1_0_s_U;
    fifo_w32_d3_A* PAR_R_RINV_val_0_2_s_U;
    fifo_w32_d3_A* PAR_R_RINV_val_0_1_s_U;
    fifo_w32_d3_A* PAR_R_RINV_val_0_0_s_U;
    fifo_w32_d3_A* PAR_L_RINV_val_2_2_s_U;
    fifo_w32_d3_A* PAR_L_RINV_val_2_1_s_U;
    fifo_w32_d3_A* PAR_L_RINV_val_2_0_s_U;
    fifo_w32_d3_A* PAR_L_RINV_val_1_2_s_U;
    fifo_w32_d3_A* PAR_L_RINV_val_1_1_s_U;
    fifo_w32_d3_A* PAR_L_RINV_val_1_0_s_U;
    fifo_w32_d3_A* PAR_L_RINV_val_0_2_s_U;
    fifo_w32_d3_A* PAR_L_RINV_val_0_1_s_U;
    fifo_w32_d3_A* PAR_L_RINV_val_0_0_s_U;
    fifo_w32_d3_A* cy2_loc_c_U;
    fifo_w32_d3_A* fy2_loc_c_U;
    fifo_w32_d3_A* cx2_loc_c_U;
    fifo_w32_d3_A* fx2_loc_c_U;
    fifo_w32_d3_A* cy1_loc_c_U;
    fifo_w32_d3_A* fy1_loc_c_U;
    fifo_w32_d3_A* cx1_loc_c_U;
    fifo_w32_d3_A* fx1_loc_c_U;
    fifo_w8_d2_A* dMap_data_stream_0_s_U;
    start_for_Loop_4_Mgi* start_for_Loop_4_Mgi_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<32> > rows_V;
    sc_signal< sc_lv<32> > cols_V;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_logic > ap_rst_n_AXI_LITE_clk_inv;
    sc_signal< sc_lv<8> > leftImage_in_V_i_q0;
    sc_signal< sc_lv<8> > leftImage_in_V_i_q1;
    sc_signal< sc_lv<8> > leftImage_in_V_t_q0;
    sc_signal< sc_lv<8> > leftImage_in_V_t_q1;
    sc_signal< sc_lv<8> > rightImage_in_V_i_q0;
    sc_signal< sc_lv<8> > rightImage_in_V_i_q1;
    sc_signal< sc_lv<8> > rightImage_in_V_t_q0;
    sc_signal< sc_lv<8> > rightImage_in_V_t_q1;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_ap_start;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_ap_done;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_ap_continue;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_ap_idle;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_ap_ready;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_start_out;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_start_write;
    sc_signal< sc_lv<32> > Block_arrayctor_loop_U0_packets_out_out_din;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_packets_out_out_write;
    sc_signal< sc_lv<32> > Block_arrayctor_loop_U0_ap_return_0;
    sc_signal< sc_lv<63> > Block_arrayctor_loop_U0_ap_return_1;
    sc_signal< sc_logic > ap_channel_done_tmp_cast_loc_channel;
    sc_signal< sc_logic > tmp_cast_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmp_cast_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_tmp_cast_loc_channel;
    sc_signal< sc_logic > ap_channel_done_col_packets_loc_chan;
    sc_signal< sc_logic > col_packets_loc_chan_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_col_packets_loc_chan;
    sc_signal< sc_logic > ap_sync_channel_write_col_packets_loc_chan;
    sc_signal< sc_logic > Loop_disparityMap_la_U0_ap_start;
    sc_signal< sc_logic > Loop_disparityMap_la_U0_ap_done;
    sc_signal< sc_logic > Loop_disparityMap_la_U0_ap_continue;
    sc_signal< sc_logic > Loop_disparityMap_la_U0_ap_idle;
    sc_signal< sc_logic > Loop_disparityMap_la_U0_ap_ready;
    sc_signal< sc_logic > Loop_disparityMap_la_U0_in_stream_TREADY;
    sc_signal< sc_lv<17> > Loop_disparityMap_la_U0_leftImage_in_V_address0;
    sc_signal< sc_logic > Loop_disparityMap_la_U0_leftImage_in_V_ce0;
    sc_signal< sc_logic > Loop_disparityMap_la_U0_leftImage_in_V_we0;
    sc_signal< sc_lv<8> > Loop_disparityMap_la_U0_leftImage_in_V_d0;
    sc_signal< sc_lv<17> > Loop_disparityMap_la_U0_leftImage_in_V_address1;
    sc_signal< sc_logic > Loop_disparityMap_la_U0_leftImage_in_V_ce1;
    sc_signal< sc_logic > Loop_disparityMap_la_U0_leftImage_in_V_we1;
    sc_signal< sc_lv<8> > Loop_disparityMap_la_U0_leftImage_in_V_d1;
    sc_signal< sc_lv<17> > Loop_disparityMap_la_U0_rightImage_in_V_address0;
    sc_signal< sc_logic > Loop_disparityMap_la_U0_rightImage_in_V_ce0;
    sc_signal< sc_logic > Loop_disparityMap_la_U0_rightImage_in_V_we0;
    sc_signal< sc_lv<8> > Loop_disparityMap_la_U0_rightImage_in_V_d0;
    sc_signal< sc_lv<17> > Loop_disparityMap_la_U0_rightImage_in_V_address1;
    sc_signal< sc_logic > Loop_disparityMap_la_U0_rightImage_in_V_ce1;
    sc_signal< sc_logic > Loop_disparityMap_la_U0_rightImage_in_V_we1;
    sc_signal< sc_lv<8> > Loop_disparityMap_la_U0_rightImage_in_V_d1;
    sc_signal< sc_logic > ap_channel_done_rightImage_in_V;
    sc_signal< sc_logic > Loop_disparityMap_la_U0_rightImage_in_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_rightImage_in_V;
    sc_signal< sc_logic > ap_sync_channel_write_rightImage_in_V;
    sc_signal< sc_logic > ap_channel_done_leftImage_in_V;
    sc_signal< sc_logic > Loop_disparityMap_la_U0_leftImage_in_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_leftImage_in_V;
    sc_signal< sc_logic > ap_sync_channel_write_leftImage_in_V;
    sc_signal< sc_logic > Loop_2_proc_U0_ap_start;
    sc_signal< sc_logic > Loop_2_proc_U0_ap_done;
    sc_signal< sc_logic > Loop_2_proc_U0_ap_continue;
    sc_signal< sc_logic > Loop_2_proc_U0_ap_idle;
    sc_signal< sc_logic > Loop_2_proc_U0_ap_ready;
    sc_signal< sc_lv<32> > Loop_2_proc_U0_PAR_R_RINV_val_2_2_out_out_din;
    sc_signal< sc_logic > Loop_2_proc_U0_PAR_R_RINV_val_2_2_out_out_write;
    sc_signal< sc_lv<32> > Loop_2_proc_U0_PAR_R_RINV_val_2_1_out_out_din;
    sc_signal< sc_logic > Loop_2_proc_U0_PAR_R_RINV_val_2_1_out_out_write;
    sc_signal< sc_lv<32> > Loop_2_proc_U0_PAR_R_RINV_val_2_0_out_out_din;
    sc_signal< sc_logic > Loop_2_proc_U0_PAR_R_RINV_val_2_0_out_out_write;
    sc_signal< sc_lv<32> > Loop_2_proc_U0_PAR_R_RINV_val_1_2_out_out_din;
    sc_signal< sc_logic > Loop_2_proc_U0_PAR_R_RINV_val_1_2_out_out_write;
    sc_signal< sc_lv<32> > Loop_2_proc_U0_PAR_R_RINV_val_1_1_out_out_din;
    sc_signal< sc_logic > Loop_2_proc_U0_PAR_R_RINV_val_1_1_out_out_write;
    sc_signal< sc_lv<32> > Loop_2_proc_U0_PAR_R_RINV_val_1_0_out_out_din;
    sc_signal< sc_logic > Loop_2_proc_U0_PAR_R_RINV_val_1_0_out_out_write;
    sc_signal< sc_lv<32> > Loop_2_proc_U0_PAR_R_RINV_val_0_2_out_out_din;
    sc_signal< sc_logic > Loop_2_proc_U0_PAR_R_RINV_val_0_2_out_out_write;
    sc_signal< sc_lv<32> > Loop_2_proc_U0_PAR_R_RINV_val_0_1_out_out_din;
    sc_signal< sc_logic > Loop_2_proc_U0_PAR_R_RINV_val_0_1_out_out_write;
    sc_signal< sc_lv<32> > Loop_2_proc_U0_PAR_R_RINV_val_0_0_out_out_din;
    sc_signal< sc_logic > Loop_2_proc_U0_PAR_R_RINV_val_0_0_out_out_write;
    sc_signal< sc_lv<32> > Loop_2_proc_U0_PAR_L_RINV_val_2_2_out_out_din;
    sc_signal< sc_logic > Loop_2_proc_U0_PAR_L_RINV_val_2_2_out_out_write;
    sc_signal< sc_lv<32> > Loop_2_proc_U0_PAR_L_RINV_val_2_1_out_out_din;
    sc_signal< sc_logic > Loop_2_proc_U0_PAR_L_RINV_val_2_1_out_out_write;
    sc_signal< sc_lv<32> > Loop_2_proc_U0_PAR_L_RINV_val_2_0_out_out_din;
    sc_signal< sc_logic > Loop_2_proc_U0_PAR_L_RINV_val_2_0_out_out_write;
    sc_signal< sc_lv<32> > Loop_2_proc_U0_PAR_L_RINV_val_1_2_out_out_din;
    sc_signal< sc_logic > Loop_2_proc_U0_PAR_L_RINV_val_1_2_out_out_write;
    sc_signal< sc_lv<32> > Loop_2_proc_U0_PAR_L_RINV_val_1_1_out_out_din;
    sc_signal< sc_logic > Loop_2_proc_U0_PAR_L_RINV_val_1_1_out_out_write;
    sc_signal< sc_lv<32> > Loop_2_proc_U0_PAR_L_RINV_val_1_0_out_out_din;
    sc_signal< sc_logic > Loop_2_proc_U0_PAR_L_RINV_val_1_0_out_out_write;
    sc_signal< sc_lv<32> > Loop_2_proc_U0_PAR_L_RINV_val_0_2_out_out_din;
    sc_signal< sc_logic > Loop_2_proc_U0_PAR_L_RINV_val_0_2_out_out_write;
    sc_signal< sc_lv<32> > Loop_2_proc_U0_PAR_L_RINV_val_0_1_out_out_din;
    sc_signal< sc_logic > Loop_2_proc_U0_PAR_L_RINV_val_0_1_out_out_write;
    sc_signal< sc_lv<32> > Loop_2_proc_U0_PAR_L_RINV_val_0_0_out_out_din;
    sc_signal< sc_logic > Loop_2_proc_U0_PAR_L_RINV_val_0_0_out_out_write;
    sc_signal< sc_lv<32> > Loop_2_proc_U0_cy2_out_out_din;
    sc_signal< sc_logic > Loop_2_proc_U0_cy2_out_out_write;
    sc_signal< sc_lv<32> > Loop_2_proc_U0_fy2_out_out_din;
    sc_signal< sc_logic > Loop_2_proc_U0_fy2_out_out_write;
    sc_signal< sc_lv<32> > Loop_2_proc_U0_cx2_out_out_din;
    sc_signal< sc_logic > Loop_2_proc_U0_cx2_out_out_write;
    sc_signal< sc_lv<32> > Loop_2_proc_U0_fx2_out_out_din;
    sc_signal< sc_logic > Loop_2_proc_U0_fx2_out_out_write;
    sc_signal< sc_lv<32> > Loop_2_proc_U0_cy1_out_out_din;
    sc_signal< sc_logic > Loop_2_proc_U0_cy1_out_out_write;
    sc_signal< sc_lv<32> > Loop_2_proc_U0_fy1_out_out_din;
    sc_signal< sc_logic > Loop_2_proc_U0_fy1_out_out_write;
    sc_signal< sc_lv<32> > Loop_2_proc_U0_cx1_out_out_din;
    sc_signal< sc_logic > Loop_2_proc_U0_cx1_out_out_write;
    sc_signal< sc_lv<32> > Loop_2_proc_U0_fx1_out_out_din;
    sc_signal< sc_logic > Loop_2_proc_U0_fx1_out_out_write;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_ap_start;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_ap_done;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_ap_continue;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_ap_idle;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_ap_ready;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_fx1_loc_read;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_fx2_loc_read;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_fy1_loc_read;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_fy2_loc_read;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_cx1_loc_read;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_cx2_loc_read;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_cy1_loc_read;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_cy2_loc_read;
    sc_signal< sc_lv<8> > Loop_Loop_Row_proc_U0_dMap_data_stream_0_V_din;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_dMap_data_stream_0_V_write;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_PAR_L_RINV_val_0_0_loc_read;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_PAR_L_RINV_val_0_1_loc_read;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_PAR_L_RINV_val_0_2_loc_read;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_PAR_L_RINV_val_1_0_loc_read;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_PAR_L_RINV_val_1_1_loc_read;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_PAR_L_RINV_val_1_2_loc_read;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_PAR_L_RINV_val_2_0_loc_read;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_PAR_L_RINV_val_2_1_loc_read;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_PAR_L_RINV_val_2_2_loc_read;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_PAR_R_RINV_val_0_0_loc_read;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_PAR_R_RINV_val_0_1_loc_read;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_PAR_R_RINV_val_0_2_loc_read;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_PAR_R_RINV_val_1_0_loc_read;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_PAR_R_RINV_val_1_1_loc_read;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_PAR_R_RINV_val_1_2_loc_read;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_PAR_R_RINV_val_2_0_loc_read;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_PAR_R_RINV_val_2_1_loc_read;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_PAR_R_RINV_val_2_2_loc_read;
    sc_signal< sc_lv<17> > Loop_Loop_Row_proc_U0_leftImage_in_V_address0;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_leftImage_in_V_ce0;
    sc_signal< sc_lv<17> > Loop_Loop_Row_proc_U0_leftImage_in_V_address1;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_leftImage_in_V_ce1;
    sc_signal< sc_lv<17> > Loop_Loop_Row_proc_U0_rightImage_in_V_address0;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_rightImage_in_V_ce0;
    sc_signal< sc_lv<17> > Loop_Loop_Row_proc_U0_rightImage_in_V_address1;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_rightImage_in_V_ce1;
    sc_signal< sc_logic > Loop_4_proc_U0_ap_start;
    sc_signal< sc_logic > Loop_4_proc_U0_ap_done;
    sc_signal< sc_logic > Loop_4_proc_U0_ap_continue;
    sc_signal< sc_logic > Loop_4_proc_U0_ap_idle;
    sc_signal< sc_logic > Loop_4_proc_U0_ap_ready;
    sc_signal< sc_logic > Loop_4_proc_U0_packets_loc_read;
    sc_signal< sc_lv<32> > Loop_4_proc_U0_dMapout_TDATA;
    sc_signal< sc_logic > Loop_4_proc_U0_dMapout_TVALID;
    sc_signal< sc_logic > Loop_4_proc_U0_dMap_data_stream_0_V_read;
    sc_signal< sc_lv<1> > Loop_4_proc_U0_dMapout_TUSER;
    sc_signal< sc_lv<1> > Loop_4_proc_U0_dMapout_TLAST;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > leftImage_in_V_i_full_n;
    sc_signal< sc_logic > leftImage_in_V_t_empty_n;
    sc_signal< sc_logic > rightImage_in_V_i_full_n;
    sc_signal< sc_logic > rightImage_in_V_t_empty_n;
    sc_signal< sc_logic > packets_loc_c_full_n;
    sc_signal< sc_lv<32> > packets_loc_c_dout;
    sc_signal< sc_logic > packets_loc_c_empty_n;
    sc_signal< sc_lv<32> > col_packets_loc_chan_dout;
    sc_signal< sc_logic > col_packets_loc_chan_empty_n;
    sc_signal< sc_lv<63> > tmp_cast_loc_channel_dout;
    sc_signal< sc_logic > tmp_cast_loc_channel_empty_n;
    sc_signal< sc_logic > PAR_R_RINV_val_2_2_s_full_n;
    sc_signal< sc_lv<32> > PAR_R_RINV_val_2_2_s_dout;
    sc_signal< sc_logic > PAR_R_RINV_val_2_2_s_empty_n;
    sc_signal< sc_logic > PAR_R_RINV_val_2_1_s_full_n;
    sc_signal< sc_lv<32> > PAR_R_RINV_val_2_1_s_dout;
    sc_signal< sc_logic > PAR_R_RINV_val_2_1_s_empty_n;
    sc_signal< sc_logic > PAR_R_RINV_val_2_0_s_full_n;
    sc_signal< sc_lv<32> > PAR_R_RINV_val_2_0_s_dout;
    sc_signal< sc_logic > PAR_R_RINV_val_2_0_s_empty_n;
    sc_signal< sc_logic > PAR_R_RINV_val_1_2_s_full_n;
    sc_signal< sc_lv<32> > PAR_R_RINV_val_1_2_s_dout;
    sc_signal< sc_logic > PAR_R_RINV_val_1_2_s_empty_n;
    sc_signal< sc_logic > PAR_R_RINV_val_1_1_s_full_n;
    sc_signal< sc_lv<32> > PAR_R_RINV_val_1_1_s_dout;
    sc_signal< sc_logic > PAR_R_RINV_val_1_1_s_empty_n;
    sc_signal< sc_logic > PAR_R_RINV_val_1_0_s_full_n;
    sc_signal< sc_lv<32> > PAR_R_RINV_val_1_0_s_dout;
    sc_signal< sc_logic > PAR_R_RINV_val_1_0_s_empty_n;
    sc_signal< sc_logic > PAR_R_RINV_val_0_2_s_full_n;
    sc_signal< sc_lv<32> > PAR_R_RINV_val_0_2_s_dout;
    sc_signal< sc_logic > PAR_R_RINV_val_0_2_s_empty_n;
    sc_signal< sc_logic > PAR_R_RINV_val_0_1_s_full_n;
    sc_signal< sc_lv<32> > PAR_R_RINV_val_0_1_s_dout;
    sc_signal< sc_logic > PAR_R_RINV_val_0_1_s_empty_n;
    sc_signal< sc_logic > PAR_R_RINV_val_0_0_s_full_n;
    sc_signal< sc_lv<32> > PAR_R_RINV_val_0_0_s_dout;
    sc_signal< sc_logic > PAR_R_RINV_val_0_0_s_empty_n;
    sc_signal< sc_logic > PAR_L_RINV_val_2_2_s_full_n;
    sc_signal< sc_lv<32> > PAR_L_RINV_val_2_2_s_dout;
    sc_signal< sc_logic > PAR_L_RINV_val_2_2_s_empty_n;
    sc_signal< sc_logic > PAR_L_RINV_val_2_1_s_full_n;
    sc_signal< sc_lv<32> > PAR_L_RINV_val_2_1_s_dout;
    sc_signal< sc_logic > PAR_L_RINV_val_2_1_s_empty_n;
    sc_signal< sc_logic > PAR_L_RINV_val_2_0_s_full_n;
    sc_signal< sc_lv<32> > PAR_L_RINV_val_2_0_s_dout;
    sc_signal< sc_logic > PAR_L_RINV_val_2_0_s_empty_n;
    sc_signal< sc_logic > PAR_L_RINV_val_1_2_s_full_n;
    sc_signal< sc_lv<32> > PAR_L_RINV_val_1_2_s_dout;
    sc_signal< sc_logic > PAR_L_RINV_val_1_2_s_empty_n;
    sc_signal< sc_logic > PAR_L_RINV_val_1_1_s_full_n;
    sc_signal< sc_lv<32> > PAR_L_RINV_val_1_1_s_dout;
    sc_signal< sc_logic > PAR_L_RINV_val_1_1_s_empty_n;
    sc_signal< sc_logic > PAR_L_RINV_val_1_0_s_full_n;
    sc_signal< sc_lv<32> > PAR_L_RINV_val_1_0_s_dout;
    sc_signal< sc_logic > PAR_L_RINV_val_1_0_s_empty_n;
    sc_signal< sc_logic > PAR_L_RINV_val_0_2_s_full_n;
    sc_signal< sc_lv<32> > PAR_L_RINV_val_0_2_s_dout;
    sc_signal< sc_logic > PAR_L_RINV_val_0_2_s_empty_n;
    sc_signal< sc_logic > PAR_L_RINV_val_0_1_s_full_n;
    sc_signal< sc_lv<32> > PAR_L_RINV_val_0_1_s_dout;
    sc_signal< sc_logic > PAR_L_RINV_val_0_1_s_empty_n;
    sc_signal< sc_logic > PAR_L_RINV_val_0_0_s_full_n;
    sc_signal< sc_lv<32> > PAR_L_RINV_val_0_0_s_dout;
    sc_signal< sc_logic > PAR_L_RINV_val_0_0_s_empty_n;
    sc_signal< sc_logic > cy2_loc_c_full_n;
    sc_signal< sc_lv<32> > cy2_loc_c_dout;
    sc_signal< sc_logic > cy2_loc_c_empty_n;
    sc_signal< sc_logic > fy2_loc_c_full_n;
    sc_signal< sc_lv<32> > fy2_loc_c_dout;
    sc_signal< sc_logic > fy2_loc_c_empty_n;
    sc_signal< sc_logic > cx2_loc_c_full_n;
    sc_signal< sc_lv<32> > cx2_loc_c_dout;
    sc_signal< sc_logic > cx2_loc_c_empty_n;
    sc_signal< sc_logic > fx2_loc_c_full_n;
    sc_signal< sc_lv<32> > fx2_loc_c_dout;
    sc_signal< sc_logic > fx2_loc_c_empty_n;
    sc_signal< sc_logic > cy1_loc_c_full_n;
    sc_signal< sc_lv<32> > cy1_loc_c_dout;
    sc_signal< sc_logic > cy1_loc_c_empty_n;
    sc_signal< sc_logic > fy1_loc_c_full_n;
    sc_signal< sc_lv<32> > fy1_loc_c_dout;
    sc_signal< sc_logic > fy1_loc_c_empty_n;
    sc_signal< sc_logic > cx1_loc_c_full_n;
    sc_signal< sc_lv<32> > cx1_loc_c_dout;
    sc_signal< sc_logic > cx1_loc_c_empty_n;
    sc_signal< sc_logic > fx1_loc_c_full_n;
    sc_signal< sc_lv<32> > fx1_loc_c_dout;
    sc_signal< sc_logic > fx1_loc_c_empty_n;
    sc_signal< sc_logic > dMap_data_stream_0_s_full_n;
    sc_signal< sc_lv<8> > dMap_data_stream_0_s_dout;
    sc_signal< sc_logic > dMap_data_stream_0_s_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > ap_sync_reg_Block_arrayctor_loop_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Block_arrayctor_loop_U0_ap_ready;
    sc_signal< sc_lv<2> > Block_arrayctor_loop_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_Loop_disparityMap_la_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Loop_disparityMap_la_U0_ap_ready;
    sc_signal< sc_lv<2> > Loop_disparityMap_la_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_Loop_2_proc_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Loop_2_proc_U0_ap_ready;
    sc_signal< sc_lv<2> > Loop_2_proc_U0_ap_ready_count;
    sc_signal< sc_lv<1> > start_for_Loop_4_proc_U0_din;
    sc_signal< sc_logic > start_for_Loop_4_proc_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Loop_4_proc_U0_dout;
    sc_signal< sc_logic > start_for_Loop_4_proc_U0_empty_n;
    sc_signal< sc_logic > Loop_disparityMap_la_U0_start_full_n;
    sc_signal< sc_logic > Loop_disparityMap_la_U0_start_write;
    sc_signal< sc_logic > Loop_2_proc_U0_start_full_n;
    sc_signal< sc_logic > Loop_2_proc_U0_start_write;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_start_full_n;
    sc_signal< sc_logic > Loop_Loop_Row_proc_U0_start_write;
    sc_signal< sc_logic > Loop_4_proc_U0_start_full_n;
    sc_signal< sc_logic > Loop_4_proc_U0_start_write;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_S_AXI_WSTRB_WIDTH;
    static const int C_S_AXI_ADDR_WIDTH;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_Block_arrayctor_loop_U0_ap_continue();
    void thread_Block_arrayctor_loop_U0_ap_start();
    void thread_Loop_2_proc_U0_ap_continue();
    void thread_Loop_2_proc_U0_ap_start();
    void thread_Loop_2_proc_U0_start_full_n();
    void thread_Loop_2_proc_U0_start_write();
    void thread_Loop_4_proc_U0_ap_continue();
    void thread_Loop_4_proc_U0_ap_start();
    void thread_Loop_4_proc_U0_start_full_n();
    void thread_Loop_4_proc_U0_start_write();
    void thread_Loop_Loop_Row_proc_U0_ap_continue();
    void thread_Loop_Loop_Row_proc_U0_ap_start();
    void thread_Loop_Loop_Row_proc_U0_start_full_n();
    void thread_Loop_Loop_Row_proc_U0_start_write();
    void thread_Loop_disparityMap_la_U0_ap_continue();
    void thread_Loop_disparityMap_la_U0_ap_start();
    void thread_Loop_disparityMap_la_U0_leftImage_in_V_full_n();
    void thread_Loop_disparityMap_la_U0_rightImage_in_V_full_n();
    void thread_Loop_disparityMap_la_U0_start_full_n();
    void thread_Loop_disparityMap_la_U0_start_write();
    void thread_ap_channel_done_col_packets_loc_chan();
    void thread_ap_channel_done_leftImage_in_V();
    void thread_ap_channel_done_rightImage_in_V();
    void thread_ap_channel_done_tmp_cast_loc_channel();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_AXI_LITE_clk_inv();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_Block_arrayctor_loop_U0_ap_ready();
    void thread_ap_sync_Loop_2_proc_U0_ap_ready();
    void thread_ap_sync_Loop_disparityMap_la_U0_ap_ready();
    void thread_ap_sync_channel_write_col_packets_loc_chan();
    void thread_ap_sync_channel_write_leftImage_in_V();
    void thread_ap_sync_channel_write_rightImage_in_V();
    void thread_ap_sync_channel_write_tmp_cast_loc_channel();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_dMapout_TDATA();
    void thread_dMapout_TLAST();
    void thread_dMapout_TUSER();
    void thread_dMapout_TVALID();
    void thread_in_stream_TREADY();
    void thread_start_for_Loop_4_proc_U0_din();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
