# Workflow to efficiently compress DNN classifiers for SoC/FPGA
