Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3.1_AR71948 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date             : Sat Aug 15 17:06:07 2020
| Host             : wei-Berkeley running 64-bit Ubuntu 18.04.5 LTS
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xczu28dr-ffvg1517-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 6.417        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 5.195        |
| Device Static (W)        | 1.222        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 94.6         |
| Junction Temperature (C) | 30.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.052 |       27 |       --- |             --- |
| CLB Logic                |     0.019 |    21737 |       --- |             --- |
|   LUT as Logic           |     0.015 |     7934 |    425280 |            1.87 |
|   Register               |     0.003 |    10046 |    850560 |            1.18 |
|   LUT as Shift Register  |    <0.001 |       73 |    213600 |            0.03 |
|   LUT as Distributed RAM |    <0.001 |      112 |    213600 |            0.05 |
|   CARRY8                 |    <0.001 |       41 |     53160 |            0.08 |
|   Others                 |     0.000 |     1320 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |       74 |    425280 |            0.02 |
|   BUFG                   |     0.000 |        1 |        64 |            1.56 |
| Signals                  |     0.033 |    18175 |       --- |             --- |
| Block RAM                |     0.013 |       16 |      1080 |            1.48 |
| RFAMS                    |     2.301 |        6 |       --- |             --- |
|   RFADC                  |     1.546 |        4 |         4 |          100.00 |
|   RFDAC                  |     0.755 |        2 |         4 |           50.00 |
| MMCM                     |     0.078 |        0 |       --- |             --- |
| DSPs                     |     0.003 |       16 |      4272 |            0.37 |
| I/O                      |     0.005 |        4 |       347 |            1.15 |
| PS8                      |     2.691 |        1 |       --- |             --- |
| Static Power             |     1.222 |          |           |                 |
|   PS Static              |     0.101 |          |           |                 |
|   PL Static              |     1.121 |          |           |                 |
| Total                    |     6.417 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.470 |       0.139 |      0.331 |
| Vccint_io       |       0.850 |     0.072 |       0.001 |      0.072 |
| Vccbram         |       0.850 |     0.006 |       0.001 |      0.005 |
| Vccaux          |       1.800 |     0.321 |       0.043 |      0.278 |
| Vccaux_io       |       1.800 |     0.059 |       0.002 |      0.058 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.001 |       0.001 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     1.068 |       1.032 |      0.037 |
| VCC_PSINTLP     |       0.850 |     0.276 |       0.268 |      0.007 |
| VPS_MGTRAVCC    |       0.850 |     0.139 |       0.138 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.701 |       0.696 |      0.005 |
| VCC_PSPLL       |       1.200 |     0.073 |       0.071 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.626 |       0.592 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.012 |       0.011 |      0.001 |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCCINT_AMS      |       0.850 |     0.011 |       0.000 |      0.011 |
| DACAVCC         |       0.925 |     0.412 |       0.404 |      0.008 |
| DACAVCCAUX      |       1.800 |     0.073 |       0.073 |      0.000 |
| DACAVTT         |       2.500 |     0.105 |       0.100 |      0.005 |
| ADCAVCC         |       0.925 |     0.499 |       0.487 |      0.012 |
| ADCAVCCAUX      |       1.800 |     0.657 |       0.609 |      0.049 |
| VCCSDFEC        |       0.850 |     0.032 |       0.000 |      0.032 |
| MGTYAVcc        |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt        |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux      |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------+-------------------------------------------------------+-----------------+
| Clock         | Domain                                                | Constraint (ns) |
+---------------+-------------------------------------------------------+-----------------+
| clk_100_p     | clk_100_p                                             |            10.0 |
| clk_pl_0      | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0] |            10.0 |
| user_clk_mmcm | zcu111_infr_inst/user_clk_mmcm                        |             5.0 |
+---------------+-------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------+-----------+
| Name                                   | Power (W) |
+----------------------------------------+-----------+
| top                                    |     5.195 |
|   axi4lite_interconnect                |     0.023 |
|     axi4lite_axi4lite_ic_inst          |     0.001 |
|     axi4lite_snapshot0_01_ss_bram_inst |     0.001 |
|     axi4lite_snapshot0_23_ss_bram_inst |     0.001 |
|     axi4lite_snapshot0_45_ss_bram_inst |     0.001 |
|     axi4lite_snapshot0_67_ss_bram_inst |     0.001 |
|     axi4lite_snapshot1_01_ss_bram_inst |     0.001 |
|     axi4lite_snapshot1_23_ss_bram_inst |     0.001 |
|     axi4lite_snapshot1_45_ss_bram_inst |     0.001 |
|     axi4lite_snapshot1_67_ss_bram_inst |     0.001 |
|     axi4lite_snapshot2_01_ss_bram_inst |     0.001 |
|     axi4lite_snapshot2_23_ss_bram_inst |     0.001 |
|     axi4lite_snapshot2_45_ss_bram_inst |     0.001 |
|     axi4lite_snapshot2_67_ss_bram_inst |     0.001 |
|     axi4lite_snapshot3_01_ss_bram_inst |     0.001 |
|     axi4lite_snapshot3_23_ss_bram_inst |     0.001 |
|     axi4lite_snapshot3_45_ss_bram_inst |     0.001 |
|     axi4lite_snapshot3_67_ss_bram_inst |     0.001 |
|     axi4lite_sw_reg_inst               |     0.004 |
|   rfdc_multi_cores_mode3_inst          |     0.030 |
|     rfdc_multi_cores_mode3_struct      |     0.030 |
|       snapshot0_01                     |     0.002 |
|       snapshot0_23                     |     0.002 |
|       snapshot0_45                     |     0.002 |
|       snapshot0_67                     |     0.002 |
|       snapshot1_01                     |     0.002 |
|       snapshot1_23                     |     0.002 |
|       snapshot1_45                     |     0.002 |
|       snapshot1_67                     |     0.002 |
|       snapshot2_01                     |     0.002 |
|       snapshot2_23                     |     0.002 |
|       snapshot2_45                     |     0.002 |
|       snapshot2_67                     |     0.002 |
|       snapshot3_01                     |     0.002 |
|       snapshot3_23                     |     0.002 |
|       snapshot3_45                     |     0.002 |
|       snapshot3_67                     |     0.002 |
|   rfdc_multi_cores_mode3_rfdc_V0_2     |     2.333 |
|     inst                               |     2.333 |
|       RFDC_MODE3_rf_wrapper_i          |     2.323 |
|       i_RFDC_MODE3_irq_sync            |     0.002 |
|       i_axi_lite_ipif                  |     0.004 |
|   zcu111_infr_inst                     |     0.080 |
|     i_clk                              |     0.002 |
|   zcu111_inst                          |     2.724 |
|     axi_interconnect_0                 |     0.023 |
|       m00_couplers                     |     0.007 |
|       m01_couplers                     |     0.007 |
|       xbar                             |     0.008 |
|     axi_protocol_convert_1             |     0.003 |
|       inst                             |     0.003 |
|     axi_protocol_convert_2             |     0.005 |
|       inst                             |     0.005 |
|     zynq_ultra_ps_e_0                  |     2.692 |
|       U0                               |     2.692 |
+----------------------------------------+-----------+


