Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: SPI_Master.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SPI_Master.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SPI_Master"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : SPI_Master
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "M:\github\fpga\W25Q64JV\MainProgram\SPI_Master.vhd" into library work
Parsing entity <SPI_Master>.
Parsing architecture <Behavioral> of entity <spi_master>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <SPI_Master> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SPI_Master>.
    Related source file is "M:\github\fpga\W25Q64JV\MainProgram\SPI_Master.vhd".
        WRITE_DATA_BIT_LIMIT = 40
        READ_DATA_BIT_LIMIT = 64
    Found 40-bit register for signal <instruction_reg>.
    Found 65-bit register for signal <data_reg>.
    Found 6-bit register for signal <counter_write_reg>.
    Found 6-bit register for signal <counter_read_reg>.
    Found 3-bit register for signal <state_reg>.
    Found 1-bit register for signal <mosi>.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (falling_edge)                             |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <GND_5_o_GND_5_o_sub_17_OUT<5:0>> created at line 1308.
    Found 6-bit subtractor for signal <GND_5_o_GND_5_o_sub_22_OUT<5:0>> created at line 1308.
    Found 6-bit comparator greater for signal <GND_5_o_counter_read_reg[5]_LessThan_12_o> created at line 86
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 118 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SPI_Master> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 6-bit subtractor                                      : 2
# Registers                                            : 5
 1-bit register                                        : 1
 40-bit register                                       : 1
 6-bit register                                        : 2
 65-bit register                                       : 1
# Comparators                                          : 1
 6-bit comparator greater                              : 1
# Multiplexers                                         : 11
 1-bit 2-to-1 multiplexer                              : 3
 40-bit 2-to-1 multiplexer                             : 2
 6-bit 2-to-1 multiplexer                              : 2
 65-bit 2-to-1 multiplexer                             : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <SPI_Master>.
The following registers are absorbed into counter <counter_write_reg>: 1 register on signal <counter_write_reg>.
The following registers are absorbed into counter <counter_read_reg>: 1 register on signal <counter_read_reg>.
Unit <SPI_Master> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 6-bit down counter                                    : 2
# Registers                                            : 106
 Flip-Flops                                            : 106
# Comparators                                          : 1
 6-bit comparator greater                              : 1
# Multiplexers                                         : 87
 1-bit 2-to-1 multiplexer                              : 83
 65-bit 2-to-1 multiplexer                             : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state_reg[1:3]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 000
 start     | 001
 sending   | 010
 receiving | 011
 lastbit   | 100
 shift     | 101
 finish    | 110
-----------------------

Optimizing unit <SPI_Master> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SPI_Master, actual ratio is 3.
FlipFlop state_reg_FSM_FFd1 has been replicated 2 time(s)
FlipFlop state_reg_FSM_FFd2 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 125
 Flip-Flops                                            : 125

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SPI_Master.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 151
#      INV                         : 5
#      LUT2                        : 3
#      LUT3                        : 6
#      LUT4                        : 2
#      LUT5                        : 70
#      LUT6                        : 63
#      MUXF7                       : 2
# FlipFlops/Latches                : 125
#      FDC                         : 2
#      FDC_1                       : 72
#      FDCE                        : 10
#      FDCE_1                      : 41
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 124
#      IBUF                        : 56
#      OBUF                        : 68

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             125  out of  11440     1%  
 Number of Slice LUTs:                  149  out of   5720     2%  
    Number used as Logic:               149  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    152
   Number with an unused Flip Flop:      27  out of    152    17%  
   Number with an unused LUT:             3  out of    152     1%  
   Number of fully used LUT-FF pairs:   122  out of    152    80%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                         124
 Number of bonded IOBs:                 124  out of    102   121% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF+BUFG              | 125   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.902ns (Maximum Frequency: 203.998MHz)
   Minimum input arrival time before clock: 5.008ns
   Maximum output required time after clock: 6.774ns
   Maximum combinational path delay: 6.066ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.902ns (frequency: 203.998MHz)
  Total number of paths / destination ports: 1734 / 176
-------------------------------------------------------------------------
Delay:               4.902ns (Levels of Logic = 3)
  Source:            counter_write_reg_3 (FF)
  Destination:       data_reg_0 (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: counter_write_reg_3 to data_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.525   1.234  counter_write_reg_3 (counter_write_reg_3)
     LUT6:I1->O           13   0.254   1.098  state_reg_FSM_FFd2-In11 (state_reg_FSM_FFd2-In1)
     LUT6:I5->O           17   0.254   1.209  _n0127_inv1 (_n0127_inv)
     LUT6:I5->O            1   0.254   0.000  data_reg_0_rstpot (data_reg_0_rstpot)
     FDC_1:D                   0.074          data_reg_0
    ----------------------------------------
    Total                      4.902ns (1.361ns logic, 3.541ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 298 / 248
-------------------------------------------------------------------------
Offset:              5.008ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       instruction_reg_0 (FF)
  Destination Clock: clk falling

  Data Path: reset to instruction_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  reset_IBUF (reset_IBUF)
     INV:I->O            125   0.255   2.285  reset_inv1_INV_0 (reset_inv)
     FDCE_1:CLR                0.459          tx_reg
    ----------------------------------------
    Total                      5.008ns (2.042ns logic, 2.966ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 72 / 68
-------------------------------------------------------------------------
Offset:              6.774ns (Levels of Logic = 2)
  Source:            state_reg_FSM_FFd2 (FF)
  Destination:       done_tick (PAD)
  Source Clock:      clk falling

  Data Path: state_reg_FSM_FFd2 to done_tick
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q          129   0.525   2.406  state_reg_FSM_FFd2 (state_reg_FSM_FFd2)
     LUT2:I0->O            1   0.250   0.681  state_reg_done_tick1 (done_tick_OBUF)
     OBUF:I->O                 2.912          done_tick_OBUF (done_tick)
    ----------------------------------------
    Total                      6.774ns (3.687ns logic, 3.087ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.066ns (Levels of Logic = 3)
  Source:            clk (PAD)
  Destination:       sclk (PAD)

  Data Path: clk to sclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.910  clk_IBUF (clk_IBUF)
     LUT3:I0->O            1   0.235   0.681  Mmux_sclk11 (sclk_OBUF)
     OBUF:I->O                 2.912          sclk_OBUF (sclk)
    ----------------------------------------
    Total                      6.066ns (4.475ns logic, 1.591ns route)
                                       (73.8% logic, 26.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    4.902|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.45 secs
 
--> 

Total memory usage is 4501960 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

