ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM5_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM5_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM5_Init:
  28              	.LFB136:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2026 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim5;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim6;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim8;
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 2


  31:Core/Src/tim.c **** TIM_HandleTypeDef htim15;
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c **** /* TIM1 init function */
  34:Core/Src/tim.c **** void MX_TIM1_Init(void)
  35:Core/Src/tim.c **** {
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  42:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  43:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  44:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  45:Core/Src/tim.c **** 
  46:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  47:Core/Src/tim.c **** 
  48:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  49:Core/Src/tim.c ****   htim1.Instance = TIM1;
  50:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  51:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
  52:Core/Src/tim.c ****   htim1.Init.Period = 65535;
  53:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  54:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 6;
  55:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  56:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  57:Core/Src/tim.c ****   {
  58:Core/Src/tim.c ****     Error_Handler();
  59:Core/Src/tim.c ****   }
  60:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  61:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  62:Core/Src/tim.c ****   {
  63:Core/Src/tim.c ****     Error_Handler();
  64:Core/Src/tim.c ****   }
  65:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  66:Core/Src/tim.c ****   {
  67:Core/Src/tim.c ****     Error_Handler();
  68:Core/Src/tim.c ****   }
  69:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  70:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
  71:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
  72:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  73:Core/Src/tim.c ****   {
  74:Core/Src/tim.c ****     Error_Handler();
  75:Core/Src/tim.c ****   }
  76:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  77:Core/Src/tim.c ****   sConfigOC.Pulse = 32768;
  78:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  79:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  80:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  81:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  82:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  83:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  84:Core/Src/tim.c ****   {
  85:Core/Src/tim.c ****     Error_Handler();
  86:Core/Src/tim.c ****   }
  87:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 3


  88:Core/Src/tim.c ****   {
  89:Core/Src/tim.c ****     Error_Handler();
  90:Core/Src/tim.c ****   }
  91:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  92:Core/Src/tim.c ****   {
  93:Core/Src/tim.c ****     Error_Handler();
  94:Core/Src/tim.c ****   }
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 103:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 104:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 105:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 106:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 107:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 108:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 109:Core/Src/tim.c ****   {
 110:Core/Src/tim.c ****     Error_Handler();
 111:Core/Src/tim.c ****   }
 112:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 113:Core/Src/tim.c **** 
 114:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 115:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 116:Core/Src/tim.c **** 
 117:Core/Src/tim.c **** }
 118:Core/Src/tim.c **** /* TIM5 init function */
 119:Core/Src/tim.c **** void MX_TIM5_Init(void)
 120:Core/Src/tim.c **** {
  29              		.loc 1 120 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 8DB0     		sub	sp, sp, #52
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 56
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 0 */
 123:Core/Src/tim.c **** 
 124:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 0 */
 125:Core/Src/tim.c **** 
 126:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
  40              		.loc 1 126 3 view .LVU1
  41              		.loc 1 126 27 is_stmt 0 view .LVU2
  42 0004 2422     		movs	r2, #36
  43 0006 0021     		movs	r1, #0
  44 0008 03A8     		add	r0, sp, #12
  45 000a FFF7FEFF 		bl	memset
  46              	.LVL0:
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 4


 127:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 127 3 is_stmt 1 view .LVU3
  48              		.loc 1 127 27 is_stmt 0 view .LVU4
  49 000e 0023     		movs	r3, #0
  50 0010 0093     		str	r3, [sp]
  51 0012 0193     		str	r3, [sp, #4]
  52 0014 0293     		str	r3, [sp, #8]
 128:Core/Src/tim.c **** 
 129:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 1 */
 130:Core/Src/tim.c **** 
 131:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 1 */
 132:Core/Src/tim.c ****   htim5.Instance = TIM5;
  53              		.loc 1 132 3 is_stmt 1 view .LVU5
  54              		.loc 1 132 18 is_stmt 0 view .LVU6
  55 0016 1148     		ldr	r0, .L7
  56 0018 114A     		ldr	r2, .L7+4
  57 001a 0260     		str	r2, [r0]
 133:Core/Src/tim.c ****   htim5.Init.Prescaler = 0;
  58              		.loc 1 133 3 is_stmt 1 view .LVU7
  59              		.loc 1 133 24 is_stmt 0 view .LVU8
  60 001c 4360     		str	r3, [r0, #4]
 134:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
  61              		.loc 1 134 3 is_stmt 1 view .LVU9
  62              		.loc 1 134 26 is_stmt 0 view .LVU10
  63 001e 8360     		str	r3, [r0, #8]
 135:Core/Src/tim.c ****   htim5.Init.Period = 4294967295;
  64              		.loc 1 135 3 is_stmt 1 view .LVU11
  65              		.loc 1 135 21 is_stmt 0 view .LVU12
  66 0020 4FF0FF32 		mov	r2, #-1
  67 0024 C260     		str	r2, [r0, #12]
 136:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  68              		.loc 1 136 3 is_stmt 1 view .LVU13
  69              		.loc 1 136 28 is_stmt 0 view .LVU14
  70 0026 0361     		str	r3, [r0, #16]
 137:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  71              		.loc 1 137 3 is_stmt 1 view .LVU15
  72              		.loc 1 137 32 is_stmt 0 view .LVU16
  73 0028 8361     		str	r3, [r0, #24]
 138:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
  74              		.loc 1 138 3 is_stmt 1 view .LVU17
  75              		.loc 1 138 23 is_stmt 0 view .LVU18
  76 002a 0123     		movs	r3, #1
  77 002c 0393     		str	r3, [sp, #12]
 139:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  78              		.loc 1 139 3 is_stmt 1 view .LVU19
 140:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  79              		.loc 1 140 3 view .LVU20
  80              		.loc 1 140 24 is_stmt 0 view .LVU21
  81 002e 0593     		str	r3, [sp, #20]
 141:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  82              		.loc 1 141 3 is_stmt 1 view .LVU22
 142:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
  83              		.loc 1 142 3 view .LVU23
 143:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  84              		.loc 1 143 3 view .LVU24
 144:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  85              		.loc 1 144 3 view .LVU25
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 5


  86              		.loc 1 144 24 is_stmt 0 view .LVU26
  87 0030 0993     		str	r3, [sp, #36]
 145:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  88              		.loc 1 145 3 is_stmt 1 view .LVU27
 146:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
  89              		.loc 1 146 3 view .LVU28
 147:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
  90              		.loc 1 147 3 view .LVU29
  91              		.loc 1 147 7 is_stmt 0 view .LVU30
  92 0032 03A9     		add	r1, sp, #12
  93 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
  94              	.LVL1:
  95              		.loc 1 147 6 view .LVU31
  96 0038 50B9     		cbnz	r0, .L5
  97              	.L2:
 148:Core/Src/tim.c ****   {
 149:Core/Src/tim.c ****     Error_Handler();
 150:Core/Src/tim.c ****   }
 151:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  98              		.loc 1 151 3 is_stmt 1 view .LVU32
  99              		.loc 1 151 37 is_stmt 0 view .LVU33
 100 003a 0023     		movs	r3, #0
 101 003c 0093     		str	r3, [sp]
 152:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 102              		.loc 1 152 3 is_stmt 1 view .LVU34
 103              		.loc 1 152 33 is_stmt 0 view .LVU35
 104 003e 0293     		str	r3, [sp, #8]
 153:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 105              		.loc 1 153 3 is_stmt 1 view .LVU36
 106              		.loc 1 153 7 is_stmt 0 view .LVU37
 107 0040 6946     		mov	r1, sp
 108 0042 0648     		ldr	r0, .L7
 109 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 110              	.LVL2:
 111              		.loc 1 153 6 view .LVU38
 112 0048 28B9     		cbnz	r0, .L6
 113              	.L1:
 154:Core/Src/tim.c ****   {
 155:Core/Src/tim.c ****     Error_Handler();
 156:Core/Src/tim.c ****   }
 157:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 158:Core/Src/tim.c **** 
 159:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 2 */
 160:Core/Src/tim.c **** 
 161:Core/Src/tim.c **** }
 114              		.loc 1 161 1 view .LVU39
 115 004a 0DB0     		add	sp, sp, #52
 116              	.LCFI2:
 117              		.cfi_remember_state
 118              		.cfi_def_cfa_offset 4
 119              		@ sp needed
 120 004c 5DF804FB 		ldr	pc, [sp], #4
 121              	.L5:
 122              	.LCFI3:
 123              		.cfi_restore_state
 149:Core/Src/tim.c ****   }
 124              		.loc 1 149 5 is_stmt 1 view .LVU40
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 6


 125 0050 FFF7FEFF 		bl	Error_Handler
 126              	.LVL3:
 127 0054 F1E7     		b	.L2
 128              	.L6:
 155:Core/Src/tim.c ****   }
 129              		.loc 1 155 5 view .LVU41
 130 0056 FFF7FEFF 		bl	Error_Handler
 131              	.LVL4:
 132              		.loc 1 161 1 is_stmt 0 view .LVU42
 133 005a F6E7     		b	.L1
 134              	.L8:
 135              		.align	2
 136              	.L7:
 137 005c 00000000 		.word	htim5
 138 0060 000C0040 		.word	1073744896
 139              		.cfi_endproc
 140              	.LFE136:
 142              		.section	.text.MX_TIM6_Init,"ax",%progbits
 143              		.align	1
 144              		.global	MX_TIM6_Init
 145              		.syntax unified
 146              		.thumb
 147              		.thumb_func
 149              	MX_TIM6_Init:
 150              	.LFB137:
 162:Core/Src/tim.c **** /* TIM6 init function */
 163:Core/Src/tim.c **** void MX_TIM6_Init(void)
 164:Core/Src/tim.c **** {
 151              		.loc 1 164 1 is_stmt 1 view -0
 152              		.cfi_startproc
 153              		@ args = 0, pretend = 0, frame = 16
 154              		@ frame_needed = 0, uses_anonymous_args = 0
 155 0000 00B5     		push	{lr}
 156              	.LCFI4:
 157              		.cfi_def_cfa_offset 4
 158              		.cfi_offset 14, -4
 159 0002 85B0     		sub	sp, sp, #20
 160              	.LCFI5:
 161              		.cfi_def_cfa_offset 24
 165:Core/Src/tim.c **** 
 166:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 0 */
 167:Core/Src/tim.c **** 
 168:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 0 */
 169:Core/Src/tim.c **** 
 170:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 162              		.loc 1 170 3 view .LVU44
 163              		.loc 1 170 27 is_stmt 0 view .LVU45
 164 0004 0023     		movs	r3, #0
 165 0006 0193     		str	r3, [sp, #4]
 166 0008 0293     		str	r3, [sp, #8]
 167 000a 0393     		str	r3, [sp, #12]
 171:Core/Src/tim.c **** 
 172:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 1 */
 173:Core/Src/tim.c **** 
 174:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 1 */
 175:Core/Src/tim.c ****   htim6.Instance = TIM6;
 168              		.loc 1 175 3 is_stmt 1 view .LVU46
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 7


 169              		.loc 1 175 18 is_stmt 0 view .LVU47
 170 000c 0E48     		ldr	r0, .L15
 171 000e 0F4A     		ldr	r2, .L15+4
 172 0010 0260     		str	r2, [r0]
 176:Core/Src/tim.c ****   htim6.Init.Prescaler = 107;
 173              		.loc 1 176 3 is_stmt 1 view .LVU48
 174              		.loc 1 176 24 is_stmt 0 view .LVU49
 175 0012 6B22     		movs	r2, #107
 176 0014 4260     		str	r2, [r0, #4]
 177:Core/Src/tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 177              		.loc 1 177 3 is_stmt 1 view .LVU50
 178              		.loc 1 177 26 is_stmt 0 view .LVU51
 179 0016 8360     		str	r3, [r0, #8]
 178:Core/Src/tim.c ****   htim6.Init.Period = 65535;
 180              		.loc 1 178 3 is_stmt 1 view .LVU52
 181              		.loc 1 178 21 is_stmt 0 view .LVU53
 182 0018 4FF6FF72 		movw	r2, #65535
 183 001c C260     		str	r2, [r0, #12]
 179:Core/Src/tim.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 184              		.loc 1 179 3 is_stmt 1 view .LVU54
 185              		.loc 1 179 32 is_stmt 0 view .LVU55
 186 001e 8361     		str	r3, [r0, #24]
 180:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 187              		.loc 1 180 3 is_stmt 1 view .LVU56
 188              		.loc 1 180 7 is_stmt 0 view .LVU57
 189 0020 FFF7FEFF 		bl	HAL_TIM_Base_Init
 190              	.LVL5:
 191              		.loc 1 180 6 view .LVU58
 192 0024 50B9     		cbnz	r0, .L13
 193              	.L10:
 181:Core/Src/tim.c ****   {
 182:Core/Src/tim.c ****     Error_Handler();
 183:Core/Src/tim.c ****   }
 184:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 194              		.loc 1 184 3 is_stmt 1 view .LVU59
 195              		.loc 1 184 37 is_stmt 0 view .LVU60
 196 0026 0023     		movs	r3, #0
 197 0028 0193     		str	r3, [sp, #4]
 185:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 198              		.loc 1 185 3 is_stmt 1 view .LVU61
 199              		.loc 1 185 33 is_stmt 0 view .LVU62
 200 002a 0393     		str	r3, [sp, #12]
 186:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 201              		.loc 1 186 3 is_stmt 1 view .LVU63
 202              		.loc 1 186 7 is_stmt 0 view .LVU64
 203 002c 01A9     		add	r1, sp, #4
 204 002e 0648     		ldr	r0, .L15
 205 0030 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 206              	.LVL6:
 207              		.loc 1 186 6 view .LVU65
 208 0034 28B9     		cbnz	r0, .L14
 209              	.L9:
 187:Core/Src/tim.c ****   {
 188:Core/Src/tim.c ****     Error_Handler();
 189:Core/Src/tim.c ****   }
 190:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 2 */
 191:Core/Src/tim.c **** 
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 8


 192:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 2 */
 193:Core/Src/tim.c **** 
 194:Core/Src/tim.c **** }
 210              		.loc 1 194 1 view .LVU66
 211 0036 05B0     		add	sp, sp, #20
 212              	.LCFI6:
 213              		.cfi_remember_state
 214              		.cfi_def_cfa_offset 4
 215              		@ sp needed
 216 0038 5DF804FB 		ldr	pc, [sp], #4
 217              	.L13:
 218              	.LCFI7:
 219              		.cfi_restore_state
 182:Core/Src/tim.c ****   }
 220              		.loc 1 182 5 is_stmt 1 view .LVU67
 221 003c FFF7FEFF 		bl	Error_Handler
 222              	.LVL7:
 223 0040 F1E7     		b	.L10
 224              	.L14:
 188:Core/Src/tim.c ****   }
 225              		.loc 1 188 5 view .LVU68
 226 0042 FFF7FEFF 		bl	Error_Handler
 227              	.LVL8:
 228              		.loc 1 194 1 is_stmt 0 view .LVU69
 229 0046 F6E7     		b	.L9
 230              	.L16:
 231              		.align	2
 232              	.L15:
 233 0048 00000000 		.word	htim6
 234 004c 00100040 		.word	1073745920
 235              		.cfi_endproc
 236              	.LFE137:
 238              		.section	.text.MX_TIM8_Init,"ax",%progbits
 239              		.align	1
 240              		.global	MX_TIM8_Init
 241              		.syntax unified
 242              		.thumb
 243              		.thumb_func
 245              	MX_TIM8_Init:
 246              	.LFB138:
 195:Core/Src/tim.c **** /* TIM8 init function */
 196:Core/Src/tim.c **** void MX_TIM8_Init(void)
 197:Core/Src/tim.c **** {
 247              		.loc 1 197 1 is_stmt 1 view -0
 248              		.cfi_startproc
 249              		@ args = 0, pretend = 0, frame = 32
 250              		@ frame_needed = 0, uses_anonymous_args = 0
 251 0000 00B5     		push	{lr}
 252              	.LCFI8:
 253              		.cfi_def_cfa_offset 4
 254              		.cfi_offset 14, -4
 255 0002 89B0     		sub	sp, sp, #36
 256              	.LCFI9:
 257              		.cfi_def_cfa_offset 40
 198:Core/Src/tim.c **** 
 199:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 0 */
 200:Core/Src/tim.c **** 
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 9


 201:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 0 */
 202:Core/Src/tim.c **** 
 203:Core/Src/tim.c ****   TIM_HallSensor_InitTypeDef sConfig = {0};
 258              		.loc 1 203 3 view .LVU71
 259              		.loc 1 203 30 is_stmt 0 view .LVU72
 260 0004 0023     		movs	r3, #0
 261 0006 0493     		str	r3, [sp, #16]
 262 0008 0593     		str	r3, [sp, #20]
 263 000a 0693     		str	r3, [sp, #24]
 264 000c 0793     		str	r3, [sp, #28]
 204:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 265              		.loc 1 204 3 is_stmt 1 view .LVU73
 266              		.loc 1 204 27 is_stmt 0 view .LVU74
 267 000e 0193     		str	r3, [sp, #4]
 268 0010 0293     		str	r3, [sp, #8]
 269 0012 0393     		str	r3, [sp, #12]
 205:Core/Src/tim.c **** 
 206:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 1 */
 207:Core/Src/tim.c **** 
 208:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 1 */
 209:Core/Src/tim.c ****   htim8.Instance = TIM8;
 270              		.loc 1 209 3 is_stmt 1 view .LVU75
 271              		.loc 1 209 18 is_stmt 0 view .LVU76
 272 0014 1048     		ldr	r0, .L23
 273 0016 114A     		ldr	r2, .L23+4
 274 0018 0260     		str	r2, [r0]
 210:Core/Src/tim.c ****   htim8.Init.Prescaler = 0;
 275              		.loc 1 210 3 is_stmt 1 view .LVU77
 276              		.loc 1 210 24 is_stmt 0 view .LVU78
 277 001a 4360     		str	r3, [r0, #4]
 211:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 278              		.loc 1 211 3 is_stmt 1 view .LVU79
 279              		.loc 1 211 26 is_stmt 0 view .LVU80
 280 001c 8360     		str	r3, [r0, #8]
 212:Core/Src/tim.c ****   htim8.Init.Period = 65535;
 281              		.loc 1 212 3 is_stmt 1 view .LVU81
 282              		.loc 1 212 21 is_stmt 0 view .LVU82
 283 001e 4FF6FF72 		movw	r2, #65535
 284 0022 C260     		str	r2, [r0, #12]
 213:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 285              		.loc 1 213 3 is_stmt 1 view .LVU83
 286              		.loc 1 213 28 is_stmt 0 view .LVU84
 287 0024 0361     		str	r3, [r0, #16]
 214:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 288              		.loc 1 214 3 is_stmt 1 view .LVU85
 289              		.loc 1 214 32 is_stmt 0 view .LVU86
 290 0026 4361     		str	r3, [r0, #20]
 215:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 291              		.loc 1 215 3 is_stmt 1 view .LVU87
 292              		.loc 1 215 32 is_stmt 0 view .LVU88
 293 0028 8361     		str	r3, [r0, #24]
 216:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 294              		.loc 1 216 3 is_stmt 1 view .LVU89
 217:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 295              		.loc 1 217 3 view .LVU90
 218:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 296              		.loc 1 218 3 view .LVU91
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 10


 219:Core/Src/tim.c ****   sConfig.Commutation_Delay = 0;
 297              		.loc 1 219 3 view .LVU92
 220:Core/Src/tim.c ****   if (HAL_TIMEx_HallSensor_Init(&htim8, &sConfig) != HAL_OK)
 298              		.loc 1 220 3 view .LVU93
 299              		.loc 1 220 7 is_stmt 0 view .LVU94
 300 002a 04A9     		add	r1, sp, #16
 301 002c FFF7FEFF 		bl	HAL_TIMEx_HallSensor_Init
 302              	.LVL9:
 303              		.loc 1 220 6 view .LVU95
 304 0030 60B9     		cbnz	r0, .L21
 305              	.L18:
 221:Core/Src/tim.c ****   {
 222:Core/Src/tim.c ****     Error_Handler();
 223:Core/Src/tim.c ****   }
 224:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 306              		.loc 1 224 3 is_stmt 1 view .LVU96
 307              		.loc 1 224 37 is_stmt 0 view .LVU97
 308 0032 5023     		movs	r3, #80
 309 0034 0193     		str	r3, [sp, #4]
 225:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 310              		.loc 1 225 3 is_stmt 1 view .LVU98
 311              		.loc 1 225 38 is_stmt 0 view .LVU99
 312 0036 0023     		movs	r3, #0
 313 0038 0293     		str	r3, [sp, #8]
 226:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 314              		.loc 1 226 3 is_stmt 1 view .LVU100
 315              		.loc 1 226 33 is_stmt 0 view .LVU101
 316 003a 0393     		str	r3, [sp, #12]
 227:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 317              		.loc 1 227 3 is_stmt 1 view .LVU102
 318              		.loc 1 227 7 is_stmt 0 view .LVU103
 319 003c 01A9     		add	r1, sp, #4
 320 003e 0648     		ldr	r0, .L23
 321 0040 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 322              	.LVL10:
 323              		.loc 1 227 6 view .LVU104
 324 0044 28B9     		cbnz	r0, .L22
 325              	.L17:
 228:Core/Src/tim.c ****   {
 229:Core/Src/tim.c ****     Error_Handler();
 230:Core/Src/tim.c ****   }
 231:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 2 */
 232:Core/Src/tim.c **** 
 233:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 2 */
 234:Core/Src/tim.c **** 
 235:Core/Src/tim.c **** }
 326              		.loc 1 235 1 view .LVU105
 327 0046 09B0     		add	sp, sp, #36
 328              	.LCFI10:
 329              		.cfi_remember_state
 330              		.cfi_def_cfa_offset 4
 331              		@ sp needed
 332 0048 5DF804FB 		ldr	pc, [sp], #4
 333              	.L21:
 334              	.LCFI11:
 335              		.cfi_restore_state
 222:Core/Src/tim.c ****   }
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 11


 336              		.loc 1 222 5 is_stmt 1 view .LVU106
 337 004c FFF7FEFF 		bl	Error_Handler
 338              	.LVL11:
 339 0050 EFE7     		b	.L18
 340              	.L22:
 229:Core/Src/tim.c ****   }
 341              		.loc 1 229 5 view .LVU107
 342 0052 FFF7FEFF 		bl	Error_Handler
 343              	.LVL12:
 344              		.loc 1 235 1 is_stmt 0 view .LVU108
 345 0056 F6E7     		b	.L17
 346              	.L24:
 347              		.align	2
 348              	.L23:
 349 0058 00000000 		.word	htim8
 350 005c 00340140 		.word	1073820672
 351              		.cfi_endproc
 352              	.LFE138:
 354              		.section	.text.MX_TIM15_Init,"ax",%progbits
 355              		.align	1
 356              		.global	MX_TIM15_Init
 357              		.syntax unified
 358              		.thumb
 359              		.thumb_func
 361              	MX_TIM15_Init:
 362              	.LFB139:
 236:Core/Src/tim.c **** /* TIM15 init function */
 237:Core/Src/tim.c **** void MX_TIM15_Init(void)
 238:Core/Src/tim.c **** {
 363              		.loc 1 238 1 is_stmt 1 view -0
 364              		.cfi_startproc
 365              		@ args = 0, pretend = 0, frame = 32
 366              		@ frame_needed = 0, uses_anonymous_args = 0
 367 0000 00B5     		push	{lr}
 368              	.LCFI12:
 369              		.cfi_def_cfa_offset 4
 370              		.cfi_offset 14, -4
 371 0002 89B0     		sub	sp, sp, #36
 372              	.LCFI13:
 373              		.cfi_def_cfa_offset 40
 239:Core/Src/tim.c **** 
 240:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_Init 0 */
 241:Core/Src/tim.c **** 
 242:Core/Src/tim.c ****   /* USER CODE END TIM15_Init 0 */
 243:Core/Src/tim.c **** 
 244:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 374              		.loc 1 244 3 view .LVU110
 375              		.loc 1 244 26 is_stmt 0 view .LVU111
 376 0004 0023     		movs	r3, #0
 377 0006 0493     		str	r3, [sp, #16]
 378 0008 0593     		str	r3, [sp, #20]
 379 000a 0693     		str	r3, [sp, #24]
 380 000c 0793     		str	r3, [sp, #28]
 245:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 381              		.loc 1 245 3 is_stmt 1 view .LVU112
 382              		.loc 1 245 27 is_stmt 0 view .LVU113
 383 000e 0193     		str	r3, [sp, #4]
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 12


 384 0010 0293     		str	r3, [sp, #8]
 385 0012 0393     		str	r3, [sp, #12]
 246:Core/Src/tim.c **** 
 247:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_Init 1 */
 248:Core/Src/tim.c **** 
 249:Core/Src/tim.c ****   /* USER CODE END TIM15_Init 1 */
 250:Core/Src/tim.c ****   htim15.Instance = TIM15;
 386              		.loc 1 250 3 is_stmt 1 view .LVU114
 387              		.loc 1 250 19 is_stmt 0 view .LVU115
 388 0014 1448     		ldr	r0, .L33
 389 0016 154A     		ldr	r2, .L33+4
 390 0018 0260     		str	r2, [r0]
 251:Core/Src/tim.c ****   htim15.Init.Prescaler = 0;
 391              		.loc 1 251 3 is_stmt 1 view .LVU116
 392              		.loc 1 251 25 is_stmt 0 view .LVU117
 393 001a 4360     		str	r3, [r0, #4]
 252:Core/Src/tim.c ****   htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 394              		.loc 1 252 3 is_stmt 1 view .LVU118
 395              		.loc 1 252 27 is_stmt 0 view .LVU119
 396 001c 8360     		str	r3, [r0, #8]
 253:Core/Src/tim.c ****   htim15.Init.Period = 65535;
 397              		.loc 1 253 3 is_stmt 1 view .LVU120
 398              		.loc 1 253 22 is_stmt 0 view .LVU121
 399 001e 4FF6FF72 		movw	r2, #65535
 400 0022 C260     		str	r2, [r0, #12]
 254:Core/Src/tim.c ****   htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 401              		.loc 1 254 3 is_stmt 1 view .LVU122
 402              		.loc 1 254 29 is_stmt 0 view .LVU123
 403 0024 0361     		str	r3, [r0, #16]
 255:Core/Src/tim.c ****   htim15.Init.RepetitionCounter = 0;
 404              		.loc 1 255 3 is_stmt 1 view .LVU124
 405              		.loc 1 255 33 is_stmt 0 view .LVU125
 406 0026 4361     		str	r3, [r0, #20]
 256:Core/Src/tim.c ****   htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 407              		.loc 1 256 3 is_stmt 1 view .LVU126
 408              		.loc 1 256 33 is_stmt 0 view .LVU127
 409 0028 8361     		str	r3, [r0, #24]
 257:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 410              		.loc 1 257 3 is_stmt 1 view .LVU128
 411              		.loc 1 257 7 is_stmt 0 view .LVU129
 412 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 413              	.LVL13:
 414              		.loc 1 257 6 view .LVU130
 415 002e 90B9     		cbnz	r0, .L30
 416              	.L26:
 258:Core/Src/tim.c ****   {
 259:Core/Src/tim.c ****     Error_Handler();
 260:Core/Src/tim.c ****   }
 261:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 417              		.loc 1 261 3 is_stmt 1 view .LVU131
 418              		.loc 1 261 34 is_stmt 0 view .LVU132
 419 0030 4FF48053 		mov	r3, #4096
 420 0034 0493     		str	r3, [sp, #16]
 262:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 421              		.loc 1 262 3 is_stmt 1 view .LVU133
 422              		.loc 1 262 7 is_stmt 0 view .LVU134
 423 0036 04A9     		add	r1, sp, #16
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 13


 424 0038 0B48     		ldr	r0, .L33
 425 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 426              	.LVL14:
 427              		.loc 1 262 6 view .LVU135
 428 003e 68B9     		cbnz	r0, .L31
 429              	.L27:
 263:Core/Src/tim.c ****   {
 264:Core/Src/tim.c ****     Error_Handler();
 265:Core/Src/tim.c ****   }
 266:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 430              		.loc 1 266 3 is_stmt 1 view .LVU136
 431              		.loc 1 266 37 is_stmt 0 view .LVU137
 432 0040 0023     		movs	r3, #0
 433 0042 0193     		str	r3, [sp, #4]
 267:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 434              		.loc 1 267 3 is_stmt 1 view .LVU138
 435              		.loc 1 267 33 is_stmt 0 view .LVU139
 436 0044 0393     		str	r3, [sp, #12]
 268:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 437              		.loc 1 268 3 is_stmt 1 view .LVU140
 438              		.loc 1 268 7 is_stmt 0 view .LVU141
 439 0046 01A9     		add	r1, sp, #4
 440 0048 0748     		ldr	r0, .L33
 441 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 442              	.LVL15:
 443              		.loc 1 268 6 view .LVU142
 444 004e 40B9     		cbnz	r0, .L32
 445              	.L25:
 269:Core/Src/tim.c ****   {
 270:Core/Src/tim.c ****     Error_Handler();
 271:Core/Src/tim.c ****   }
 272:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_Init 2 */
 273:Core/Src/tim.c **** 
 274:Core/Src/tim.c ****   /* USER CODE END TIM15_Init 2 */
 275:Core/Src/tim.c **** 
 276:Core/Src/tim.c **** }
 446              		.loc 1 276 1 view .LVU143
 447 0050 09B0     		add	sp, sp, #36
 448              	.LCFI14:
 449              		.cfi_remember_state
 450              		.cfi_def_cfa_offset 4
 451              		@ sp needed
 452 0052 5DF804FB 		ldr	pc, [sp], #4
 453              	.L30:
 454              	.LCFI15:
 455              		.cfi_restore_state
 259:Core/Src/tim.c ****   }
 456              		.loc 1 259 5 is_stmt 1 view .LVU144
 457 0056 FFF7FEFF 		bl	Error_Handler
 458              	.LVL16:
 459 005a E9E7     		b	.L26
 460              	.L31:
 264:Core/Src/tim.c ****   }
 461              		.loc 1 264 5 view .LVU145
 462 005c FFF7FEFF 		bl	Error_Handler
 463              	.LVL17:
 464 0060 EEE7     		b	.L27
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 14


 465              	.L32:
 270:Core/Src/tim.c ****   }
 466              		.loc 1 270 5 view .LVU146
 467 0062 FFF7FEFF 		bl	Error_Handler
 468              	.LVL18:
 469              		.loc 1 276 1 is_stmt 0 view .LVU147
 470 0066 F3E7     		b	.L25
 471              	.L34:
 472              		.align	2
 473              	.L33:
 474 0068 00000000 		.word	htim15
 475 006c 00400140 		.word	1073823744
 476              		.cfi_endproc
 477              	.LFE139:
 479              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 480              		.align	1
 481              		.global	HAL_TIM_Base_MspInit
 482              		.syntax unified
 483              		.thumb
 484              		.thumb_func
 486              	HAL_TIM_Base_MspInit:
 487              	.LVL19:
 488              	.LFB140:
 277:Core/Src/tim.c **** 
 278:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 279:Core/Src/tim.c **** {
 489              		.loc 1 279 1 is_stmt 1 view -0
 490              		.cfi_startproc
 491              		@ args = 0, pretend = 0, frame = 16
 492              		@ frame_needed = 0, uses_anonymous_args = 0
 493              		.loc 1 279 1 is_stmt 0 view .LVU149
 494 0000 00B5     		push	{lr}
 495              	.LCFI16:
 496              		.cfi_def_cfa_offset 4
 497              		.cfi_offset 14, -4
 498 0002 85B0     		sub	sp, sp, #20
 499              	.LCFI17:
 500              		.cfi_def_cfa_offset 24
 280:Core/Src/tim.c **** 
 281:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 501              		.loc 1 281 3 is_stmt 1 view .LVU150
 502              		.loc 1 281 20 is_stmt 0 view .LVU151
 503 0004 0368     		ldr	r3, [r0]
 504              		.loc 1 281 5 view .LVU152
 505 0006 224A     		ldr	r2, .L43
 506 0008 9342     		cmp	r3, r2
 507 000a 08D0     		beq	.L40
 282:Core/Src/tim.c ****   {
 283:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 284:Core/Src/tim.c **** 
 285:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 286:Core/Src/tim.c ****     /* TIM1 clock enable */
 287:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 288:Core/Src/tim.c **** 
 289:Core/Src/tim.c ****     /* TIM1 interrupt Init */
 290:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 291:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 15


 292:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 293:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 294:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 295:Core/Src/tim.c **** 
 296:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 297:Core/Src/tim.c ****   }
 298:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM6)
 508              		.loc 1 298 8 is_stmt 1 view .LVU153
 509              		.loc 1 298 10 is_stmt 0 view .LVU154
 510 000c 214A     		ldr	r2, .L43+4
 511 000e 9342     		cmp	r3, r2
 512 0010 20D0     		beq	.L41
 299:Core/Src/tim.c ****   {
 300:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
 301:Core/Src/tim.c **** 
 302:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 0 */
 303:Core/Src/tim.c ****     /* TIM6 clock enable */
 304:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 305:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 306:Core/Src/tim.c **** 
 307:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 1 */
 308:Core/Src/tim.c ****   }
 309:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM15)
 513              		.loc 1 309 8 is_stmt 1 view .LVU155
 514              		.loc 1 309 10 is_stmt 0 view .LVU156
 515 0012 214A     		ldr	r2, .L43+8
 516 0014 9342     		cmp	r3, r2
 517 0016 28D0     		beq	.L42
 518              	.LVL20:
 519              	.L35:
 310:Core/Src/tim.c ****   {
 311:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_MspInit 0 */
 312:Core/Src/tim.c **** 
 313:Core/Src/tim.c ****   /* USER CODE END TIM15_MspInit 0 */
 314:Core/Src/tim.c ****     /* TIM15 clock enable */
 315:Core/Src/tim.c ****     __HAL_RCC_TIM15_CLK_ENABLE();
 316:Core/Src/tim.c **** 
 317:Core/Src/tim.c ****     /* TIM15 interrupt Init */
 318:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 319:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 320:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 321:Core/Src/tim.c **** 
 322:Core/Src/tim.c ****   /* USER CODE END TIM15_MspInit 1 */
 323:Core/Src/tim.c ****   }
 324:Core/Src/tim.c **** }
 520              		.loc 1 324 1 view .LVU157
 521 0018 05B0     		add	sp, sp, #20
 522              	.LCFI18:
 523              		.cfi_remember_state
 524              		.cfi_def_cfa_offset 4
 525              		@ sp needed
 526 001a 5DF804FB 		ldr	pc, [sp], #4
 527              	.LVL21:
 528              	.L40:
 529              	.LCFI19:
 530              		.cfi_restore_state
 287:Core/Src/tim.c **** 
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 16


 531              		.loc 1 287 5 is_stmt 1 view .LVU158
 532              	.LBB2:
 287:Core/Src/tim.c **** 
 533              		.loc 1 287 5 view .LVU159
 287:Core/Src/tim.c **** 
 534              		.loc 1 287 5 view .LVU160
 535 001e 1F4B     		ldr	r3, .L43+12
 536 0020 1A6E     		ldr	r2, [r3, #96]
 537 0022 42F40062 		orr	r2, r2, #2048
 538 0026 1A66     		str	r2, [r3, #96]
 287:Core/Src/tim.c **** 
 539              		.loc 1 287 5 view .LVU161
 540 0028 1B6E     		ldr	r3, [r3, #96]
 541 002a 03F40063 		and	r3, r3, #2048
 542 002e 0193     		str	r3, [sp, #4]
 287:Core/Src/tim.c **** 
 543              		.loc 1 287 5 view .LVU162
 544 0030 019B     		ldr	r3, [sp, #4]
 545              	.LBE2:
 287:Core/Src/tim.c **** 
 546              		.loc 1 287 5 view .LVU163
 290:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 547              		.loc 1 290 5 view .LVU164
 548 0032 0022     		movs	r2, #0
 549 0034 1146     		mov	r1, r2
 550 0036 1820     		movs	r0, #24
 551              	.LVL22:
 290:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 552              		.loc 1 290 5 is_stmt 0 view .LVU165
 553 0038 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 554              	.LVL23:
 291:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 555              		.loc 1 291 5 is_stmt 1 view .LVU166
 556 003c 1820     		movs	r0, #24
 557 003e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 558              	.LVL24:
 292:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 559              		.loc 1 292 5 view .LVU167
 560 0042 0022     		movs	r2, #0
 561 0044 1146     		mov	r1, r2
 562 0046 1920     		movs	r0, #25
 563 0048 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 564              	.LVL25:
 293:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 565              		.loc 1 293 5 view .LVU168
 566 004c 1920     		movs	r0, #25
 567 004e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 568              	.LVL26:
 569 0052 E1E7     		b	.L35
 570              	.LVL27:
 571              	.L41:
 304:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 572              		.loc 1 304 5 view .LVU169
 573              	.LBB3:
 304:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 574              		.loc 1 304 5 view .LVU170
 304:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 17


 575              		.loc 1 304 5 view .LVU171
 576 0054 114B     		ldr	r3, .L43+12
 577 0056 9A6D     		ldr	r2, [r3, #88]
 578 0058 42F01002 		orr	r2, r2, #16
 579 005c 9A65     		str	r2, [r3, #88]
 304:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 580              		.loc 1 304 5 view .LVU172
 581 005e 9B6D     		ldr	r3, [r3, #88]
 582 0060 03F01003 		and	r3, r3, #16
 583 0064 0293     		str	r3, [sp, #8]
 304:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 584              		.loc 1 304 5 view .LVU173
 585 0066 029B     		ldr	r3, [sp, #8]
 586              	.LBE3:
 304:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 587              		.loc 1 304 5 view .LVU174
 588 0068 D6E7     		b	.L35
 589              	.L42:
 315:Core/Src/tim.c **** 
 590              		.loc 1 315 5 view .LVU175
 591              	.LBB4:
 315:Core/Src/tim.c **** 
 592              		.loc 1 315 5 view .LVU176
 315:Core/Src/tim.c **** 
 593              		.loc 1 315 5 view .LVU177
 594 006a 0C4B     		ldr	r3, .L43+12
 595 006c 1A6E     		ldr	r2, [r3, #96]
 596 006e 42F48032 		orr	r2, r2, #65536
 597 0072 1A66     		str	r2, [r3, #96]
 315:Core/Src/tim.c **** 
 598              		.loc 1 315 5 view .LVU178
 599 0074 1B6E     		ldr	r3, [r3, #96]
 600 0076 03F48033 		and	r3, r3, #65536
 601 007a 0393     		str	r3, [sp, #12]
 315:Core/Src/tim.c **** 
 602              		.loc 1 315 5 view .LVU179
 603 007c 039B     		ldr	r3, [sp, #12]
 604              	.LBE4:
 315:Core/Src/tim.c **** 
 605              		.loc 1 315 5 view .LVU180
 318:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 606              		.loc 1 318 5 view .LVU181
 607 007e 0022     		movs	r2, #0
 608 0080 1146     		mov	r1, r2
 609 0082 1820     		movs	r0, #24
 610              	.LVL28:
 318:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 611              		.loc 1 318 5 is_stmt 0 view .LVU182
 612 0084 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 613              	.LVL29:
 319:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 614              		.loc 1 319 5 is_stmt 1 view .LVU183
 615 0088 1820     		movs	r0, #24
 616 008a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 617              	.LVL30:
 618              		.loc 1 324 1 is_stmt 0 view .LVU184
 619 008e C3E7     		b	.L35
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 18


 620              	.L44:
 621              		.align	2
 622              	.L43:
 623 0090 002C0140 		.word	1073818624
 624 0094 00100040 		.word	1073745920
 625 0098 00400140 		.word	1073823744
 626 009c 00100240 		.word	1073876992
 627              		.cfi_endproc
 628              	.LFE140:
 630              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 631              		.align	1
 632              		.global	HAL_TIM_Encoder_MspInit
 633              		.syntax unified
 634              		.thumb
 635              		.thumb_func
 637              	HAL_TIM_Encoder_MspInit:
 638              	.LVL31:
 639              	.LFB141:
 325:Core/Src/tim.c **** 
 326:Core/Src/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
 327:Core/Src/tim.c **** {
 640              		.loc 1 327 1 is_stmt 1 view -0
 641              		.cfi_startproc
 642              		@ args = 0, pretend = 0, frame = 32
 643              		@ frame_needed = 0, uses_anonymous_args = 0
 644              		.loc 1 327 1 is_stmt 0 view .LVU186
 645 0000 00B5     		push	{lr}
 646              	.LCFI20:
 647              		.cfi_def_cfa_offset 4
 648              		.cfi_offset 14, -4
 649 0002 89B0     		sub	sp, sp, #36
 650              	.LCFI21:
 651              		.cfi_def_cfa_offset 40
 328:Core/Src/tim.c **** 
 329:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 652              		.loc 1 329 3 is_stmt 1 view .LVU187
 653              		.loc 1 329 20 is_stmt 0 view .LVU188
 654 0004 0023     		movs	r3, #0
 655 0006 0393     		str	r3, [sp, #12]
 656 0008 0493     		str	r3, [sp, #16]
 657 000a 0593     		str	r3, [sp, #20]
 658 000c 0693     		str	r3, [sp, #24]
 659 000e 0793     		str	r3, [sp, #28]
 330:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM5)
 660              		.loc 1 330 3 is_stmt 1 view .LVU189
 661              		.loc 1 330 23 is_stmt 0 view .LVU190
 662 0010 0268     		ldr	r2, [r0]
 663              		.loc 1 330 5 view .LVU191
 664 0012 124B     		ldr	r3, .L49
 665 0014 9A42     		cmp	r2, r3
 666 0016 02D0     		beq	.L48
 667              	.LVL32:
 668              	.L45:
 331:Core/Src/tim.c ****   {
 332:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 333:Core/Src/tim.c **** 
 334:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 0 */
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 19


 335:Core/Src/tim.c ****     /* TIM5 clock enable */
 336:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 337:Core/Src/tim.c **** 
 338:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 339:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 340:Core/Src/tim.c ****     PA0     ------> TIM5_CH1
 341:Core/Src/tim.c ****     PA1     ------> TIM5_CH2
 342:Core/Src/tim.c ****     */
 343:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 344:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 345:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 346:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 347:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 348:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 349:Core/Src/tim.c **** 
 350:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 351:Core/Src/tim.c **** 
 352:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 1 */
 353:Core/Src/tim.c ****   }
 354:Core/Src/tim.c **** }
 669              		.loc 1 354 1 view .LVU192
 670 0018 09B0     		add	sp, sp, #36
 671              	.LCFI22:
 672              		.cfi_remember_state
 673              		.cfi_def_cfa_offset 4
 674              		@ sp needed
 675 001a 5DF804FB 		ldr	pc, [sp], #4
 676              	.LVL33:
 677              	.L48:
 678              	.LCFI23:
 679              		.cfi_restore_state
 336:Core/Src/tim.c **** 
 680              		.loc 1 336 5 is_stmt 1 view .LVU193
 681              	.LBB5:
 336:Core/Src/tim.c **** 
 682              		.loc 1 336 5 view .LVU194
 336:Core/Src/tim.c **** 
 683              		.loc 1 336 5 view .LVU195
 684 001e 03F50133 		add	r3, r3, #132096
 685 0022 9A6D     		ldr	r2, [r3, #88]
 686 0024 42F00802 		orr	r2, r2, #8
 687 0028 9A65     		str	r2, [r3, #88]
 336:Core/Src/tim.c **** 
 688              		.loc 1 336 5 view .LVU196
 689 002a 9A6D     		ldr	r2, [r3, #88]
 690 002c 02F00802 		and	r2, r2, #8
 691 0030 0192     		str	r2, [sp, #4]
 336:Core/Src/tim.c **** 
 692              		.loc 1 336 5 view .LVU197
 693 0032 019A     		ldr	r2, [sp, #4]
 694              	.LBE5:
 336:Core/Src/tim.c **** 
 695              		.loc 1 336 5 view .LVU198
 338:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 696              		.loc 1 338 5 view .LVU199
 697              	.LBB6:
 338:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 20


 698              		.loc 1 338 5 view .LVU200
 338:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 699              		.loc 1 338 5 view .LVU201
 700 0034 DA6C     		ldr	r2, [r3, #76]
 701 0036 42F00102 		orr	r2, r2, #1
 702 003a DA64     		str	r2, [r3, #76]
 338:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 703              		.loc 1 338 5 view .LVU202
 704 003c DB6C     		ldr	r3, [r3, #76]
 705 003e 03F00103 		and	r3, r3, #1
 706 0042 0293     		str	r3, [sp, #8]
 338:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 707              		.loc 1 338 5 view .LVU203
 708 0044 029B     		ldr	r3, [sp, #8]
 709              	.LBE6:
 338:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 710              		.loc 1 338 5 view .LVU204
 343:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 711              		.loc 1 343 5 view .LVU205
 343:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 712              		.loc 1 343 25 is_stmt 0 view .LVU206
 713 0046 0323     		movs	r3, #3
 714 0048 0393     		str	r3, [sp, #12]
 344:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 715              		.loc 1 344 5 is_stmt 1 view .LVU207
 344:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 716              		.loc 1 344 26 is_stmt 0 view .LVU208
 717 004a 0223     		movs	r3, #2
 718 004c 0493     		str	r3, [sp, #16]
 345:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 719              		.loc 1 345 5 is_stmt 1 view .LVU209
 346:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 720              		.loc 1 346 5 view .LVU210
 347:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 721              		.loc 1 347 5 view .LVU211
 347:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 722              		.loc 1 347 31 is_stmt 0 view .LVU212
 723 004e 0793     		str	r3, [sp, #28]
 348:Core/Src/tim.c **** 
 724              		.loc 1 348 5 is_stmt 1 view .LVU213
 725 0050 03A9     		add	r1, sp, #12
 726 0052 4FF09040 		mov	r0, #1207959552
 727              	.LVL34:
 348:Core/Src/tim.c **** 
 728              		.loc 1 348 5 is_stmt 0 view .LVU214
 729 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 730              	.LVL35:
 731              		.loc 1 354 1 view .LVU215
 732 005a DDE7     		b	.L45
 733              	.L50:
 734              		.align	2
 735              	.L49:
 736 005c 000C0040 		.word	1073744896
 737              		.cfi_endproc
 738              	.LFE141:
 740              		.section	.text.HAL_TIMEx_HallSensor_MspInit,"ax",%progbits
 741              		.align	1
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 21


 742              		.global	HAL_TIMEx_HallSensor_MspInit
 743              		.syntax unified
 744              		.thumb
 745              		.thumb_func
 747              	HAL_TIMEx_HallSensor_MspInit:
 748              	.LVL36:
 749              	.LFB142:
 355:Core/Src/tim.c **** 
 356:Core/Src/tim.c **** void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef* timex_hallsensorHandle)
 357:Core/Src/tim.c **** {
 750              		.loc 1 357 1 is_stmt 1 view -0
 751              		.cfi_startproc
 752              		@ args = 0, pretend = 0, frame = 32
 753              		@ frame_needed = 0, uses_anonymous_args = 0
 754              		.loc 1 357 1 is_stmt 0 view .LVU217
 755 0000 00B5     		push	{lr}
 756              	.LCFI24:
 757              		.cfi_def_cfa_offset 4
 758              		.cfi_offset 14, -4
 759 0002 89B0     		sub	sp, sp, #36
 760              	.LCFI25:
 761              		.cfi_def_cfa_offset 40
 358:Core/Src/tim.c **** 
 359:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 762              		.loc 1 359 3 is_stmt 1 view .LVU218
 763              		.loc 1 359 20 is_stmt 0 view .LVU219
 764 0004 0023     		movs	r3, #0
 765 0006 0393     		str	r3, [sp, #12]
 766 0008 0493     		str	r3, [sp, #16]
 767 000a 0593     		str	r3, [sp, #20]
 768 000c 0693     		str	r3, [sp, #24]
 769 000e 0793     		str	r3, [sp, #28]
 360:Core/Src/tim.c ****   if(timex_hallsensorHandle->Instance==TIM8)
 770              		.loc 1 360 3 is_stmt 1 view .LVU220
 771              		.loc 1 360 28 is_stmt 0 view .LVU221
 772 0010 0268     		ldr	r2, [r0]
 773              		.loc 1 360 5 view .LVU222
 774 0012 134B     		ldr	r3, .L55
 775 0014 9A42     		cmp	r2, r3
 776 0016 02D0     		beq	.L54
 777              	.LVL37:
 778              	.L51:
 361:Core/Src/tim.c ****   {
 362:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 0 */
 363:Core/Src/tim.c **** 
 364:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 0 */
 365:Core/Src/tim.c ****     /* TIM8 clock enable */
 366:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_ENABLE();
 367:Core/Src/tim.c **** 
 368:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 369:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 370:Core/Src/tim.c ****     PC6     ------> TIM8_CH1
 371:Core/Src/tim.c ****     PC7     ------> TIM8_CH2
 372:Core/Src/tim.c ****     PC8     ------> TIM8_CH3
 373:Core/Src/tim.c ****     */
 374:Core/Src/tim.c ****     GPIO_InitStruct.Pin = HALL1_Pin|HALL2_Pin|HALL3_Pin;
 375:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 22


 376:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 377:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 378:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 379:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 380:Core/Src/tim.c **** 
 381:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 382:Core/Src/tim.c **** 
 383:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 1 */
 384:Core/Src/tim.c ****   }
 385:Core/Src/tim.c **** }
 779              		.loc 1 385 1 view .LVU223
 780 0018 09B0     		add	sp, sp, #36
 781              	.LCFI26:
 782              		.cfi_remember_state
 783              		.cfi_def_cfa_offset 4
 784              		@ sp needed
 785 001a 5DF804FB 		ldr	pc, [sp], #4
 786              	.LVL38:
 787              	.L54:
 788              	.LCFI27:
 789              		.cfi_restore_state
 366:Core/Src/tim.c **** 
 790              		.loc 1 366 5 is_stmt 1 view .LVU224
 791              	.LBB7:
 366:Core/Src/tim.c **** 
 792              		.loc 1 366 5 view .LVU225
 366:Core/Src/tim.c **** 
 793              		.loc 1 366 5 view .LVU226
 794 001e 03F55C43 		add	r3, r3, #56320
 795 0022 1A6E     		ldr	r2, [r3, #96]
 796 0024 42F40052 		orr	r2, r2, #8192
 797 0028 1A66     		str	r2, [r3, #96]
 366:Core/Src/tim.c **** 
 798              		.loc 1 366 5 view .LVU227
 799 002a 1A6E     		ldr	r2, [r3, #96]
 800 002c 02F40052 		and	r2, r2, #8192
 801 0030 0192     		str	r2, [sp, #4]
 366:Core/Src/tim.c **** 
 802              		.loc 1 366 5 view .LVU228
 803 0032 019A     		ldr	r2, [sp, #4]
 804              	.LBE7:
 366:Core/Src/tim.c **** 
 805              		.loc 1 366 5 view .LVU229
 368:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 806              		.loc 1 368 5 view .LVU230
 807              	.LBB8:
 368:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 808              		.loc 1 368 5 view .LVU231
 368:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 809              		.loc 1 368 5 view .LVU232
 810 0034 DA6C     		ldr	r2, [r3, #76]
 811 0036 42F00402 		orr	r2, r2, #4
 812 003a DA64     		str	r2, [r3, #76]
 368:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 813              		.loc 1 368 5 view .LVU233
 814 003c DB6C     		ldr	r3, [r3, #76]
 815 003e 03F00403 		and	r3, r3, #4
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 23


 816 0042 0293     		str	r3, [sp, #8]
 368:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 817              		.loc 1 368 5 view .LVU234
 818 0044 029B     		ldr	r3, [sp, #8]
 819              	.LBE8:
 368:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 820              		.loc 1 368 5 view .LVU235
 374:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 821              		.loc 1 374 5 view .LVU236
 374:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 822              		.loc 1 374 25 is_stmt 0 view .LVU237
 823 0046 4FF4E073 		mov	r3, #448
 824 004a 0393     		str	r3, [sp, #12]
 375:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 825              		.loc 1 375 5 is_stmt 1 view .LVU238
 375:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 826              		.loc 1 375 26 is_stmt 0 view .LVU239
 827 004c 0223     		movs	r3, #2
 828 004e 0493     		str	r3, [sp, #16]
 376:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 829              		.loc 1 376 5 is_stmt 1 view .LVU240
 377:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 830              		.loc 1 377 5 view .LVU241
 378:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 831              		.loc 1 378 5 view .LVU242
 378:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 832              		.loc 1 378 31 is_stmt 0 view .LVU243
 833 0050 0423     		movs	r3, #4
 834 0052 0793     		str	r3, [sp, #28]
 379:Core/Src/tim.c **** 
 835              		.loc 1 379 5 is_stmt 1 view .LVU244
 836 0054 03A9     		add	r1, sp, #12
 837 0056 0348     		ldr	r0, .L55+4
 838              	.LVL39:
 379:Core/Src/tim.c **** 
 839              		.loc 1 379 5 is_stmt 0 view .LVU245
 840 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 841              	.LVL40:
 842              		.loc 1 385 1 view .LVU246
 843 005c DCE7     		b	.L51
 844              	.L56:
 845 005e 00BF     		.align	2
 846              	.L55:
 847 0060 00340140 		.word	1073820672
 848 0064 00080048 		.word	1207961600
 849              		.cfi_endproc
 850              	.LFE142:
 852              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 853              		.align	1
 854              		.global	HAL_TIM_MspPostInit
 855              		.syntax unified
 856              		.thumb
 857              		.thumb_func
 859              	HAL_TIM_MspPostInit:
 860              	.LVL41:
 861              	.LFB143:
 386:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 24


 387:Core/Src/tim.c **** {
 862              		.loc 1 387 1 is_stmt 1 view -0
 863              		.cfi_startproc
 864              		@ args = 0, pretend = 0, frame = 32
 865              		@ frame_needed = 0, uses_anonymous_args = 0
 866              		.loc 1 387 1 is_stmt 0 view .LVU248
 867 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 868              	.LCFI28:
 869              		.cfi_def_cfa_offset 20
 870              		.cfi_offset 4, -20
 871              		.cfi_offset 5, -16
 872              		.cfi_offset 6, -12
 873              		.cfi_offset 7, -8
 874              		.cfi_offset 14, -4
 875 0002 89B0     		sub	sp, sp, #36
 876              	.LCFI29:
 877              		.cfi_def_cfa_offset 56
 388:Core/Src/tim.c **** 
 389:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 878              		.loc 1 389 3 is_stmt 1 view .LVU249
 879              		.loc 1 389 20 is_stmt 0 view .LVU250
 880 0004 0023     		movs	r3, #0
 881 0006 0393     		str	r3, [sp, #12]
 882 0008 0493     		str	r3, [sp, #16]
 883 000a 0593     		str	r3, [sp, #20]
 884 000c 0693     		str	r3, [sp, #24]
 885 000e 0793     		str	r3, [sp, #28]
 390:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 886              		.loc 1 390 3 is_stmt 1 view .LVU251
 887              		.loc 1 390 15 is_stmt 0 view .LVU252
 888 0010 0268     		ldr	r2, [r0]
 889              		.loc 1 390 5 view .LVU253
 890 0012 1F4B     		ldr	r3, .L61
 891 0014 9A42     		cmp	r2, r3
 892 0016 01D0     		beq	.L60
 893              	.LVL42:
 894              	.L57:
 391:Core/Src/tim.c ****   {
 392:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 393:Core/Src/tim.c **** 
 394:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 395:Core/Src/tim.c **** 
 396:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 397:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 398:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 399:Core/Src/tim.c ****     PB13     ------> TIM1_CH1N
 400:Core/Src/tim.c ****     PB14     ------> TIM1_CH2N
 401:Core/Src/tim.c ****     PB15     ------> TIM1_CH3N
 402:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 403:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 404:Core/Src/tim.c ****     PA10     ------> TIM1_CH3
 405:Core/Src/tim.c ****     */
 406:Core/Src/tim.c ****     GPIO_InitStruct.Pin = UHI_Pin|VHI_Pin;
 407:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 408:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 409:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 410:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 25


 411:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 412:Core/Src/tim.c **** 
 413:Core/Src/tim.c ****     GPIO_InitStruct.Pin = WHI_Pin;
 414:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 415:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 416:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 417:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 418:Core/Src/tim.c ****     HAL_GPIO_Init(WHI_GPIO_Port, &GPIO_InitStruct);
 419:Core/Src/tim.c **** 
 420:Core/Src/tim.c ****     GPIO_InitStruct.Pin = ULI_Pin|VLI_Pin|WLI_Pin;
 421:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 422:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 423:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 424:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 425:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 426:Core/Src/tim.c **** 
 427:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 428:Core/Src/tim.c **** 
 429:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 430:Core/Src/tim.c ****   }
 431:Core/Src/tim.c **** 
 432:Core/Src/tim.c **** }
 895              		.loc 1 432 1 view .LVU254
 896 0018 09B0     		add	sp, sp, #36
 897              	.LCFI30:
 898              		.cfi_remember_state
 899              		.cfi_def_cfa_offset 20
 900              		@ sp needed
 901 001a F0BD     		pop	{r4, r5, r6, r7, pc}
 902              	.LVL43:
 903              	.L60:
 904              	.LCFI31:
 905              		.cfi_restore_state
 396:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 906              		.loc 1 396 5 is_stmt 1 view .LVU255
 907              	.LBB9:
 396:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 908              		.loc 1 396 5 view .LVU256
 396:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 909              		.loc 1 396 5 view .LVU257
 910 001c 03F56443 		add	r3, r3, #58368
 911 0020 DA6C     		ldr	r2, [r3, #76]
 912 0022 42F00202 		orr	r2, r2, #2
 913 0026 DA64     		str	r2, [r3, #76]
 396:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 914              		.loc 1 396 5 view .LVU258
 915 0028 DA6C     		ldr	r2, [r3, #76]
 916 002a 02F00202 		and	r2, r2, #2
 917 002e 0192     		str	r2, [sp, #4]
 396:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 918              		.loc 1 396 5 view .LVU259
 919 0030 019A     		ldr	r2, [sp, #4]
 920              	.LBE9:
 396:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 921              		.loc 1 396 5 view .LVU260
 397:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 922              		.loc 1 397 5 view .LVU261
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 26


 923              	.LBB10:
 397:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 924              		.loc 1 397 5 view .LVU262
 397:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 925              		.loc 1 397 5 view .LVU263
 926 0032 DA6C     		ldr	r2, [r3, #76]
 927 0034 42F00102 		orr	r2, r2, #1
 928 0038 DA64     		str	r2, [r3, #76]
 397:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 929              		.loc 1 397 5 view .LVU264
 930 003a DB6C     		ldr	r3, [r3, #76]
 931 003c 03F00103 		and	r3, r3, #1
 932 0040 0293     		str	r3, [sp, #8]
 397:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 933              		.loc 1 397 5 view .LVU265
 934 0042 029B     		ldr	r3, [sp, #8]
 935              	.LBE10:
 397:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 936              		.loc 1 397 5 view .LVU266
 406:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 937              		.loc 1 406 5 view .LVU267
 406:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 938              		.loc 1 406 25 is_stmt 0 view .LVU268
 939 0044 4FF4C043 		mov	r3, #24576
 940 0048 0393     		str	r3, [sp, #12]
 407:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 941              		.loc 1 407 5 is_stmt 1 view .LVU269
 407:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 942              		.loc 1 407 26 is_stmt 0 view .LVU270
 943 004a 0225     		movs	r5, #2
 944 004c 0495     		str	r5, [sp, #16]
 408:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 945              		.loc 1 408 5 is_stmt 1 view .LVU271
 409:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 946              		.loc 1 409 5 view .LVU272
 410:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 947              		.loc 1 410 5 view .LVU273
 410:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 948              		.loc 1 410 31 is_stmt 0 view .LVU274
 949 004e 0626     		movs	r6, #6
 950 0050 0796     		str	r6, [sp, #28]
 411:Core/Src/tim.c **** 
 951              		.loc 1 411 5 is_stmt 1 view .LVU275
 952 0052 104F     		ldr	r7, .L61+4
 953 0054 03A9     		add	r1, sp, #12
 954 0056 3846     		mov	r0, r7
 955              	.LVL44:
 411:Core/Src/tim.c **** 
 956              		.loc 1 411 5 is_stmt 0 view .LVU276
 957 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 958              	.LVL45:
 413:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 959              		.loc 1 413 5 is_stmt 1 view .LVU277
 413:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 960              		.loc 1 413 25 is_stmt 0 view .LVU278
 961 005c 4FF40043 		mov	r3, #32768
 962 0060 0393     		str	r3, [sp, #12]
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 27


 414:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 963              		.loc 1 414 5 is_stmt 1 view .LVU279
 414:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 964              		.loc 1 414 26 is_stmt 0 view .LVU280
 965 0062 0495     		str	r5, [sp, #16]
 415:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 966              		.loc 1 415 5 is_stmt 1 view .LVU281
 415:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 967              		.loc 1 415 26 is_stmt 0 view .LVU282
 968 0064 0024     		movs	r4, #0
 969 0066 0594     		str	r4, [sp, #20]
 416:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 970              		.loc 1 416 5 is_stmt 1 view .LVU283
 416:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 971              		.loc 1 416 27 is_stmt 0 view .LVU284
 972 0068 0694     		str	r4, [sp, #24]
 417:Core/Src/tim.c ****     HAL_GPIO_Init(WHI_GPIO_Port, &GPIO_InitStruct);
 973              		.loc 1 417 5 is_stmt 1 view .LVU285
 417:Core/Src/tim.c ****     HAL_GPIO_Init(WHI_GPIO_Port, &GPIO_InitStruct);
 974              		.loc 1 417 31 is_stmt 0 view .LVU286
 975 006a 0423     		movs	r3, #4
 976 006c 0793     		str	r3, [sp, #28]
 418:Core/Src/tim.c **** 
 977              		.loc 1 418 5 is_stmt 1 view .LVU287
 978 006e 03A9     		add	r1, sp, #12
 979 0070 3846     		mov	r0, r7
 980 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 981              	.LVL46:
 420:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 982              		.loc 1 420 5 view .LVU288
 420:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 983              		.loc 1 420 25 is_stmt 0 view .LVU289
 984 0076 4FF4E063 		mov	r3, #1792
 985 007a 0393     		str	r3, [sp, #12]
 421:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 986              		.loc 1 421 5 is_stmt 1 view .LVU290
 421:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 987              		.loc 1 421 26 is_stmt 0 view .LVU291
 988 007c 0495     		str	r5, [sp, #16]
 422:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 989              		.loc 1 422 5 is_stmt 1 view .LVU292
 422:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 990              		.loc 1 422 26 is_stmt 0 view .LVU293
 991 007e 0594     		str	r4, [sp, #20]
 423:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 992              		.loc 1 423 5 is_stmt 1 view .LVU294
 423:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 993              		.loc 1 423 27 is_stmt 0 view .LVU295
 994 0080 0694     		str	r4, [sp, #24]
 424:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 995              		.loc 1 424 5 is_stmt 1 view .LVU296
 424:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 996              		.loc 1 424 31 is_stmt 0 view .LVU297
 997 0082 0796     		str	r6, [sp, #28]
 425:Core/Src/tim.c **** 
 998              		.loc 1 425 5 is_stmt 1 view .LVU298
 999 0084 03A9     		add	r1, sp, #12
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 28


 1000 0086 4FF09040 		mov	r0, #1207959552
 1001 008a FFF7FEFF 		bl	HAL_GPIO_Init
 1002              	.LVL47:
 1003              		.loc 1 432 1 is_stmt 0 view .LVU299
 1004 008e C3E7     		b	.L57
 1005              	.L62:
 1006              		.align	2
 1007              	.L61:
 1008 0090 002C0140 		.word	1073818624
 1009 0094 00040048 		.word	1207960576
 1010              		.cfi_endproc
 1011              	.LFE143:
 1013              		.section	.text.MX_TIM1_Init,"ax",%progbits
 1014              		.align	1
 1015              		.global	MX_TIM1_Init
 1016              		.syntax unified
 1017              		.thumb
 1018              		.thumb_func
 1020              	MX_TIM1_Init:
 1021              	.LFB135:
  35:Core/Src/tim.c **** 
 1022              		.loc 1 35 1 is_stmt 1 view -0
 1023              		.cfi_startproc
 1024              		@ args = 0, pretend = 0, frame = 112
 1025              		@ frame_needed = 0, uses_anonymous_args = 0
 1026 0000 10B5     		push	{r4, lr}
 1027              	.LCFI32:
 1028              		.cfi_def_cfa_offset 8
 1029              		.cfi_offset 4, -8
 1030              		.cfi_offset 14, -4
 1031 0002 9CB0     		sub	sp, sp, #112
 1032              	.LCFI33:
 1033              		.cfi_def_cfa_offset 120
  41:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1034              		.loc 1 41 3 view .LVU301
  41:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1035              		.loc 1 41 26 is_stmt 0 view .LVU302
 1036 0004 0024     		movs	r4, #0
 1037 0006 1894     		str	r4, [sp, #96]
 1038 0008 1994     		str	r4, [sp, #100]
 1039 000a 1A94     		str	r4, [sp, #104]
 1040 000c 1B94     		str	r4, [sp, #108]
  42:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1041              		.loc 1 42 3 is_stmt 1 view .LVU303
  42:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1042              		.loc 1 42 27 is_stmt 0 view .LVU304
 1043 000e 1594     		str	r4, [sp, #84]
 1044 0010 1694     		str	r4, [sp, #88]
 1045 0012 1794     		str	r4, [sp, #92]
  43:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1046              		.loc 1 43 3 is_stmt 1 view .LVU305
  43:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1047              		.loc 1 43 22 is_stmt 0 view .LVU306
 1048 0014 0E94     		str	r4, [sp, #56]
 1049 0016 0F94     		str	r4, [sp, #60]
 1050 0018 1094     		str	r4, [sp, #64]
 1051 001a 1194     		str	r4, [sp, #68]
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 29


 1052 001c 1294     		str	r4, [sp, #72]
 1053 001e 1394     		str	r4, [sp, #76]
 1054 0020 1494     		str	r4, [sp, #80]
  44:Core/Src/tim.c **** 
 1055              		.loc 1 44 3 is_stmt 1 view .LVU307
  44:Core/Src/tim.c **** 
 1056              		.loc 1 44 34 is_stmt 0 view .LVU308
 1057 0022 3422     		movs	r2, #52
 1058 0024 2146     		mov	r1, r4
 1059 0026 01A8     		add	r0, sp, #4
 1060 0028 FFF7FEFF 		bl	memset
 1061              	.LVL48:
  49:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 1062              		.loc 1 49 3 is_stmt 1 view .LVU309
  49:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 1063              		.loc 1 49 18 is_stmt 0 view .LVU310
 1064 002c 4048     		ldr	r0, .L81
 1065 002e 414B     		ldr	r3, .L81+4
 1066 0030 0360     		str	r3, [r0]
  50:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 1067              		.loc 1 50 3 is_stmt 1 view .LVU311
  50:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 1068              		.loc 1 50 24 is_stmt 0 view .LVU312
 1069 0032 4460     		str	r4, [r0, #4]
  51:Core/Src/tim.c ****   htim1.Init.Period = 65535;
 1070              		.loc 1 51 3 is_stmt 1 view .LVU313
  51:Core/Src/tim.c ****   htim1.Init.Period = 65535;
 1071              		.loc 1 51 26 is_stmt 0 view .LVU314
 1072 0034 2023     		movs	r3, #32
 1073 0036 8360     		str	r3, [r0, #8]
  52:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1074              		.loc 1 52 3 is_stmt 1 view .LVU315
  52:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1075              		.loc 1 52 21 is_stmt 0 view .LVU316
 1076 0038 4FF6FF73 		movw	r3, #65535
 1077 003c C360     		str	r3, [r0, #12]
  53:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 6;
 1078              		.loc 1 53 3 is_stmt 1 view .LVU317
  53:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 6;
 1079              		.loc 1 53 28 is_stmt 0 view .LVU318
 1080 003e 0461     		str	r4, [r0, #16]
  54:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1081              		.loc 1 54 3 is_stmt 1 view .LVU319
  54:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1082              		.loc 1 54 32 is_stmt 0 view .LVU320
 1083 0040 0623     		movs	r3, #6
 1084 0042 4361     		str	r3, [r0, #20]
  55:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1085              		.loc 1 55 3 is_stmt 1 view .LVU321
  55:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1086              		.loc 1 55 32 is_stmt 0 view .LVU322
 1087 0044 8461     		str	r4, [r0, #24]
  56:Core/Src/tim.c ****   {
 1088              		.loc 1 56 3 is_stmt 1 view .LVU323
  56:Core/Src/tim.c ****   {
 1089              		.loc 1 56 7 is_stmt 0 view .LVU324
 1090 0046 FFF7FEFF 		bl	HAL_TIM_Base_Init
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 30


 1091              	.LVL49:
  56:Core/Src/tim.c ****   {
 1092              		.loc 1 56 6 view .LVU325
 1093 004a 0028     		cmp	r0, #0
 1094 004c 57D1     		bne	.L73
 1095              	.L64:
  60:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1096              		.loc 1 60 3 is_stmt 1 view .LVU326
  60:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1097              		.loc 1 60 34 is_stmt 0 view .LVU327
 1098 004e 4FF48053 		mov	r3, #4096
 1099 0052 1893     		str	r3, [sp, #96]
  61:Core/Src/tim.c ****   {
 1100              		.loc 1 61 3 is_stmt 1 view .LVU328
  61:Core/Src/tim.c ****   {
 1101              		.loc 1 61 7 is_stmt 0 view .LVU329
 1102 0054 18A9     		add	r1, sp, #96
 1103 0056 3648     		ldr	r0, .L81
 1104 0058 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1105              	.LVL50:
  61:Core/Src/tim.c ****   {
 1106              		.loc 1 61 6 view .LVU330
 1107 005c 0028     		cmp	r0, #0
 1108 005e 51D1     		bne	.L74
 1109              	.L65:
  65:Core/Src/tim.c ****   {
 1110              		.loc 1 65 3 is_stmt 1 view .LVU331
  65:Core/Src/tim.c ****   {
 1111              		.loc 1 65 7 is_stmt 0 view .LVU332
 1112 0060 3348     		ldr	r0, .L81
 1113 0062 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1114              	.LVL51:
  65:Core/Src/tim.c ****   {
 1115              		.loc 1 65 6 view .LVU333
 1116 0066 0028     		cmp	r0, #0
 1117 0068 4FD1     		bne	.L75
 1118              	.L66:
  69:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
 1119              		.loc 1 69 3 is_stmt 1 view .LVU334
  69:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
 1120              		.loc 1 69 37 is_stmt 0 view .LVU335
 1121 006a 0023     		movs	r3, #0
 1122 006c 1593     		str	r3, [sp, #84]
  70:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 1123              		.loc 1 70 3 is_stmt 1 view .LVU336
  70:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 1124              		.loc 1 70 38 is_stmt 0 view .LVU337
 1125 006e 4FF40013 		mov	r3, #2097152
 1126 0072 1693     		str	r3, [sp, #88]
  71:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1127              		.loc 1 71 3 is_stmt 1 view .LVU338
  71:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1128              		.loc 1 71 33 is_stmt 0 view .LVU339
 1129 0074 8023     		movs	r3, #128
 1130 0076 1793     		str	r3, [sp, #92]
  72:Core/Src/tim.c ****   {
 1131              		.loc 1 72 3 is_stmt 1 view .LVU340
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 31


  72:Core/Src/tim.c ****   {
 1132              		.loc 1 72 7 is_stmt 0 view .LVU341
 1133 0078 15A9     		add	r1, sp, #84
 1134 007a 2D48     		ldr	r0, .L81
 1135 007c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1136              	.LVL52:
  72:Core/Src/tim.c ****   {
 1137              		.loc 1 72 6 view .LVU342
 1138 0080 0028     		cmp	r0, #0
 1139 0082 45D1     		bne	.L76
 1140              	.L67:
  76:Core/Src/tim.c ****   sConfigOC.Pulse = 32768;
 1141              		.loc 1 76 3 is_stmt 1 view .LVU343
  76:Core/Src/tim.c ****   sConfigOC.Pulse = 32768;
 1142              		.loc 1 76 20 is_stmt 0 view .LVU344
 1143 0084 6023     		movs	r3, #96
 1144 0086 0E93     		str	r3, [sp, #56]
  77:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1145              		.loc 1 77 3 is_stmt 1 view .LVU345
  77:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1146              		.loc 1 77 19 is_stmt 0 view .LVU346
 1147 0088 4FF40043 		mov	r3, #32768
 1148 008c 0F93     		str	r3, [sp, #60]
  78:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1149              		.loc 1 78 3 is_stmt 1 view .LVU347
  78:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1150              		.loc 1 78 24 is_stmt 0 view .LVU348
 1151 008e 0022     		movs	r2, #0
 1152 0090 1092     		str	r2, [sp, #64]
  79:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1153              		.loc 1 79 3 is_stmt 1 view .LVU349
  79:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1154              		.loc 1 79 25 is_stmt 0 view .LVU350
 1155 0092 1192     		str	r2, [sp, #68]
  80:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1156              		.loc 1 80 3 is_stmt 1 view .LVU351
  80:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1157              		.loc 1 80 24 is_stmt 0 view .LVU352
 1158 0094 1292     		str	r2, [sp, #72]
  81:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1159              		.loc 1 81 3 is_stmt 1 view .LVU353
  81:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1160              		.loc 1 81 25 is_stmt 0 view .LVU354
 1161 0096 1392     		str	r2, [sp, #76]
  82:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1162              		.loc 1 82 3 is_stmt 1 view .LVU355
  82:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1163              		.loc 1 82 26 is_stmt 0 view .LVU356
 1164 0098 1492     		str	r2, [sp, #80]
  83:Core/Src/tim.c ****   {
 1165              		.loc 1 83 3 is_stmt 1 view .LVU357
  83:Core/Src/tim.c ****   {
 1166              		.loc 1 83 7 is_stmt 0 view .LVU358
 1167 009a 0EA9     		add	r1, sp, #56
 1168 009c 2448     		ldr	r0, .L81
 1169 009e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1170              	.LVL53:
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 32


  83:Core/Src/tim.c ****   {
 1171              		.loc 1 83 6 view .LVU359
 1172 00a2 0028     		cmp	r0, #0
 1173 00a4 37D1     		bne	.L77
 1174              	.L68:
  87:Core/Src/tim.c ****   {
 1175              		.loc 1 87 3 is_stmt 1 view .LVU360
  87:Core/Src/tim.c ****   {
 1176              		.loc 1 87 7 is_stmt 0 view .LVU361
 1177 00a6 0422     		movs	r2, #4
 1178 00a8 0EA9     		add	r1, sp, #56
 1179 00aa 2148     		ldr	r0, .L81
 1180 00ac FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1181              	.LVL54:
  87:Core/Src/tim.c ****   {
 1182              		.loc 1 87 6 view .LVU362
 1183 00b0 0028     		cmp	r0, #0
 1184 00b2 33D1     		bne	.L78
 1185              	.L69:
  91:Core/Src/tim.c ****   {
 1186              		.loc 1 91 3 is_stmt 1 view .LVU363
  91:Core/Src/tim.c ****   {
 1187              		.loc 1 91 7 is_stmt 0 view .LVU364
 1188 00b4 0822     		movs	r2, #8
 1189 00b6 0EA9     		add	r1, sp, #56
 1190 00b8 1D48     		ldr	r0, .L81
 1191 00ba FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1192              	.LVL55:
  91:Core/Src/tim.c ****   {
 1193              		.loc 1 91 6 view .LVU365
 1194 00be 0028     		cmp	r0, #0
 1195 00c0 2FD1     		bne	.L79
 1196              	.L70:
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1197              		.loc 1 95 3 is_stmt 1 view .LVU366
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1198              		.loc 1 95 40 is_stmt 0 view .LVU367
 1199 00c2 0023     		movs	r3, #0
 1200 00c4 0193     		str	r3, [sp, #4]
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1201              		.loc 1 96 3 is_stmt 1 view .LVU368
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1202              		.loc 1 96 41 is_stmt 0 view .LVU369
 1203 00c6 0293     		str	r3, [sp, #8]
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1204              		.loc 1 97 3 is_stmt 1 view .LVU370
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1205              		.loc 1 97 34 is_stmt 0 view .LVU371
 1206 00c8 0393     		str	r3, [sp, #12]
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 1207              		.loc 1 98 3 is_stmt 1 view .LVU372
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 1208              		.loc 1 98 33 is_stmt 0 view .LVU373
 1209 00ca 0493     		str	r3, [sp, #16]
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1210              		.loc 1 99 3 is_stmt 1 view .LVU374
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 33


 1211              		.loc 1 99 35 is_stmt 0 view .LVU375
 1212 00cc 4FF48052 		mov	r2, #4096
 1213 00d0 0592     		str	r2, [sp, #20]
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1214              		.loc 1 100 3 is_stmt 1 view .LVU376
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1215              		.loc 1 100 38 is_stmt 0 view .LVU377
 1216 00d2 4FF40052 		mov	r2, #8192
 1217 00d6 0692     		str	r2, [sp, #24]
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 1218              		.loc 1 101 3 is_stmt 1 view .LVU378
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 1219              		.loc 1 101 36 is_stmt 0 view .LVU379
 1220 00d8 0793     		str	r3, [sp, #28]
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 1221              		.loc 1 102 3 is_stmt 1 view .LVU380
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 1222              		.loc 1 102 36 is_stmt 0 view .LVU381
 1223 00da 0893     		str	r3, [sp, #32]
 103:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 1224              		.loc 1 103 3 is_stmt 1 view .LVU382
 103:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 1225              		.loc 1 103 36 is_stmt 0 view .LVU383
 1226 00dc 0993     		str	r3, [sp, #36]
 104:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 1227              		.loc 1 104 3 is_stmt 1 view .LVU384
 104:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 1228              		.loc 1 104 39 is_stmt 0 view .LVU385
 1229 00de 4FF00072 		mov	r2, #33554432
 1230 00e2 0A92     		str	r2, [sp, #40]
 105:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 1231              		.loc 1 105 3 is_stmt 1 view .LVU386
 105:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 1232              		.loc 1 105 37 is_stmt 0 view .LVU387
 1233 00e4 0B93     		str	r3, [sp, #44]
 106:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1234              		.loc 1 106 3 is_stmt 1 view .LVU388
 106:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1235              		.loc 1 106 37 is_stmt 0 view .LVU389
 1236 00e6 0C93     		str	r3, [sp, #48]
 107:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1237              		.loc 1 107 3 is_stmt 1 view .LVU390
 107:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1238              		.loc 1 107 40 is_stmt 0 view .LVU391
 1239 00e8 0D93     		str	r3, [sp, #52]
 108:Core/Src/tim.c ****   {
 1240              		.loc 1 108 3 is_stmt 1 view .LVU392
 108:Core/Src/tim.c ****   {
 1241              		.loc 1 108 7 is_stmt 0 view .LVU393
 1242 00ea 01A9     		add	r1, sp, #4
 1243 00ec 1048     		ldr	r0, .L81
 1244 00ee FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 1245              	.LVL56:
 108:Core/Src/tim.c ****   {
 1246              		.loc 1 108 6 view .LVU394
 1247 00f2 C8B9     		cbnz	r0, .L80
 1248              	.L71:
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 34


 115:Core/Src/tim.c **** 
 1249              		.loc 1 115 3 is_stmt 1 view .LVU395
 1250 00f4 0E48     		ldr	r0, .L81
 1251 00f6 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1252              	.LVL57:
 117:Core/Src/tim.c **** /* TIM5 init function */
 1253              		.loc 1 117 1 is_stmt 0 view .LVU396
 1254 00fa 1CB0     		add	sp, sp, #112
 1255              	.LCFI34:
 1256              		.cfi_remember_state
 1257              		.cfi_def_cfa_offset 8
 1258              		@ sp needed
 1259 00fc 10BD     		pop	{r4, pc}
 1260              	.L73:
 1261              	.LCFI35:
 1262              		.cfi_restore_state
  58:Core/Src/tim.c ****   }
 1263              		.loc 1 58 5 is_stmt 1 view .LVU397
 1264 00fe FFF7FEFF 		bl	Error_Handler
 1265              	.LVL58:
 1266 0102 A4E7     		b	.L64
 1267              	.L74:
  63:Core/Src/tim.c ****   }
 1268              		.loc 1 63 5 view .LVU398
 1269 0104 FFF7FEFF 		bl	Error_Handler
 1270              	.LVL59:
 1271 0108 AAE7     		b	.L65
 1272              	.L75:
  67:Core/Src/tim.c ****   }
 1273              		.loc 1 67 5 view .LVU399
 1274 010a FFF7FEFF 		bl	Error_Handler
 1275              	.LVL60:
 1276 010e ACE7     		b	.L66
 1277              	.L76:
  74:Core/Src/tim.c ****   }
 1278              		.loc 1 74 5 view .LVU400
 1279 0110 FFF7FEFF 		bl	Error_Handler
 1280              	.LVL61:
 1281 0114 B6E7     		b	.L67
 1282              	.L77:
  85:Core/Src/tim.c ****   }
 1283              		.loc 1 85 5 view .LVU401
 1284 0116 FFF7FEFF 		bl	Error_Handler
 1285              	.LVL62:
 1286 011a C4E7     		b	.L68
 1287              	.L78:
  89:Core/Src/tim.c ****   }
 1288              		.loc 1 89 5 view .LVU402
 1289 011c FFF7FEFF 		bl	Error_Handler
 1290              	.LVL63:
 1291 0120 C8E7     		b	.L69
 1292              	.L79:
  93:Core/Src/tim.c ****   }
 1293              		.loc 1 93 5 view .LVU403
 1294 0122 FFF7FEFF 		bl	Error_Handler
 1295              	.LVL64:
 1296 0126 CCE7     		b	.L70
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 35


 1297              	.L80:
 110:Core/Src/tim.c ****   }
 1298              		.loc 1 110 5 view .LVU404
 1299 0128 FFF7FEFF 		bl	Error_Handler
 1300              	.LVL65:
 1301 012c E2E7     		b	.L71
 1302              	.L82:
 1303 012e 00BF     		.align	2
 1304              	.L81:
 1305 0130 00000000 		.word	htim1
 1306 0134 002C0140 		.word	1073818624
 1307              		.cfi_endproc
 1308              	.LFE135:
 1310              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1311              		.align	1
 1312              		.global	HAL_TIM_Base_MspDeInit
 1313              		.syntax unified
 1314              		.thumb
 1315              		.thumb_func
 1317              	HAL_TIM_Base_MspDeInit:
 1318              	.LVL66:
 1319              	.LFB144:
 433:Core/Src/tim.c **** 
 434:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 435:Core/Src/tim.c **** {
 1320              		.loc 1 435 1 view -0
 1321              		.cfi_startproc
 1322              		@ args = 0, pretend = 0, frame = 0
 1323              		@ frame_needed = 0, uses_anonymous_args = 0
 1324              		.loc 1 435 1 is_stmt 0 view .LVU406
 1325 0000 08B5     		push	{r3, lr}
 1326              	.LCFI36:
 1327              		.cfi_def_cfa_offset 8
 1328              		.cfi_offset 3, -8
 1329              		.cfi_offset 14, -4
 436:Core/Src/tim.c **** 
 437:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 1330              		.loc 1 437 3 is_stmt 1 view .LVU407
 1331              		.loc 1 437 20 is_stmt 0 view .LVU408
 1332 0002 0368     		ldr	r3, [r0]
 1333              		.loc 1 437 5 view .LVU409
 1334 0004 104A     		ldr	r2, .L91
 1335 0006 9342     		cmp	r3, r2
 1336 0008 06D0     		beq	.L88
 438:Core/Src/tim.c ****   {
 439:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 440:Core/Src/tim.c **** 
 441:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 442:Core/Src/tim.c ****     /* Peripheral clock disable */
 443:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 444:Core/Src/tim.c **** 
 445:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
 446:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1:TIM1_BRK_TIM15_IRQn disable */
 447:Core/Src/tim.c ****     /**
 448:Core/Src/tim.c ****     * Uncomment the line below to disable the "TIM1_BRK_TIM15_IRQn" interrupt
 449:Core/Src/tim.c ****     * Be aware, disabling shared interrupt may affect other IPs
 450:Core/Src/tim.c ****     */
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 36


 451:Core/Src/tim.c ****     /* HAL_NVIC_DisableIRQ(TIM1_BRK_TIM15_IRQn); */
 452:Core/Src/tim.c ****   /* USER CODE END TIM1:TIM1_BRK_TIM15_IRQn disable */
 453:Core/Src/tim.c **** 
 454:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM16_IRQn);
 455:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 456:Core/Src/tim.c **** 
 457:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 458:Core/Src/tim.c ****   }
 459:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM6)
 1337              		.loc 1 459 8 is_stmt 1 view .LVU410
 1338              		.loc 1 459 10 is_stmt 0 view .LVU411
 1339 000a 104A     		ldr	r2, .L91+4
 1340 000c 9342     		cmp	r3, r2
 1341 000e 0DD0     		beq	.L89
 460:Core/Src/tim.c ****   {
 461:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 462:Core/Src/tim.c **** 
 463:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 464:Core/Src/tim.c ****     /* Peripheral clock disable */
 465:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 466:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 467:Core/Src/tim.c **** 
 468:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 469:Core/Src/tim.c ****   }
 470:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM15)
 1342              		.loc 1 470 8 is_stmt 1 view .LVU412
 1343              		.loc 1 470 10 is_stmt 0 view .LVU413
 1344 0010 0F4A     		ldr	r2, .L91+8
 1345 0012 9342     		cmp	r3, r2
 1346 0014 11D0     		beq	.L90
 1347              	.LVL67:
 1348              	.L83:
 471:Core/Src/tim.c ****   {
 472:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_MspDeInit 0 */
 473:Core/Src/tim.c **** 
 474:Core/Src/tim.c ****   /* USER CODE END TIM15_MspDeInit 0 */
 475:Core/Src/tim.c ****     /* Peripheral clock disable */
 476:Core/Src/tim.c ****     __HAL_RCC_TIM15_CLK_DISABLE();
 477:Core/Src/tim.c **** 
 478:Core/Src/tim.c ****     /* TIM15 interrupt Deinit */
 479:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15:TIM1_BRK_TIM15_IRQn disable */
 480:Core/Src/tim.c ****     /**
 481:Core/Src/tim.c ****     * Uncomment the line below to disable the "TIM1_BRK_TIM15_IRQn" interrupt
 482:Core/Src/tim.c ****     * Be aware, disabling shared interrupt may affect other IPs
 483:Core/Src/tim.c ****     */
 484:Core/Src/tim.c ****     /* HAL_NVIC_DisableIRQ(TIM1_BRK_TIM15_IRQn); */
 485:Core/Src/tim.c ****   /* USER CODE END TIM15:TIM1_BRK_TIM15_IRQn disable */
 486:Core/Src/tim.c **** 
 487:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_MspDeInit 1 */
 488:Core/Src/tim.c **** 
 489:Core/Src/tim.c ****   /* USER CODE END TIM15_MspDeInit 1 */
 490:Core/Src/tim.c ****   }
 491:Core/Src/tim.c **** }
 1349              		.loc 1 491 1 view .LVU414
 1350 0016 08BD     		pop	{r3, pc}
 1351              	.LVL68:
 1352              	.L88:
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 37


 443:Core/Src/tim.c **** 
 1353              		.loc 1 443 5 is_stmt 1 view .LVU415
 1354 0018 02F56442 		add	r2, r2, #58368
 1355 001c 136E     		ldr	r3, [r2, #96]
 1356 001e 23F40063 		bic	r3, r3, #2048
 1357 0022 1366     		str	r3, [r2, #96]
 454:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1358              		.loc 1 454 5 view .LVU416
 1359 0024 1920     		movs	r0, #25
 1360              	.LVL69:
 454:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1361              		.loc 1 454 5 is_stmt 0 view .LVU417
 1362 0026 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1363              	.LVL70:
 1364 002a F4E7     		b	.L83
 1365              	.LVL71:
 1366              	.L89:
 465:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 1367              		.loc 1 465 5 is_stmt 1 view .LVU418
 1368 002c 02F50032 		add	r2, r2, #131072
 1369 0030 936D     		ldr	r3, [r2, #88]
 1370 0032 23F01003 		bic	r3, r3, #16
 1371 0036 9365     		str	r3, [r2, #88]
 1372 0038 EDE7     		b	.L83
 1373              	.L90:
 476:Core/Src/tim.c **** 
 1374              		.loc 1 476 5 view .LVU419
 1375 003a 02F55042 		add	r2, r2, #53248
 1376 003e 136E     		ldr	r3, [r2, #96]
 1377 0040 23F48033 		bic	r3, r3, #65536
 1378 0044 1366     		str	r3, [r2, #96]
 1379              		.loc 1 491 1 is_stmt 0 view .LVU420
 1380 0046 E6E7     		b	.L83
 1381              	.L92:
 1382              		.align	2
 1383              	.L91:
 1384 0048 002C0140 		.word	1073818624
 1385 004c 00100040 		.word	1073745920
 1386 0050 00400140 		.word	1073823744
 1387              		.cfi_endproc
 1388              	.LFE144:
 1390              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 1391              		.align	1
 1392              		.global	HAL_TIM_Encoder_MspDeInit
 1393              		.syntax unified
 1394              		.thumb
 1395              		.thumb_func
 1397              	HAL_TIM_Encoder_MspDeInit:
 1398              	.LVL72:
 1399              	.LFB145:
 492:Core/Src/tim.c **** 
 493:Core/Src/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
 494:Core/Src/tim.c **** {
 1400              		.loc 1 494 1 is_stmt 1 view -0
 1401              		.cfi_startproc
 1402              		@ args = 0, pretend = 0, frame = 0
 1403              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 38


 1404              		.loc 1 494 1 is_stmt 0 view .LVU422
 1405 0000 08B5     		push	{r3, lr}
 1406              	.LCFI37:
 1407              		.cfi_def_cfa_offset 8
 1408              		.cfi_offset 3, -8
 1409              		.cfi_offset 14, -4
 495:Core/Src/tim.c **** 
 496:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM5)
 1410              		.loc 1 496 3 is_stmt 1 view .LVU423
 1411              		.loc 1 496 23 is_stmt 0 view .LVU424
 1412 0002 0268     		ldr	r2, [r0]
 1413              		.loc 1 496 5 view .LVU425
 1414 0004 074B     		ldr	r3, .L97
 1415 0006 9A42     		cmp	r2, r3
 1416 0008 00D0     		beq	.L96
 1417              	.LVL73:
 1418              	.L93:
 497:Core/Src/tim.c ****   {
 498:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 499:Core/Src/tim.c **** 
 500:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 501:Core/Src/tim.c ****     /* Peripheral clock disable */
 502:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 503:Core/Src/tim.c **** 
 504:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 505:Core/Src/tim.c ****     PA0     ------> TIM5_CH1
 506:Core/Src/tim.c ****     PA1     ------> TIM5_CH2
 507:Core/Src/tim.c ****     */
 508:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 509:Core/Src/tim.c **** 
 510:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 511:Core/Src/tim.c **** 
 512:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 513:Core/Src/tim.c ****   }
 514:Core/Src/tim.c **** }
 1419              		.loc 1 514 1 view .LVU426
 1420 000a 08BD     		pop	{r3, pc}
 1421              	.LVL74:
 1422              	.L96:
 502:Core/Src/tim.c **** 
 1423              		.loc 1 502 5 is_stmt 1 view .LVU427
 1424 000c 064A     		ldr	r2, .L97+4
 1425 000e 936D     		ldr	r3, [r2, #88]
 1426 0010 23F00803 		bic	r3, r3, #8
 1427 0014 9365     		str	r3, [r2, #88]
 508:Core/Src/tim.c **** 
 1428              		.loc 1 508 5 view .LVU428
 1429 0016 0321     		movs	r1, #3
 1430 0018 4FF09040 		mov	r0, #1207959552
 1431              	.LVL75:
 508:Core/Src/tim.c **** 
 1432              		.loc 1 508 5 is_stmt 0 view .LVU429
 1433 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1434              	.LVL76:
 1435              		.loc 1 514 1 view .LVU430
 1436 0020 F3E7     		b	.L93
 1437              	.L98:
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 39


 1438 0022 00BF     		.align	2
 1439              	.L97:
 1440 0024 000C0040 		.word	1073744896
 1441 0028 00100240 		.word	1073876992
 1442              		.cfi_endproc
 1443              	.LFE145:
 1445              		.section	.text.HAL_TIMEx_HallSensor_MspDeInit,"ax",%progbits
 1446              		.align	1
 1447              		.global	HAL_TIMEx_HallSensor_MspDeInit
 1448              		.syntax unified
 1449              		.thumb
 1450              		.thumb_func
 1452              	HAL_TIMEx_HallSensor_MspDeInit:
 1453              	.LVL77:
 1454              	.LFB146:
 515:Core/Src/tim.c **** 
 516:Core/Src/tim.c **** void HAL_TIMEx_HallSensor_MspDeInit(TIM_HandleTypeDef* timex_hallsensorHandle)
 517:Core/Src/tim.c **** {
 1455              		.loc 1 517 1 is_stmt 1 view -0
 1456              		.cfi_startproc
 1457              		@ args = 0, pretend = 0, frame = 0
 1458              		@ frame_needed = 0, uses_anonymous_args = 0
 1459              		.loc 1 517 1 is_stmt 0 view .LVU432
 1460 0000 08B5     		push	{r3, lr}
 1461              	.LCFI38:
 1462              		.cfi_def_cfa_offset 8
 1463              		.cfi_offset 3, -8
 1464              		.cfi_offset 14, -4
 518:Core/Src/tim.c **** 
 519:Core/Src/tim.c ****   if(timex_hallsensorHandle->Instance==TIM8)
 1465              		.loc 1 519 3 is_stmt 1 view .LVU433
 1466              		.loc 1 519 28 is_stmt 0 view .LVU434
 1467 0002 0268     		ldr	r2, [r0]
 1468              		.loc 1 519 5 view .LVU435
 1469 0004 074B     		ldr	r3, .L103
 1470 0006 9A42     		cmp	r2, r3
 1471 0008 00D0     		beq	.L102
 1472              	.LVL78:
 1473              	.L99:
 520:Core/Src/tim.c ****   {
 521:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 0 */
 522:Core/Src/tim.c **** 
 523:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 0 */
 524:Core/Src/tim.c ****     /* Peripheral clock disable */
 525:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_DISABLE();
 526:Core/Src/tim.c **** 
 527:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 528:Core/Src/tim.c ****     PC6     ------> TIM8_CH1
 529:Core/Src/tim.c ****     PC7     ------> TIM8_CH2
 530:Core/Src/tim.c ****     PC8     ------> TIM8_CH3
 531:Core/Src/tim.c ****     */
 532:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOC, HALL1_Pin|HALL2_Pin|HALL3_Pin);
 533:Core/Src/tim.c **** 
 534:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 535:Core/Src/tim.c **** 
 536:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 1 */
 537:Core/Src/tim.c ****   }
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 40


 538:Core/Src/tim.c **** }
 1474              		.loc 1 538 1 view .LVU436
 1475 000a 08BD     		pop	{r3, pc}
 1476              	.LVL79:
 1477              	.L102:
 525:Core/Src/tim.c **** 
 1478              		.loc 1 525 5 is_stmt 1 view .LVU437
 1479 000c 064A     		ldr	r2, .L103+4
 1480 000e 136E     		ldr	r3, [r2, #96]
 1481 0010 23F40053 		bic	r3, r3, #8192
 1482 0014 1366     		str	r3, [r2, #96]
 532:Core/Src/tim.c **** 
 1483              		.loc 1 532 5 view .LVU438
 1484 0016 4FF4E071 		mov	r1, #448
 1485 001a 0448     		ldr	r0, .L103+8
 1486              	.LVL80:
 532:Core/Src/tim.c **** 
 1487              		.loc 1 532 5 is_stmt 0 view .LVU439
 1488 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1489              	.LVL81:
 1490              		.loc 1 538 1 view .LVU440
 1491 0020 F3E7     		b	.L99
 1492              	.L104:
 1493 0022 00BF     		.align	2
 1494              	.L103:
 1495 0024 00340140 		.word	1073820672
 1496 0028 00100240 		.word	1073876992
 1497 002c 00080048 		.word	1207961600
 1498              		.cfi_endproc
 1499              	.LFE146:
 1501              		.global	htim15
 1502              		.section	.bss.htim15,"aw",%nobits
 1503              		.align	2
 1506              	htim15:
 1507 0000 00000000 		.space	76
 1507      00000000 
 1507      00000000 
 1507      00000000 
 1507      00000000 
 1508              		.global	htim8
 1509              		.section	.bss.htim8,"aw",%nobits
 1510              		.align	2
 1513              	htim8:
 1514 0000 00000000 		.space	76
 1514      00000000 
 1514      00000000 
 1514      00000000 
 1514      00000000 
 1515              		.global	htim6
 1516              		.section	.bss.htim6,"aw",%nobits
 1517              		.align	2
 1520              	htim6:
 1521 0000 00000000 		.space	76
 1521      00000000 
 1521      00000000 
 1521      00000000 
 1521      00000000 
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 41


 1522              		.global	htim5
 1523              		.section	.bss.htim5,"aw",%nobits
 1524              		.align	2
 1527              	htim5:
 1528 0000 00000000 		.space	76
 1528      00000000 
 1528      00000000 
 1528      00000000 
 1528      00000000 
 1529              		.global	htim1
 1530              		.section	.bss.htim1,"aw",%nobits
 1531              		.align	2
 1534              	htim1:
 1535 0000 00000000 		.space	76
 1535      00000000 
 1535      00000000 
 1535      00000000 
 1535      00000000 
 1536              		.text
 1537              	.Letext0:
 1538              		.file 2 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 1539              		.file 3 "C:\\ST\\STM32CubeCLT_1.15.1\\GNU-tools-for-STM32\\bin\\../lib/gcc/arm-none-eabi/12.3.1/..
 1540              		.file 4 "C:\\ST\\STM32CubeCLT_1.15.1\\GNU-tools-for-STM32\\bin\\../lib/gcc/arm-none-eabi/12.3.1/..
 1541              		.file 5 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 1542              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 1543              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 1544              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 1545              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim_ex.h"
 1546              		.file 10 "Core/Inc/tim.h"
 1547              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_cortex.h"
 1548              		.file 12 "Core/Inc/main.h"
 1549              		.file 13 "<built-in>"
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 42


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:21     .text.MX_TIM5_Init:00000000 $t
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:27     .text.MX_TIM5_Init:00000000 MX_TIM5_Init
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:137    .text.MX_TIM5_Init:0000005c $d
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:1527   .bss.htim5:00000000 htim5
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:143    .text.MX_TIM6_Init:00000000 $t
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:149    .text.MX_TIM6_Init:00000000 MX_TIM6_Init
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:233    .text.MX_TIM6_Init:00000048 $d
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:1520   .bss.htim6:00000000 htim6
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:239    .text.MX_TIM8_Init:00000000 $t
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:245    .text.MX_TIM8_Init:00000000 MX_TIM8_Init
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:349    .text.MX_TIM8_Init:00000058 $d
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:1513   .bss.htim8:00000000 htim8
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:355    .text.MX_TIM15_Init:00000000 $t
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:361    .text.MX_TIM15_Init:00000000 MX_TIM15_Init
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:474    .text.MX_TIM15_Init:00000068 $d
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:1506   .bss.htim15:00000000 htim15
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:480    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:486    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:623    .text.HAL_TIM_Base_MspInit:00000090 $d
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:631    .text.HAL_TIM_Encoder_MspInit:00000000 $t
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:637    .text.HAL_TIM_Encoder_MspInit:00000000 HAL_TIM_Encoder_MspInit
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:736    .text.HAL_TIM_Encoder_MspInit:0000005c $d
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:741    .text.HAL_TIMEx_HallSensor_MspInit:00000000 $t
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:747    .text.HAL_TIMEx_HallSensor_MspInit:00000000 HAL_TIMEx_HallSensor_MspInit
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:847    .text.HAL_TIMEx_HallSensor_MspInit:00000060 $d
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:853    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:859    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:1008   .text.HAL_TIM_MspPostInit:00000090 $d
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:1014   .text.MX_TIM1_Init:00000000 $t
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:1020   .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:1305   .text.MX_TIM1_Init:00000130 $d
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:1534   .bss.htim1:00000000 htim1
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:1311   .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:1317   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:1384   .text.HAL_TIM_Base_MspDeInit:00000048 $d
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:1391   .text.HAL_TIM_Encoder_MspDeInit:00000000 $t
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:1397   .text.HAL_TIM_Encoder_MspDeInit:00000000 HAL_TIM_Encoder_MspDeInit
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:1440   .text.HAL_TIM_Encoder_MspDeInit:00000024 $d
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:1446   .text.HAL_TIMEx_HallSensor_MspDeInit:00000000 $t
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:1452   .text.HAL_TIMEx_HallSensor_MspDeInit:00000000 HAL_TIMEx_HallSensor_MspDeInit
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:1495   .text.HAL_TIMEx_HallSensor_MspDeInit:00000024 $d
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:1503   .bss.htim15:00000000 $d
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:1510   .bss.htim8:00000000 $d
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:1517   .bss.htim6:00000000 $d
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:1524   .bss.htim5:00000000 $d
C:\Users\Simio\AppData\Local\Temp\cctDb92f.s:1531   .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Encoder_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_TIM_Base_Init
HAL_TIMEx_HallSensor_Init
HAL_TIM_ConfigClockSource
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cctDb92f.s 			page 43


HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_NVIC_DisableIRQ
HAL_GPIO_DeInit
