#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x103ab24e0 .scope module, "tb_debug_unpack" "tb_debug_unpack" 2 3;
 .timescale -9 -12;
v0x103abf530_0 .var "clk", 0 0;
v0xb3b088000_0 .var "in_byte", 7 0;
v0xb3b0880a0_0 .net "in_ready", 0 0, v0x103abeb20_0;  1 drivers
v0xb3b088140_0 .var "in_valid", 0 0;
v0xb3b0881e0_0 .var "rst", 0 0;
v0xb3b088280_0 .net "rx_sym", 1 0, v0x103abf2b0_0;  1 drivers
v0xb3b088320_0 .var "rx_sym_ready", 0 0;
v0xb3b0883c0_0 .net "rx_sym_valid", 0 0, v0x103abf3f0_0;  1 drivers
S_0x103ab2660 .scope module, "dut" "sym_unpacker_4x" 2 11, 3 1 0, S_0x103ab24e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /OUTPUT 1 "in_ready";
    .port_info 4 /INPUT 8 "in_byte";
    .port_info 5 /OUTPUT 1 "rx_sym_valid";
    .port_info 6 /INPUT 1 "rx_sym_ready";
    .port_info 7 /OUTPUT 2 "rx_sym";
v0x103ab7720_0 .var "byte_buf", 7 0;
v0x103ab77c0_0 .net "clk", 0 0, v0x103abf530_0;  1 drivers
v0x103ab7860_0 .var "has_data", 0 0;
v0x103abea80_0 .net "in_byte", 7 0, v0xb3b088000_0;  1 drivers
v0x103abeb20_0 .var "in_ready", 0 0;
v0x103abebc0_0 .net "in_valid", 0 0, v0xb3b088140_0;  1 drivers
v0x103abec60_0 .net "rst", 0 0, v0xb3b0881e0_0;  1 drivers
v0x103abf2b0_0 .var "rx_sym", 1 0;
v0x103abf350_0 .net "rx_sym_ready", 0 0, v0xb3b088320_0;  1 drivers
v0x103abf3f0_0 .var "rx_sym_valid", 0 0;
v0x103abf490_0 .var "sym_count", 1 0;
E_0xb3b068600 .event posedge, v0x103ab77c0_0;
    .scope S_0x103ab2660;
T_0 ;
    %wait E_0xb3b068600;
    %load/vec4 v0x103abec60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x103abeb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x103abf3f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x103abf2b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x103ab7720_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x103abf490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x103ab7860_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x103abebc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0x103abeb20_0;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x103abea80_0;
    %assign/vec4 v0x103ab7720_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x103abf490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x103ab7860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x103abeb20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x103abf3f0_0, 0;
    %load/vec4 v0x103abea80_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x103abf2b0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x103abf3f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.8, 10;
    %load/vec4 v0x103abf350_0;
    %and;
T_0.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.7, 9;
    %load/vec4 v0x103ab7860_0;
    %and;
T_0.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %load/vec4 v0x103abf490_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_0.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x103abf3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x103ab7860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x103abeb20_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v0x103abf490_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x103abf490_0, 0;
    %load/vec4 v0x103abf490_0;
    %addi 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x103abf2b0_0, 0;
    %jmp T_0.15;
T_0.11 ;
    %load/vec4 v0x103ab7720_0;
    %parti/s 2, 2, 3;
    %assign/vec4 v0x103abf2b0_0, 0;
    %jmp T_0.15;
T_0.12 ;
    %load/vec4 v0x103ab7720_0;
    %parti/s 2, 4, 4;
    %assign/vec4 v0x103abf2b0_0, 0;
    %jmp T_0.15;
T_0.13 ;
    %load/vec4 v0x103ab7720_0;
    %parti/s 2, 6, 4;
    %assign/vec4 v0x103abf2b0_0, 0;
    %jmp T_0.15;
T_0.15 ;
    %pop/vec4 1;
T_0.10 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x103ab24e0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x103abf530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb3b0881e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb3b088140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb3b088320_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xb3b088000_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x103ab24e0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x103abf530_0;
    %inv;
    %store/vec4 v0x103abf530_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x103ab24e0;
T_3 ;
    %pushi/vec4 3, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb3b068600;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb3b0881e0_0, 0, 1;
    %wait E_0xb3b068600;
    %vpi_call 2 20 "$display", "T=%0t: Initial state: in_ready=%b", $time, v0xb3b0880a0_0 {0 0 0};
T_3.2 ;
    %load/vec4 v0xb3b0880a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_3.3, 8;
    %wait E_0xb3b068600;
    %jmp T_3.2;
T_3.3 ;
    %vpi_call 2 24 "$display", "T=%0t: Ready detected", $time {0 0 0};
    %wait E_0xb3b068600;
    %pushi/vec4 228, 0, 8;
    %store/vec4 v0xb3b088000_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb3b088140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb3b088320_0, 0, 1;
    %vpi_call 2 31 "$display", "T=%0t: Set in_valid=1, in_byte=0xE4", $time {0 0 0};
    %wait E_0xb3b068600;
    %vpi_call 2 35 "$display", "T=%0t: After handshake clk: in_ready=%b, rx_sym_valid=%b, rx_sym=%b", $time, v0xb3b0880a0_0, v0xb3b0883c0_0, v0xb3b088280_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb3b088140_0, 0, 1;
    %wait E_0xb3b068600;
    %vpi_call 2 41 "$display", "T=%0t: Sym0 should be valid: valid=%b, sym=%b (expect 00)", $time, v0xb3b0883c0_0, v0xb3b088280_0 {0 0 0};
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_debug_unpack.v";
    "../src/sym_unpacker_4x.v";
