CONFIG ?= pktchain
TARGET := sha256_axilite_slave
PICKLED_CONTEXT := $(FPGA_DIR)/ctx.pkl
SIM_MAKEFILE := Makefile.sim
PARTIAL_IOBINDING := $(FPGA_DIR)/io.partial
TARGET_SRCS := ../testbench/$(TARGET).v ../sha256/src/rtl/sha256_core.v ../sha256/src/rtl/sha256_k_constants.v ../sha256/src/rtl/sha256_w_mem.v

.PHONY: all project
all: $(SIM_MAKEFILE) $(PICKLED_CONTEXT)
	make -f $(SIM_MAKEFILE)

project: $(SIM_MAKEFILE) $(PICKLED_CONTEXT)

clean:
	if [ -f $(SIM_MAKEFILE) ]; then make -f $(SIM_MAKEFILE) cleanall; fi
	rm -rf $(SIM_MAKEFILE) $(TARGET)_host_wrapper.v synth.ys io.pads

$(SIM_MAKEFILE): $(PICKLED_CONTEXT) $(PARTIAL_IOBINDING) ../testbench/$(TARGET)_host.v $(TARGET_SRCS)
	python -m prga_tools.$(CONFIG).simproj \
		--fix_io $(PARTIAL_IOBINDING) \
		-t ../$(TARGET)_host.v --testbench_top picorv32_wrapper \
		-m ../$(TARGET).v --model_top sha256_axilite_slave \
		--makefile $@ \
		$(PICKLED_CONTEXT)

$(PICKLED_CONTEXT):
	make -C $(FPGA_DIR)

$(PARTIAL_IOBINDING):

%: project
	make -f $(SIM_MAKEFILE) $@
