<!DOCTYPE html
  PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<!-- saved from url=(0014)about:internet -->
<html xmlns:MSHelp="http://www.microsoft.com/MSHelp/" lang="en-us" xml:lang="en-us"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">

<meta name="DC.Type" content="reference">
<meta name="DC.Title" content="Application Targeted Accelerators Intrinsics">
<meta name="DC.subject" content="intrinsics, Intel&reg; SSE4, application targeted accelerator intrinsics, _mm_popcnt_u32, _mm_popcnt_u64, _mm_crc32_u8, _mm_crc32_u16, _mm_crc32_u32, _mm_crc32_u64, Intel&reg; Streaming SIMD Extensions 4, Intel&reg; SSE4 intrinsics">
<meta name="keywords" content="intrinsics, Intel&reg; SSE4, application targeted accelerator intrinsics, _mm_popcnt_u32, _mm_popcnt_u64, _mm_crc32_u8, _mm_crc32_u16, _mm_crc32_u32, _mm_crc32_u64, Intel&reg; Streaming SIMD Extensions 4, Intel&reg; SSE4 intrinsics">
<meta name="DC.Relation" scheme="URI" content="GUID-1B997F89-A81B-4E6A-80C5-F996B921D66D.htm">
<meta name="DC.Relation" scheme="URI" content="http://www.intel.com/software/products/softwaredocs_feedback">
<meta name="DC.Format" content="XHTML">
<meta name="DC.Identifier" content="GUID-8BF984F1-B22D-47F3-BFE8-4FB9F85B5C66">
<meta name="DC.Language" content="en-US">
<link rel="stylesheet" type="text/css" href="intel_css_styles.css">
<title>Application Targeted Accelerators Intrinsics</title>
<xml>
<MSHelp:Attr Name="DocSet" Value="Intel"></MSHelp:Attr>
<MSHelp:Attr Name="Locale" Value="kbEnglish"></MSHelp:Attr>
<MSHelp:Keyword Index="F" Term="intel.cpp.intref_sse42_ATA"></MSHelp:Keyword>
<MSHelp:Attr Name="TopicType" Value="kbReference"></MSHelp:Attr>
</xml>
</head>
<body id="GUID-8BF984F1-B22D-47F3-BFE8-4FB9F85B5C66">
 <!-- ==============(Start:NavScript)================= -->
 <script src="NavScript.js" language="JavaScript1.2" type="text/javascript"></script>
 <script language="JavaScript1.2" type="text/javascript">WriteNavLink(0);</script>
 <!-- ==============(End:NavScript)================= -->
<p id="header_text" style="margin-bottom : 20pt"><em>Intel&reg; C++ Compiler XE 13.1 User and Reference Guides</em></p>


 
  <h1 class="topictitle1">Application Targeted Accelerators Intrinsics</h1>
 
   
  <div> 
    <div class="section" id="GUID-3AC3768D-39CE-46C8-ABCB-3E2294C4F518"> 
      <p>These Intel&reg; Streaming SIMD Extensions (Intel&reg; SSE4) intrinsics extend the capabilities of Intel&reg; architectures by adding performance-optimized, low-latency, lower power fixed-function accelerators on the processor die to benefit specific applications. 
      </p>
 
      <p>The prototypes for application-targeted accelerator intrinsics are in the file 
        <span class="filepath">nmmintrin.h</span>. 
      </p>
 
      <p>Intrinsics marked with * are implemented only on Intel&reg; 64 architectures. The rest of the intrinsics are implemented on both IA-32 architectures and Intel&reg; 64 architectures. 
      </p>
 
    </div>
 
    <div class="section" id="GUID-4D64CDA5-846A-42AB-A7C8-0750CCE36AA4"> 
      
<div class="tablenoborder"><table cellpadding="4" summary="" id="GUID-C68C9FBA-557C-457A-AFD9-44D8C86BB906" frame="hsides" border="1" rules="all"><thead align="left"> 
            <tr> 
              <th class="cellrowborder" valign="top" width="43.8034188034188%" id="d478750e83"> 
                <p>Intrinsic Name 
                </p>
 
              </th>
 
              <th class="cellrowborder" valign="top" width="34.82905982905983%" id="d478750e89"> 
                <p>Operation 
                </p>
 
              </th>
 
              <th class="row-nocellborder" valign="top" width="21.36752136752137%" id="d478750e95"> 
                <p>Corresponding 
                  <br>Intel&reg; SSE4 Instruction 
                </p>
 
              </th>
 
            </tr>
</thead>
 
          <tbody> 
            <tr> 
              <td class="cellrowborder" valign="top" width="43.8034188034188%" headers="d478750e83 "> 
                <p><span class="option">_mm_popcnt_u32</span> 
                </p>
 
              </td>
 
              <td class="cellrowborder" valign="top" width="34.82905982905983%" headers="d478750e89 "> 
                <p>Counts number of set bits in a data operation
                </p>
 
              </td>
 
              <td class="row-nocellborder" valign="top" width="21.36752136752137%" headers="d478750e95 "> 
                <p><samp class="codeph">POPCNT</samp>
                </p>
 
              </td>
 
            </tr>
 
            <tr> 
              <td class="cellrowborder" valign="top" width="43.8034188034188%" headers="d478750e83 "> 
                <p><span class="option">_mm_popcnt_u64*</span> 
                </p>
 
              </td>
 
              <td class="cellrowborder" valign="top" width="34.82905982905983%" headers="d478750e89 "> 
                <p>Counts number of set bits in a data operation
                </p>
 
              </td>
 
              <td class="row-nocellborder" valign="top" width="21.36752136752137%" headers="d478750e95 "> 
                <p><samp class="codeph">POPCNT</samp>
                </p>
 
              </td>
 
            </tr>
 
            <tr> 
              <td class="cellrowborder" valign="top" width="43.8034188034188%" headers="d478750e83 "> 
                <p><span class="option">_mm_crc32_u8</span> 
                </p>
 
              </td>
 
              <td class="cellrowborder" valign="top" width="34.82905982905983%" headers="d478750e89 "> 
                <p>Accumulates cyclic redundancy check
                </p>
 
              </td>
 
              <td class="row-nocellborder" valign="top" width="21.36752136752137%" headers="d478750e95 "> 
                <p><samp class="codeph">CRC32</samp>
                </p>
 
              </td>
 
            </tr>
 
            <tr> 
              <td class="cellrowborder" valign="top" width="43.8034188034188%" headers="d478750e83 "> 
                <p><span class="option">_mm_crc32_u16</span> 
                </p>
 
              </td>
 
              <td class="cellrowborder" valign="top" width="34.82905982905983%" headers="d478750e89 "> 
                <p>Performs cyclic redundancy check
                </p>
 
              </td>
 
              <td class="row-nocellborder" valign="top" width="21.36752136752137%" headers="d478750e95 "> 
                <p><samp class="codeph">CRC32</samp> 
                </p>
 
              </td>
 
            </tr>
 
            <tr> 
              <td class="cellrowborder" valign="top" width="43.8034188034188%" headers="d478750e83 "> 
                <p><span class="option">_mm_crc32_u32</span> 
                </p>
 
              </td>
 
              <td class="cellrowborder" valign="top" width="34.82905982905983%" headers="d478750e89 "> 
                <p>Performs cyclic redundancy check
                </p>
 
              </td>
 
              <td class="row-nocellborder" valign="top" width="21.36752136752137%" headers="d478750e95 "> 
                <p><span class="keyword">CRC32</span> 
                </p>
 
              </td>
 
            </tr>
 
            <tr> 
              <td class="cellrowborder" valign="top" width="43.8034188034188%" headers="d478750e83 "> 
                <p><span class="option">_mm_crc32_u64*</span> 
                </p>
 
              </td>
 
              <td class="cellrowborder" valign="top" width="34.82905982905983%" headers="d478750e89 "> 
                <p>Performs cyclic redundancy check
                </p>
 
              </td>
 
              <td class="row-nocellborder" valign="top" width="21.36752136752137%" headers="d478750e95 "> 
                <p><samp class="codeph">CRC32</samp> 
                </p>
 
              </td>
 
            </tr>
 
          </tbody>
 
        </table>
</div>
 
      <p></p>
 
    </div>
 
    <div class="section" id="GUID-9B458EDA-B3DB-49B7-8DAE-B4B9F53885D2"> 
      <div class="dlsyntaxpara"><p class="dlsyntaxpara"><span class="kwd">unsigned int _mm_popcnt_u32(unsigned int v); 
          </span></p></div> 
      <p>Counts the number of set bits in a data operation. 
      </p>
 
      <p></p>
 
    </div>
 
    <div class="section" id="GUID-DC351F0C-194B-4539-8669-C75F84A5CEBF"> 
      <div class="dlsyntaxpara"><p class="dlsyntaxpara"><span class="kwd">__int64 _mm_popcnt_u64(unsigned __int64 v) 
          </span></p></div> 
      <p>Counts the number of set bits in a data operation. Use only on Intel&reg; 64 architectures. 
      </p>
 
      <p></p>
 
    </div>
 
    <div class="section" id="GUID-153CACBB-E851-4233-B2B6-97F9B9DD31D4"> 
      <div class="dlsyntaxpara"><p class="dlsyntaxpara"><span class="kwd">unsigned int _mm_crc32_u8 (unsigned int crc, unsigned char v);</span></p></div> 
      <p>Starting with initial value in the first operand, accumulates CRC32 value for the second operand and stores the result in the destination operand. Accumulates CRC32 on r/m8. 
      </p>
 
      <p></p>
 
    </div>
 
    <div class="section" id="GUID-4526585A-0E62-47E2-A8BA-5E0E5BB1F74F"> 
      <div class="dlsyntaxpara"><p class="dlsyntaxpara"><span class="kwd">unsigned int _mm_crc32_u16(unsigned int crc, unsigned short v);</span></p></div> 
      <p>Starting with initial value in the first operand, accumulates CRC32 value for the second operand and stores the result in the destination operand. Accumulates CRC32 on r/m16. 
      </p>
 
      <p></p>
 
    </div>
 
    <div class="section" id="GUID-F97D1445-9F62-4E67-82C4-4D5234FC2900"> 
      <div class="dlsyntaxpara"><p class="dlsyntaxpara"><span class="kwd">unsigned int _mm_crc32_u32(unsigned int crc, unsigned int v);</span></p></div> 
      <p>Starting with initial value in the first operand, accumulates CRC32 value for the second operand and stores the result in the destination operand. Accumulates CRC32 on r/m32. 
      </p>
 
      <p></p>
 
    </div>
 
    <div class="section" id="GUID-13490830-78F4-4404-ADF0-2C98EF4DDA51"> 
      <div class="dlsyntaxpara"><p class="dlsyntaxpara"><span class="kwd">unsigned __int64 _mm_crc32_u64(unsigned __int64 crc, unsigned __int64 v);</span></p></div> 
      <p>Starting with initial value in the first operand, accumulates CRC32 value for the second operand and stores the result in the destination operand. Accumulates CRC32 on r/m64. Use only on Intel&reg; 64 architectures. 
      </p>
 
    </div>
 
  </div>
 
  
<div class="familylinks">
<div class="parentlink"><strong>Parent topic:</strong>&nbsp;<a href="GUID-1B997F89-A81B-4E6A-80C5-F996B921D66D.htm">Efficient Accelerated String and Text Processing</a></div>
</div>
<div><br clear="all">
<div class="docfeedback">
<div><a href="http://www.intel.com/software/products/softwaredocs_feedback" target="_blank">Submit feedback on this help topic 
		  </a></div></div></div> 

</body>
</html>
