reg__14: 
logic__2: 
case__17: 
muxpart__1: 
case__18: 
logic__13: 
logic__39: 
reg__10: 
reg__2: 
case__16: 
muxpart__2: 
reg__5: 
logic__33: 
reg__1: 
counter: 
datapath__4: 
logic__36: 
reg__11: 
case__13: 
spi_controller: 
muxpart: 
case__12: 
case__2: 
logic__5: 
case__1: 
design_1_spi_controller_0_0: 
reg__13: 
reg__12: 
datapath__2: 
datapath: 
logic__12: 
case__15: 
datapath__3: 
case: 
datapath__1: 
logic__32: 
reg__8: 
reg__4: 
reg__15: 
reg__9: 
reg: 
logic: 
case__20: 
logic__4: 
case__19: 
logic__7: 
logic__8: 
logic__11: 
reg__3: 
counter__1: 
case__14: 
