#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x563d198798e0 .scope module, "BUF" "BUF" 2 2;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
o0x7fe1d3d25018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x563d19853e70 .functor BUFZ 1, o0x7fe1d3d25018, C4<0>, C4<0>, C4<0>;
v0x563d198538c0_0 .net "A", 0 0, o0x7fe1d3d25018;  0 drivers
v0x563d19849e70_0 .net "Y", 0 0, L_0x563d19853e70;  1 drivers
S_0x563d198790c0 .scope module, "BancoPruebas" "BancoPruebas" 3 16;
 .timescale -9 -10;
v0x563d198a8c80_0 .net "In0", 7 0, v0x563d198a8280_0;  1 drivers
v0x563d198a8d60_0 .net "In1", 7 0, v0x563d198a8340_0;  1 drivers
v0x563d198a8e20_0 .net "clk", 0 0, v0x563d198a84f0_0;  1 drivers
v0x563d198a8ec0_0 .net "clk2", 0 0, v0x563d198a85e0_0;  1 drivers
v0x563d198a8f60_0 .net "data_outC", 7 0, v0x563d19877ef0_0;  1 drivers
v0x563d198a9000_0 .net "data_outE", 7 0, v0x563d198a7570_0;  1 drivers
RS_0x7fe1d3d251c8 .resolv tri, v0x563d19895a00_0, v0x563d198a7bc0_0;
v0x563d198a90a0_0 .net8 "outValid", 0 0, RS_0x7fe1d3d251c8;  2 drivers
v0x563d198a9140_0 .net "valid0", 0 0, v0x563d198a8980_0;  1 drivers
v0x563d198a91e0_0 .net "valid1", 0 0, v0x563d198a8a20_0;  1 drivers
S_0x563d19895580 .scope module, "mux2x1cond" "Mux2x1_8Bits" 3 34, 4 1 0, S_0x563d198790c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "In0";
    .port_info 1 /INPUT 8 "In1";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "valid0";
    .port_info 4 /INPUT 1 "valid1";
    .port_info 5 /OUTPUT 1 "outValid";
    .port_info 6 /OUTPUT 8 "data_out";
v0x563d19871bb0_0 .net "In0", 7 0, v0x563d198a8280_0;  alias, 1 drivers
v0x563d19872360_0 .net "In1", 7 0, v0x563d198a8340_0;  alias, 1 drivers
v0x563d198736e0_0 .var "ValorAnterior", 7 0;
v0x563d198772b0_0 .net "clk", 0 0, v0x563d198a84f0_0;  alias, 1 drivers
v0x563d19877ef0_0 .var "data_out", 7 0;
v0x563d19895a00_0 .var "outValid", 0 0;
v0x563d19895ac0_0 .var "selector", 0 0;
v0x563d19895b80_0 .net "valid0", 0 0, v0x563d198a8980_0;  alias, 1 drivers
v0x563d19895c40_0 .net "valid1", 0 0, v0x563d198a8a20_0;  alias, 1 drivers
v0x563d19895d00_0 .var "validTemp", 0 0;
E_0x563d1981d420 .event posedge, v0x563d198772b0_0;
E_0x563d19840240/0 .event edge, v0x563d19895b80_0, v0x563d19895ac0_0, v0x563d19871bb0_0, v0x563d19895c40_0;
E_0x563d19840240/1 .event edge, v0x563d19872360_0, v0x563d198736e0_0;
E_0x563d19840240 .event/or E_0x563d19840240/0, E_0x563d19840240/1;
S_0x563d19895ea0 .scope module, "mux2x1estruct" "Mux2x1_8Bits_synth" 3 59, 5 5 0, S_0x563d198790c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "In0";
    .port_info 1 /INPUT 8 "In1";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "valid0";
    .port_info 4 /INPUT 1 "valid1";
    .port_info 5 /OUTPUT 1 "outValid";
    .port_info 6 /OUTPUT 8 "data_out";
L_0x563d19853760 .functor AND 1, v0x563d198a8980_0, L_0x563d198721c0, C4<1>, C4<1>;
L_0x563d198719d0 .functor AND 1, v0x563d198a8a20_0, v0x563d198a7c60_0, C4<1>, C4<1>;
L_0x563d198721c0 .functor NOT 1, v0x563d198a7c60_0, C4<0>, C4<0>, C4<0>;
L_0x563d198778e0 .functor BUFZ 1, L_0x563d198aa460, C4<0>, C4<0>, C4<0>;
v0x563d198a6360_0 .net "In0", 7 0, v0x563d198a8280_0;  alias, 1 drivers
v0x563d198a6440_0 .net "In1", 7 0, v0x563d198a8340_0;  alias, 1 drivers
v0x563d198a6500_0 .net "ValorAnterior", 7 0, L_0x563d198badf0;  1 drivers
v0x563d198a65c0_0 .net "_00_", 0 0, L_0x563d198aa460;  1 drivers
v0x563d198a6900_0 .net "_01_", 7 0, L_0x563d198bab40;  1 drivers
v0x563d198a6a50_0 .net "_02_", 0 0, L_0x563d198ba9d0;  1 drivers
v0x563d198a6b30_0 .net "_03_", 31 0, L_0x563d198bafc0;  1 drivers
v0x563d198a79c0_0 .net "_04_", 0 0, L_0x563d19853760;  1 drivers
v0x563d198a7920_0 .net "_05_", 0 0, L_0x563d198719d0;  1 drivers
v0x563d198a6cd0_0 .net "_06_", 0 0, L_0x563d198721c0;  1 drivers
v0x563d198a6db0_0 .net *"_ivl_0", 30 0, L_0x563d198aa360;  1 drivers
v0x563d198a6e90_0 .net *"_ivl_11", 31 0, L_0x563d198ba710;  1 drivers
L_0x7fe1d3cdc0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563d198a6f70_0 .net/2u *"_ivl_19", 0 0, L_0x7fe1d3cdc0a8;  1 drivers
L_0x7fe1d3cdc0f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x563d198a7050_0 .net/2u *"_ivl_23", 7 0, L_0x7fe1d3cdc0f0;  1 drivers
v0x563d198a7130_0 .net *"_ivl_35", 0 0, L_0x563d198778e0;  1 drivers
v0x563d198a7210_0 .net *"_ivl_5", 31 0, L_0x563d198aa580;  1 drivers
L_0x7fe1d3cdc018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563d198a72f0_0 .net *"_ivl_8", 30 0, L_0x7fe1d3cdc018;  1 drivers
L_0x7fe1d3cdc060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x563d198a73d0_0 .net/2u *"_ivl_9", 31 0, L_0x7fe1d3cdc060;  1 drivers
v0x563d198a74b0_0 .net "clk", 0 0, v0x563d198a84f0_0;  alias, 1 drivers
v0x563d198a7570_0 .var "data_out", 7 0;
v0x563d198a7bc0_0 .var "outValid", 0 0;
v0x563d198a7c60_0 .var "selector", 0 0;
v0x563d198a7d00_0 .net "valid0", 0 0, v0x563d198a8980_0;  alias, 1 drivers
v0x563d198a7da0_0 .net "valid1", 0 0, v0x563d198a8a20_0;  alias, 1 drivers
v0x563d198a7e40_0 .net "validTemp", 0 0, L_0x563d198bad00;  1 drivers
L_0x563d198aa360 .part L_0x563d198ba710, 1, 31;
L_0x563d198aa460 .part L_0x563d198ba710, 0, 1;
L_0x563d198aa580 .concat [ 1 31 0 0], v0x563d198a7c60_0, L_0x7fe1d3cdc018;
L_0x563d198ba710 .arith/sum 32, L_0x563d198aa580, L_0x7fe1d3cdc060;
L_0x563d198ba9d0 .functor MUXZ 1, L_0x7fe1d3cdc0a8, v0x563d198a8a20_0, L_0x563d198719d0, C4<>;
L_0x563d198bab40 .functor MUXZ 8, L_0x7fe1d3cdc0f0, v0x563d198a8340_0, L_0x563d198719d0, C4<>;
L_0x563d198bad00 .functor MUXZ 1, L_0x563d198ba9d0, v0x563d198a8980_0, L_0x563d19853760, C4<>;
L_0x563d198badf0 .functor MUXZ 8, L_0x563d198bab40, v0x563d198a8280_0, L_0x563d19853760, C4<>;
L_0x563d198bafc0 .concat8 [ 1 31 0 0], L_0x563d198778e0, L_0x563d198aa360;
S_0x563d198a8010 .scope module, "prob" "probadorMux2x18bits" 3 47, 6 3 0, S_0x563d198790c0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 8 "In0";
    .port_info 1 /OUTPUT 8 "In1";
    .port_info 2 /OUTPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "valid0";
    .port_info 4 /OUTPUT 1 "valid1";
    .port_info 5 /OUTPUT 1 "clk2";
    .port_info 6 /OUTPUT 1 "Reset_L";
    .port_info 7 /INPUT 1 "outValid";
    .port_info 8 /INPUT 8 "data_out";
v0x563d198a8280_0 .var "In0", 7 0;
v0x563d198a8340_0 .var "In1", 7 0;
v0x563d198a8450_0 .var "Reset_L", 0 0;
v0x563d198a84f0_0 .var "clk", 0 0;
v0x563d198a85e0_0 .var "clk2", 0 0;
o0x7fe1d3d25948 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x563d198a86f0_0 .net "data_out", 7 0, o0x7fe1d3d25948;  0 drivers
v0x563d198a87d0_0 .var "dummy1", 0 0;
v0x563d198a8890_0 .net8 "outValid", 0 0, RS_0x7fe1d3d251c8;  alias, 2 drivers
v0x563d198a8980_0 .var "valid0", 0 0;
v0x563d198a8a20_0 .var "valid1", 0 0;
S_0x563d1986d990 .scope module, "DFF" "DFF" 2 26;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
o0x7fe1d3d25b58 .functor BUFZ 1, C4<z>; HiZ drive
v0x563d198a92a0_0 .net "C", 0 0, o0x7fe1d3d25b58;  0 drivers
o0x7fe1d3d25b88 .functor BUFZ 1, C4<z>; HiZ drive
v0x563d198a9360_0 .net "D", 0 0, o0x7fe1d3d25b88;  0 drivers
v0x563d198a9420_0 .var "Q", 0 0;
E_0x563d198a6270 .event posedge, v0x563d198a92a0_0;
S_0x563d1986db20 .scope module, "DFFSR" "DFFSR" 2 33;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /INPUT 1 "S";
    .port_info 4 /INPUT 1 "R";
o0x7fe1d3d25c78 .functor BUFZ 1, C4<z>; HiZ drive
v0x563d198a95a0_0 .net "C", 0 0, o0x7fe1d3d25c78;  0 drivers
o0x7fe1d3d25ca8 .functor BUFZ 1, C4<z>; HiZ drive
v0x563d198a9680_0 .net "D", 0 0, o0x7fe1d3d25ca8;  0 drivers
v0x563d198a9740_0 .var "Q", 0 0;
o0x7fe1d3d25d08 .functor BUFZ 1, C4<z>; HiZ drive
v0x563d198a97e0_0 .net "R", 0 0, o0x7fe1d3d25d08;  0 drivers
o0x7fe1d3d25d38 .functor BUFZ 1, C4<z>; HiZ drive
v0x563d198a98a0_0 .net "S", 0 0, o0x7fe1d3d25d38;  0 drivers
E_0x563d198a9540 .event posedge, v0x563d198a97e0_0, v0x563d198a98a0_0, v0x563d198a95a0_0;
S_0x563d1986dcb0 .scope module, "NAND" "NAND" 2 14;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
o0x7fe1d3d25e58 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fe1d3d25e88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x563d19877b30 .functor AND 1, o0x7fe1d3d25e58, o0x7fe1d3d25e88, C4<1>, C4<1>;
L_0x563d19877dd0 .functor NOT 1, L_0x563d19877b30, C4<0>, C4<0>, C4<0>;
v0x563d198a9a00_0 .net "A", 0 0, o0x7fe1d3d25e58;  0 drivers
v0x563d198a9ae0_0 .net "B", 0 0, o0x7fe1d3d25e88;  0 drivers
v0x563d198a9ba0_0 .net "Y", 0 0, L_0x563d19877dd0;  1 drivers
v0x563d198a9c40_0 .net *"_ivl_0", 0 0, L_0x563d19877b30;  1 drivers
S_0x563d19857820 .scope module, "NOR" "NOR" 2 20;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
o0x7fe1d3d25fa8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fe1d3d25fd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x563d198bb180 .functor OR 1, o0x7fe1d3d25fa8, o0x7fe1d3d25fd8, C4<0>, C4<0>;
L_0x563d198bb250 .functor NOT 1, L_0x563d198bb180, C4<0>, C4<0>, C4<0>;
v0x563d198a9da0_0 .net "A", 0 0, o0x7fe1d3d25fa8;  0 drivers
v0x563d198a9e60_0 .net "B", 0 0, o0x7fe1d3d25fd8;  0 drivers
v0x563d198a9f20_0 .net "Y", 0 0, L_0x563d198bb250;  1 drivers
v0x563d198a9fc0_0 .net *"_ivl_0", 0 0, L_0x563d198bb180;  1 drivers
S_0x563d19857a00 .scope module, "NOT" "NOT" 2 8;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
o0x7fe1d3d260f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x563d198bb340 .functor NOT 1, o0x7fe1d3d260f8, C4<0>, C4<0>, C4<0>;
v0x563d198aa120_0 .net "A", 0 0, o0x7fe1d3d260f8;  0 drivers
v0x563d198aa1e0_0 .net "Y", 0 0, L_0x563d198bb340;  1 drivers
    .scope S_0x563d19895580;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d19895ac0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x563d19895580;
T_1 ;
    %wait E_0x563d19840240;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d19895d00_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563d198736e0_0, 0, 8;
    %load/vec4 v0x563d19895b80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563d19895ac0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x563d19871bb0_0;
    %store/vec4 v0x563d198736e0_0, 0, 8;
    %load/vec4 v0x563d19895b80_0;
    %store/vec4 v0x563d19895d00_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x563d19895c40_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563d19895ac0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x563d19872360_0;
    %store/vec4 v0x563d198736e0_0, 0, 8;
    %load/vec4 v0x563d19895c40_0;
    %store/vec4 v0x563d19895d00_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d19895d00_0, 0, 1;
    %load/vec4 v0x563d198736e0_0;
    %store/vec4 v0x563d198736e0_0, 0, 8;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x563d19895580;
T_2 ;
    %wait E_0x563d1981d420;
    %load/vec4 v0x563d19895ac0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x563d19895ac0_0, 0;
    %load/vec4 v0x563d198736e0_0;
    %assign/vec4 v0x563d19877ef0_0, 0;
    %load/vec4 v0x563d19895d00_0;
    %assign/vec4 v0x563d19895a00_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x563d198a8010;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d198a87d0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x563d198a8010;
T_4 ;
    %vpi_call 6 21 "$dumpfile", "mux_memoria_8bits.vcd" {0 0 0};
    %vpi_call 6 24 "$dumpvars" {0 0 0};
    %wait E_0x563d1981d420;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563d198a8280_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x563d198a8340_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563d198a8980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563d198a8a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563d198a8450_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x563d1981d420;
    %load/vec4 v0x563d198a8280_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x563d198a8280_0, 0;
    %load/vec4 v0x563d198a8340_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x563d198a8340_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563d198a8450_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 4, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x563d1981d420;
    %load/vec4 v0x563d198a8280_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x563d198a8280_0, 0;
    %load/vec4 v0x563d198a8340_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x563d198a8340_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563d198a8450_0, 0, 1;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %wait E_0x563d1981d420;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563d198a8280_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563d198a8340_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563d198a8450_0, 0, 1;
    %vpi_call 6 86 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x563d198a8010;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d198a84f0_0, 0;
    %end;
    .thread T_5;
    .scope S_0x563d198a8010;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d198a85e0_0, 0;
    %end;
    .thread T_6;
    .scope S_0x563d198a8010;
T_7 ;
    %delay 400, 0;
    %load/vec4 v0x563d198a84f0_0;
    %inv;
    %assign/vec4 v0x563d198a84f0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x563d198a8010;
T_8 ;
    %delay 200, 0;
    %load/vec4 v0x563d198a85e0_0;
    %inv;
    %assign/vec4 v0x563d198a85e0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x563d19895ea0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d198a7c60_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x563d19895ea0;
T_10 ;
    %wait E_0x563d1981d420;
    %load/vec4 v0x563d198a6500_0;
    %assign/vec4 v0x563d198a7570_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x563d19895ea0;
T_11 ;
    %wait E_0x563d1981d420;
    %load/vec4 v0x563d198a7e40_0;
    %assign/vec4 v0x563d198a7bc0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x563d19895ea0;
T_12 ;
    %wait E_0x563d1981d420;
    %load/vec4 v0x563d198a65c0_0;
    %assign/vec4 v0x563d198a7c60_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x563d1986d990;
T_13 ;
    %wait E_0x563d198a6270;
    %load/vec4 v0x563d198a9360_0;
    %assign/vec4 v0x563d198a9420_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x563d1986db20;
T_14 ;
    %wait E_0x563d198a9540;
    %load/vec4 v0x563d198a98a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d198a9740_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x563d198a97e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d198a9740_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x563d198a9680_0;
    %assign/vec4 v0x563d198a9740_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./cmos_cells.v";
    "BancoPrueba_ambas_2x1.v";
    "./Mux2x1_8Bits.v";
    "./synthprueba.v";
    "./probadorMux2x18bits.v";
