# Reading pref.tcl
# do ECEN3002_Lab1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Matt\ Hartnett/Documents/FPGA-Design/ECEN3002_Lab1 {C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1/ecen3002_lab1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:29 on Aug 31,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1" C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1/ecen3002_lab1.v 
# -- Compiling module ECEN3002_Lab1
# 
# Top level modules:
# 	ECEN3002_Lab1
# End time: 19:50:29 on Aug 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Matt\ Hartnett/Documents/FPGA-Design/ECEN3002_Lab1 {C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1/ecen3002_lab1_clockdivider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:29 on Aug 31,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1" C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1/ecen3002_lab1_clockdivider.v 
# -- Compiling module ECEN3002_Lab1_ClockDivider
# 
# Top level modules:
# 	ECEN3002_Lab1_ClockDivider
# End time: 19:50:29 on Aug 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Matt\ Hartnett/Documents/FPGA-Design/ECEN3002_Lab1 {C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:30 on Aug 31,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1" C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 19:50:30 on Aug 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 19:50:30 on Aug 31,2020
# Loading work.tb
# Loading work.ECEN3002_Lab1
# Loading work.ECEN3002_Lab1_ClockDivider
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1/tb.v Line: 16
# ** Warning: (vsim-3722) C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1/tb.v(16): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1/tb.v(16): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1/tb.v(16): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1/tb.v(16): [TFMPC] - Missing connection for port 'HEX3'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0<< Starting simulation >>
add wave -position insertpoint  \
sim:/tb/DUT/LEDR \
sim:/tb/DUT/ledValue \
sim:/tb/DUT/counter \
sim:/tb/DUT/clock
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1/tb.v Line: 16
# ** Warning: (vsim-3722) C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1/tb.v(16): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1/tb.v(16): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1/tb.v(16): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1/tb.v(16): [TFMPC] - Missing connection for port 'HEX3'.
run
#                    0<< Starting simulation >>
# End time: 20:01:52 on Aug 31,2020, Elapsed time: 0:11:22
# Errors: 0, Warnings: 5
