|IITB_RISC
reset_bar => data_path:data.reset
reset_bar => control_path:control.reset
clk => data_path:data.clk
clk => control_path:control.clk
RX => data_path:data.RX
bootload_bar => control_path:control.bootload
P0[0] <= data_path:data.P0[0]
P0[1] <= data_path:data.P0[1]
P0[2] <= data_path:data.P0[2]
P0[3] <= data_path:data.P0[3]
P0[4] <= data_path:data.P0[4]
P0[5] <= data_path:data.P0[5]
P0[6] <= data_path:data.P0[6]
P0[7] <= data_path:data.P0[7]
P0[8] <= data_path:data.P0[8]
P0[9] <= data_path:data.P0[9]
P0[10] <= data_path:data.P0[10]
P0[11] <= data_path:data.P0[11]
P0[12] <= data_path:data.P0[12]
P0[13] <= data_path:data.P0[13]
P0[14] <= data_path:data.P0[14]
P0[15] <= data_path:data.P0[15]


|IITB_RISC|data_path:data
op_code[0] <= op_code.DB_MAX_OUTPUT_PORT_TYPE
op_code[1] <= op_code.DB_MAX_OUTPUT_PORT_TYPE
op_code[2] <= op_code.DB_MAX_OUTPUT_PORT_TYPE
op_code[3] <= op_code.DB_MAX_OUTPUT_PORT_TYPE
condition[0] <= my_reg:instruction_register.Dout[0]
condition[1] <= my_reg:instruction_register.Dout[1]
clk => bootload:bootload_instance.clk
clk => my_reg:instruction_register.clk
clk => register_file:rf.clk
clk => ls_multiple:pe_block.clk
clk => ram:mem.clock
clk => my_reg:T1_Reg.clk
clk => my_reg:T2_reg.clk
clk => my_reg:Carry_CCR.clk
clk => my_reg:Zero_CCR.clk
clk => my_reg:Overflow_CCR.clk
clk => my_reg:E1_reg.clk
clk => my_reg:E2_reg.clk
clk => my_reg:PC_reg.clk
clk => my_reg:B_flop.clk
reset => bootload:bootload_instance.reset
reset => my_reg:instruction_register.clr
reset => register_file:rf.reset
reset => ls_multiple:pe_block.reset
reset => ram:mem.aclr
reset => my_reg:T1_Reg.clr
reset => my_reg:T2_reg.clr
reset => my_reg:Carry_CCR.clr
reset => my_reg:Zero_CCR.clr
reset => my_reg:Overflow_CCR.clr
reset => my_reg:E1_reg.clr
reset => my_reg:E2_reg.clr
reset => my_reg:PC_reg.clr
reset => my_reg:B_flop.clr
RX => bootload:bootload_instance.RX
start => wren.OUTPUTSELECT
start => A_DM[14].OUTPUTSELECT
start => A_DM[13].OUTPUTSELECT
start => A_DM[12].OUTPUTSELECT
start => A_DM[11].OUTPUTSELECT
start => A_DM[10].OUTPUTSELECT
start => A_DM[9].OUTPUTSELECT
start => A_DM[8].OUTPUTSELECT
start => A_DM[7].OUTPUTSELECT
start => A_DM[6].OUTPUTSELECT
start => A_DM[5].OUTPUTSELECT
start => A_DM[4].OUTPUTSELECT
start => A_DM[3].OUTPUTSELECT
start => A_DM[2].OUTPUTSELECT
start => A_DM[1].OUTPUTSELECT
start => A_DM[0].OUTPUTSELECT
start => DI_DM[15].OUTPUTSELECT
start => DI_DM[14].OUTPUTSELECT
start => DI_DM[13].OUTPUTSELECT
start => DI_DM[12].OUTPUTSELECT
start => DI_DM[11].OUTPUTSELECT
start => DI_DM[10].OUTPUTSELECT
start => DI_DM[9].OUTPUTSELECT
start => DI_DM[8].OUTPUTSELECT
start => DI_DM[7].OUTPUTSELECT
start => DI_DM[6].OUTPUTSELECT
start => DI_DM[5].OUTPUTSELECT
start => DI_DM[4].OUTPUTSELECT
start => DI_DM[3].OUTPUTSELECT
start => DI_DM[2].OUTPUTSELECT
start => DI_DM[1].OUTPUTSELECT
start => DI_DM[0].OUTPUTSELECT
start => bootload:bootload_instance.start
finish <= bootload:bootload_instance.finish
T[0] => A_DM.IN0
T[0] => A_DM.IN0
T[0] => A_DM.IN0
T[1] => my_reg:instruction_register.ena
T[2] => B_IN[0].IN1
T[2] => register_file:rf.wr_ena
T[3] => ls_multiple:pe_block.ena
T[4] => ls_multiple:pe_block.set_zero
T[5] => wren.DATAB
T[6] => A_DM.IN1
T[6] => A_DM.IN1
T[6] => A_DM.IN1
T[7] => my_reg:T1_Reg.ena
T[8] => my_reg:T2_reg.ena
T[9] => pc_ena.IN1
T[9] => b_ena.IN1
T[10] => carry_ena.IN1
T[10] => zero_ena.IN1
T[11] => A2[2].OUTPUTSELECT
T[11] => A2[1].OUTPUTSELECT
T[11] => A2[0].OUTPUTSELECT
T[12] => Equal5.IN0
T[12] => Equal6.IN1
T[12] => Equal7.IN1
T[12] => Equal14.IN1
T[13] => Equal5.IN1
T[13] => Equal6.IN0
T[13] => Equal7.IN0
T[13] => Equal14.IN0
T[14] => Equal8.IN1
T[14] => Equal9.IN2
T[14] => Equal10.IN1
T[14] => Equal11.IN2
T[14] => Equal12.IN2
T[15] => Equal8.IN0
T[15] => Equal9.IN1
T[15] => Equal10.IN2
T[15] => Equal11.IN1
T[15] => Equal12.IN1
T[16] => Equal8.IN2
T[16] => Equal9.IN0
T[16] => Equal10.IN0
T[16] => Equal11.IN0
T[16] => Equal12.IN0
T[17] => Equal15.IN2
T[17] => Equal16.IN1
T[17] => Equal17.IN2
T[17] => Equal18.IN2
T[18] => Equal15.IN1
T[18] => Equal16.IN2
T[18] => Equal17.IN1
T[18] => Equal18.IN1
T[19] => Equal15.IN0
T[19] => Equal16.IN0
T[19] => Equal17.IN0
T[19] => Equal18.IN0
T[20] => Equal19.IN0
T[20] => Equal20.IN1
T[20] => Equal21.IN1
T[21] => Equal19.IN1
T[21] => Equal20.IN0
T[21] => Equal21.IN0
T[22] => PC_IN.OUTPUTSELECT
T[22] => PC_IN.OUTPUTSELECT
T[22] => PC_IN.OUTPUTSELECT
T[22] => PC_IN.OUTPUTSELECT
T[22] => PC_IN.OUTPUTSELECT
T[22] => PC_IN.OUTPUTSELECT
T[22] => PC_IN.OUTPUTSELECT
T[22] => PC_IN.OUTPUTSELECT
T[22] => PC_IN.OUTPUTSELECT
T[22] => PC_IN.OUTPUTSELECT
T[22] => PC_IN.OUTPUTSELECT
T[22] => PC_IN.OUTPUTSELECT
T[22] => PC_IN.OUTPUTSELECT
T[22] => PC_IN.OUTPUTSELECT
T[22] => PC_IN.OUTPUTSELECT
T[22] => PC_IN.OUTPUTSELECT
T[23] => T1_IN[15].OUTPUTSELECT
T[23] => T1_IN[14].OUTPUTSELECT
T[23] => T1_IN[13].OUTPUTSELECT
T[23] => T1_IN[12].OUTPUTSELECT
T[23] => T1_IN[11].OUTPUTSELECT
T[23] => T1_IN[10].OUTPUTSELECT
T[23] => T1_IN[9].OUTPUTSELECT
T[23] => T1_IN[8].OUTPUTSELECT
T[23] => T1_IN[7].OUTPUTSELECT
T[23] => T1_IN[6].OUTPUTSELECT
T[23] => T1_IN[5].OUTPUTSELECT
T[23] => T1_IN[4].OUTPUTSELECT
T[23] => T1_IN[3].OUTPUTSELECT
T[23] => T1_IN[2].OUTPUTSELECT
T[23] => T1_IN[1].OUTPUTSELECT
T[23] => T1_IN[0].OUTPUTSELECT
T[24] => op_code.OUTPUTSELECT
T[24] => op_code.OUTPUTSELECT
T[24] => op_code.OUTPUTSELECT
T[24] => op_code.OUTPUTSELECT
S[0] <= ls_multiple:pe_block.invalid_next
S[1] <= my_reg:Carry_CCR.Dout[0]
S[2] <= my_reg:Zero_CCR.Dout[0]
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= my_reg:Overflow_CCR.Dout[0]
P0[0] <= register_file:rf.R0[0]
P0[1] <= register_file:rf.R0[1]
P0[2] <= register_file:rf.R0[2]
P0[3] <= register_file:rf.R0[3]
P0[4] <= register_file:rf.R0[4]
P0[5] <= register_file:rf.R0[5]
P0[6] <= register_file:rf.R0[6]
P0[7] <= register_file:rf.R0[7]
P0[8] <= register_file:rf.R0[8]
P0[9] <= register_file:rf.R0[9]
P0[10] <= register_file:rf.R0[10]
P0[11] <= register_file:rf.R0[11]
P0[12] <= register_file:rf.R0[12]
P0[13] <= register_file:rf.R0[13]
P0[14] <= register_file:rf.R0[14]
P0[15] <= register_file:rf.R0[15]


|IITB_RISC|data_path:data|bootload:bootload_instance
start => control_bootload:control_path.start
clk => data_bootload:data_path.clk
clk => control_bootload:control_path.clk
reset => data_bootload:data_path.reset
reset => control_bootload:control_path.reset
RX => data_bootload:data_path.RX
address[0] <= data_bootload:data_path.address[0]
address[1] <= data_bootload:data_path.address[1]
address[2] <= data_bootload:data_path.address[2]
address[3] <= data_bootload:data_path.address[3]
address[4] <= data_bootload:data_path.address[4]
address[5] <= data_bootload:data_path.address[5]
address[6] <= data_bootload:data_path.address[6]
address[7] <= data_bootload:data_path.address[7]
address[8] <= data_bootload:data_path.address[8]
address[9] <= data_bootload:data_path.address[9]
address[10] <= data_bootload:data_path.address[10]
address[11] <= data_bootload:data_path.address[11]
address[12] <= data_bootload:data_path.address[12]
address[13] <= data_bootload:data_path.address[13]
address[14] <= data_bootload:data_path.address[14]
address[15] <= data_bootload:data_path.address[15]
data[0] <= data_bootload:data_path.data[0]
data[1] <= data_bootload:data_path.data[1]
data[2] <= data_bootload:data_path.data[2]
data[3] <= data_bootload:data_path.data[3]
data[4] <= data_bootload:data_path.data[4]
data[5] <= data_bootload:data_path.data[5]
data[6] <= data_bootload:data_path.data[6]
data[7] <= data_bootload:data_path.data[7]
data[8] <= data_bootload:data_path.data[8]
data[9] <= data_bootload:data_path.data[9]
data[10] <= data_bootload:data_path.data[10]
data[11] <= data_bootload:data_path.data[11]
data[12] <= data_bootload:data_path.data[12]
data[13] <= data_bootload:data_path.data[13]
data[14] <= data_bootload:data_path.data[14]
data[15] <= data_bootload:data_path.data[15]
enable <= data_bootload:data_path.enable
finish <= control_bootload:control_path.finish


|IITB_RISC|data_path:data|bootload:bootload_instance|data_bootload:data_path
clk => my_reg:addr.clk
clk => enable~reg0.CLK
clk => my_reg:dat.clk
clk => my_reg:count.clk
clk => uart_receive:reception.clock
reset => my_reg:addr.clr
reset => my_reg:dat.clr
reset => my_reg:count.clr
RX => uart_receive:reception.RX
T[0] => a_in.IN0
T[0] => a_in.IN0
T[0] => a_ena.IN0
T[1] => a_in.IN1
T[1] => a_ena.IN1
T[1] => a_in.IN1
T[2] => d_in[15].OUTPUTSELECT
T[2] => d_in[14].OUTPUTSELECT
T[2] => d_in[13].OUTPUTSELECT
T[2] => d_in[12].OUTPUTSELECT
T[2] => d_in[11].OUTPUTSELECT
T[2] => d_in[10].OUTPUTSELECT
T[2] => d_in[9].OUTPUTSELECT
T[2] => d_in[8].OUTPUTSELECT
T[2] => d_in[7].OUTPUTSELECT
T[2] => d_in[6].OUTPUTSELECT
T[2] => d_in[5].OUTPUTSELECT
T[2] => d_in[4].OUTPUTSELECT
T[2] => d_in[3].OUTPUTSELECT
T[2] => d_in[2].OUTPUTSELECT
T[2] => d_in[1].OUTPUTSELECT
T[2] => d_in[0].OUTPUTSELECT
T[3] => my_reg:dat.ena
T[4] => c_in[7].OUTPUTSELECT
T[4] => c_in[6].OUTPUTSELECT
T[4] => c_in[5].OUTPUTSELECT
T[4] => c_in[4].OUTPUTSELECT
T[4] => c_in[3].OUTPUTSELECT
T[4] => c_in[2].OUTPUTSELECT
T[4] => c_in[1].OUTPUTSELECT
T[4] => c_in[0].OUTPUTSELECT
T[5] => my_reg:count.ena
T[6] => enable~reg0.DATAIN
S[0] <= uart_receive:reception.received
S[1] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= my_reg:addr.Dout[0]
address[1] <= my_reg:addr.Dout[1]
address[2] <= my_reg:addr.Dout[2]
address[3] <= my_reg:addr.Dout[3]
address[4] <= my_reg:addr.Dout[4]
address[5] <= my_reg:addr.Dout[5]
address[6] <= my_reg:addr.Dout[6]
address[7] <= my_reg:addr.Dout[7]
address[8] <= my_reg:addr.Dout[8]
address[9] <= my_reg:addr.Dout[9]
address[10] <= my_reg:addr.Dout[10]
address[11] <= my_reg:addr.Dout[11]
address[12] <= my_reg:addr.Dout[12]
address[13] <= my_reg:addr.Dout[13]
address[14] <= my_reg:addr.Dout[14]
address[15] <= my_reg:addr.Dout[15]
data[0] <= my_reg:dat.Dout[0]
data[1] <= my_reg:dat.Dout[1]
data[2] <= my_reg:dat.Dout[2]
data[3] <= my_reg:dat.Dout[3]
data[4] <= my_reg:dat.Dout[4]
data[5] <= my_reg:dat.Dout[5]
data[6] <= my_reg:dat.Dout[6]
data[7] <= my_reg:dat.Dout[7]
data[8] <= my_reg:dat.Dout[8]
data[9] <= my_reg:dat.Dout[9]
data[10] <= my_reg:dat.Dout[10]
data[11] <= my_reg:dat.Dout[11]
data[12] <= my_reg:dat.Dout[12]
data[13] <= my_reg:dat.Dout[13]
data[14] <= my_reg:dat.Dout[14]
data[15] <= my_reg:dat.Dout[15]
enable <= enable~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|bootload:bootload_instance|data_bootload:data_path|my_reg:addr
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
ena => Dout[15]~reg0.ENA
ena => Dout[14]~reg0.ENA
ena => Dout[13]~reg0.ENA
ena => Dout[12]~reg0.ENA
ena => Dout[11]~reg0.ENA
ena => Dout[10]~reg0.ENA
ena => Dout[9]~reg0.ENA
ena => Dout[8]~reg0.ENA
ena => Dout[7]~reg0.ENA
ena => Dout[6]~reg0.ENA
ena => Dout[5]~reg0.ENA
ena => Dout[4]~reg0.ENA
ena => Dout[3]~reg0.ENA
ena => Dout[2]~reg0.ENA
ena => Dout[1]~reg0.ENA
ena => Dout[0]~reg0.ENA
clr => Dout[0]~reg0.ACLR
clr => Dout[1]~reg0.ACLR
clr => Dout[2]~reg0.ACLR
clr => Dout[3]~reg0.ACLR
clr => Dout[4]~reg0.ACLR
clr => Dout[5]~reg0.ACLR
clr => Dout[6]~reg0.ACLR
clr => Dout[7]~reg0.ACLR
clr => Dout[8]~reg0.ACLR
clr => Dout[9]~reg0.ACLR
clr => Dout[10]~reg0.ACLR
clr => Dout[11]~reg0.ACLR
clr => Dout[12]~reg0.ACLR
clr => Dout[13]~reg0.ACLR
clr => Dout[14]~reg0.ACLR
clr => Dout[15]~reg0.ACLR
Din[0] => Dout[0]~reg0.DATAIN
Din[1] => Dout[1]~reg0.DATAIN
Din[2] => Dout[2]~reg0.DATAIN
Din[3] => Dout[3]~reg0.DATAIN
Din[4] => Dout[4]~reg0.DATAIN
Din[5] => Dout[5]~reg0.DATAIN
Din[6] => Dout[6]~reg0.DATAIN
Din[7] => Dout[7]~reg0.DATAIN
Din[8] => Dout[8]~reg0.DATAIN
Din[9] => Dout[9]~reg0.DATAIN
Din[10] => Dout[10]~reg0.DATAIN
Din[11] => Dout[11]~reg0.DATAIN
Din[12] => Dout[12]~reg0.DATAIN
Din[13] => Dout[13]~reg0.DATAIN
Din[14] => Dout[14]~reg0.DATAIN
Din[15] => Dout[15]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|bootload:bootload_instance|data_bootload:data_path|my_reg:dat
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
ena => Dout[15]~reg0.ENA
ena => Dout[14]~reg0.ENA
ena => Dout[13]~reg0.ENA
ena => Dout[12]~reg0.ENA
ena => Dout[11]~reg0.ENA
ena => Dout[10]~reg0.ENA
ena => Dout[9]~reg0.ENA
ena => Dout[8]~reg0.ENA
ena => Dout[7]~reg0.ENA
ena => Dout[6]~reg0.ENA
ena => Dout[5]~reg0.ENA
ena => Dout[4]~reg0.ENA
ena => Dout[3]~reg0.ENA
ena => Dout[2]~reg0.ENA
ena => Dout[1]~reg0.ENA
ena => Dout[0]~reg0.ENA
clr => Dout[0]~reg0.ACLR
clr => Dout[1]~reg0.ACLR
clr => Dout[2]~reg0.ACLR
clr => Dout[3]~reg0.ACLR
clr => Dout[4]~reg0.ACLR
clr => Dout[5]~reg0.ACLR
clr => Dout[6]~reg0.ACLR
clr => Dout[7]~reg0.ACLR
clr => Dout[8]~reg0.ACLR
clr => Dout[9]~reg0.ACLR
clr => Dout[10]~reg0.ACLR
clr => Dout[11]~reg0.ACLR
clr => Dout[12]~reg0.ACLR
clr => Dout[13]~reg0.ACLR
clr => Dout[14]~reg0.ACLR
clr => Dout[15]~reg0.ACLR
Din[0] => Dout[0]~reg0.DATAIN
Din[1] => Dout[1]~reg0.DATAIN
Din[2] => Dout[2]~reg0.DATAIN
Din[3] => Dout[3]~reg0.DATAIN
Din[4] => Dout[4]~reg0.DATAIN
Din[5] => Dout[5]~reg0.DATAIN
Din[6] => Dout[6]~reg0.DATAIN
Din[7] => Dout[7]~reg0.DATAIN
Din[8] => Dout[8]~reg0.DATAIN
Din[9] => Dout[9]~reg0.DATAIN
Din[10] => Dout[10]~reg0.DATAIN
Din[11] => Dout[11]~reg0.DATAIN
Din[12] => Dout[12]~reg0.DATAIN
Din[13] => Dout[13]~reg0.DATAIN
Din[14] => Dout[14]~reg0.DATAIN
Din[15] => Dout[15]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|bootload:bootload_instance|data_bootload:data_path|my_reg:count
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
ena => Dout[7]~reg0.ENA
ena => Dout[6]~reg0.ENA
ena => Dout[5]~reg0.ENA
ena => Dout[4]~reg0.ENA
ena => Dout[3]~reg0.ENA
ena => Dout[2]~reg0.ENA
ena => Dout[1]~reg0.ENA
ena => Dout[0]~reg0.ENA
clr => Dout[0]~reg0.ACLR
clr => Dout[1]~reg0.ACLR
clr => Dout[2]~reg0.ACLR
clr => Dout[3]~reg0.ACLR
clr => Dout[4]~reg0.ACLR
clr => Dout[5]~reg0.ACLR
clr => Dout[6]~reg0.ACLR
clr => Dout[7]~reg0.ACLR
Din[0] => Dout[0]~reg0.DATAIN
Din[1] => Dout[1]~reg0.DATAIN
Din[2] => Dout[2]~reg0.DATAIN
Din[3] => Dout[3]~reg0.DATAIN
Din[4] => Dout[4]~reg0.DATAIN
Din[5] => Dout[5]~reg0.DATAIN
Din[6] => Dout[6]~reg0.DATAIN
Din[7] => Dout[7]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|bootload:bootload_instance|data_bootload:data_path|uart_receive:reception
data[0] <= data_path_receive:d.data[0]
data[1] <= data_path_receive:d.data[1]
data[2] <= data_path_receive:d.data[2]
data[3] <= data_path_receive:d.data[3]
data[4] <= data_path_receive:d.data[4]
data[5] <= data_path_receive:d.data[5]
data[6] <= data_path_receive:d.data[6]
data[7] <= data_path_receive:d.data[7]
received <= received.DB_MAX_OUTPUT_PORT_TYPE
clock => receive2.CLK
clock => clk.CLK
clock => \clk_divide:count[0].CLK
clock => \clk_divide:count[1].CLK
clock => \clk_divide:count[2].CLK
clock => \clk_divide:count[3].CLK
clock => \clk_divide:count[4].CLK
clock => \clk_divide:count[5].CLK
clock => \clk_divide:count[6].CLK
clock => \clk_divide:count[7].CLK
clock => \clk_divide:count[8].CLK
RX => data_path_receive:d.RX[0]


|IITB_RISC|data_path:data|bootload:bootload_instance|data_bootload:data_path|uart_receive:reception|data_path_receive:d
clk => my_reg_prim:rx_reg.clk
clk => my_reg_prim:data_reg.clk
clk => my_reg_prim:cnt1_reg.clk
clk => my_reg_prim:cnt2_reg.clk
data[0] <= my_reg_prim:data_reg.Dout[0]
data[1] <= my_reg_prim:data_reg.Dout[1]
data[2] <= my_reg_prim:data_reg.Dout[2]
data[3] <= my_reg_prim:data_reg.Dout[3]
data[4] <= my_reg_prim:data_reg.Dout[4]
data[5] <= my_reg_prim:data_reg.Dout[5]
data[6] <= my_reg_prim:data_reg.Dout[6]
data[7] <= my_reg_prim:data_reg.Dout[7]
T[0] => cnt1_ena.IN0
T[0] => cnt1_in[0].DATAA
T[0] => cnt1_in[3].DATAA
T[1] => data_ena.IN0
T[1] => cnt1_ena.IN1
T[1] => cnt1_in[3].OUTPUTSELECT
T[1] => cnt1_in[2].OUTPUTSELECT
T[1] => cnt1_in[1].OUTPUTSELECT
T[1] => cnt1_in[0].OUTPUTSELECT
T[1] => cnt2_ena.IN0
T[2] => data_ena.IN1
T[2] => data_in[9].OUTPUTSELECT
T[2] => data_in[8].OUTPUTSELECT
T[2] => data_in[7].OUTPUTSELECT
T[2] => data_in[6].OUTPUTSELECT
T[2] => data_in[5].OUTPUTSELECT
T[2] => data_in[4].OUTPUTSELECT
T[2] => data_in[3].OUTPUTSELECT
T[2] => data_in[2].OUTPUTSELECT
T[2] => data_in[1].OUTPUTSELECT
T[2] => data_in[0].OUTPUTSELECT
T[2] => cnt1_ena.IN1
T[2] => cnt2_ena.IN1
T[3] => cnt2_ena.IN1
T[3] => cnt2_in[2].OUTPUTSELECT
T[3] => cnt2_in[1].OUTPUTSELECT
T[3] => cnt2_in[0].OUTPUTSELECT
S[0] <= my_reg_prim:rx_reg.Dout[0]
S[1] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
RX[0] => my_reg_prim:rx_reg.Din[0]


|IITB_RISC|data_path:data|bootload:bootload_instance|data_bootload:data_path|uart_receive:reception|data_path_receive:d|my_reg_prim:rx_reg
clk => Dout[0]~reg0.CLK
ena => Dout[0]~reg0.ENA
Din[0] => Dout[0]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|bootload:bootload_instance|data_bootload:data_path|uart_receive:reception|data_path_receive:d|my_reg_prim:data_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
ena => Dout[0]~reg0.ENA
ena => Dout[1]~reg0.ENA
ena => Dout[2]~reg0.ENA
ena => Dout[3]~reg0.ENA
ena => Dout[4]~reg0.ENA
ena => Dout[5]~reg0.ENA
ena => Dout[6]~reg0.ENA
ena => Dout[7]~reg0.ENA
ena => Dout[8]~reg0.ENA
ena => Dout[9]~reg0.ENA
Din[0] => Dout[0]~reg0.DATAIN
Din[1] => Dout[1]~reg0.DATAIN
Din[2] => Dout[2]~reg0.DATAIN
Din[3] => Dout[3]~reg0.DATAIN
Din[4] => Dout[4]~reg0.DATAIN
Din[5] => Dout[5]~reg0.DATAIN
Din[6] => Dout[6]~reg0.DATAIN
Din[7] => Dout[7]~reg0.DATAIN
Din[8] => Dout[8]~reg0.DATAIN
Din[9] => Dout[9]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|bootload:bootload_instance|data_bootload:data_path|uart_receive:reception|data_path_receive:d|my_reg_prim:cnt1_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
ena => Dout[0]~reg0.ENA
ena => Dout[1]~reg0.ENA
ena => Dout[2]~reg0.ENA
ena => Dout[3]~reg0.ENA
Din[0] => Dout[0]~reg0.DATAIN
Din[1] => Dout[1]~reg0.DATAIN
Din[2] => Dout[2]~reg0.DATAIN
Din[3] => Dout[3]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|bootload:bootload_instance|data_bootload:data_path|uart_receive:reception|data_path_receive:d|my_reg_prim:cnt2_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
ena => Dout[0]~reg0.ENA
ena => Dout[1]~reg0.ENA
ena => Dout[2]~reg0.ENA
Din[0] => Dout[0]~reg0.DATAIN
Din[1] => Dout[1]~reg0.DATAIN
Din[2] => Dout[2]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|bootload:bootload_instance|data_bootload:data_path|uart_receive:reception|control_path_receive:c
received <= received.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~1.DATAIN
T[0] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[1] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
T[2] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[3] <= T.DB_MAX_OUTPUT_PORT_TYPE
S[0] => nQ.OUTPUTSELECT
S[0] => nQ.OUTPUTSELECT
S[0] => nQ.OUTPUTSELECT
S[0] => nQ.OUTPUTSELECT
S[0] => T.DATAB
S[0] => nQ.OUTPUTSELECT
S[0] => nQ.OUTPUTSELECT
S[0] => nQ.OUTPUTSELECT
S[0] => nQ.OUTPUTSELECT
S[0] => T.OUTPUTSELECT
S[0] => T.OUTPUTSELECT
S[1] => T.DATAA
S[1] => nQ.OUTPUTSELECT
S[1] => nQ.OUTPUTSELECT
S[1] => nQ.OUTPUTSELECT
S[1] => nQ.OUTPUTSELECT
S[1] => T.OUTPUTSELECT
S[1] => T.OUTPUTSELECT
S[1] => nQ.OUTPUTSELECT
S[1] => nQ.OUTPUTSELECT
S[1] => nQ.OUTPUTSELECT
S[1] => nQ.OUTPUTSELECT
S[1] => T.DATAA
S[2] => T.DATAA
S[2] => T.DATAA
S[3] => received.DATAB


|IITB_RISC|data_path:data|bootload:bootload_instance|control_bootload:control_path
start => nQ.OUTPUTSELECT
start => nQ.OUTPUTSELECT
start => nQ.OUTPUTSELECT
start => nQ.OUTPUTSELECT
start => nQ.OUTPUTSELECT
start => nQ.OUTPUTSELECT
start => nQ.OUTPUTSELECT
clk => Q~1.DATAIN
reset => nQ.S0.OUTPUTSELECT
reset => nQ.S1.OUTPUTSELECT
reset => nQ.S2_1.OUTPUTSELECT
reset => nQ.S2_2.OUTPUTSELECT
reset => nQ.S3_1.OUTPUTSELECT
reset => nQ.S3_2.OUTPUTSELECT
reset => nQ.S4.OUTPUTSELECT
reset => T.OUTPUTSELECT
reset => T.OUTPUTSELECT
reset => T.OUTPUTSELECT
reset => T.OUTPUTSELECT
reset => T.OUTPUTSELECT
reset => T.OUTPUTSELECT
reset => T.OUTPUTSELECT
reset => finish.OUTPUTSELECT
T[0] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[1] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[2] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[3] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[4] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[5] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[6] <= T.DB_MAX_OUTPUT_PORT_TYPE
S[0] => nQ.OUTPUTSELECT
S[0] => nQ.OUTPUTSELECT
S[0] => nQ.OUTPUTSELECT
S[0] => nQ.OUTPUTSELECT
S[0] => nQ.OUTPUTSELECT
S[0] => nQ.OUTPUTSELECT
S[0] => nQ.OUTPUTSELECT
S[0] => T.OUTPUTSELECT
S[0] => nQ.OUTPUTSELECT
S[0] => nQ.OUTPUTSELECT
S[0] => nQ.OUTPUTSELECT
S[0] => nQ.OUTPUTSELECT
S[0] => nQ.OUTPUTSELECT
S[0] => nQ.OUTPUTSELECT
S[0] => nQ.OUTPUTSELECT
S[0] => T.DATAB
S[0] => Selector7.IN3
S[0] => T.DATAB
S[0] => T.DATAB
S[0] => T.DATAB
S[0] => T.DATAB
S[1] => nQ.DATAB
S[1] => T.DATAB
S[1] => nQ.DATAB
S[2] => nQ.DATAB
S[2] => nQ.DATAB
finish <= finish.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|my_reg:instruction_register
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
ena => Dout[15]~reg0.ENA
ena => Dout[14]~reg0.ENA
ena => Dout[13]~reg0.ENA
ena => Dout[12]~reg0.ENA
ena => Dout[11]~reg0.ENA
ena => Dout[10]~reg0.ENA
ena => Dout[9]~reg0.ENA
ena => Dout[8]~reg0.ENA
ena => Dout[7]~reg0.ENA
ena => Dout[6]~reg0.ENA
ena => Dout[5]~reg0.ENA
ena => Dout[4]~reg0.ENA
ena => Dout[3]~reg0.ENA
ena => Dout[2]~reg0.ENA
ena => Dout[1]~reg0.ENA
ena => Dout[0]~reg0.ENA
clr => Dout[0]~reg0.ACLR
clr => Dout[1]~reg0.ACLR
clr => Dout[2]~reg0.ACLR
clr => Dout[3]~reg0.ACLR
clr => Dout[4]~reg0.ACLR
clr => Dout[5]~reg0.ACLR
clr => Dout[6]~reg0.ACLR
clr => Dout[7]~reg0.ACLR
clr => Dout[8]~reg0.ACLR
clr => Dout[9]~reg0.ACLR
clr => Dout[10]~reg0.ACLR
clr => Dout[11]~reg0.ACLR
clr => Dout[12]~reg0.ACLR
clr => Dout[13]~reg0.ACLR
clr => Dout[14]~reg0.ACLR
clr => Dout[15]~reg0.ACLR
Din[0] => Dout[0]~reg0.DATAIN
Din[1] => Dout[1]~reg0.DATAIN
Din[2] => Dout[2]~reg0.DATAIN
Din[3] => Dout[3]~reg0.DATAIN
Din[4] => Dout[4]~reg0.DATAIN
Din[5] => Dout[5]~reg0.DATAIN
Din[6] => Dout[6]~reg0.DATAIN
Din[7] => Dout[7]~reg0.DATAIN
Din[8] => Dout[8]~reg0.DATAIN
Din[9] => Dout[9]~reg0.DATAIN
Din[10] => Dout[10]~reg0.DATAIN
Din[11] => Dout[11]~reg0.DATAIN
Din[12] => Dout[12]~reg0.DATAIN
Din[13] => Dout[13]~reg0.DATAIN
Din[14] => Dout[14]~reg0.DATAIN
Din[15] => Dout[15]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|register_file:rf
data_in[0] => my_reg:GEN_REG:0:REG.Din[0]
data_in[0] => my_reg:GEN_REG:1:REG.Din[0]
data_in[0] => my_reg:GEN_REG:2:REG.Din[0]
data_in[0] => my_reg:GEN_REG:3:REG.Din[0]
data_in[0] => my_reg:GEN_REG:4:REG.Din[0]
data_in[0] => my_reg:GEN_REG:5:REG.Din[0]
data_in[0] => my_reg:GEN_REG:6:REG.Din[0]
data_in[0] => my_reg:GEN_REG:7:REG.Din[0]
data_in[1] => my_reg:GEN_REG:0:REG.Din[1]
data_in[1] => my_reg:GEN_REG:1:REG.Din[1]
data_in[1] => my_reg:GEN_REG:2:REG.Din[1]
data_in[1] => my_reg:GEN_REG:3:REG.Din[1]
data_in[1] => my_reg:GEN_REG:4:REG.Din[1]
data_in[1] => my_reg:GEN_REG:5:REG.Din[1]
data_in[1] => my_reg:GEN_REG:6:REG.Din[1]
data_in[1] => my_reg:GEN_REG:7:REG.Din[1]
data_in[2] => my_reg:GEN_REG:0:REG.Din[2]
data_in[2] => my_reg:GEN_REG:1:REG.Din[2]
data_in[2] => my_reg:GEN_REG:2:REG.Din[2]
data_in[2] => my_reg:GEN_REG:3:REG.Din[2]
data_in[2] => my_reg:GEN_REG:4:REG.Din[2]
data_in[2] => my_reg:GEN_REG:5:REG.Din[2]
data_in[2] => my_reg:GEN_REG:6:REG.Din[2]
data_in[2] => my_reg:GEN_REG:7:REG.Din[2]
data_in[3] => my_reg:GEN_REG:0:REG.Din[3]
data_in[3] => my_reg:GEN_REG:1:REG.Din[3]
data_in[3] => my_reg:GEN_REG:2:REG.Din[3]
data_in[3] => my_reg:GEN_REG:3:REG.Din[3]
data_in[3] => my_reg:GEN_REG:4:REG.Din[3]
data_in[3] => my_reg:GEN_REG:5:REG.Din[3]
data_in[3] => my_reg:GEN_REG:6:REG.Din[3]
data_in[3] => my_reg:GEN_REG:7:REG.Din[3]
data_in[4] => my_reg:GEN_REG:0:REG.Din[4]
data_in[4] => my_reg:GEN_REG:1:REG.Din[4]
data_in[4] => my_reg:GEN_REG:2:REG.Din[4]
data_in[4] => my_reg:GEN_REG:3:REG.Din[4]
data_in[4] => my_reg:GEN_REG:4:REG.Din[4]
data_in[4] => my_reg:GEN_REG:5:REG.Din[4]
data_in[4] => my_reg:GEN_REG:6:REG.Din[4]
data_in[4] => my_reg:GEN_REG:7:REG.Din[4]
data_in[5] => my_reg:GEN_REG:0:REG.Din[5]
data_in[5] => my_reg:GEN_REG:1:REG.Din[5]
data_in[5] => my_reg:GEN_REG:2:REG.Din[5]
data_in[5] => my_reg:GEN_REG:3:REG.Din[5]
data_in[5] => my_reg:GEN_REG:4:REG.Din[5]
data_in[5] => my_reg:GEN_REG:5:REG.Din[5]
data_in[5] => my_reg:GEN_REG:6:REG.Din[5]
data_in[5] => my_reg:GEN_REG:7:REG.Din[5]
data_in[6] => my_reg:GEN_REG:0:REG.Din[6]
data_in[6] => my_reg:GEN_REG:1:REG.Din[6]
data_in[6] => my_reg:GEN_REG:2:REG.Din[6]
data_in[6] => my_reg:GEN_REG:3:REG.Din[6]
data_in[6] => my_reg:GEN_REG:4:REG.Din[6]
data_in[6] => my_reg:GEN_REG:5:REG.Din[6]
data_in[6] => my_reg:GEN_REG:6:REG.Din[6]
data_in[6] => my_reg:GEN_REG:7:REG.Din[6]
data_in[7] => my_reg:GEN_REG:0:REG.Din[7]
data_in[7] => my_reg:GEN_REG:1:REG.Din[7]
data_in[7] => my_reg:GEN_REG:2:REG.Din[7]
data_in[7] => my_reg:GEN_REG:3:REG.Din[7]
data_in[7] => my_reg:GEN_REG:4:REG.Din[7]
data_in[7] => my_reg:GEN_REG:5:REG.Din[7]
data_in[7] => my_reg:GEN_REG:6:REG.Din[7]
data_in[7] => my_reg:GEN_REG:7:REG.Din[7]
data_in[8] => my_reg:GEN_REG:0:REG.Din[8]
data_in[8] => my_reg:GEN_REG:1:REG.Din[8]
data_in[8] => my_reg:GEN_REG:2:REG.Din[8]
data_in[8] => my_reg:GEN_REG:3:REG.Din[8]
data_in[8] => my_reg:GEN_REG:4:REG.Din[8]
data_in[8] => my_reg:GEN_REG:5:REG.Din[8]
data_in[8] => my_reg:GEN_REG:6:REG.Din[8]
data_in[8] => my_reg:GEN_REG:7:REG.Din[8]
data_in[9] => my_reg:GEN_REG:0:REG.Din[9]
data_in[9] => my_reg:GEN_REG:1:REG.Din[9]
data_in[9] => my_reg:GEN_REG:2:REG.Din[9]
data_in[9] => my_reg:GEN_REG:3:REG.Din[9]
data_in[9] => my_reg:GEN_REG:4:REG.Din[9]
data_in[9] => my_reg:GEN_REG:5:REG.Din[9]
data_in[9] => my_reg:GEN_REG:6:REG.Din[9]
data_in[9] => my_reg:GEN_REG:7:REG.Din[9]
data_in[10] => my_reg:GEN_REG:0:REG.Din[10]
data_in[10] => my_reg:GEN_REG:1:REG.Din[10]
data_in[10] => my_reg:GEN_REG:2:REG.Din[10]
data_in[10] => my_reg:GEN_REG:3:REG.Din[10]
data_in[10] => my_reg:GEN_REG:4:REG.Din[10]
data_in[10] => my_reg:GEN_REG:5:REG.Din[10]
data_in[10] => my_reg:GEN_REG:6:REG.Din[10]
data_in[10] => my_reg:GEN_REG:7:REG.Din[10]
data_in[11] => my_reg:GEN_REG:0:REG.Din[11]
data_in[11] => my_reg:GEN_REG:1:REG.Din[11]
data_in[11] => my_reg:GEN_REG:2:REG.Din[11]
data_in[11] => my_reg:GEN_REG:3:REG.Din[11]
data_in[11] => my_reg:GEN_REG:4:REG.Din[11]
data_in[11] => my_reg:GEN_REG:5:REG.Din[11]
data_in[11] => my_reg:GEN_REG:6:REG.Din[11]
data_in[11] => my_reg:GEN_REG:7:REG.Din[11]
data_in[12] => my_reg:GEN_REG:0:REG.Din[12]
data_in[12] => my_reg:GEN_REG:1:REG.Din[12]
data_in[12] => my_reg:GEN_REG:2:REG.Din[12]
data_in[12] => my_reg:GEN_REG:3:REG.Din[12]
data_in[12] => my_reg:GEN_REG:4:REG.Din[12]
data_in[12] => my_reg:GEN_REG:5:REG.Din[12]
data_in[12] => my_reg:GEN_REG:6:REG.Din[12]
data_in[12] => my_reg:GEN_REG:7:REG.Din[12]
data_in[13] => my_reg:GEN_REG:0:REG.Din[13]
data_in[13] => my_reg:GEN_REG:1:REG.Din[13]
data_in[13] => my_reg:GEN_REG:2:REG.Din[13]
data_in[13] => my_reg:GEN_REG:3:REG.Din[13]
data_in[13] => my_reg:GEN_REG:4:REG.Din[13]
data_in[13] => my_reg:GEN_REG:5:REG.Din[13]
data_in[13] => my_reg:GEN_REG:6:REG.Din[13]
data_in[13] => my_reg:GEN_REG:7:REG.Din[13]
data_in[14] => my_reg:GEN_REG:0:REG.Din[14]
data_in[14] => my_reg:GEN_REG:1:REG.Din[14]
data_in[14] => my_reg:GEN_REG:2:REG.Din[14]
data_in[14] => my_reg:GEN_REG:3:REG.Din[14]
data_in[14] => my_reg:GEN_REG:4:REG.Din[14]
data_in[14] => my_reg:GEN_REG:5:REG.Din[14]
data_in[14] => my_reg:GEN_REG:6:REG.Din[14]
data_in[14] => my_reg:GEN_REG:7:REG.Din[14]
data_in[15] => my_reg:GEN_REG:0:REG.Din[15]
data_in[15] => my_reg:GEN_REG:1:REG.Din[15]
data_in[15] => my_reg:GEN_REG:2:REG.Din[15]
data_in[15] => my_reg:GEN_REG:3:REG.Din[15]
data_in[15] => my_reg:GEN_REG:4:REG.Din[15]
data_in[15] => my_reg:GEN_REG:5:REG.Din[15]
data_in[15] => my_reg:GEN_REG:6:REG.Din[15]
data_in[15] => my_reg:GEN_REG:7:REG.Din[15]
data_out1[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
R7[0] <= my_reg:GEN_REG:7:REG.Dout[0]
R7[1] <= my_reg:GEN_REG:7:REG.Dout[1]
R7[2] <= my_reg:GEN_REG:7:REG.Dout[2]
R7[3] <= my_reg:GEN_REG:7:REG.Dout[3]
R7[4] <= my_reg:GEN_REG:7:REG.Dout[4]
R7[5] <= my_reg:GEN_REG:7:REG.Dout[5]
R7[6] <= my_reg:GEN_REG:7:REG.Dout[6]
R7[7] <= my_reg:GEN_REG:7:REG.Dout[7]
R7[8] <= my_reg:GEN_REG:7:REG.Dout[8]
R7[9] <= my_reg:GEN_REG:7:REG.Dout[9]
R7[10] <= my_reg:GEN_REG:7:REG.Dout[10]
R7[11] <= my_reg:GEN_REG:7:REG.Dout[11]
R7[12] <= my_reg:GEN_REG:7:REG.Dout[12]
R7[13] <= my_reg:GEN_REG:7:REG.Dout[13]
R7[14] <= my_reg:GEN_REG:7:REG.Dout[14]
R7[15] <= my_reg:GEN_REG:7:REG.Dout[15]
R0[0] <= my_reg:GEN_REG:0:REG.Dout[0]
R0[1] <= my_reg:GEN_REG:0:REG.Dout[1]
R0[2] <= my_reg:GEN_REG:0:REG.Dout[2]
R0[3] <= my_reg:GEN_REG:0:REG.Dout[3]
R0[4] <= my_reg:GEN_REG:0:REG.Dout[4]
R0[5] <= my_reg:GEN_REG:0:REG.Dout[5]
R0[6] <= my_reg:GEN_REG:0:REG.Dout[6]
R0[7] <= my_reg:GEN_REG:0:REG.Dout[7]
R0[8] <= my_reg:GEN_REG:0:REG.Dout[8]
R0[9] <= my_reg:GEN_REG:0:REG.Dout[9]
R0[10] <= my_reg:GEN_REG:0:REG.Dout[10]
R0[11] <= my_reg:GEN_REG:0:REG.Dout[11]
R0[12] <= my_reg:GEN_REG:0:REG.Dout[12]
R0[13] <= my_reg:GEN_REG:0:REG.Dout[13]
R0[14] <= my_reg:GEN_REG:0:REG.Dout[14]
R0[15] <= my_reg:GEN_REG:0:REG.Dout[15]
sel_in[0] => Decoder0.IN2
sel_in[1] => Decoder0.IN1
sel_in[2] => Decoder0.IN0
sel_out1[0] => Mux0.IN2
sel_out1[0] => Mux1.IN2
sel_out1[0] => Mux2.IN2
sel_out1[0] => Mux3.IN2
sel_out1[0] => Mux4.IN2
sel_out1[0] => Mux5.IN2
sel_out1[0] => Mux6.IN2
sel_out1[0] => Mux7.IN2
sel_out1[0] => Mux8.IN2
sel_out1[0] => Mux9.IN2
sel_out1[0] => Mux10.IN2
sel_out1[0] => Mux11.IN2
sel_out1[0] => Mux12.IN2
sel_out1[0] => Mux13.IN2
sel_out1[0] => Mux14.IN2
sel_out1[0] => Mux15.IN2
sel_out1[1] => Mux0.IN1
sel_out1[1] => Mux1.IN1
sel_out1[1] => Mux2.IN1
sel_out1[1] => Mux3.IN1
sel_out1[1] => Mux4.IN1
sel_out1[1] => Mux5.IN1
sel_out1[1] => Mux6.IN1
sel_out1[1] => Mux7.IN1
sel_out1[1] => Mux8.IN1
sel_out1[1] => Mux9.IN1
sel_out1[1] => Mux10.IN1
sel_out1[1] => Mux11.IN1
sel_out1[1] => Mux12.IN1
sel_out1[1] => Mux13.IN1
sel_out1[1] => Mux14.IN1
sel_out1[1] => Mux15.IN1
sel_out1[2] => Mux0.IN0
sel_out1[2] => Mux1.IN0
sel_out1[2] => Mux2.IN0
sel_out1[2] => Mux3.IN0
sel_out1[2] => Mux4.IN0
sel_out1[2] => Mux5.IN0
sel_out1[2] => Mux6.IN0
sel_out1[2] => Mux7.IN0
sel_out1[2] => Mux8.IN0
sel_out1[2] => Mux9.IN0
sel_out1[2] => Mux10.IN0
sel_out1[2] => Mux11.IN0
sel_out1[2] => Mux12.IN0
sel_out1[2] => Mux13.IN0
sel_out1[2] => Mux14.IN0
sel_out1[2] => Mux15.IN0
sel_out2[0] => Mux16.IN2
sel_out2[0] => Mux17.IN2
sel_out2[0] => Mux18.IN2
sel_out2[0] => Mux19.IN2
sel_out2[0] => Mux20.IN2
sel_out2[0] => Mux21.IN2
sel_out2[0] => Mux22.IN2
sel_out2[0] => Mux23.IN2
sel_out2[0] => Mux24.IN2
sel_out2[0] => Mux25.IN2
sel_out2[0] => Mux26.IN2
sel_out2[0] => Mux27.IN2
sel_out2[0] => Mux28.IN2
sel_out2[0] => Mux29.IN2
sel_out2[0] => Mux30.IN2
sel_out2[0] => Mux31.IN2
sel_out2[1] => Mux16.IN1
sel_out2[1] => Mux17.IN1
sel_out2[1] => Mux18.IN1
sel_out2[1] => Mux19.IN1
sel_out2[1] => Mux20.IN1
sel_out2[1] => Mux21.IN1
sel_out2[1] => Mux22.IN1
sel_out2[1] => Mux23.IN1
sel_out2[1] => Mux24.IN1
sel_out2[1] => Mux25.IN1
sel_out2[1] => Mux26.IN1
sel_out2[1] => Mux27.IN1
sel_out2[1] => Mux28.IN1
sel_out2[1] => Mux29.IN1
sel_out2[1] => Mux30.IN1
sel_out2[1] => Mux31.IN1
sel_out2[2] => Mux16.IN0
sel_out2[2] => Mux17.IN0
sel_out2[2] => Mux18.IN0
sel_out2[2] => Mux19.IN0
sel_out2[2] => Mux20.IN0
sel_out2[2] => Mux21.IN0
sel_out2[2] => Mux22.IN0
sel_out2[2] => Mux23.IN0
sel_out2[2] => Mux24.IN0
sel_out2[2] => Mux25.IN0
sel_out2[2] => Mux26.IN0
sel_out2[2] => Mux27.IN0
sel_out2[2] => Mux28.IN0
sel_out2[2] => Mux29.IN0
sel_out2[2] => Mux30.IN0
sel_out2[2] => Mux31.IN0
clk => my_reg:GEN_REG:0:REG.clk
clk => my_reg:GEN_REG:1:REG.clk
clk => my_reg:GEN_REG:2:REG.clk
clk => my_reg:GEN_REG:3:REG.clk
clk => my_reg:GEN_REG:4:REG.clk
clk => my_reg:GEN_REG:5:REG.clk
clk => my_reg:GEN_REG:6:REG.clk
clk => my_reg:GEN_REG:7:REG.clk
wr_ena => ena[7].DATAB
wr_ena => ena[6].DATAB
wr_ena => ena[5].DATAB
wr_ena => ena[4].DATAB
wr_ena => ena[3].DATAB
wr_ena => ena[2].DATAB
wr_ena => ena[1].DATAB
wr_ena => ena[0].DATAB
reset => my_reg:GEN_REG:0:REG.clr
reset => my_reg:GEN_REG:1:REG.clr
reset => my_reg:GEN_REG:2:REG.clr
reset => my_reg:GEN_REG:3:REG.clr
reset => my_reg:GEN_REG:4:REG.clr
reset => my_reg:GEN_REG:5:REG.clr
reset => my_reg:GEN_REG:6:REG.clr
reset => my_reg:GEN_REG:7:REG.clr


|IITB_RISC|data_path:data|register_file:rf|my_reg:\GEN_REG:0:REG
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
ena => Dout[15]~reg0.ENA
ena => Dout[14]~reg0.ENA
ena => Dout[13]~reg0.ENA
ena => Dout[12]~reg0.ENA
ena => Dout[11]~reg0.ENA
ena => Dout[10]~reg0.ENA
ena => Dout[9]~reg0.ENA
ena => Dout[8]~reg0.ENA
ena => Dout[7]~reg0.ENA
ena => Dout[6]~reg0.ENA
ena => Dout[5]~reg0.ENA
ena => Dout[4]~reg0.ENA
ena => Dout[3]~reg0.ENA
ena => Dout[2]~reg0.ENA
ena => Dout[1]~reg0.ENA
ena => Dout[0]~reg0.ENA
clr => Dout[0]~reg0.ACLR
clr => Dout[1]~reg0.ACLR
clr => Dout[2]~reg0.ACLR
clr => Dout[3]~reg0.ACLR
clr => Dout[4]~reg0.ACLR
clr => Dout[5]~reg0.ACLR
clr => Dout[6]~reg0.ACLR
clr => Dout[7]~reg0.ACLR
clr => Dout[8]~reg0.ACLR
clr => Dout[9]~reg0.ACLR
clr => Dout[10]~reg0.ACLR
clr => Dout[11]~reg0.ACLR
clr => Dout[12]~reg0.ACLR
clr => Dout[13]~reg0.ACLR
clr => Dout[14]~reg0.ACLR
clr => Dout[15]~reg0.ACLR
Din[0] => Dout[0]~reg0.DATAIN
Din[1] => Dout[1]~reg0.DATAIN
Din[2] => Dout[2]~reg0.DATAIN
Din[3] => Dout[3]~reg0.DATAIN
Din[4] => Dout[4]~reg0.DATAIN
Din[5] => Dout[5]~reg0.DATAIN
Din[6] => Dout[6]~reg0.DATAIN
Din[7] => Dout[7]~reg0.DATAIN
Din[8] => Dout[8]~reg0.DATAIN
Din[9] => Dout[9]~reg0.DATAIN
Din[10] => Dout[10]~reg0.DATAIN
Din[11] => Dout[11]~reg0.DATAIN
Din[12] => Dout[12]~reg0.DATAIN
Din[13] => Dout[13]~reg0.DATAIN
Din[14] => Dout[14]~reg0.DATAIN
Din[15] => Dout[15]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|register_file:rf|my_reg:\GEN_REG:1:REG
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
ena => Dout[15]~reg0.ENA
ena => Dout[14]~reg0.ENA
ena => Dout[13]~reg0.ENA
ena => Dout[12]~reg0.ENA
ena => Dout[11]~reg0.ENA
ena => Dout[10]~reg0.ENA
ena => Dout[9]~reg0.ENA
ena => Dout[8]~reg0.ENA
ena => Dout[7]~reg0.ENA
ena => Dout[6]~reg0.ENA
ena => Dout[5]~reg0.ENA
ena => Dout[4]~reg0.ENA
ena => Dout[3]~reg0.ENA
ena => Dout[2]~reg0.ENA
ena => Dout[1]~reg0.ENA
ena => Dout[0]~reg0.ENA
clr => Dout[0]~reg0.ACLR
clr => Dout[1]~reg0.ACLR
clr => Dout[2]~reg0.ACLR
clr => Dout[3]~reg0.ACLR
clr => Dout[4]~reg0.ACLR
clr => Dout[5]~reg0.ACLR
clr => Dout[6]~reg0.ACLR
clr => Dout[7]~reg0.ACLR
clr => Dout[8]~reg0.ACLR
clr => Dout[9]~reg0.ACLR
clr => Dout[10]~reg0.ACLR
clr => Dout[11]~reg0.ACLR
clr => Dout[12]~reg0.ACLR
clr => Dout[13]~reg0.ACLR
clr => Dout[14]~reg0.ACLR
clr => Dout[15]~reg0.ACLR
Din[0] => Dout[0]~reg0.DATAIN
Din[1] => Dout[1]~reg0.DATAIN
Din[2] => Dout[2]~reg0.DATAIN
Din[3] => Dout[3]~reg0.DATAIN
Din[4] => Dout[4]~reg0.DATAIN
Din[5] => Dout[5]~reg0.DATAIN
Din[6] => Dout[6]~reg0.DATAIN
Din[7] => Dout[7]~reg0.DATAIN
Din[8] => Dout[8]~reg0.DATAIN
Din[9] => Dout[9]~reg0.DATAIN
Din[10] => Dout[10]~reg0.DATAIN
Din[11] => Dout[11]~reg0.DATAIN
Din[12] => Dout[12]~reg0.DATAIN
Din[13] => Dout[13]~reg0.DATAIN
Din[14] => Dout[14]~reg0.DATAIN
Din[15] => Dout[15]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|register_file:rf|my_reg:\GEN_REG:2:REG
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
ena => Dout[15]~reg0.ENA
ena => Dout[14]~reg0.ENA
ena => Dout[13]~reg0.ENA
ena => Dout[12]~reg0.ENA
ena => Dout[11]~reg0.ENA
ena => Dout[10]~reg0.ENA
ena => Dout[9]~reg0.ENA
ena => Dout[8]~reg0.ENA
ena => Dout[7]~reg0.ENA
ena => Dout[6]~reg0.ENA
ena => Dout[5]~reg0.ENA
ena => Dout[4]~reg0.ENA
ena => Dout[3]~reg0.ENA
ena => Dout[2]~reg0.ENA
ena => Dout[1]~reg0.ENA
ena => Dout[0]~reg0.ENA
clr => Dout[0]~reg0.ACLR
clr => Dout[1]~reg0.ACLR
clr => Dout[2]~reg0.ACLR
clr => Dout[3]~reg0.ACLR
clr => Dout[4]~reg0.ACLR
clr => Dout[5]~reg0.ACLR
clr => Dout[6]~reg0.ACLR
clr => Dout[7]~reg0.ACLR
clr => Dout[8]~reg0.ACLR
clr => Dout[9]~reg0.ACLR
clr => Dout[10]~reg0.ACLR
clr => Dout[11]~reg0.ACLR
clr => Dout[12]~reg0.ACLR
clr => Dout[13]~reg0.ACLR
clr => Dout[14]~reg0.ACLR
clr => Dout[15]~reg0.ACLR
Din[0] => Dout[0]~reg0.DATAIN
Din[1] => Dout[1]~reg0.DATAIN
Din[2] => Dout[2]~reg0.DATAIN
Din[3] => Dout[3]~reg0.DATAIN
Din[4] => Dout[4]~reg0.DATAIN
Din[5] => Dout[5]~reg0.DATAIN
Din[6] => Dout[6]~reg0.DATAIN
Din[7] => Dout[7]~reg0.DATAIN
Din[8] => Dout[8]~reg0.DATAIN
Din[9] => Dout[9]~reg0.DATAIN
Din[10] => Dout[10]~reg0.DATAIN
Din[11] => Dout[11]~reg0.DATAIN
Din[12] => Dout[12]~reg0.DATAIN
Din[13] => Dout[13]~reg0.DATAIN
Din[14] => Dout[14]~reg0.DATAIN
Din[15] => Dout[15]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|register_file:rf|my_reg:\GEN_REG:3:REG
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
ena => Dout[15]~reg0.ENA
ena => Dout[14]~reg0.ENA
ena => Dout[13]~reg0.ENA
ena => Dout[12]~reg0.ENA
ena => Dout[11]~reg0.ENA
ena => Dout[10]~reg0.ENA
ena => Dout[9]~reg0.ENA
ena => Dout[8]~reg0.ENA
ena => Dout[7]~reg0.ENA
ena => Dout[6]~reg0.ENA
ena => Dout[5]~reg0.ENA
ena => Dout[4]~reg0.ENA
ena => Dout[3]~reg0.ENA
ena => Dout[2]~reg0.ENA
ena => Dout[1]~reg0.ENA
ena => Dout[0]~reg0.ENA
clr => Dout[0]~reg0.ACLR
clr => Dout[1]~reg0.ACLR
clr => Dout[2]~reg0.ACLR
clr => Dout[3]~reg0.ACLR
clr => Dout[4]~reg0.ACLR
clr => Dout[5]~reg0.ACLR
clr => Dout[6]~reg0.ACLR
clr => Dout[7]~reg0.ACLR
clr => Dout[8]~reg0.ACLR
clr => Dout[9]~reg0.ACLR
clr => Dout[10]~reg0.ACLR
clr => Dout[11]~reg0.ACLR
clr => Dout[12]~reg0.ACLR
clr => Dout[13]~reg0.ACLR
clr => Dout[14]~reg0.ACLR
clr => Dout[15]~reg0.ACLR
Din[0] => Dout[0]~reg0.DATAIN
Din[1] => Dout[1]~reg0.DATAIN
Din[2] => Dout[2]~reg0.DATAIN
Din[3] => Dout[3]~reg0.DATAIN
Din[4] => Dout[4]~reg0.DATAIN
Din[5] => Dout[5]~reg0.DATAIN
Din[6] => Dout[6]~reg0.DATAIN
Din[7] => Dout[7]~reg0.DATAIN
Din[8] => Dout[8]~reg0.DATAIN
Din[9] => Dout[9]~reg0.DATAIN
Din[10] => Dout[10]~reg0.DATAIN
Din[11] => Dout[11]~reg0.DATAIN
Din[12] => Dout[12]~reg0.DATAIN
Din[13] => Dout[13]~reg0.DATAIN
Din[14] => Dout[14]~reg0.DATAIN
Din[15] => Dout[15]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|register_file:rf|my_reg:\GEN_REG:4:REG
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
ena => Dout[15]~reg0.ENA
ena => Dout[14]~reg0.ENA
ena => Dout[13]~reg0.ENA
ena => Dout[12]~reg0.ENA
ena => Dout[11]~reg0.ENA
ena => Dout[10]~reg0.ENA
ena => Dout[9]~reg0.ENA
ena => Dout[8]~reg0.ENA
ena => Dout[7]~reg0.ENA
ena => Dout[6]~reg0.ENA
ena => Dout[5]~reg0.ENA
ena => Dout[4]~reg0.ENA
ena => Dout[3]~reg0.ENA
ena => Dout[2]~reg0.ENA
ena => Dout[1]~reg0.ENA
ena => Dout[0]~reg0.ENA
clr => Dout[0]~reg0.ACLR
clr => Dout[1]~reg0.ACLR
clr => Dout[2]~reg0.ACLR
clr => Dout[3]~reg0.ACLR
clr => Dout[4]~reg0.ACLR
clr => Dout[5]~reg0.ACLR
clr => Dout[6]~reg0.ACLR
clr => Dout[7]~reg0.ACLR
clr => Dout[8]~reg0.ACLR
clr => Dout[9]~reg0.ACLR
clr => Dout[10]~reg0.ACLR
clr => Dout[11]~reg0.ACLR
clr => Dout[12]~reg0.ACLR
clr => Dout[13]~reg0.ACLR
clr => Dout[14]~reg0.ACLR
clr => Dout[15]~reg0.ACLR
Din[0] => Dout[0]~reg0.DATAIN
Din[1] => Dout[1]~reg0.DATAIN
Din[2] => Dout[2]~reg0.DATAIN
Din[3] => Dout[3]~reg0.DATAIN
Din[4] => Dout[4]~reg0.DATAIN
Din[5] => Dout[5]~reg0.DATAIN
Din[6] => Dout[6]~reg0.DATAIN
Din[7] => Dout[7]~reg0.DATAIN
Din[8] => Dout[8]~reg0.DATAIN
Din[9] => Dout[9]~reg0.DATAIN
Din[10] => Dout[10]~reg0.DATAIN
Din[11] => Dout[11]~reg0.DATAIN
Din[12] => Dout[12]~reg0.DATAIN
Din[13] => Dout[13]~reg0.DATAIN
Din[14] => Dout[14]~reg0.DATAIN
Din[15] => Dout[15]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|register_file:rf|my_reg:\GEN_REG:5:REG
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
ena => Dout[15]~reg0.ENA
ena => Dout[14]~reg0.ENA
ena => Dout[13]~reg0.ENA
ena => Dout[12]~reg0.ENA
ena => Dout[11]~reg0.ENA
ena => Dout[10]~reg0.ENA
ena => Dout[9]~reg0.ENA
ena => Dout[8]~reg0.ENA
ena => Dout[7]~reg0.ENA
ena => Dout[6]~reg0.ENA
ena => Dout[5]~reg0.ENA
ena => Dout[4]~reg0.ENA
ena => Dout[3]~reg0.ENA
ena => Dout[2]~reg0.ENA
ena => Dout[1]~reg0.ENA
ena => Dout[0]~reg0.ENA
clr => Dout[0]~reg0.ACLR
clr => Dout[1]~reg0.ACLR
clr => Dout[2]~reg0.ACLR
clr => Dout[3]~reg0.ACLR
clr => Dout[4]~reg0.ACLR
clr => Dout[5]~reg0.ACLR
clr => Dout[6]~reg0.ACLR
clr => Dout[7]~reg0.ACLR
clr => Dout[8]~reg0.ACLR
clr => Dout[9]~reg0.ACLR
clr => Dout[10]~reg0.ACLR
clr => Dout[11]~reg0.ACLR
clr => Dout[12]~reg0.ACLR
clr => Dout[13]~reg0.ACLR
clr => Dout[14]~reg0.ACLR
clr => Dout[15]~reg0.ACLR
Din[0] => Dout[0]~reg0.DATAIN
Din[1] => Dout[1]~reg0.DATAIN
Din[2] => Dout[2]~reg0.DATAIN
Din[3] => Dout[3]~reg0.DATAIN
Din[4] => Dout[4]~reg0.DATAIN
Din[5] => Dout[5]~reg0.DATAIN
Din[6] => Dout[6]~reg0.DATAIN
Din[7] => Dout[7]~reg0.DATAIN
Din[8] => Dout[8]~reg0.DATAIN
Din[9] => Dout[9]~reg0.DATAIN
Din[10] => Dout[10]~reg0.DATAIN
Din[11] => Dout[11]~reg0.DATAIN
Din[12] => Dout[12]~reg0.DATAIN
Din[13] => Dout[13]~reg0.DATAIN
Din[14] => Dout[14]~reg0.DATAIN
Din[15] => Dout[15]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|register_file:rf|my_reg:\GEN_REG:6:REG
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
ena => Dout[15]~reg0.ENA
ena => Dout[14]~reg0.ENA
ena => Dout[13]~reg0.ENA
ena => Dout[12]~reg0.ENA
ena => Dout[11]~reg0.ENA
ena => Dout[10]~reg0.ENA
ena => Dout[9]~reg0.ENA
ena => Dout[8]~reg0.ENA
ena => Dout[7]~reg0.ENA
ena => Dout[6]~reg0.ENA
ena => Dout[5]~reg0.ENA
ena => Dout[4]~reg0.ENA
ena => Dout[3]~reg0.ENA
ena => Dout[2]~reg0.ENA
ena => Dout[1]~reg0.ENA
ena => Dout[0]~reg0.ENA
clr => Dout[0]~reg0.ACLR
clr => Dout[1]~reg0.ACLR
clr => Dout[2]~reg0.ACLR
clr => Dout[3]~reg0.ACLR
clr => Dout[4]~reg0.ACLR
clr => Dout[5]~reg0.ACLR
clr => Dout[6]~reg0.ACLR
clr => Dout[7]~reg0.ACLR
clr => Dout[8]~reg0.ACLR
clr => Dout[9]~reg0.ACLR
clr => Dout[10]~reg0.ACLR
clr => Dout[11]~reg0.ACLR
clr => Dout[12]~reg0.ACLR
clr => Dout[13]~reg0.ACLR
clr => Dout[14]~reg0.ACLR
clr => Dout[15]~reg0.ACLR
Din[0] => Dout[0]~reg0.DATAIN
Din[1] => Dout[1]~reg0.DATAIN
Din[2] => Dout[2]~reg0.DATAIN
Din[3] => Dout[3]~reg0.DATAIN
Din[4] => Dout[4]~reg0.DATAIN
Din[5] => Dout[5]~reg0.DATAIN
Din[6] => Dout[6]~reg0.DATAIN
Din[7] => Dout[7]~reg0.DATAIN
Din[8] => Dout[8]~reg0.DATAIN
Din[9] => Dout[9]~reg0.DATAIN
Din[10] => Dout[10]~reg0.DATAIN
Din[11] => Dout[11]~reg0.DATAIN
Din[12] => Dout[12]~reg0.DATAIN
Din[13] => Dout[13]~reg0.DATAIN
Din[14] => Dout[14]~reg0.DATAIN
Din[15] => Dout[15]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|register_file:rf|my_reg:\GEN_REG:7:REG
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
ena => Dout[15]~reg0.ENA
ena => Dout[14]~reg0.ENA
ena => Dout[13]~reg0.ENA
ena => Dout[12]~reg0.ENA
ena => Dout[11]~reg0.ENA
ena => Dout[10]~reg0.ENA
ena => Dout[9]~reg0.ENA
ena => Dout[8]~reg0.ENA
ena => Dout[7]~reg0.ENA
ena => Dout[6]~reg0.ENA
ena => Dout[5]~reg0.ENA
ena => Dout[4]~reg0.ENA
ena => Dout[3]~reg0.ENA
ena => Dout[2]~reg0.ENA
ena => Dout[1]~reg0.ENA
ena => Dout[0]~reg0.ENA
clr => Dout[0]~reg0.ACLR
clr => Dout[1]~reg0.ACLR
clr => Dout[2]~reg0.ACLR
clr => Dout[3]~reg0.ACLR
clr => Dout[4]~reg0.ACLR
clr => Dout[5]~reg0.ACLR
clr => Dout[6]~reg0.ACLR
clr => Dout[7]~reg0.ACLR
clr => Dout[8]~reg0.ACLR
clr => Dout[9]~reg0.ACLR
clr => Dout[10]~reg0.ACLR
clr => Dout[11]~reg0.ACLR
clr => Dout[12]~reg0.ACLR
clr => Dout[13]~reg0.ACLR
clr => Dout[14]~reg0.ACLR
clr => Dout[15]~reg0.ACLR
Din[0] => Dout[0]~reg0.DATAIN
Din[1] => Dout[1]~reg0.DATAIN
Din[2] => Dout[2]~reg0.DATAIN
Din[3] => Dout[3]~reg0.DATAIN
Din[4] => Dout[4]~reg0.DATAIN
Din[5] => Dout[5]~reg0.DATAIN
Din[6] => Dout[6]~reg0.DATAIN
Din[7] => Dout[7]~reg0.DATAIN
Din[8] => Dout[8]~reg0.DATAIN
Din[9] => Dout[9]~reg0.DATAIN
Din[10] => Dout[10]~reg0.DATAIN
Din[11] => Dout[11]~reg0.DATAIN
Din[12] => Dout[12]~reg0.DATAIN
Din[13] => Dout[13]~reg0.DATAIN
Din[14] => Dout[14]~reg0.DATAIN
Din[15] => Dout[15]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|ls_multiple:pe_block
input[0] => reg_in[0].DATAA
input[1] => reg_in[1].DATAA
input[2] => reg_in[2].DATAA
input[3] => reg_in[3].DATAA
input[4] => reg_in[4].DATAA
input[5] => reg_in[5].DATAA
input[6] => reg_in[6].DATAA
input[7] => reg_in[7].DATAA
ena => reg_ena.IN0
clk => my_reg:T.clk
set_zero => reg_ena.IN1
set_zero => reg_in[7].OUTPUTSELECT
set_zero => reg_in[6].OUTPUTSELECT
set_zero => reg_in[5].OUTPUTSELECT
set_zero => reg_in[4].OUTPUTSELECT
set_zero => reg_in[3].OUTPUTSELECT
set_zero => reg_in[2].OUTPUTSELECT
set_zero => reg_in[1].OUTPUTSELECT
set_zero => reg_in[0].OUTPUTSELECT
reset => my_reg:T.clr
valid <= p_encoder:PE.valid
invalid_next <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= p_encoder:PE.output[0]
address[1] <= p_encoder:PE.output[1]
address[2] <= p_encoder:PE.output[2]


|IITB_RISC|data_path:data|ls_multiple:pe_block|p_encoder:PE
input[0] => output_temp.OUTPUTSELECT
input[0] => output_temp.OUTPUTSELECT
input[0] => output_temp.OUTPUTSELECT
input[0] => valid.IN1
input[1] => output_temp.OUTPUTSELECT
input[1] => output_temp.OUTPUTSELECT
input[1] => output_temp.OUTPUTSELECT
input[2] => output_temp.OUTPUTSELECT
input[2] => output_temp.OUTPUTSELECT
input[2] => output_temp.OUTPUTSELECT
input[3] => output_temp.OUTPUTSELECT
input[3] => output_temp.OUTPUTSELECT
input[3] => output_temp.OUTPUTSELECT
input[4] => output_temp.OUTPUTSELECT
input[4] => output_temp.OUTPUTSELECT
input[4] => output_temp.OUTPUTSELECT
input[5] => output_temp.OUTPUTSELECT
input[5] => output_temp.OUTPUTSELECT
input[5] => output_temp.OUTPUTSELECT
input[6] => output_temp.OUTPUTSELECT
input[6] => output_temp.OUTPUTSELECT
input[7] => output_temp.DATAA
input[7] => output_temp.DATAA
output[0] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
valid <= valid.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|ls_multiple:pe_block|my_reg:T
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
ena => Dout[7]~reg0.ENA
ena => Dout[6]~reg0.ENA
ena => Dout[5]~reg0.ENA
ena => Dout[4]~reg0.ENA
ena => Dout[3]~reg0.ENA
ena => Dout[2]~reg0.ENA
ena => Dout[1]~reg0.ENA
ena => Dout[0]~reg0.ENA
clr => Dout[0]~reg0.ACLR
clr => Dout[1]~reg0.ACLR
clr => Dout[2]~reg0.ACLR
clr => Dout[3]~reg0.ACLR
clr => Dout[4]~reg0.ACLR
clr => Dout[5]~reg0.ACLR
clr => Dout[6]~reg0.ACLR
clr => Dout[7]~reg0.ACLR
Din[0] => Dout[0]~reg0.DATAIN
Din[1] => Dout[1]~reg0.DATAIN
Din[2] => Dout[2]~reg0.DATAIN
Din[3] => Dout[3]~reg0.DATAIN
Din[4] => Dout[4]~reg0.DATAIN
Din[5] => Dout[5]~reg0.DATAIN
Din[6] => Dout[6]~reg0.DATAIN
Din[7] => Dout[7]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|sign_extend:sign_extend_1
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[15].DATAIN
input[5] => output[5].DATAIN
input[5] => output[6].DATAIN
input[5] => output[7].DATAIN
input[5] => output[8].DATAIN
input[5] => output[9].DATAIN
input[5] => output[10].DATAIN
input[5] => output[11].DATAIN
input[5] => output[12].DATAIN
input[5] => output[13].DATAIN
input[5] => output[14].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= input[5].DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|sign_extend:sign_extend_2
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[15].DATAIN
input[8] => output[8].DATAIN
input[8] => output[9].DATAIN
input[8] => output[10].DATAIN
input[8] => output[11].DATAIN
input[8] => output[12].DATAIN
input[8] => output[13].DATAIN
input[8] => output[14].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= input[8].DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|alu:alu_instance
input1[0] => output_temp.IN0
input1[0] => adder:ADD0.A[0]
input1[1] => output_temp.IN0
input1[1] => adder:ADD0.A[1]
input1[2] => output_temp.IN0
input1[2] => adder:ADD0.A[2]
input1[3] => output_temp.IN0
input1[3] => adder:ADD0.A[3]
input1[4] => output_temp.IN0
input1[4] => adder:ADD0.A[4]
input1[5] => output_temp.IN0
input1[5] => adder:ADD0.A[5]
input1[6] => output_temp.IN0
input1[6] => adder:ADD0.A[6]
input1[7] => output_temp.IN0
input1[7] => adder:ADD0.A[7]
input1[8] => output_temp.IN0
input1[8] => adder:ADD0.A[8]
input1[9] => output_temp.IN0
input1[9] => adder:ADD0.A[9]
input1[10] => output_temp.IN0
input1[10] => adder:ADD0.A[10]
input1[11] => output_temp.IN0
input1[11] => adder:ADD0.A[11]
input1[12] => output_temp.IN0
input1[12] => adder:ADD0.A[12]
input1[13] => output_temp.IN0
input1[13] => adder:ADD0.A[13]
input1[14] => output_temp.IN0
input1[14] => adder:ADD0.A[14]
input1[15] => output_temp.IN0
input1[15] => adder:ADD0.A[15]
input2[0] => output_temp.IN1
input2[0] => adder:ADD0.B[0]
input2[1] => output_temp.IN1
input2[1] => adder:ADD0.B[1]
input2[2] => output_temp.IN1
input2[2] => adder:ADD0.B[2]
input2[3] => output_temp.IN1
input2[3] => adder:ADD0.B[3]
input2[4] => output_temp.IN1
input2[4] => adder:ADD0.B[4]
input2[5] => output_temp.IN1
input2[5] => adder:ADD0.B[5]
input2[6] => output_temp.IN1
input2[6] => adder:ADD0.B[6]
input2[7] => output_temp.IN1
input2[7] => adder:ADD0.B[7]
input2[8] => output_temp.IN1
input2[8] => adder:ADD0.B[8]
input2[9] => output_temp.IN1
input2[9] => adder:ADD0.B[9]
input2[10] => output_temp.IN1
input2[10] => adder:ADD0.B[10]
input2[11] => output_temp.IN1
input2[11] => adder:ADD0.B[11]
input2[12] => output_temp.IN1
input2[12] => adder:ADD0.B[12]
input2[13] => output_temp.IN1
input2[13] => adder:ADD0.B[13]
input2[14] => output_temp.IN1
input2[14] => adder:ADD0.B[14]
input2[15] => output_temp.IN1
input2[15] => adder:ADD0.B[15]
output[0] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
cin => adder:ADD0.cin
sel => output_temp.OUTPUTSELECT
sel => output_temp.OUTPUTSELECT
sel => output_temp.OUTPUTSELECT
sel => output_temp.OUTPUTSELECT
sel => output_temp.OUTPUTSELECT
sel => output_temp.OUTPUTSELECT
sel => output_temp.OUTPUTSELECT
sel => output_temp.OUTPUTSELECT
sel => output_temp.OUTPUTSELECT
sel => output_temp.OUTPUTSELECT
sel => output_temp.OUTPUTSELECT
sel => output_temp.OUTPUTSELECT
sel => output_temp.OUTPUTSELECT
sel => output_temp.OUTPUTSELECT
sel => output_temp.OUTPUTSELECT
sel => output_temp.OUTPUTSELECT
CY <= adder:ADD0.Cout[15]
OV <= OV.DB_MAX_OUTPUT_PORT_TYPE
Z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|alu:alu_instance|adder:ADD0
A[0] => full_adder:adder_element:0:ADDX.a
A[1] => full_adder:adder_element:1:ADDX.a
A[2] => full_adder:adder_element:2:ADDX.a
A[3] => full_adder:adder_element:3:ADDX.a
A[4] => full_adder:adder_element:4:ADDX.a
A[5] => full_adder:adder_element:5:ADDX.a
A[6] => full_adder:adder_element:6:ADDX.a
A[7] => full_adder:adder_element:7:ADDX.a
A[8] => full_adder:adder_element:8:ADDX.a
A[9] => full_adder:adder_element:9:ADDX.a
A[10] => full_adder:adder_element:10:ADDX.a
A[11] => full_adder:adder_element:11:ADDX.a
A[12] => full_adder:adder_element:12:ADDX.a
A[13] => full_adder:adder_element:13:ADDX.a
A[14] => full_adder:adder_element:14:ADDX.a
A[15] => full_adder:adder_element:15:ADDX.a
B[0] => full_adder:adder_element:0:ADDX.b
B[1] => full_adder:adder_element:1:ADDX.b
B[2] => full_adder:adder_element:2:ADDX.b
B[3] => full_adder:adder_element:3:ADDX.b
B[4] => full_adder:adder_element:4:ADDX.b
B[5] => full_adder:adder_element:5:ADDX.b
B[6] => full_adder:adder_element:6:ADDX.b
B[7] => full_adder:adder_element:7:ADDX.b
B[8] => full_adder:adder_element:8:ADDX.b
B[9] => full_adder:adder_element:9:ADDX.b
B[10] => full_adder:adder_element:10:ADDX.b
B[11] => full_adder:adder_element:11:ADDX.b
B[12] => full_adder:adder_element:12:ADDX.b
B[13] => full_adder:adder_element:13:ADDX.b
B[14] => full_adder:adder_element:14:ADDX.b
B[15] => full_adder:adder_element:15:ADDX.b
S[0] <= full_adder:adder_element:0:ADDX.s
S[1] <= full_adder:adder_element:1:ADDX.s
S[2] <= full_adder:adder_element:2:ADDX.s
S[3] <= full_adder:adder_element:3:ADDX.s
S[4] <= full_adder:adder_element:4:ADDX.s
S[5] <= full_adder:adder_element:5:ADDX.s
S[6] <= full_adder:adder_element:6:ADDX.s
S[7] <= full_adder:adder_element:7:ADDX.s
S[8] <= full_adder:adder_element:8:ADDX.s
S[9] <= full_adder:adder_element:9:ADDX.s
S[10] <= full_adder:adder_element:10:ADDX.s
S[11] <= full_adder:adder_element:11:ADDX.s
S[12] <= full_adder:adder_element:12:ADDX.s
S[13] <= full_adder:adder_element:13:ADDX.s
S[14] <= full_adder:adder_element:14:ADDX.s
S[15] <= full_adder:adder_element:15:ADDX.s
cin => full_adder:adder_element:0:ADDX.cin
cin => carry_generate:carry_element:0:CARRYX.cin
Cout[0] <= carry_generate:carry_element:0:CARRYX.Cout[0]
Cout[1] <= carry_generate:carry_element:0:CARRYX.Cout[1]
Cout[2] <= carry_generate:carry_element:0:CARRYX.Cout[2]
Cout[3] <= carry_generate:carry_element:0:CARRYX.Cout[3]
Cout[4] <= carry_generate:carry_element:1:CARRYX.Cout[0]
Cout[5] <= carry_generate:carry_element:1:CARRYX.Cout[1]
Cout[6] <= carry_generate:carry_element:1:CARRYX.Cout[2]
Cout[7] <= carry_generate:carry_element:1:CARRYX.Cout[3]
Cout[8] <= carry_generate:carry_element:2:CARRYX.Cout[0]
Cout[9] <= carry_generate:carry_element:2:CARRYX.Cout[1]
Cout[10] <= carry_generate:carry_element:2:CARRYX.Cout[2]
Cout[11] <= carry_generate:carry_element:2:CARRYX.Cout[3]
Cout[12] <= carry_generate:carry_element:3:CARRYX.Cout[0]
Cout[13] <= carry_generate:carry_element:3:CARRYX.Cout[1]
Cout[14] <= carry_generate:carry_element:3:CARRYX.Cout[2]
Cout[15] <= carry_generate:carry_element:3:CARRYX.Cout[3]


|IITB_RISC|data_path:data|alu:alu_instance|adder:ADD0|full_adder:\adder_element:0:ADDX
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|alu:alu_instance|adder:ADD0|full_adder:\adder_element:1:ADDX
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|alu:alu_instance|adder:ADD0|full_adder:\adder_element:2:ADDX
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|alu:alu_instance|adder:ADD0|full_adder:\adder_element:3:ADDX
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|alu:alu_instance|adder:ADD0|full_adder:\adder_element:4:ADDX
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|alu:alu_instance|adder:ADD0|full_adder:\adder_element:5:ADDX
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|alu:alu_instance|adder:ADD0|full_adder:\adder_element:6:ADDX
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|alu:alu_instance|adder:ADD0|full_adder:\adder_element:7:ADDX
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|alu:alu_instance|adder:ADD0|full_adder:\adder_element:8:ADDX
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|alu:alu_instance|adder:ADD0|full_adder:\adder_element:9:ADDX
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|alu:alu_instance|adder:ADD0|full_adder:\adder_element:10:ADDX
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|alu:alu_instance|adder:ADD0|full_adder:\adder_element:11:ADDX
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|alu:alu_instance|adder:ADD0|full_adder:\adder_element:12:ADDX
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|alu:alu_instance|adder:ADD0|full_adder:\adder_element:13:ADDX
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|alu:alu_instance|adder:ADD0|full_adder:\adder_element:14:ADDX
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|alu:alu_instance|adder:ADD0|full_adder:\adder_element:15:ADDX
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|alu:alu_instance|adder:ADD0|carry_generate:\carry_element:0:CARRYX
P[0] => C.IN0
P[1] => C.IN1
P[2] => C.IN1
P[3] => C.IN1
G[0] => C.IN1
G[1] => C.IN1
G[2] => C.IN1
G[3] => C.IN1
cin => C.IN1
Cout[0] <= C.DB_MAX_OUTPUT_PORT_TYPE
Cout[1] <= C.DB_MAX_OUTPUT_PORT_TYPE
Cout[2] <= C.DB_MAX_OUTPUT_PORT_TYPE
Cout[3] <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|alu:alu_instance|adder:ADD0|carry_generate:\carry_element:1:CARRYX
P[0] => C.IN0
P[1] => C.IN1
P[2] => C.IN1
P[3] => C.IN1
G[0] => C.IN1
G[1] => C.IN1
G[2] => C.IN1
G[3] => C.IN1
cin => C.IN1
Cout[0] <= C.DB_MAX_OUTPUT_PORT_TYPE
Cout[1] <= C.DB_MAX_OUTPUT_PORT_TYPE
Cout[2] <= C.DB_MAX_OUTPUT_PORT_TYPE
Cout[3] <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|alu:alu_instance|adder:ADD0|carry_generate:\carry_element:2:CARRYX
P[0] => C.IN0
P[1] => C.IN1
P[2] => C.IN1
P[3] => C.IN1
G[0] => C.IN1
G[1] => C.IN1
G[2] => C.IN1
G[3] => C.IN1
cin => C.IN1
Cout[0] <= C.DB_MAX_OUTPUT_PORT_TYPE
Cout[1] <= C.DB_MAX_OUTPUT_PORT_TYPE
Cout[2] <= C.DB_MAX_OUTPUT_PORT_TYPE
Cout[3] <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|alu:alu_instance|adder:ADD0|carry_generate:\carry_element:3:CARRYX
P[0] => C.IN0
P[1] => C.IN1
P[2] => C.IN1
P[3] => C.IN1
G[0] => C.IN1
G[1] => C.IN1
G[2] => C.IN1
G[3] => C.IN1
cin => C.IN1
Cout[0] <= C.DB_MAX_OUTPUT_PORT_TYPE
Cout[1] <= C.DB_MAX_OUTPUT_PORT_TYPE
Cout[2] <= C.DB_MAX_OUTPUT_PORT_TYPE
Cout[3] <= C.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|ram:mem
aclr => altsyncram:altsyncram_component.aclr0
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|IITB_RISC|data_path:data|ram:mem|altsyncram:altsyncram_component
wren_a => altsyncram_ksv3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ksv3:auto_generated.data_a[0]
data_a[1] => altsyncram_ksv3:auto_generated.data_a[1]
data_a[2] => altsyncram_ksv3:auto_generated.data_a[2]
data_a[3] => altsyncram_ksv3:auto_generated.data_a[3]
data_a[4] => altsyncram_ksv3:auto_generated.data_a[4]
data_a[5] => altsyncram_ksv3:auto_generated.data_a[5]
data_a[6] => altsyncram_ksv3:auto_generated.data_a[6]
data_a[7] => altsyncram_ksv3:auto_generated.data_a[7]
data_a[8] => altsyncram_ksv3:auto_generated.data_a[8]
data_a[9] => altsyncram_ksv3:auto_generated.data_a[9]
data_a[10] => altsyncram_ksv3:auto_generated.data_a[10]
data_a[11] => altsyncram_ksv3:auto_generated.data_a[11]
data_a[12] => altsyncram_ksv3:auto_generated.data_a[12]
data_a[13] => altsyncram_ksv3:auto_generated.data_a[13]
data_a[14] => altsyncram_ksv3:auto_generated.data_a[14]
data_a[15] => altsyncram_ksv3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ksv3:auto_generated.address_a[0]
address_a[1] => altsyncram_ksv3:auto_generated.address_a[1]
address_a[2] => altsyncram_ksv3:auto_generated.address_a[2]
address_a[3] => altsyncram_ksv3:auto_generated.address_a[3]
address_a[4] => altsyncram_ksv3:auto_generated.address_a[4]
address_a[5] => altsyncram_ksv3:auto_generated.address_a[5]
address_a[6] => altsyncram_ksv3:auto_generated.address_a[6]
address_a[7] => altsyncram_ksv3:auto_generated.address_a[7]
address_a[8] => altsyncram_ksv3:auto_generated.address_a[8]
address_a[9] => altsyncram_ksv3:auto_generated.address_a[9]
address_a[10] => altsyncram_ksv3:auto_generated.address_a[10]
address_a[11] => altsyncram_ksv3:auto_generated.address_a[11]
address_a[12] => altsyncram_ksv3:auto_generated.address_a[12]
address_a[13] => altsyncram_ksv3:auto_generated.address_a[13]
address_a[14] => altsyncram_ksv3:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ksv3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_ksv3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ksv3:auto_generated.q_a[0]
q_a[1] <= altsyncram_ksv3:auto_generated.q_a[1]
q_a[2] <= altsyncram_ksv3:auto_generated.q_a[2]
q_a[3] <= altsyncram_ksv3:auto_generated.q_a[3]
q_a[4] <= altsyncram_ksv3:auto_generated.q_a[4]
q_a[5] <= altsyncram_ksv3:auto_generated.q_a[5]
q_a[6] <= altsyncram_ksv3:auto_generated.q_a[6]
q_a[7] <= altsyncram_ksv3:auto_generated.q_a[7]
q_a[8] <= altsyncram_ksv3:auto_generated.q_a[8]
q_a[9] <= altsyncram_ksv3:auto_generated.q_a[9]
q_a[10] <= altsyncram_ksv3:auto_generated.q_a[10]
q_a[11] <= altsyncram_ksv3:auto_generated.q_a[11]
q_a[12] <= altsyncram_ksv3:auto_generated.q_a[12]
q_a[13] <= altsyncram_ksv3:auto_generated.q_a[13]
q_a[14] <= altsyncram_ksv3:auto_generated.q_a[14]
q_a[15] <= altsyncram_ksv3:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|IITB_RISC|data_path:data|ram:mem|altsyncram:altsyncram_component|altsyncram_ksv3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
aclr0 => ram_block1a32.CLR0
aclr0 => ram_block1a33.CLR0
aclr0 => ram_block1a34.CLR0
aclr0 => ram_block1a35.CLR0
aclr0 => ram_block1a36.CLR0
aclr0 => ram_block1a37.CLR0
aclr0 => ram_block1a38.CLR0
aclr0 => ram_block1a39.CLR0
aclr0 => ram_block1a40.CLR0
aclr0 => ram_block1a41.CLR0
aclr0 => ram_block1a42.CLR0
aclr0 => ram_block1a43.CLR0
aclr0 => ram_block1a44.CLR0
aclr0 => ram_block1a45.CLR0
aclr0 => ram_block1a46.CLR0
aclr0 => ram_block1a47.CLR0
aclr0 => ram_block1a48.CLR0
aclr0 => ram_block1a49.CLR0
aclr0 => ram_block1a50.CLR0
aclr0 => ram_block1a51.CLR0
aclr0 => ram_block1a52.CLR0
aclr0 => ram_block1a53.CLR0
aclr0 => ram_block1a54.CLR0
aclr0 => ram_block1a55.CLR0
aclr0 => ram_block1a56.CLR0
aclr0 => ram_block1a57.CLR0
aclr0 => ram_block1a58.CLR0
aclr0 => ram_block1a59.CLR0
aclr0 => ram_block1a60.CLR0
aclr0 => ram_block1a61.CLR0
aclr0 => ram_block1a62.CLR0
aclr0 => ram_block1a63.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode3.data[0]
address_a[13] => decode_11a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode3.data[1]
address_a[14] => decode_11a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[8] => ram_block1a56.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[9] => ram_block1a57.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[10] => ram_block1a58.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[11] => ram_block1a59.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[12] => ram_block1a60.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[13] => ram_block1a61.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[14] => ram_block1a62.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[15] => ram_block1a63.PORTADATAIN
q_a[0] <= mux_7hb:mux2.result[0]
q_a[1] <= mux_7hb:mux2.result[1]
q_a[2] <= mux_7hb:mux2.result[2]
q_a[3] <= mux_7hb:mux2.result[3]
q_a[4] <= mux_7hb:mux2.result[4]
q_a[5] <= mux_7hb:mux2.result[5]
q_a[6] <= mux_7hb:mux2.result[6]
q_a[7] <= mux_7hb:mux2.result[7]
q_a[8] <= mux_7hb:mux2.result[8]
q_a[9] <= mux_7hb:mux2.result[9]
q_a[10] <= mux_7hb:mux2.result[10]
q_a[11] <= mux_7hb:mux2.result[11]
q_a[12] <= mux_7hb:mux2.result[12]
q_a[13] <= mux_7hb:mux2.result[13]
q_a[14] <= mux_7hb:mux2.result[14]
q_a[15] <= mux_7hb:mux2.result[15]
wren_a => decode_8la:decode3.enable
wren_a => ram_block1a0.IN0


|IITB_RISC|data_path:data|ram:mem|altsyncram:altsyncram_component|altsyncram_ksv3:auto_generated|decode_8la:decode3
data[0] => w_anode424w[1].IN0
data[0] => w_anode437w[1].IN1
data[0] => w_anode445w[1].IN0
data[0] => w_anode453w[1].IN1
data[1] => w_anode424w[2].IN0
data[1] => w_anode437w[2].IN0
data[1] => w_anode445w[2].IN1
data[1] => w_anode453w[2].IN1
enable => w_anode424w[1].IN0
enable => w_anode437w[1].IN0
enable => w_anode445w[1].IN0
enable => w_anode453w[1].IN0
eq[0] <= w_anode424w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode437w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode445w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode453w[2].DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|ram:mem|altsyncram:altsyncram_component|altsyncram_ksv3:auto_generated|decode_11a:rden_decode
data[0] => w_anode462w[1].IN0
data[0] => w_anode476w[1].IN1
data[0] => w_anode485w[1].IN0
data[0] => w_anode494w[1].IN1
data[1] => w_anode462w[2].IN0
data[1] => w_anode476w[2].IN0
data[1] => w_anode485w[2].IN1
data[1] => w_anode494w[2].IN1
eq[0] <= w_anode462w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode476w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode485w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode494w[2].DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|ram:mem|altsyncram:altsyncram_component|altsyncram_ksv3:auto_generated|mux_7hb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
data[32] => l1_w0_n1_mux_dataout.IN1
data[33] => l1_w1_n1_mux_dataout.IN1
data[34] => l1_w2_n1_mux_dataout.IN1
data[35] => l1_w3_n1_mux_dataout.IN1
data[36] => l1_w4_n1_mux_dataout.IN1
data[37] => l1_w5_n1_mux_dataout.IN1
data[38] => l1_w6_n1_mux_dataout.IN1
data[39] => l1_w7_n1_mux_dataout.IN1
data[40] => l1_w8_n1_mux_dataout.IN1
data[41] => l1_w9_n1_mux_dataout.IN1
data[42] => l1_w10_n1_mux_dataout.IN1
data[43] => l1_w11_n1_mux_dataout.IN1
data[44] => l1_w12_n1_mux_dataout.IN1
data[45] => l1_w13_n1_mux_dataout.IN1
data[46] => l1_w14_n1_mux_dataout.IN1
data[47] => l1_w15_n1_mux_dataout.IN1
data[48] => l1_w0_n1_mux_dataout.IN1
data[49] => l1_w1_n1_mux_dataout.IN1
data[50] => l1_w2_n1_mux_dataout.IN1
data[51] => l1_w3_n1_mux_dataout.IN1
data[52] => l1_w4_n1_mux_dataout.IN1
data[53] => l1_w5_n1_mux_dataout.IN1
data[54] => l1_w6_n1_mux_dataout.IN1
data[55] => l1_w7_n1_mux_dataout.IN1
data[56] => l1_w8_n1_mux_dataout.IN1
data[57] => l1_w9_n1_mux_dataout.IN1
data[58] => l1_w10_n1_mux_dataout.IN1
data[59] => l1_w11_n1_mux_dataout.IN1
data[60] => l1_w12_n1_mux_dataout.IN1
data[61] => l1_w13_n1_mux_dataout.IN1
data[62] => l1_w14_n1_mux_dataout.IN1
data[63] => l1_w15_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l2_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l2_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l2_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l2_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l2_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l2_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l2_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0


|IITB_RISC|data_path:data|my_reg:T1_Reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
ena => Dout[15]~reg0.ENA
ena => Dout[14]~reg0.ENA
ena => Dout[13]~reg0.ENA
ena => Dout[12]~reg0.ENA
ena => Dout[11]~reg0.ENA
ena => Dout[10]~reg0.ENA
ena => Dout[9]~reg0.ENA
ena => Dout[8]~reg0.ENA
ena => Dout[7]~reg0.ENA
ena => Dout[6]~reg0.ENA
ena => Dout[5]~reg0.ENA
ena => Dout[4]~reg0.ENA
ena => Dout[3]~reg0.ENA
ena => Dout[2]~reg0.ENA
ena => Dout[1]~reg0.ENA
ena => Dout[0]~reg0.ENA
clr => Dout[0]~reg0.ACLR
clr => Dout[1]~reg0.ACLR
clr => Dout[2]~reg0.ACLR
clr => Dout[3]~reg0.ACLR
clr => Dout[4]~reg0.ACLR
clr => Dout[5]~reg0.ACLR
clr => Dout[6]~reg0.ACLR
clr => Dout[7]~reg0.ACLR
clr => Dout[8]~reg0.ACLR
clr => Dout[9]~reg0.ACLR
clr => Dout[10]~reg0.ACLR
clr => Dout[11]~reg0.ACLR
clr => Dout[12]~reg0.ACLR
clr => Dout[13]~reg0.ACLR
clr => Dout[14]~reg0.ACLR
clr => Dout[15]~reg0.ACLR
Din[0] => Dout[0]~reg0.DATAIN
Din[1] => Dout[1]~reg0.DATAIN
Din[2] => Dout[2]~reg0.DATAIN
Din[3] => Dout[3]~reg0.DATAIN
Din[4] => Dout[4]~reg0.DATAIN
Din[5] => Dout[5]~reg0.DATAIN
Din[6] => Dout[6]~reg0.DATAIN
Din[7] => Dout[7]~reg0.DATAIN
Din[8] => Dout[8]~reg0.DATAIN
Din[9] => Dout[9]~reg0.DATAIN
Din[10] => Dout[10]~reg0.DATAIN
Din[11] => Dout[11]~reg0.DATAIN
Din[12] => Dout[12]~reg0.DATAIN
Din[13] => Dout[13]~reg0.DATAIN
Din[14] => Dout[14]~reg0.DATAIN
Din[15] => Dout[15]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|my_reg:T2_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
ena => Dout[15]~reg0.ENA
ena => Dout[14]~reg0.ENA
ena => Dout[13]~reg0.ENA
ena => Dout[12]~reg0.ENA
ena => Dout[11]~reg0.ENA
ena => Dout[10]~reg0.ENA
ena => Dout[9]~reg0.ENA
ena => Dout[8]~reg0.ENA
ena => Dout[7]~reg0.ENA
ena => Dout[6]~reg0.ENA
ena => Dout[5]~reg0.ENA
ena => Dout[4]~reg0.ENA
ena => Dout[3]~reg0.ENA
ena => Dout[2]~reg0.ENA
ena => Dout[1]~reg0.ENA
ena => Dout[0]~reg0.ENA
clr => Dout[0]~reg0.ACLR
clr => Dout[1]~reg0.ACLR
clr => Dout[2]~reg0.ACLR
clr => Dout[3]~reg0.ACLR
clr => Dout[4]~reg0.ACLR
clr => Dout[5]~reg0.ACLR
clr => Dout[6]~reg0.ACLR
clr => Dout[7]~reg0.ACLR
clr => Dout[8]~reg0.ACLR
clr => Dout[9]~reg0.ACLR
clr => Dout[10]~reg0.ACLR
clr => Dout[11]~reg0.ACLR
clr => Dout[12]~reg0.ACLR
clr => Dout[13]~reg0.ACLR
clr => Dout[14]~reg0.ACLR
clr => Dout[15]~reg0.ACLR
Din[0] => Dout[0]~reg0.DATAIN
Din[1] => Dout[1]~reg0.DATAIN
Din[2] => Dout[2]~reg0.DATAIN
Din[3] => Dout[3]~reg0.DATAIN
Din[4] => Dout[4]~reg0.DATAIN
Din[5] => Dout[5]~reg0.DATAIN
Din[6] => Dout[6]~reg0.DATAIN
Din[7] => Dout[7]~reg0.DATAIN
Din[8] => Dout[8]~reg0.DATAIN
Din[9] => Dout[9]~reg0.DATAIN
Din[10] => Dout[10]~reg0.DATAIN
Din[11] => Dout[11]~reg0.DATAIN
Din[12] => Dout[12]~reg0.DATAIN
Din[13] => Dout[13]~reg0.DATAIN
Din[14] => Dout[14]~reg0.DATAIN
Din[15] => Dout[15]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|my_reg:Carry_CCR
clk => Dout[0]~reg0.CLK
ena => Dout[0]~reg0.ENA
clr => Dout[0]~reg0.ACLR
Din[0] => Dout[0]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|my_reg:Zero_CCR
clk => Dout[0]~reg0.CLK
ena => Dout[0]~reg0.ENA
clr => Dout[0]~reg0.ACLR
Din[0] => Dout[0]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|my_reg:Overflow_CCR
clk => Dout[0]~reg0.CLK
ena => Dout[0]~reg0.ENA
clr => Dout[0]~reg0.ACLR
Din[0] => Dout[0]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|my_reg:E1_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
ena => Dout[15]~reg0.ENA
ena => Dout[14]~reg0.ENA
ena => Dout[13]~reg0.ENA
ena => Dout[12]~reg0.ENA
ena => Dout[11]~reg0.ENA
ena => Dout[10]~reg0.ENA
ena => Dout[9]~reg0.ENA
ena => Dout[8]~reg0.ENA
ena => Dout[7]~reg0.ENA
ena => Dout[6]~reg0.ENA
ena => Dout[5]~reg0.ENA
ena => Dout[4]~reg0.ENA
ena => Dout[3]~reg0.ENA
ena => Dout[2]~reg0.ENA
ena => Dout[1]~reg0.ENA
ena => Dout[0]~reg0.ENA
clr => Dout[0]~reg0.ACLR
clr => Dout[1]~reg0.ACLR
clr => Dout[2]~reg0.ACLR
clr => Dout[3]~reg0.ACLR
clr => Dout[4]~reg0.ACLR
clr => Dout[5]~reg0.ACLR
clr => Dout[6]~reg0.ACLR
clr => Dout[7]~reg0.ACLR
clr => Dout[8]~reg0.ACLR
clr => Dout[9]~reg0.ACLR
clr => Dout[10]~reg0.ACLR
clr => Dout[11]~reg0.ACLR
clr => Dout[12]~reg0.ACLR
clr => Dout[13]~reg0.ACLR
clr => Dout[14]~reg0.ACLR
clr => Dout[15]~reg0.ACLR
Din[0] => Dout[0]~reg0.DATAIN
Din[1] => Dout[1]~reg0.DATAIN
Din[2] => Dout[2]~reg0.DATAIN
Din[3] => Dout[3]~reg0.DATAIN
Din[4] => Dout[4]~reg0.DATAIN
Din[5] => Dout[5]~reg0.DATAIN
Din[6] => Dout[6]~reg0.DATAIN
Din[7] => Dout[7]~reg0.DATAIN
Din[8] => Dout[8]~reg0.DATAIN
Din[9] => Dout[9]~reg0.DATAIN
Din[10] => Dout[10]~reg0.DATAIN
Din[11] => Dout[11]~reg0.DATAIN
Din[12] => Dout[12]~reg0.DATAIN
Din[13] => Dout[13]~reg0.DATAIN
Din[14] => Dout[14]~reg0.DATAIN
Din[15] => Dout[15]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|my_reg:E2_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
ena => Dout[15]~reg0.ENA
ena => Dout[14]~reg0.ENA
ena => Dout[13]~reg0.ENA
ena => Dout[12]~reg0.ENA
ena => Dout[11]~reg0.ENA
ena => Dout[10]~reg0.ENA
ena => Dout[9]~reg0.ENA
ena => Dout[8]~reg0.ENA
ena => Dout[7]~reg0.ENA
ena => Dout[6]~reg0.ENA
ena => Dout[5]~reg0.ENA
ena => Dout[4]~reg0.ENA
ena => Dout[3]~reg0.ENA
ena => Dout[2]~reg0.ENA
ena => Dout[1]~reg0.ENA
ena => Dout[0]~reg0.ENA
clr => Dout[0]~reg0.ACLR
clr => Dout[1]~reg0.ACLR
clr => Dout[2]~reg0.ACLR
clr => Dout[3]~reg0.ACLR
clr => Dout[4]~reg0.ACLR
clr => Dout[5]~reg0.ACLR
clr => Dout[6]~reg0.ACLR
clr => Dout[7]~reg0.ACLR
clr => Dout[8]~reg0.ACLR
clr => Dout[9]~reg0.ACLR
clr => Dout[10]~reg0.ACLR
clr => Dout[11]~reg0.ACLR
clr => Dout[12]~reg0.ACLR
clr => Dout[13]~reg0.ACLR
clr => Dout[14]~reg0.ACLR
clr => Dout[15]~reg0.ACLR
Din[0] => Dout[0]~reg0.DATAIN
Din[1] => Dout[1]~reg0.DATAIN
Din[2] => Dout[2]~reg0.DATAIN
Din[3] => Dout[3]~reg0.DATAIN
Din[4] => Dout[4]~reg0.DATAIN
Din[5] => Dout[5]~reg0.DATAIN
Din[6] => Dout[6]~reg0.DATAIN
Din[7] => Dout[7]~reg0.DATAIN
Din[8] => Dout[8]~reg0.DATAIN
Din[9] => Dout[9]~reg0.DATAIN
Din[10] => Dout[10]~reg0.DATAIN
Din[11] => Dout[11]~reg0.DATAIN
Din[12] => Dout[12]~reg0.DATAIN
Din[13] => Dout[13]~reg0.DATAIN
Din[14] => Dout[14]~reg0.DATAIN
Din[15] => Dout[15]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|my_reg:PC_reg
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Dout[8]~reg0.CLK
clk => Dout[9]~reg0.CLK
clk => Dout[10]~reg0.CLK
clk => Dout[11]~reg0.CLK
clk => Dout[12]~reg0.CLK
clk => Dout[13]~reg0.CLK
clk => Dout[14]~reg0.CLK
clk => Dout[15]~reg0.CLK
ena => Dout[15]~reg0.ENA
ena => Dout[14]~reg0.ENA
ena => Dout[13]~reg0.ENA
ena => Dout[12]~reg0.ENA
ena => Dout[11]~reg0.ENA
ena => Dout[10]~reg0.ENA
ena => Dout[9]~reg0.ENA
ena => Dout[8]~reg0.ENA
ena => Dout[7]~reg0.ENA
ena => Dout[6]~reg0.ENA
ena => Dout[5]~reg0.ENA
ena => Dout[4]~reg0.ENA
ena => Dout[3]~reg0.ENA
ena => Dout[2]~reg0.ENA
ena => Dout[1]~reg0.ENA
ena => Dout[0]~reg0.ENA
clr => Dout[0]~reg0.ACLR
clr => Dout[1]~reg0.ACLR
clr => Dout[2]~reg0.ACLR
clr => Dout[3]~reg0.ACLR
clr => Dout[4]~reg0.ACLR
clr => Dout[5]~reg0.ACLR
clr => Dout[6]~reg0.ACLR
clr => Dout[7]~reg0.ACLR
clr => Dout[8]~reg0.ACLR
clr => Dout[9]~reg0.ACLR
clr => Dout[10]~reg0.ACLR
clr => Dout[11]~reg0.ACLR
clr => Dout[12]~reg0.ACLR
clr => Dout[13]~reg0.ACLR
clr => Dout[14]~reg0.ACLR
clr => Dout[15]~reg0.ACLR
Din[0] => Dout[0]~reg0.DATAIN
Din[1] => Dout[1]~reg0.DATAIN
Din[2] => Dout[2]~reg0.DATAIN
Din[3] => Dout[3]~reg0.DATAIN
Din[4] => Dout[4]~reg0.DATAIN
Din[5] => Dout[5]~reg0.DATAIN
Din[6] => Dout[6]~reg0.DATAIN
Din[7] => Dout[7]~reg0.DATAIN
Din[8] => Dout[8]~reg0.DATAIN
Din[9] => Dout[9]~reg0.DATAIN
Din[10] => Dout[10]~reg0.DATAIN
Din[11] => Dout[11]~reg0.DATAIN
Din[12] => Dout[12]~reg0.DATAIN
Din[13] => Dout[13]~reg0.DATAIN
Din[14] => Dout[14]~reg0.DATAIN
Din[15] => Dout[15]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_path:data|my_reg:B_flop
clk => Dout[0]~reg0.CLK
ena => Dout[0]~reg0.ENA
clr => Dout[0]~reg0.ACLR
Din[0] => Dout[0]~reg0.DATAIN
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|control_path:control
reset => next_state.IN0
reset => nQ.OUTPUTSELECT
reset => nQ.OUTPUTSELECT
reset => nQ.OUTPUTSELECT
reset => nQ.OUTPUTSELECT
reset => nQ.OUTPUTSELECT
reset => nQ.OUTPUTSELECT
reset => nQ.OUTPUTSELECT
reset => nQ.OUTPUTSELECT
reset => nQ.OUTPUTSELECT
reset => nQ.OUTPUTSELECT
reset => nQ.OUTPUTSELECT
reset => nQ.OUTPUTSELECT
reset => nQ.OUTPUTSELECT
reset => nQ.OUTPUTSELECT
reset => nQ.OUTPUTSELECT
reset => nQ.OUTPUTSELECT
reset => nQ.OUTPUTSELECT
reset => nQ.OUTPUTSELECT
reset => nQ.OUTPUTSELECT
clk => Q~1.DATAIN
bootload => next_state.IN1
op_code[0] => Mux0.IN19
op_code[0] => Mux1.IN10
op_code[0] => Mux2.IN19
op_code[0] => Mux3.IN19
op_code[0] => Mux6.IN10
op_code[0] => Mux7.IN19
op_code[0] => Mux8.IN19
op_code[0] => Mux9.IN19
op_code[0] => Mux10.IN19
op_code[0] => Mux11.IN18
op_code[0] => nQ.OUTPUTSELECT
op_code[0] => nQ.OUTPUTSELECT
op_code[0] => Selector8.IN2
op_code[1] => Mux0.IN18
op_code[1] => Mux1.IN9
op_code[1] => Mux2.IN18
op_code[1] => Mux3.IN18
op_code[1] => Mux7.IN18
op_code[1] => Mux8.IN18
op_code[1] => Mux9.IN18
op_code[1] => Mux10.IN18
op_code[1] => Mux11.IN17
op_code[2] => Mux0.IN17
op_code[2] => Mux1.IN8
op_code[2] => Mux2.IN17
op_code[2] => Mux3.IN17
op_code[2] => Mux6.IN9
op_code[2] => Mux7.IN17
op_code[2] => Mux8.IN17
op_code[2] => Mux9.IN17
op_code[2] => Mux10.IN17
op_code[2] => Mux11.IN16
op_code[2] => nQ.DATAA
op_code[2] => nQ.DATAA
op_code[3] => Mux0.IN16
op_code[3] => Mux2.IN16
op_code[3] => Mux3.IN16
op_code[3] => Mux6.IN8
op_code[3] => Mux7.IN16
op_code[3] => Mux8.IN16
op_code[3] => Mux9.IN16
op_code[3] => Mux10.IN16
op_code[3] => Mux11.IN15
condition[0] => Mux4.IN2
condition[0] => Mux5.IN5
condition[1] => Mux4.IN1
condition[1] => Mux5.IN4
T[0] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
T[1] <= T[1].DB_MAX_OUTPUT_PORT_TYPE
T[2] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
T[3] <= T[3].DB_MAX_OUTPUT_PORT_TYPE
T[4] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[5] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[6] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[7] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
T[8] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[9] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
T[10] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[11] <= T[11].DB_MAX_OUTPUT_PORT_TYPE
T[12] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
T[13] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[14] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
T[15] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[16] <= T[16].DB_MAX_OUTPUT_PORT_TYPE
T[17] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
T[18] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
T[19] <= T[19].DB_MAX_OUTPUT_PORT_TYPE
T[20] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
T[21] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
T[22] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
T[23] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
T[24] <= T[24].DB_MAX_OUTPUT_PORT_TYPE
boot <= boot.DB_MAX_OUTPUT_PORT_TYPE
C => Mux4.IN3
C => Mux5.IN1
OV => Mux4.IN4
OV => Mux5.IN3
Z => Mux4.IN5
Z => Mux5.IN2
invalid_next => nQ.OUTPUTSELECT
invalid_next => nQ.OUTPUTSELECT
invalid_next => Selector5.IN11
invalid_next => Selector10.IN3
invalid_next => Selector12.IN3
eq => Mux11.IN19
eq => Mux7.IN15
B => nQ.DATAB
B => Selector1.IN7
B => Selector5.IN4
B => Selector5.IN5
B => nQ.DATAB
B => Selector5.IN6
B => Selector5.IN7
finish => nQ.OUTPUTSELECT
finish => nQ.OUTPUTSELECT
finish => nQ.OUTPUTSELECT
finish => nQ.OUTPUTSELECT
finish => nQ.OUTPUTSELECT
finish => nQ.OUTPUTSELECT
finish => nQ.OUTPUTSELECT
finish => nQ.OUTPUTSELECT
finish => nQ.OUTPUTSELECT
finish => nQ.OUTPUTSELECT
finish => nQ.OUTPUTSELECT
finish => nQ.OUTPUTSELECT
finish => nQ.OUTPUTSELECT
finish => nQ.OUTPUTSELECT
finish => nQ.OUTPUTSELECT
finish => nQ.OUTPUTSELECT
finish => nQ.OUTPUTSELECT
finish => nQ.OUTPUTSELECT
finish => nQ.OUTPUTSELECT


