

================================================================
== Vitis HLS Report for 'insert_point'
================================================================
* Date:           Thu Oct 20 16:17:01 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  13.694 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        4|     1268|  72.000 ns|  22.824 us|    4|  1268|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- is_valid_label2      |        2|       17|         2|          -|          -|  1 ~ 8|        no|
        |- insert_point_label4  |        8|        8|         1|          -|          -|      8|        no|
        |- insert_point_label6  |       96|       96|        12|          -|          -|      8|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 28 
4 --> 4 5 28 
5 --> 6 
6 --> 7 
7 --> 8 19 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 7 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 26 
23 --> 24 
24 --> 25 
25 --> 28 
26 --> 27 
27 --> 25 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 29 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%d_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_29"   --->   Operation 30 'read' 'd_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%d_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_28"   --->   Operation 31 'read' 'd_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%d_read_3 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_27"   --->   Operation 32 'read' 'd_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%d_read_4 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_26"   --->   Operation 33 'read' 'd_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%d_read_5 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_25"   --->   Operation 34 'read' 'd_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%d_read_6 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_24"   --->   Operation 35 'read' 'd_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%d_read_7 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_23"   --->   Operation 36 'read' 'd_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%d_read_15 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read"   --->   Operation 37 'read' 'd_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%regions_center_1_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_center_1_offset"   --->   Operation 38 'read' 'regions_center_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%regions_center_0_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_center_0_offset"   --->   Operation 39 'read' 'regions_center_0_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%regions_max_1_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_max_1_offset"   --->   Operation 40 'read' 'regions_max_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%regions_max_0_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_max_0_offset"   --->   Operation 41 'read' 'regions_max_0_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%regions_min_1_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_min_1_offset"   --->   Operation 42 'read' 'regions_min_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%regions_min_0_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_min_0_offset"   --->   Operation 43 'read' 'regions_min_0_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%merge_1_loc = alloca i64 1"   --->   Operation 44 'alloca' 'merge_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%merge_2_loc = alloca i64 1"   --->   Operation 45 'alloca' 'merge_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_126 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_center_1_offset_read, i3 0" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 46 'bitconcatenate' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_127 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %regions_center_1_offset_read, i6 0" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 47 'bitconcatenate' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln367 = or i12 %tmp_127, i12 56" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 48 'or' 'or_ln367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln367 = zext i12 %or_ln367" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 49 'zext' 'zext_ln367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%regions_center_1_addr_16 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln367" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 50 'getelementptr' 'regions_center_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln367_1 = or i12 %tmp_127, i12 57" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 51 'or' 'or_ln367_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln367_1 = zext i12 %or_ln367_1" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 52 'zext' 'zext_ln367_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%regions_center_1_addr_17 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln367_1" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 53 'getelementptr' 'regions_center_1_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln367_2 = or i12 %tmp_127, i12 58" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 54 'or' 'or_ln367_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln367_2 = zext i12 %or_ln367_2" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 55 'zext' 'zext_ln367_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%regions_center_1_addr_18 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln367_2" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 56 'getelementptr' 'regions_center_1_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln367_3 = or i12 %tmp_127, i12 59" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 57 'or' 'or_ln367_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln367_3 = zext i12 %or_ln367_3" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 58 'zext' 'zext_ln367_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%regions_center_1_addr_19 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln367_3" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 59 'getelementptr' 'regions_center_1_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln367_4 = or i12 %tmp_127, i12 60" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 60 'or' 'or_ln367_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln367_4 = zext i12 %or_ln367_4" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 61 'zext' 'zext_ln367_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%regions_center_1_addr_20 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln367_4" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 62 'getelementptr' 'regions_center_1_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln367_5 = or i12 %tmp_127, i12 61" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 63 'or' 'or_ln367_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln367_5 = zext i12 %or_ln367_5" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 64 'zext' 'zext_ln367_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%regions_center_1_addr_21 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln367_5" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 65 'getelementptr' 'regions_center_1_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%or_ln367_6 = or i12 %tmp_127, i12 62" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 66 'or' 'or_ln367_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln367_6 = zext i12 %or_ln367_6" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 67 'zext' 'zext_ln367_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%regions_center_1_addr_22 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln367_6" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 68 'getelementptr' 'regions_center_1_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%or_ln367_7 = or i12 %tmp_127, i12 63" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 69 'or' 'or_ln367_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln367_7 = zext i12 %or_ln367_7" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 70 'zext' 'zext_ln367_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%regions_center_1_addr_23 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln367_7" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 71 'getelementptr' 'regions_center_1_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_center_0_offset_read, i3 0" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 72 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_128 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_max_1_offset_read, i3 0" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 73 'bitconcatenate' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_129 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %regions_max_1_offset_read, i6 0" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 74 'bitconcatenate' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln367_8 = or i12 %tmp_129, i12 56" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 75 'or' 'or_ln367_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln367_8 = zext i12 %or_ln367_8" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 76 'zext' 'zext_ln367_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%regions_max_1_addr_16 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln367_8" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 77 'getelementptr' 'regions_max_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%or_ln367_9 = or i12 %tmp_129, i12 57" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 78 'or' 'or_ln367_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln367_9 = zext i12 %or_ln367_9" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 79 'zext' 'zext_ln367_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%regions_max_1_addr_17 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln367_9" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 80 'getelementptr' 'regions_max_1_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%or_ln367_10 = or i12 %tmp_129, i12 58" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 81 'or' 'or_ln367_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln367_10 = zext i12 %or_ln367_10" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 82 'zext' 'zext_ln367_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%regions_max_1_addr_18 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln367_10" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 83 'getelementptr' 'regions_max_1_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%or_ln367_11 = or i12 %tmp_129, i12 59" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 84 'or' 'or_ln367_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln367_11 = zext i12 %or_ln367_11" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 85 'zext' 'zext_ln367_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%regions_max_1_addr_19 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln367_11" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 86 'getelementptr' 'regions_max_1_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln367_12 = or i12 %tmp_129, i12 60" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 87 'or' 'or_ln367_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln367_12 = zext i12 %or_ln367_12" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 88 'zext' 'zext_ln367_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%regions_max_1_addr_20 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln367_12" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 89 'getelementptr' 'regions_max_1_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln367_13 = or i12 %tmp_129, i12 61" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 90 'or' 'or_ln367_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln367_13 = zext i12 %or_ln367_13" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 91 'zext' 'zext_ln367_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%regions_max_1_addr_21 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln367_13" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 92 'getelementptr' 'regions_max_1_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%or_ln367_14 = or i12 %tmp_129, i12 62" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 93 'or' 'or_ln367_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln367_14 = zext i12 %or_ln367_14" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 94 'zext' 'zext_ln367_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%regions_max_1_addr_22 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln367_14" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 95 'getelementptr' 'regions_max_1_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%or_ln367_15 = or i12 %tmp_129, i12 63" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 96 'or' 'or_ln367_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln367_15 = zext i12 %or_ln367_15" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 97 'zext' 'zext_ln367_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%regions_max_1_addr_23 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln367_15" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 98 'getelementptr' 'regions_max_1_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_130 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_max_0_offset_read, i3 0" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 99 'bitconcatenate' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_131 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_min_1_offset_read, i3 0" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 100 'bitconcatenate' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_132 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %regions_min_1_offset_read, i6 0" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 101 'bitconcatenate' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln367_16 = or i12 %tmp_132, i12 56" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 102 'or' 'or_ln367_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln367_16 = zext i12 %or_ln367_16" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 103 'zext' 'zext_ln367_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%regions_min_1_addr_16 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln367_16" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 104 'getelementptr' 'regions_min_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%or_ln367_17 = or i12 %tmp_132, i12 57" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 105 'or' 'or_ln367_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln367_17 = zext i12 %or_ln367_17" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 106 'zext' 'zext_ln367_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%regions_min_1_addr_17 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln367_17" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 107 'getelementptr' 'regions_min_1_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%or_ln367_18 = or i12 %tmp_132, i12 58" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 108 'or' 'or_ln367_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln367_18 = zext i12 %or_ln367_18" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 109 'zext' 'zext_ln367_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%regions_min_1_addr_18 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln367_18" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 110 'getelementptr' 'regions_min_1_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%or_ln367_19 = or i12 %tmp_132, i12 59" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 111 'or' 'or_ln367_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln367_19 = zext i12 %or_ln367_19" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 112 'zext' 'zext_ln367_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%regions_min_1_addr_19 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln367_19" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 113 'getelementptr' 'regions_min_1_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%or_ln367_20 = or i12 %tmp_132, i12 60" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 114 'or' 'or_ln367_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln367_20 = zext i12 %or_ln367_20" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 115 'zext' 'zext_ln367_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%regions_min_1_addr_20 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln367_20" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 116 'getelementptr' 'regions_min_1_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%or_ln367_21 = or i12 %tmp_132, i12 61" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 117 'or' 'or_ln367_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln367_21 = zext i12 %or_ln367_21" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 118 'zext' 'zext_ln367_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%regions_min_1_addr_21 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln367_21" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 119 'getelementptr' 'regions_min_1_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%or_ln367_22 = or i12 %tmp_132, i12 62" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 120 'or' 'or_ln367_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln367_22 = zext i12 %or_ln367_22" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 121 'zext' 'zext_ln367_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%regions_min_1_addr_22 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln367_22" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 122 'getelementptr' 'regions_min_1_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%or_ln367_23 = or i12 %tmp_132, i12 63" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 123 'or' 'or_ln367_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln367_23 = zext i12 %or_ln367_23" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 124 'zext' 'zext_ln367_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%regions_min_1_addr_23 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln367_23" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 125 'getelementptr' 'regions_min_1_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_133 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_min_0_offset_read, i3 0" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 126 'bitconcatenate' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %regions_center_0, void "   --->   Operation 127 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %regions_center_1, void "   --->   Operation 128 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %regions_max_0, void "   --->   Operation 129 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %regions_max_1, void "   --->   Operation 130 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %regions_min_0, void "   --->   Operation 131 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %regions_min_1, void "   --->   Operation 132 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %n_regions, void "   --->   Operation 133 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (1.58ns)   --->   "%store_ln70 = store i4 0, i4 %i" [detector_solid/abs_solid_detector.cpp:70]   --->   Operation 134 'store' 'store_ln70' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.body.i" [detector_solid/abs_solid_detector.cpp:70]   --->   Operation 135 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.73>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%i_4 = load i4 %i" [detector_solid/abs_solid_detector.cpp:70]   --->   Operation 136 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (1.30ns)   --->   "%icmp_ln70 = icmp_eq  i4 %i_4, i4 8" [detector_solid/abs_solid_detector.cpp:70]   --->   Operation 137 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4"   --->   Operation 138 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (1.73ns)   --->   "%add_ln70 = add i4 %i_4, i4 1" [detector_solid/abs_solid_detector.cpp:70]   --->   Operation 139 'add' 'add_ln70' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %for.body.i.split, void %insert_point_label4" [detector_solid/abs_solid_detector.cpp:70]   --->   Operation 140 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (2.30ns)   --->   "%p_x_assign = mux i32 @_ssdm_op_Mux.ap_auto.8float.i4, i32 %d_read_15, i32 %d_read_7, i32 %d_read_6, i32 %d_read_5, i32 %d_read_4, i32 %d_read_3, i32 %d_read_2, i32 %d_read_1, i4 %i_4" [detector_solid/abs_solid_detector.cpp:73]   --->   Operation 141 'mux' 'p_x_assign' <Predicate = (!icmp_ln70)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [2/2] (5.43ns)   --->   "%cmp_i_i1 = fcmp_uno  i32 %p_x_assign, i32 0" [C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:612]   --->   Operation 142 'fcmp' 'cmp_i_i1' <Predicate = (!icmp_ln70)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln73 = bitcast i32 %p_x_assign" [detector_solid/abs_solid_detector.cpp:73]   --->   Operation 143 'bitcast' 'bitcast_ln73' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln73, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:73]   --->   Operation 144 'partselect' 'tmp_17' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i32 %bitcast_ln73" [detector_solid/abs_solid_detector.cpp:73]   --->   Operation 145 'trunc' 'trunc_ln73' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (1.55ns)   --->   "%icmp_ln73 = icmp_ne  i8 %tmp_17, i8 255" [detector_solid/abs_solid_detector.cpp:73]   --->   Operation 146 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln70)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (2.44ns)   --->   "%icmp_ln73_2 = icmp_eq  i23 %trunc_ln73, i23 0" [detector_solid/abs_solid_detector.cpp:73]   --->   Operation 147 'icmp' 'icmp_ln73_2' <Predicate = (!icmp_ln70)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [2/2] (5.43ns)   --->   "%tmp_18 = fcmp_oeq  i32 %p_x_assign, i32 inf" [detector_solid/abs_solid_detector.cpp:73]   --->   Operation 148 'fcmp' 'tmp_18' <Predicate = (!icmp_ln70)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [2/2] (5.43ns)   --->   "%tmp_20 = fcmp_oeq  i32 %p_x_assign, i32 -inf" [detector_solid/abs_solid_detector.cpp:73]   --->   Operation 149 'fcmp' 'tmp_20' <Predicate = (!icmp_ln70)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 150 'alloca' 'i_2' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%n_regions_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_regions"   --->   Operation 151 'read' 'n_regions_read' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %n_regions_read, i32 1, i32 7"   --->   Operation 152 'partselect' 'tmp_134' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln243 = zext i7 %tmp_134" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 153 'zext' 'zext_ln243' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (1.82ns)   --->   "%add_ln243 = add i9 %tmp_133, i9 %zext_ln243" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 154 'add' 'add_ln243' <Predicate = (icmp_ln70)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_135 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln243, i3 0" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 155 'bitconcatenate' 'tmp_135' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln243_1 = zext i7 %tmp_134" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 156 'zext' 'zext_ln243_1' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (1.82ns)   --->   "%add_ln243_1 = add i9 %tmp_131, i9 %zext_ln243_1" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 157 'add' 'add_ln243_1' <Predicate = (icmp_ln70)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_136 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln243_1, i3 0" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 158 'bitconcatenate' 'tmp_136' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln243_2 = zext i7 %tmp_134" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 159 'zext' 'zext_ln243_2' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (1.82ns)   --->   "%add_ln243_2 = add i9 %tmp_130, i9 %zext_ln243_2" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 160 'add' 'add_ln243_2' <Predicate = (icmp_ln70)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_137 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln243_2, i3 0" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 161 'bitconcatenate' 'tmp_137' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln243_3 = zext i7 %tmp_134" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 162 'zext' 'zext_ln243_3' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (1.82ns)   --->   "%add_ln243_3 = add i9 %tmp_128, i9 %zext_ln243_3" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 163 'add' 'add_ln243_3' <Predicate = (icmp_ln70)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_138 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln243_3, i3 0" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 164 'bitconcatenate' 'tmp_138' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln243_4 = zext i7 %tmp_134" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 165 'zext' 'zext_ln243_4' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (1.82ns)   --->   "%add_ln243_4 = add i9 %tmp_s, i9 %zext_ln243_4" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 166 'add' 'add_ln243_4' <Predicate = (icmp_ln70)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_139 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln243_4, i3 0" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 167 'bitconcatenate' 'tmp_139' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln243_5 = zext i7 %tmp_134" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 168 'zext' 'zext_ln243_5' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (1.82ns)   --->   "%add_ln243_5 = add i9 %tmp_126, i9 %zext_ln243_5" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 169 'add' 'add_ln243_5' <Predicate = (icmp_ln70)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_140 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln243_5, i3 0" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 170 'bitconcatenate' 'tmp_140' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%empty = trunc i8 %n_regions_read"   --->   Operation 171 'trunc' 'empty' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (1.58ns)   --->   "%store_ln242 = store i4 0, i4 %i_2" [detector_solid/abs_solid_detector.cpp:242]   --->   Operation 172 'store' 'store_ln242' <Predicate = (icmp_ln70)> <Delay = 1.58>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln242 = br void %for.inc" [detector_solid/abs_solid_detector.cpp:242]   --->   Operation 173 'br' 'br_ln242' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.99>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [detector_solid/abs_solid_detector.cpp:70]   --->   Operation 174 'specloopname' 'specloopname_ln70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/2] (5.43ns)   --->   "%cmp_i_i1 = fcmp_uno  i32 %p_x_assign, i32 0" [C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:612]   --->   Operation 175 'fcmp' 'cmp_i_i1' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_2)   --->   "%or_ln73 = or i1 %icmp_ln73_2, i1 %icmp_ln73" [detector_solid/abs_solid_detector.cpp:73]   --->   Operation 176 'or' 'or_ln73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/2] (5.43ns)   --->   "%tmp_18 = fcmp_oeq  i32 %p_x_assign, i32 inf" [detector_solid/abs_solid_detector.cpp:73]   --->   Operation 177 'fcmp' 'tmp_18' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/2] (5.43ns)   --->   "%tmp_20 = fcmp_oeq  i32 %p_x_assign, i32 -inf" [detector_solid/abs_solid_detector.cpp:73]   --->   Operation 178 'fcmp' 'tmp_20' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_2)   --->   "%or_ln73_3 = or i1 %tmp_18, i1 %tmp_20" [detector_solid/abs_solid_detector.cpp:73]   --->   Operation 179 'or' 'or_ln73_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_2)   --->   "%and_ln73 = and i1 %or_ln73, i1 %or_ln73_3" [detector_solid/abs_solid_detector.cpp:73]   --->   Operation 180 'and' 'and_ln73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln73_2 = or i1 %and_ln73, i1 %cmp_i_i1" [detector_solid/abs_solid_detector.cpp:73]   --->   Operation 181 'or' 'or_ln73_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %or_ln73_2, void %for.inc.i, void %if.end201.loopexit" [detector_solid/abs_solid_detector.cpp:73]   --->   Operation 182 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (1.58ns)   --->   "%store_ln70 = store i4 %add_ln70, i4 %i" [detector_solid/abs_solid_detector.cpp:70]   --->   Operation 183 'store' 'store_ln70' <Predicate = (!or_ln73_2)> <Delay = 1.58>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.body.i" [detector_solid/abs_solid_detector.cpp:70]   --->   Operation 184 'br' 'br_ln70' <Predicate = (!or_ln73_2)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end201"   --->   Operation 185 'br' 'br_ln0' <Predicate = (or_ln73_2)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 6.03>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%i_5 = load i4 %i_2" [detector_solid/abs_solid_detector.cpp:242]   --->   Operation 186 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln243_6 = zext i4 %i_5" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 187 'zext' 'zext_ln243_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (1.54ns)   --->   "%add_ln243_6 = add i12 %tmp_135, i12 %zext_ln243_6" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 188 'add' 'add_ln243_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln243_7 = zext i12 %add_ln243_6" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 189 'zext' 'zext_ln243_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%regions_min_0_addr = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln243_7" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 190 'getelementptr' 'regions_min_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (1.54ns)   --->   "%add_ln243_7 = add i12 %tmp_136, i12 %zext_ln243_6" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 191 'add' 'add_ln243_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln243_8 = zext i12 %add_ln243_7" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 192 'zext' 'zext_ln243_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%regions_min_1_addr = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln243_8" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 193 'getelementptr' 'regions_min_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (1.54ns)   --->   "%add_ln243_8 = add i12 %tmp_137, i12 %zext_ln243_6" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 194 'add' 'add_ln243_8' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln243_9 = zext i12 %add_ln243_8" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 195 'zext' 'zext_ln243_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%regions_max_0_addr = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln243_9" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 196 'getelementptr' 'regions_max_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (1.54ns)   --->   "%add_ln243_9 = add i12 %tmp_138, i12 %zext_ln243_6" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 197 'add' 'add_ln243_9' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln243_10 = zext i12 %add_ln243_9" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 198 'zext' 'zext_ln243_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%regions_max_1_addr = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln243_10" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 199 'getelementptr' 'regions_max_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (1.54ns)   --->   "%add_ln243_10 = add i12 %tmp_139, i12 %zext_ln243_6" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 200 'add' 'add_ln243_10' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln243_11 = zext i12 %add_ln243_10" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 201 'zext' 'zext_ln243_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%regions_center_0_addr = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln243_11" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 202 'getelementptr' 'regions_center_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (1.54ns)   --->   "%add_ln243_11 = add i12 %tmp_140, i12 %zext_ln243_6" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 203 'add' 'add_ln243_11' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln243_12 = zext i12 %add_ln243_11" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 204 'zext' 'zext_ln243_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%regions_center_1_addr = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln243_12" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 205 'getelementptr' 'regions_center_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (1.30ns)   --->   "%icmp_ln242 = icmp_eq  i4 %i_5, i4 8" [detector_solid/abs_solid_detector.cpp:242]   --->   Operation 206 'icmp' 'icmp_ln242' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 207 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (1.73ns)   --->   "%add_ln242 = add i4 %i_5, i4 1" [detector_solid/abs_solid_detector.cpp:242]   --->   Operation 208 'add' 'add_ln242' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln242 = br i1 %icmp_ln242, void %for.inc.split, void %for.end" [detector_solid/abs_solid_detector.cpp:242]   --->   Operation 209 'br' 'br_ln242' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%specloopname_ln242 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [detector_solid/abs_solid_detector.cpp:242]   --->   Operation 210 'specloopname' 'specloopname_ln242' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (2.30ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.8float.i4, i32 %d_read_15, i32 %d_read_7, i32 %d_read_6, i32 %d_read_5, i32 %d_read_4, i32 %d_read_3, i32 %d_read_2, i32 %d_read_1, i4 %i_5" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 211 'mux' 'tmp' <Predicate = (!icmp_ln242)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln243 = br i1 %empty, void %arrayidx12525.case.0, void %arrayidx12525.case.1" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 212 'br' 'br_ln243' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (3.25ns)   --->   "%store_ln243 = store i32 %tmp, i12 %regions_center_0_addr" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 213 'store' 'store_ln243' <Predicate = (!icmp_ln242 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 214 [1/1] (3.25ns)   --->   "%store_ln243 = store i32 %tmp, i12 %regions_max_0_addr" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 214 'store' 'store_ln243' <Predicate = (!icmp_ln242 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 215 [1/1] (3.25ns)   --->   "%store_ln243 = store i32 %tmp, i12 %regions_min_0_addr" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 215 'store' 'store_ln243' <Predicate = (!icmp_ln242 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln243 = br void %arrayidx12525.exit" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 216 'br' 'br_ln243' <Predicate = (!icmp_ln242 & !empty)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (3.25ns)   --->   "%store_ln243 = store i32 %tmp, i12 %regions_center_1_addr" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 217 'store' 'store_ln243' <Predicate = (!icmp_ln242 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 218 [1/1] (3.25ns)   --->   "%store_ln243 = store i32 %tmp, i12 %regions_max_1_addr" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 218 'store' 'store_ln243' <Predicate = (!icmp_ln242 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 219 [1/1] (3.25ns)   --->   "%store_ln243 = store i32 %tmp, i12 %regions_min_1_addr" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 219 'store' 'store_ln243' <Predicate = (!icmp_ln242 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln243 = br void %arrayidx12525.exit" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 220 'br' 'br_ln243' <Predicate = (!icmp_ln242 & empty)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (1.58ns)   --->   "%store_ln242 = store i4 %add_ln242, i4 %i_2" [detector_solid/abs_solid_detector.cpp:242]   --->   Operation 221 'store' 'store_ln242' <Predicate = (!icmp_ln242)> <Delay = 1.58>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln242 = br void %for.inc" [detector_solid/abs_solid_detector.cpp:242]   --->   Operation 222 'br' 'br_ln242' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (1.91ns)   --->   "%add_ln886 = add i8 %n_regions_read, i8 1"   --->   Operation 223 'add' 'add_ln886' <Predicate = (icmp_ln242)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 224 [1/1] (1.55ns)   --->   "%icmp_ln1065 = icmp_eq  i8 %add_ln886, i8 16"   --->   Operation 224 'icmp' 'icmp_ln1065' <Predicate = (icmp_ln242)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (1.58ns)   --->   "%br_ln248 = br i1 %icmp_ln1065, void %mergeST, void %for.cond16.preheader" [detector_solid/abs_solid_detector.cpp:248]   --->   Operation 225 'br' 'br_ln248' <Predicate = (icmp_ln242)> <Delay = 1.58>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 226 'alloca' 'i_3' <Predicate = (icmp_ln242 & icmp_ln1065)> <Delay = 0.00>
ST_4 : Operation 227 [2/2] (0.00ns)   --->   "%call_ln243 = call void @insert_point_Pipeline_VITIS_LOOP_262_1, i9 %tmp_133, i32 %regions_min_0, i9 %tmp_131, i32 %regions_min_1, i9 %tmp_130, i32 %regions_max_0, i9 %tmp_128, i32 %regions_max_1, i9 %tmp_s, i32 %regions_center_0, i9 %tmp_126, i32 %regions_center_1, i10 %merge_2_loc, i10 %merge_1_loc" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 227 'call' 'call_ln243' <Predicate = (icmp_ln242 & icmp_ln1065)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 228 [1/1] (1.58ns)   --->   "%store_ln348 = store i4 0, i4 %i_3" [detector_solid/abs_solid_detector.cpp:348]   --->   Operation 228 'store' 'store_ln348' <Predicate = (icmp_ln242 & icmp_ln1065)> <Delay = 1.58>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 229 [1/2] (0.00ns)   --->   "%call_ln243 = call void @insert_point_Pipeline_VITIS_LOOP_262_1, i9 %tmp_133, i32 %regions_min_0, i9 %tmp_131, i32 %regions_min_1, i9 %tmp_130, i32 %regions_max_0, i9 %tmp_128, i32 %regions_max_1, i9 %tmp_s, i32 %regions_center_0, i9 %tmp_126, i32 %regions_center_1, i10 %merge_2_loc, i10 %merge_1_loc" [detector_solid/abs_solid_detector.cpp:243]   --->   Operation 229 'call' 'call_ln243' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 1.82>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%merge_2_loc_load = load i10 %merge_2_loc"   --->   Operation 230 'load' 'merge_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%merge_1_loc_load = load i10 %merge_1_loc"   --->   Operation 231 'load' 'merge_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln251 = trunc i10 %merge_1_loc_load" [detector_solid/abs_solid_detector.cpp:251]   --->   Operation 232 'trunc' 'trunc_ln251' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln251_2 = trunc i10 %merge_2_loc_load" [detector_solid/abs_solid_detector.cpp:251]   --->   Operation 233 'trunc' 'trunc_ln251_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %merge_2_loc_load, i32 1, i32 9" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 234 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (1.82ns)   --->   "%add_ln349 = add i9 %tmp_133, i9 %lshr_ln2" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 235 'add' 'add_ln349' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_141 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln349, i3 0" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 236 'bitconcatenate' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln367_24 = zext i12 %tmp_141" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 237 'zext' 'zext_ln367_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%regions_min_0_addr_16 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln367_24" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 238 'getelementptr' 'regions_min_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%or_ln367_24 = or i12 %tmp_141, i12 1" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 239 'or' 'or_ln367_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln367_25 = zext i12 %or_ln367_24" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 240 'zext' 'zext_ln367_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%regions_min_0_addr_17 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln367_25" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 241 'getelementptr' 'regions_min_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%or_ln367_25 = or i12 %tmp_141, i12 2" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 242 'or' 'or_ln367_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln367_26 = zext i12 %or_ln367_25" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 243 'zext' 'zext_ln367_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%regions_min_0_addr_18 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln367_26" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 244 'getelementptr' 'regions_min_0_addr_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%or_ln367_26 = or i12 %tmp_141, i12 3" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 245 'or' 'or_ln367_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln367_27 = zext i12 %or_ln367_26" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 246 'zext' 'zext_ln367_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%regions_min_0_addr_19 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln367_27" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 247 'getelementptr' 'regions_min_0_addr_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%or_ln367_27 = or i12 %tmp_141, i12 4" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 248 'or' 'or_ln367_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln367_28 = zext i12 %or_ln367_27" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 249 'zext' 'zext_ln367_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%regions_min_0_addr_20 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln367_28" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 250 'getelementptr' 'regions_min_0_addr_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%or_ln367_28 = or i12 %tmp_141, i12 5" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 251 'or' 'or_ln367_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln367_29 = zext i12 %or_ln367_28" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 252 'zext' 'zext_ln367_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%regions_min_0_addr_21 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln367_29" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 253 'getelementptr' 'regions_min_0_addr_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%or_ln367_29 = or i12 %tmp_141, i12 6" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 254 'or' 'or_ln367_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln367_30 = zext i12 %or_ln367_29" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 255 'zext' 'zext_ln367_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%regions_min_0_addr_22 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln367_30" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 256 'getelementptr' 'regions_min_0_addr_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "%or_ln367_30 = or i12 %tmp_141, i12 7" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 257 'or' 'or_ln367_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln367_31 = zext i12 %or_ln367_30" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 258 'zext' 'zext_ln367_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%regions_min_0_addr_23 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln367_31" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 259 'getelementptr' 'regions_min_0_addr_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (1.82ns)   --->   "%add_ln349_1 = add i9 %tmp_131, i9 %lshr_ln2" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 260 'add' 'add_ln349_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_142 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln349_1, i3 0" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 261 'bitconcatenate' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln367_32 = zext i12 %tmp_142" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 262 'zext' 'zext_ln367_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%regions_min_1_addr_24 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln367_32" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 263 'getelementptr' 'regions_min_1_addr_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "%or_ln367_31 = or i12 %tmp_142, i12 1" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 264 'or' 'or_ln367_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln367_33 = zext i12 %or_ln367_31" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 265 'zext' 'zext_ln367_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 266 [1/1] (0.00ns)   --->   "%regions_min_1_addr_25 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln367_33" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 266 'getelementptr' 'regions_min_1_addr_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%or_ln367_32 = or i12 %tmp_142, i12 2" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 267 'or' 'or_ln367_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln367_34 = zext i12 %or_ln367_32" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 268 'zext' 'zext_ln367_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "%regions_min_1_addr_28 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln367_34" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 269 'getelementptr' 'regions_min_1_addr_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "%or_ln367_33 = or i12 %tmp_142, i12 3" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 270 'or' 'or_ln367_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln367_35 = zext i12 %or_ln367_33" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 271 'zext' 'zext_ln367_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 272 [1/1] (0.00ns)   --->   "%regions_min_1_addr_29 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln367_35" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 272 'getelementptr' 'regions_min_1_addr_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 273 [1/1] (0.00ns)   --->   "%or_ln367_34 = or i12 %tmp_142, i12 4" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 273 'or' 'or_ln367_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln367_36 = zext i12 %or_ln367_34" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 274 'zext' 'zext_ln367_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 275 [1/1] (0.00ns)   --->   "%regions_min_1_addr_30 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln367_36" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 275 'getelementptr' 'regions_min_1_addr_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 276 [1/1] (0.00ns)   --->   "%or_ln367_35 = or i12 %tmp_142, i12 5" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 276 'or' 'or_ln367_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln367_37 = zext i12 %or_ln367_35" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 277 'zext' 'zext_ln367_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 278 [1/1] (0.00ns)   --->   "%regions_min_1_addr_31 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln367_37" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 278 'getelementptr' 'regions_min_1_addr_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "%or_ln367_36 = or i12 %tmp_142, i12 6" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 279 'or' 'or_ln367_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln367_38 = zext i12 %or_ln367_36" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 280 'zext' 'zext_ln367_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 281 [1/1] (0.00ns)   --->   "%regions_min_1_addr_32 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln367_38" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 281 'getelementptr' 'regions_min_1_addr_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 282 [1/1] (0.00ns)   --->   "%or_ln367_37 = or i12 %tmp_142, i12 7" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 282 'or' 'or_ln367_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln367_39 = zext i12 %or_ln367_37" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 283 'zext' 'zext_ln367_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 284 [1/1] (0.00ns)   --->   "%regions_min_1_addr_33 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln367_39" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 284 'getelementptr' 'regions_min_1_addr_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 285 [1/1] (1.82ns)   --->   "%add_ln352 = add i9 %tmp_130, i9 %lshr_ln2" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 285 'add' 'add_ln352' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_143 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln352, i3 0" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 286 'bitconcatenate' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln367_40 = zext i12 %tmp_143" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 287 'zext' 'zext_ln367_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 288 [1/1] (0.00ns)   --->   "%regions_max_0_addr_16 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln367_40" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 288 'getelementptr' 'regions_max_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 289 [1/1] (0.00ns)   --->   "%or_ln367_38 = or i12 %tmp_143, i12 1" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 289 'or' 'or_ln367_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln367_41 = zext i12 %or_ln367_38" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 290 'zext' 'zext_ln367_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%regions_max_0_addr_17 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln367_41" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 291 'getelementptr' 'regions_max_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "%or_ln367_39 = or i12 %tmp_143, i12 2" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 292 'or' 'or_ln367_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln367_42 = zext i12 %or_ln367_39" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 293 'zext' 'zext_ln367_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "%regions_max_0_addr_18 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln367_42" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 294 'getelementptr' 'regions_max_0_addr_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 295 [1/1] (0.00ns)   --->   "%or_ln367_40 = or i12 %tmp_143, i12 3" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 295 'or' 'or_ln367_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln367_43 = zext i12 %or_ln367_40" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 296 'zext' 'zext_ln367_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "%regions_max_0_addr_19 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln367_43" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 297 'getelementptr' 'regions_max_0_addr_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "%or_ln367_41 = or i12 %tmp_143, i12 4" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 298 'or' 'or_ln367_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln367_44 = zext i12 %or_ln367_41" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 299 'zext' 'zext_ln367_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 300 [1/1] (0.00ns)   --->   "%regions_max_0_addr_20 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln367_44" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 300 'getelementptr' 'regions_max_0_addr_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 301 [1/1] (0.00ns)   --->   "%or_ln367_42 = or i12 %tmp_143, i12 5" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 301 'or' 'or_ln367_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln367_45 = zext i12 %or_ln367_42" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 302 'zext' 'zext_ln367_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 303 [1/1] (0.00ns)   --->   "%regions_max_0_addr_21 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln367_45" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 303 'getelementptr' 'regions_max_0_addr_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 304 [1/1] (0.00ns)   --->   "%or_ln367_43 = or i12 %tmp_143, i12 6" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 304 'or' 'or_ln367_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln367_46 = zext i12 %or_ln367_43" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 305 'zext' 'zext_ln367_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 306 [1/1] (0.00ns)   --->   "%regions_max_0_addr_22 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln367_46" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 306 'getelementptr' 'regions_max_0_addr_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 307 [1/1] (0.00ns)   --->   "%or_ln367_44 = or i12 %tmp_143, i12 7" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 307 'or' 'or_ln367_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln367_47 = zext i12 %or_ln367_44" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 308 'zext' 'zext_ln367_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 309 [1/1] (0.00ns)   --->   "%regions_max_0_addr_23 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln367_47" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 309 'getelementptr' 'regions_max_0_addr_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 310 [1/1] (1.82ns)   --->   "%add_ln352_1 = add i9 %tmp_128, i9 %lshr_ln2" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 310 'add' 'add_ln352_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_144 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln352_1, i3 0" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 311 'bitconcatenate' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln367_48 = zext i12 %tmp_144" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 312 'zext' 'zext_ln367_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 313 [1/1] (0.00ns)   --->   "%regions_max_1_addr_24 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln367_48" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 313 'getelementptr' 'regions_max_1_addr_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 314 [1/1] (0.00ns)   --->   "%or_ln367_45 = or i12 %tmp_144, i12 1" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 314 'or' 'or_ln367_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln367_49 = zext i12 %or_ln367_45" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 315 'zext' 'zext_ln367_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 316 [1/1] (0.00ns)   --->   "%regions_max_1_addr_25 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln367_49" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 316 'getelementptr' 'regions_max_1_addr_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 317 [1/1] (0.00ns)   --->   "%or_ln367_46 = or i12 %tmp_144, i12 2" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 317 'or' 'or_ln367_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln367_50 = zext i12 %or_ln367_46" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 318 'zext' 'zext_ln367_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 319 [1/1] (0.00ns)   --->   "%regions_max_1_addr_26 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln367_50" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 319 'getelementptr' 'regions_max_1_addr_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 320 [1/1] (0.00ns)   --->   "%or_ln367_47 = or i12 %tmp_144, i12 3" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 320 'or' 'or_ln367_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln367_51 = zext i12 %or_ln367_47" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 321 'zext' 'zext_ln367_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 322 [1/1] (0.00ns)   --->   "%regions_max_1_addr_27 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln367_51" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 322 'getelementptr' 'regions_max_1_addr_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 323 [1/1] (0.00ns)   --->   "%or_ln367_48 = or i12 %tmp_144, i12 4" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 323 'or' 'or_ln367_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln367_52 = zext i12 %or_ln367_48" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 324 'zext' 'zext_ln367_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 325 [1/1] (0.00ns)   --->   "%regions_max_1_addr_28 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln367_52" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 325 'getelementptr' 'regions_max_1_addr_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 326 [1/1] (0.00ns)   --->   "%or_ln367_49 = or i12 %tmp_144, i12 5" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 326 'or' 'or_ln367_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln367_53 = zext i12 %or_ln367_49" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 327 'zext' 'zext_ln367_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 328 [1/1] (0.00ns)   --->   "%regions_max_1_addr_29 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln367_53" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 328 'getelementptr' 'regions_max_1_addr_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 329 [1/1] (0.00ns)   --->   "%or_ln367_50 = or i12 %tmp_144, i12 6" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 329 'or' 'or_ln367_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln367_54 = zext i12 %or_ln367_50" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 330 'zext' 'zext_ln367_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 331 [1/1] (0.00ns)   --->   "%regions_max_1_addr_30 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln367_54" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 331 'getelementptr' 'regions_max_1_addr_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 332 [1/1] (0.00ns)   --->   "%or_ln367_51 = or i12 %tmp_144, i12 7" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 332 'or' 'or_ln367_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln367_55 = zext i12 %or_ln367_51" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 333 'zext' 'zext_ln367_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 334 [1/1] (0.00ns)   --->   "%regions_max_1_addr_31 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln367_55" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 334 'getelementptr' 'regions_max_1_addr_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 335 [1/1] (1.82ns)   --->   "%add_ln367 = add i9 %tmp_s, i9 %lshr_ln2" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 335 'add' 'add_ln367' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_145 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln367, i3 0" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 336 'bitconcatenate' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln367_56 = zext i12 %tmp_145" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 337 'zext' 'zext_ln367_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 338 [1/1] (0.00ns)   --->   "%regions_center_0_addr_16 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln367_56" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 338 'getelementptr' 'regions_center_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "%or_ln367_52 = or i12 %tmp_145, i12 1" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 339 'or' 'or_ln367_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln367_57 = zext i12 %or_ln367_52" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 340 'zext' 'zext_ln367_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 341 [1/1] (0.00ns)   --->   "%regions_center_0_addr_17 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln367_57" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 341 'getelementptr' 'regions_center_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%or_ln367_53 = or i12 %tmp_145, i12 2" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 342 'or' 'or_ln367_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln367_58 = zext i12 %or_ln367_53" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 343 'zext' 'zext_ln367_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "%regions_center_0_addr_18 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln367_58" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 344 'getelementptr' 'regions_center_0_addr_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 345 [1/1] (0.00ns)   --->   "%or_ln367_54 = or i12 %tmp_145, i12 3" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 345 'or' 'or_ln367_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln367_59 = zext i12 %or_ln367_54" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 346 'zext' 'zext_ln367_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 347 [1/1] (0.00ns)   --->   "%regions_center_0_addr_19 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln367_59" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 347 'getelementptr' 'regions_center_0_addr_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 348 [1/1] (0.00ns)   --->   "%or_ln367_55 = or i12 %tmp_145, i12 4" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 348 'or' 'or_ln367_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln367_60 = zext i12 %or_ln367_55" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 349 'zext' 'zext_ln367_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 350 [1/1] (0.00ns)   --->   "%regions_center_0_addr_20 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln367_60" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 350 'getelementptr' 'regions_center_0_addr_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 351 [1/1] (0.00ns)   --->   "%or_ln367_56 = or i12 %tmp_145, i12 5" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 351 'or' 'or_ln367_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln367_61 = zext i12 %or_ln367_56" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 352 'zext' 'zext_ln367_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 353 [1/1] (0.00ns)   --->   "%regions_center_0_addr_21 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln367_61" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 353 'getelementptr' 'regions_center_0_addr_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 354 [1/1] (0.00ns)   --->   "%or_ln367_57 = or i12 %tmp_145, i12 6" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 354 'or' 'or_ln367_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln367_62 = zext i12 %or_ln367_57" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 355 'zext' 'zext_ln367_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 356 [1/1] (0.00ns)   --->   "%regions_center_0_addr_22 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln367_62" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 356 'getelementptr' 'regions_center_0_addr_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 357 [1/1] (0.00ns)   --->   "%or_ln367_58 = or i12 %tmp_145, i12 7" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 357 'or' 'or_ln367_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln367_63 = zext i12 %or_ln367_58" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 358 'zext' 'zext_ln367_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 359 [1/1] (0.00ns)   --->   "%regions_center_0_addr_23 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln367_63" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 359 'getelementptr' 'regions_center_0_addr_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 360 [1/1] (1.82ns)   --->   "%add_ln367_1 = add i9 %tmp_126, i9 %lshr_ln2" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 360 'add' 'add_ln367_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_146 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln367_1, i3 0" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 361 'bitconcatenate' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln367_64 = zext i12 %tmp_146" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 362 'zext' 'zext_ln367_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 363 [1/1] (0.00ns)   --->   "%regions_center_1_addr_24 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln367_64" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 363 'getelementptr' 'regions_center_1_addr_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (0.00ns)   --->   "%or_ln367_59 = or i12 %tmp_146, i12 1" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 364 'or' 'or_ln367_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln367_65 = zext i12 %or_ln367_59" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 365 'zext' 'zext_ln367_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 366 [1/1] (0.00ns)   --->   "%regions_center_1_addr_25 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln367_65" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 366 'getelementptr' 'regions_center_1_addr_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "%or_ln367_60 = or i12 %tmp_146, i12 2" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 367 'or' 'or_ln367_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln367_66 = zext i12 %or_ln367_60" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 368 'zext' 'zext_ln367_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "%regions_center_1_addr_26 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln367_66" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 369 'getelementptr' 'regions_center_1_addr_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (0.00ns)   --->   "%or_ln367_61 = or i12 %tmp_146, i12 3" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 370 'or' 'or_ln367_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln367_67 = zext i12 %or_ln367_61" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 371 'zext' 'zext_ln367_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 372 [1/1] (0.00ns)   --->   "%regions_center_1_addr_27 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln367_67" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 372 'getelementptr' 'regions_center_1_addr_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 373 [1/1] (0.00ns)   --->   "%or_ln367_62 = or i12 %tmp_146, i12 4" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 373 'or' 'or_ln367_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln367_68 = zext i12 %or_ln367_62" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 374 'zext' 'zext_ln367_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 375 [1/1] (0.00ns)   --->   "%regions_center_1_addr_28 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln367_68" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 375 'getelementptr' 'regions_center_1_addr_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 376 [1/1] (0.00ns)   --->   "%or_ln367_63 = or i12 %tmp_146, i12 5" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 376 'or' 'or_ln367_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln367_69 = zext i12 %or_ln367_63" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 377 'zext' 'zext_ln367_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 378 [1/1] (0.00ns)   --->   "%regions_center_1_addr_29 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln367_69" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 378 'getelementptr' 'regions_center_1_addr_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 379 [1/1] (0.00ns)   --->   "%or_ln367_64 = or i12 %tmp_146, i12 6" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 379 'or' 'or_ln367_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln367_70 = zext i12 %or_ln367_64" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 380 'zext' 'zext_ln367_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 381 [1/1] (0.00ns)   --->   "%regions_center_1_addr_30 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln367_70" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 381 'getelementptr' 'regions_center_1_addr_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 382 [1/1] (0.00ns)   --->   "%or_ln367_65 = or i12 %tmp_146, i12 7" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 382 'or' 'or_ln367_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln367_71 = zext i12 %or_ln367_65" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 383 'zext' 'zext_ln367_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 384 [1/1] (0.00ns)   --->   "%regions_center_1_addr_31 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln367_71" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 384 'getelementptr' 'regions_center_1_addr_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %merge_1_loc_load, i32 1, i32 9"   --->   Operation 385 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 386 [1/1] (1.82ns)   --->   "%add_ln349_2 = add i9 %tmp_133, i9 %tmp_147" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 386 'add' 'add_ln349_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_148 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln349_2, i3 0" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 387 'bitconcatenate' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 388 [1/1] (1.82ns)   --->   "%add_ln349_3 = add i9 %tmp_131, i9 %tmp_147" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 388 'add' 'add_ln349_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_149 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln349_3, i3 0" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 389 'bitconcatenate' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 390 [1/1] (1.82ns)   --->   "%add_ln352_2 = add i9 %tmp_130, i9 %tmp_147" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 390 'add' 'add_ln352_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_150 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln352_2, i3 0" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 391 'bitconcatenate' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 392 [1/1] (1.82ns)   --->   "%add_ln352_3 = add i9 %tmp_128, i9 %tmp_147" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 392 'add' 'add_ln352_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_151 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln352_3, i3 0" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 393 'bitconcatenate' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 394 [1/1] (1.82ns)   --->   "%add_ln355 = add i9 %tmp_s, i9 %tmp_147" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 394 'add' 'add_ln355' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_152 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln355, i3 0" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 395 'bitconcatenate' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 396 [1/1] (1.82ns)   --->   "%add_ln355_1 = add i9 %tmp_126, i9 %tmp_147" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 396 'add' 'add_ln355_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_153 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln355_1, i3 0" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 397 'bitconcatenate' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln348 = br void %for.body127" [detector_solid/abs_solid_detector.cpp:348]   --->   Operation 398 'br' 'br_ln348' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 4.80>
ST_7 : Operation 399 [1/1] (0.00ns)   --->   "%i_6 = load i4 %i_3" [detector_solid/abs_solid_detector.cpp:348]   --->   Operation 399 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln349 = zext i4 %i_6" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 400 'zext' 'zext_ln349' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 401 [1/1] (1.54ns)   --->   "%add_ln349_4 = add i12 %tmp_141, i12 %zext_ln349" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 401 'add' 'add_ln349_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln349_1 = zext i12 %add_ln349_4" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 402 'zext' 'zext_ln349_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 403 [1/1] (0.00ns)   --->   "%regions_min_0_addr_24 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln349_1" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 403 'getelementptr' 'regions_min_0_addr_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 404 [1/1] (1.54ns)   --->   "%add_ln349_5 = add i12 %tmp_148, i12 %zext_ln349" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 404 'add' 'add_ln349_5' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln349_2 = zext i12 %add_ln349_5" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 405 'zext' 'zext_ln349_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 406 [1/1] (0.00ns)   --->   "%regions_min_0_addr_25 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln349_2" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 406 'getelementptr' 'regions_min_0_addr_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 407 [1/1] (1.54ns)   --->   "%add_ln349_6 = add i12 %tmp_142, i12 %zext_ln349" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 407 'add' 'add_ln349_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln349_3 = zext i12 %add_ln349_6" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 408 'zext' 'zext_ln349_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 409 [1/1] (0.00ns)   --->   "%regions_min_1_addr_26 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln349_3" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 409 'getelementptr' 'regions_min_1_addr_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 410 [1/1] (1.54ns)   --->   "%add_ln349_7 = add i12 %tmp_149, i12 %zext_ln349" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 410 'add' 'add_ln349_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln349_4 = zext i12 %add_ln349_7" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 411 'zext' 'zext_ln349_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 412 [1/1] (0.00ns)   --->   "%regions_min_1_addr_27 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln349_4" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 412 'getelementptr' 'regions_min_1_addr_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 413 [1/1] (1.54ns)   --->   "%add_ln352_4 = add i12 %tmp_143, i12 %zext_ln349" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 413 'add' 'add_ln352_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln352 = zext i12 %add_ln352_4" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 414 'zext' 'zext_ln352' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 415 [1/1] (0.00ns)   --->   "%regions_max_0_addr_24 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln352" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 415 'getelementptr' 'regions_max_0_addr_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 416 [1/1] (1.54ns)   --->   "%add_ln352_5 = add i12 %tmp_150, i12 %zext_ln349" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 416 'add' 'add_ln352_5' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln352_1 = zext i12 %add_ln352_5" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 417 'zext' 'zext_ln352_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 418 [1/1] (0.00ns)   --->   "%regions_max_0_addr_25 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln352_1" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 418 'getelementptr' 'regions_max_0_addr_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 419 [1/1] (1.54ns)   --->   "%add_ln352_6 = add i12 %tmp_144, i12 %zext_ln349" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 419 'add' 'add_ln352_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln352_2 = zext i12 %add_ln352_6" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 420 'zext' 'zext_ln352_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 421 [1/1] (0.00ns)   --->   "%regions_max_1_addr_32 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln352_2" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 421 'getelementptr' 'regions_max_1_addr_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 422 [1/1] (1.54ns)   --->   "%add_ln352_7 = add i12 %tmp_151, i12 %zext_ln349" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 422 'add' 'add_ln352_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln352_3 = zext i12 %add_ln352_7" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 423 'zext' 'zext_ln352_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 424 [1/1] (0.00ns)   --->   "%regions_max_1_addr_33 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln352_3" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 424 'getelementptr' 'regions_max_1_addr_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 425 [1/1] (1.54ns)   --->   "%add_ln355_2 = add i12 %tmp_152, i12 %zext_ln349" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 425 'add' 'add_ln355_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln355 = zext i12 %add_ln355_2" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 426 'zext' 'zext_ln355' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 427 [1/1] (0.00ns)   --->   "%regions_center_0_addr_24 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln355" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 427 'getelementptr' 'regions_center_0_addr_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 428 [1/1] (1.54ns)   --->   "%add_ln355_3 = add i12 %tmp_153, i12 %zext_ln349" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 428 'add' 'add_ln355_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln355_1 = zext i12 %add_ln355_3" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 429 'zext' 'zext_ln355_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 430 [1/1] (0.00ns)   --->   "%regions_center_1_addr_32 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln355_1" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 430 'getelementptr' 'regions_center_1_addr_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 431 [1/1] (1.30ns)   --->   "%icmp_ln348 = icmp_eq  i4 %i_6, i4 8" [detector_solid/abs_solid_detector.cpp:348]   --->   Operation 431 'icmp' 'icmp_ln348' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 432 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 432 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 433 [1/1] (1.73ns)   --->   "%add_ln348 = add i4 %i_6, i4 1" [detector_solid/abs_solid_detector.cpp:348]   --->   Operation 433 'add' 'add_ln348' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 434 [1/1] (0.00ns)   --->   "%br_ln348 = br i1 %icmp_ln348, void %for.body127.split, void %for.end193" [detector_solid/abs_solid_detector.cpp:348]   --->   Operation 434 'br' 'br_ln348' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 435 [2/2] (3.25ns)   --->   "%regions_min_0_load = load i12 %regions_min_0_addr_24" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 435 'load' 'regions_min_0_load' <Predicate = (!icmp_ln348)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 436 [2/2] (3.25ns)   --->   "%regions_min_1_load_23 = load i12 %regions_min_1_addr_26" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 436 'load' 'regions_min_1_load_23' <Predicate = (!icmp_ln348)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 437 [2/2] (3.25ns)   --->   "%regions_min_0_load_16 = load i12 %regions_min_0_addr_25" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 437 'load' 'regions_min_0_load_16' <Predicate = (!icmp_ln348)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 438 [2/2] (3.25ns)   --->   "%regions_min_1_load_24 = load i12 %regions_min_1_addr_27" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 438 'load' 'regions_min_1_load_24' <Predicate = (!icmp_ln348)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 439 [2/2] (3.25ns)   --->   "%regions_min_1_load = load i12 %regions_min_1_addr_16" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 439 'load' 'regions_min_1_load' <Predicate = (icmp_ln348)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 440 [2/2] (3.25ns)   --->   "%regions_min_1_load_16 = load i12 %regions_min_1_addr_17" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 440 'load' 'regions_min_1_load_16' <Predicate = (icmp_ln348)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 441 [2/2] (3.25ns)   --->   "%regions_max_1_load = load i12 %regions_max_1_addr_16" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 441 'load' 'regions_max_1_load' <Predicate = (icmp_ln348)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 442 [2/2] (3.25ns)   --->   "%regions_max_1_load_16 = load i12 %regions_max_1_addr_17" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 442 'load' 'regions_max_1_load_16' <Predicate = (icmp_ln348)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 443 [2/2] (3.25ns)   --->   "%regions_center_1_load = load i12 %regions_center_1_addr_16" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 443 'load' 'regions_center_1_load' <Predicate = (icmp_ln348)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 444 [2/2] (3.25ns)   --->   "%regions_center_1_load_16 = load i12 %regions_center_1_addr_17" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 444 'load' 'regions_center_1_load_16' <Predicate = (icmp_ln348)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 8 <SV = 6> <Delay = 10.2>
ST_8 : Operation 445 [1/2] (3.25ns)   --->   "%regions_min_0_load = load i12 %regions_min_0_addr_24" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 445 'load' 'regions_min_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 446 [1/2] (3.25ns)   --->   "%regions_min_1_load_23 = load i12 %regions_min_1_addr_26" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 446 'load' 'regions_min_1_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 447 [1/1] (1.58ns)   --->   "%tmp_114 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load, i32 %regions_min_1_load_23, i1 %trunc_ln251_2" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 447 'mux' 'tmp_114' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 448 [1/2] (3.25ns)   --->   "%regions_min_0_load_16 = load i12 %regions_min_0_addr_25" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 448 'load' 'regions_min_0_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 449 [1/2] (3.25ns)   --->   "%regions_min_1_load_24 = load i12 %regions_min_1_addr_27" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 449 'load' 'regions_min_1_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 450 [1/1] (1.58ns)   --->   "%tmp_115 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_16, i32 %regions_min_1_load_24, i1 %trunc_ln251" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 450 'mux' 'tmp_115' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 451 [2/2] (5.43ns)   --->   "%tmp_122 = fcmp_olt  i32 %tmp_114, i32 %tmp_115" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 451 'fcmp' 'tmp_122' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 9.66>
ST_9 : Operation 452 [1/1] (0.00ns)   --->   "%specloopname_ln348 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [detector_solid/abs_solid_detector.cpp:348]   --->   Operation 452 'specloopname' 'specloopname_ln348' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 453 [1/1] (0.00ns)   --->   "%bitcast_ln349 = bitcast i32 %tmp_114" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 453 'bitcast' 'bitcast_ln349' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln349, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 454 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln349 = trunc i32 %bitcast_ln349" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 455 'trunc' 'trunc_ln349' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 456 [1/1] (0.00ns)   --->   "%bitcast_ln349_1 = bitcast i32 %tmp_115" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 456 'bitcast' 'bitcast_ln349_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln349_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 457 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln349_1 = trunc i32 %bitcast_ln349_1" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 458 'trunc' 'trunc_ln349_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 459 [1/1] (1.55ns)   --->   "%icmp_ln349 = icmp_ne  i8 %tmp_120, i8 255" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 459 'icmp' 'icmp_ln349' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 460 [1/1] (2.44ns)   --->   "%icmp_ln349_1 = icmp_eq  i23 %trunc_ln349, i23 0" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 460 'icmp' 'icmp_ln349_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node and_ln349_1)   --->   "%or_ln349 = or i1 %icmp_ln349_1, i1 %icmp_ln349" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 461 'or' 'or_ln349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 462 [1/1] (1.55ns)   --->   "%icmp_ln349_2 = icmp_ne  i8 %tmp_121, i8 255" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 462 'icmp' 'icmp_ln349_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 463 [1/1] (2.44ns)   --->   "%icmp_ln349_3 = icmp_eq  i23 %trunc_ln349_1, i23 0" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 463 'icmp' 'icmp_ln349_3' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node and_ln349_1)   --->   "%or_ln349_1 = or i1 %icmp_ln349_3, i1 %icmp_ln349_2" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 464 'or' 'or_ln349_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node and_ln349_1)   --->   "%and_ln349 = and i1 %or_ln349, i1 %or_ln349_1" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 465 'and' 'and_ln349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 466 [1/2] (5.43ns)   --->   "%tmp_122 = fcmp_olt  i32 %tmp_114, i32 %tmp_115" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 466 'fcmp' 'tmp_122' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 467 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln349_1 = and i1 %and_ln349, i1 %tmp_122" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 467 'and' 'and_ln349_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 468 [1/1] (1.58ns)   --->   "%br_ln349 = br i1 %and_ln349_1, void %if.end150, void %if.then139" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 468 'br' 'br_ln349' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 469 [1/1] (0.00ns)   --->   "%br_ln350 = br i1 %trunc_ln251, void %arrayidx13747.case.0, void %arrayidx13747.case.1" [detector_solid/abs_solid_detector.cpp:350]   --->   Operation 469 'br' 'br_ln350' <Predicate = (and_ln349_1)> <Delay = 0.00>
ST_9 : Operation 470 [1/1] (3.25ns)   --->   "%store_ln350 = store i32 %tmp_114, i12 %regions_min_0_addr_25" [detector_solid/abs_solid_detector.cpp:350]   --->   Operation 470 'store' 'store_ln350' <Predicate = (and_ln349_1 & !trunc_ln251)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 471 [1/1] (0.00ns)   --->   "%br_ln350 = br void %arrayidx13747.exit" [detector_solid/abs_solid_detector.cpp:350]   --->   Operation 471 'br' 'br_ln350' <Predicate = (and_ln349_1 & !trunc_ln251)> <Delay = 0.00>
ST_9 : Operation 472 [1/1] (3.25ns)   --->   "%store_ln350 = store i32 %tmp_114, i12 %regions_min_1_addr_27" [detector_solid/abs_solid_detector.cpp:350]   --->   Operation 472 'store' 'store_ln350' <Predicate = (and_ln349_1 & trunc_ln251)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 473 [1/1] (0.00ns)   --->   "%br_ln350 = br void %arrayidx13747.exit" [detector_solid/abs_solid_detector.cpp:350]   --->   Operation 473 'br' 'br_ln350' <Predicate = (and_ln349_1 & trunc_ln251)> <Delay = 0.00>
ST_9 : Operation 474 [1/1] (1.58ns)   --->   "%br_ln351 = br void %if.end150" [detector_solid/abs_solid_detector.cpp:351]   --->   Operation 474 'br' 'br_ln351' <Predicate = (and_ln349_1)> <Delay = 1.58>
ST_9 : Operation 475 [2/2] (3.25ns)   --->   "%regions_max_0_load = load i12 %regions_max_0_addr_24" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 475 'load' 'regions_max_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 476 [2/2] (3.25ns)   --->   "%regions_max_1_load_23 = load i12 %regions_max_1_addr_32" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 476 'load' 'regions_max_1_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 477 [2/2] (3.25ns)   --->   "%regions_max_0_load_16 = load i12 %regions_max_0_addr_25" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 477 'load' 'regions_max_0_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 478 [2/2] (3.25ns)   --->   "%regions_max_1_load_24 = load i12 %regions_max_1_addr_33" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 478 'load' 'regions_max_1_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 10 <SV = 8> <Delay = 10.2>
ST_10 : Operation 479 [1/1] (0.00ns)   --->   "%empty_55 = phi i32 %tmp_114, void %arrayidx13747.exit, i32 %tmp_115, void %for.body127.split" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 479 'phi' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 480 [1/2] (3.25ns)   --->   "%regions_max_0_load = load i12 %regions_max_0_addr_24" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 480 'load' 'regions_max_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 481 [1/2] (3.25ns)   --->   "%regions_max_1_load_23 = load i12 %regions_max_1_addr_32" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 481 'load' 'regions_max_1_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 482 [1/1] (1.58ns)   --->   "%tmp_116 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load, i32 %regions_max_1_load_23, i1 %trunc_ln251_2" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 482 'mux' 'tmp_116' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 483 [1/2] (3.25ns)   --->   "%regions_max_0_load_16 = load i12 %regions_max_0_addr_25" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 483 'load' 'regions_max_0_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 484 [1/2] (3.25ns)   --->   "%regions_max_1_load_24 = load i12 %regions_max_1_addr_33" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 484 'load' 'regions_max_1_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 485 [1/1] (1.58ns)   --->   "%tmp_117 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_16, i32 %regions_max_1_load_24, i1 %trunc_ln251" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 485 'mux' 'tmp_117' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 486 [2/2] (5.43ns)   --->   "%tmp_125 = fcmp_ogt  i32 %tmp_116, i32 %tmp_117" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 486 'fcmp' 'tmp_125' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 9.66>
ST_11 : Operation 487 [1/1] (0.00ns)   --->   "%bitcast_ln352 = bitcast i32 %tmp_116" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 487 'bitcast' 'bitcast_ln352' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln352, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 488 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 489 [1/1] (0.00ns)   --->   "%trunc_ln352 = trunc i32 %bitcast_ln352" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 489 'trunc' 'trunc_ln352' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 490 [1/1] (0.00ns)   --->   "%bitcast_ln352_1 = bitcast i32 %tmp_117" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 490 'bitcast' 'bitcast_ln352_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln352_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 491 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln352_1 = trunc i32 %bitcast_ln352_1" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 492 'trunc' 'trunc_ln352_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 493 [1/1] (1.55ns)   --->   "%icmp_ln352 = icmp_ne  i8 %tmp_123, i8 255" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 493 'icmp' 'icmp_ln352' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 494 [1/1] (2.44ns)   --->   "%icmp_ln352_1 = icmp_eq  i23 %trunc_ln352, i23 0" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 494 'icmp' 'icmp_ln352_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node and_ln352_1)   --->   "%or_ln352 = or i1 %icmp_ln352_1, i1 %icmp_ln352" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 495 'or' 'or_ln352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 496 [1/1] (1.55ns)   --->   "%icmp_ln352_2 = icmp_ne  i8 %tmp_124, i8 255" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 496 'icmp' 'icmp_ln352_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 497 [1/1] (2.44ns)   --->   "%icmp_ln352_3 = icmp_eq  i23 %trunc_ln352_1, i23 0" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 497 'icmp' 'icmp_ln352_3' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node and_ln352_1)   --->   "%or_ln352_1 = or i1 %icmp_ln352_3, i1 %icmp_ln352_2" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 498 'or' 'or_ln352_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node and_ln352_1)   --->   "%and_ln352 = and i1 %or_ln352, i1 %or_ln352_1" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 499 'and' 'and_ln352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 500 [1/2] (5.43ns)   --->   "%tmp_125 = fcmp_ogt  i32 %tmp_116, i32 %tmp_117" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 500 'fcmp' 'tmp_125' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 501 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln352_1 = and i1 %and_ln352, i1 %tmp_125" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 501 'and' 'and_ln352_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 502 [1/1] (1.58ns)   --->   "%br_ln352 = br i1 %and_ln352_1, void %for.inc191, void %if.then162" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 502 'br' 'br_ln352' <Predicate = true> <Delay = 1.58>
ST_11 : Operation 503 [1/1] (0.00ns)   --->   "%br_ln353 = br i1 %trunc_ln251, void %arrayidx16089.case.0, void %arrayidx16089.case.1" [detector_solid/abs_solid_detector.cpp:353]   --->   Operation 503 'br' 'br_ln353' <Predicate = (and_ln352_1)> <Delay = 0.00>
ST_11 : Operation 504 [1/1] (3.25ns)   --->   "%store_ln353 = store i32 %tmp_116, i12 %regions_max_0_addr_25" [detector_solid/abs_solid_detector.cpp:353]   --->   Operation 504 'store' 'store_ln353' <Predicate = (!trunc_ln251 & and_ln352_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 505 [1/1] (0.00ns)   --->   "%br_ln353 = br void %arrayidx16089.exit" [detector_solid/abs_solid_detector.cpp:353]   --->   Operation 505 'br' 'br_ln353' <Predicate = (!trunc_ln251 & and_ln352_1)> <Delay = 0.00>
ST_11 : Operation 506 [1/1] (3.25ns)   --->   "%store_ln353 = store i32 %tmp_116, i12 %regions_max_1_addr_33" [detector_solid/abs_solid_detector.cpp:353]   --->   Operation 506 'store' 'store_ln353' <Predicate = (trunc_ln251 & and_ln352_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 507 [1/1] (0.00ns)   --->   "%br_ln353 = br void %arrayidx16089.exit" [detector_solid/abs_solid_detector.cpp:353]   --->   Operation 507 'br' 'br_ln353' <Predicate = (trunc_ln251 & and_ln352_1)> <Delay = 0.00>
ST_11 : Operation 508 [1/1] (1.58ns)   --->   "%br_ln354 = br void %for.inc191" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 508 'br' 'br_ln354' <Predicate = (and_ln352_1)> <Delay = 1.58>

State 12 <SV = 10> <Delay = 10.5>
ST_12 : Operation 509 [1/1] (0.00ns)   --->   "%empty_56 = phi i32 %tmp_116, void %arrayidx16089.exit, i32 %tmp_117, void %if.end150" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 509 'phi' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 510 [4/4] (10.5ns)   --->   "%add = fadd i32 %empty_56, i32 %empty_55" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 510 'fadd' 'add' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 10.5>
ST_13 : Operation 511 [3/4] (10.5ns)   --->   "%add = fadd i32 %empty_56, i32 %empty_55" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 511 'fadd' 'add' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 10.5>
ST_14 : Operation 512 [2/4] (10.5ns)   --->   "%add = fadd i32 %empty_56, i32 %empty_55" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 512 'fadd' 'add' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 10.5>
ST_15 : Operation 513 [1/4] (10.5ns)   --->   "%add = fadd i32 %empty_56, i32 %empty_55" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 513 'fadd' 'add' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 12.3>
ST_16 : Operation 514 [2/2] (12.3ns)   --->   "%conv = fmul i32 %add, i32 0.5" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 514 'fmul' 'conv' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 12.3>
ST_17 : Operation 515 [1/2] (12.3ns)   --->   "%conv = fmul i32 %add, i32 0.5" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 515 'fmul' 'conv' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 516 [1/1] (0.00ns)   --->   "%br_ln355 = br i1 %trunc_ln251, void %arrayidx1901410.case.0, void %arrayidx1901410.case.1" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 516 'br' 'br_ln355' <Predicate = true> <Delay = 0.00>

State 18 <SV = 16> <Delay = 3.25>
ST_18 : Operation 517 [1/1] (3.25ns)   --->   "%store_ln355 = store i32 %conv, i12 %regions_center_0_addr_24" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 517 'store' 'store_ln355' <Predicate = (!trunc_ln251)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 518 [1/1] (0.00ns)   --->   "%br_ln355 = br void %arrayidx1901410.exit" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 518 'br' 'br_ln355' <Predicate = (!trunc_ln251)> <Delay = 0.00>
ST_18 : Operation 519 [1/1] (3.25ns)   --->   "%store_ln355 = store i32 %conv, i12 %regions_center_1_addr_32" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 519 'store' 'store_ln355' <Predicate = (trunc_ln251)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 520 [1/1] (0.00ns)   --->   "%br_ln355 = br void %arrayidx1901410.exit" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 520 'br' 'br_ln355' <Predicate = (trunc_ln251)> <Delay = 0.00>
ST_18 : Operation 521 [1/1] (1.58ns)   --->   "%store_ln348 = store i4 %add_ln348, i4 %i_3" [detector_solid/abs_solid_detector.cpp:348]   --->   Operation 521 'store' 'store_ln348' <Predicate = true> <Delay = 1.58>
ST_18 : Operation 522 [1/1] (0.00ns)   --->   "%br_ln348 = br void %for.body127" [detector_solid/abs_solid_detector.cpp:348]   --->   Operation 522 'br' 'br_ln348' <Predicate = true> <Delay = 0.00>

State 19 <SV = 6> <Delay = 3.25>
ST_19 : Operation 523 [1/2] (3.25ns)   --->   "%regions_min_1_load = load i12 %regions_min_1_addr_16" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 523 'load' 'regions_min_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 524 [1/2] (3.25ns)   --->   "%regions_min_1_load_16 = load i12 %regions_min_1_addr_17" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 524 'load' 'regions_min_1_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 525 [2/2] (3.25ns)   --->   "%regions_min_1_load_17 = load i12 %regions_min_1_addr_18" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 525 'load' 'regions_min_1_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 526 [2/2] (3.25ns)   --->   "%regions_min_1_load_18 = load i12 %regions_min_1_addr_19" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 526 'load' 'regions_min_1_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 527 [1/2] (3.25ns)   --->   "%regions_max_1_load = load i12 %regions_max_1_addr_16" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 527 'load' 'regions_max_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 528 [1/2] (3.25ns)   --->   "%regions_max_1_load_16 = load i12 %regions_max_1_addr_17" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 528 'load' 'regions_max_1_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 529 [2/2] (3.25ns)   --->   "%regions_max_1_load_17 = load i12 %regions_max_1_addr_18" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 529 'load' 'regions_max_1_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 530 [2/2] (3.25ns)   --->   "%regions_max_1_load_18 = load i12 %regions_max_1_addr_19" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 530 'load' 'regions_max_1_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 531 [1/2] (3.25ns)   --->   "%regions_center_1_load = load i12 %regions_center_1_addr_16" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 531 'load' 'regions_center_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 532 [1/2] (3.25ns)   --->   "%regions_center_1_load_16 = load i12 %regions_center_1_addr_17" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 532 'load' 'regions_center_1_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 533 [2/2] (3.25ns)   --->   "%regions_center_1_load_17 = load i12 %regions_center_1_addr_18" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 533 'load' 'regions_center_1_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 534 [2/2] (3.25ns)   --->   "%regions_center_1_load_18 = load i12 %regions_center_1_addr_19" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 534 'load' 'regions_center_1_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 20 <SV = 7> <Delay = 3.25>
ST_20 : Operation 535 [1/2] (3.25ns)   --->   "%regions_min_1_load_17 = load i12 %regions_min_1_addr_18" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 535 'load' 'regions_min_1_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 536 [1/2] (3.25ns)   --->   "%regions_min_1_load_18 = load i12 %regions_min_1_addr_19" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 536 'load' 'regions_min_1_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 537 [2/2] (3.25ns)   --->   "%regions_min_1_load_19 = load i12 %regions_min_1_addr_20" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 537 'load' 'regions_min_1_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 538 [2/2] (3.25ns)   --->   "%regions_min_1_load_20 = load i12 %regions_min_1_addr_21" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 538 'load' 'regions_min_1_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 539 [1/2] (3.25ns)   --->   "%regions_max_1_load_17 = load i12 %regions_max_1_addr_18" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 539 'load' 'regions_max_1_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 540 [1/2] (3.25ns)   --->   "%regions_max_1_load_18 = load i12 %regions_max_1_addr_19" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 540 'load' 'regions_max_1_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 541 [2/2] (3.25ns)   --->   "%regions_max_1_load_19 = load i12 %regions_max_1_addr_20" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 541 'load' 'regions_max_1_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 542 [2/2] (3.25ns)   --->   "%regions_max_1_load_20 = load i12 %regions_max_1_addr_21" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 542 'load' 'regions_max_1_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 543 [1/2] (3.25ns)   --->   "%regions_center_1_load_17 = load i12 %regions_center_1_addr_18" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 543 'load' 'regions_center_1_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 544 [1/2] (3.25ns)   --->   "%regions_center_1_load_18 = load i12 %regions_center_1_addr_19" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 544 'load' 'regions_center_1_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 545 [2/2] (3.25ns)   --->   "%regions_center_1_load_19 = load i12 %regions_center_1_addr_20" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 545 'load' 'regions_center_1_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 546 [2/2] (3.25ns)   --->   "%regions_center_1_load_20 = load i12 %regions_center_1_addr_21" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 546 'load' 'regions_center_1_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 21 <SV = 8> <Delay = 3.25>
ST_21 : Operation 547 [1/2] (3.25ns)   --->   "%regions_min_1_load_19 = load i12 %regions_min_1_addr_20" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 547 'load' 'regions_min_1_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 548 [1/2] (3.25ns)   --->   "%regions_min_1_load_20 = load i12 %regions_min_1_addr_21" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 548 'load' 'regions_min_1_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 549 [2/2] (3.25ns)   --->   "%regions_min_1_load_21 = load i12 %regions_min_1_addr_22" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 549 'load' 'regions_min_1_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 550 [2/2] (3.25ns)   --->   "%regions_min_1_load_22 = load i12 %regions_min_1_addr_23" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 550 'load' 'regions_min_1_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 551 [1/2] (3.25ns)   --->   "%regions_max_1_load_19 = load i12 %regions_max_1_addr_20" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 551 'load' 'regions_max_1_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 552 [1/2] (3.25ns)   --->   "%regions_max_1_load_20 = load i12 %regions_max_1_addr_21" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 552 'load' 'regions_max_1_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 553 [2/2] (3.25ns)   --->   "%regions_max_1_load_21 = load i12 %regions_max_1_addr_22" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 553 'load' 'regions_max_1_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 554 [2/2] (3.25ns)   --->   "%regions_max_1_load_22 = load i12 %regions_max_1_addr_23" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 554 'load' 'regions_max_1_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 555 [1/2] (3.25ns)   --->   "%regions_center_1_load_19 = load i12 %regions_center_1_addr_20" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 555 'load' 'regions_center_1_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 556 [1/2] (3.25ns)   --->   "%regions_center_1_load_20 = load i12 %regions_center_1_addr_21" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 556 'load' 'regions_center_1_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 557 [2/2] (3.25ns)   --->   "%regions_center_1_load_21 = load i12 %regions_center_1_addr_22" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 557 'load' 'regions_center_1_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 558 [2/2] (3.25ns)   --->   "%regions_center_1_load_22 = load i12 %regions_center_1_addr_23" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 558 'load' 'regions_center_1_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 22 <SV = 9> <Delay = 3.25>
ST_22 : Operation 559 [1/2] (3.25ns)   --->   "%regions_min_1_load_21 = load i12 %regions_min_1_addr_22" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 559 'load' 'regions_min_1_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 560 [1/2] (3.25ns)   --->   "%regions_min_1_load_22 = load i12 %regions_min_1_addr_23" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 560 'load' 'regions_min_1_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 561 [1/2] (3.25ns)   --->   "%regions_max_1_load_21 = load i12 %regions_max_1_addr_22" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 561 'load' 'regions_max_1_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 562 [1/2] (3.25ns)   --->   "%regions_max_1_load_22 = load i12 %regions_max_1_addr_23" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 562 'load' 'regions_max_1_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 563 [1/2] (3.25ns)   --->   "%regions_center_1_load_21 = load i12 %regions_center_1_addr_22" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 563 'load' 'regions_center_1_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 564 [1/2] (3.25ns)   --->   "%regions_center_1_load_22 = load i12 %regions_center_1_addr_23" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 564 'load' 'regions_center_1_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 565 [1/1] (0.00ns)   --->   "%br_ln367 = br i1 %trunc_ln251_2, void %arrayidx198.2.74858.case.0, void %arrayidx198.2.74858.case.1" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 565 'br' 'br_ln367' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 566 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_min_1_load, i12 %regions_min_0_addr_16" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 566 'store' 'store_ln367' <Predicate = (!trunc_ln251_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 567 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_min_1_load_16, i12 %regions_min_0_addr_17" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 567 'store' 'store_ln367' <Predicate = (!trunc_ln251_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 568 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_max_1_load, i12 %regions_max_0_addr_16" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 568 'store' 'store_ln367' <Predicate = (!trunc_ln251_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 569 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_max_1_load_16, i12 %regions_max_0_addr_17" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 569 'store' 'store_ln367' <Predicate = (!trunc_ln251_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 570 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_center_1_load, i12 %regions_center_0_addr_16" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 570 'store' 'store_ln367' <Predicate = (!trunc_ln251_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 571 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_center_1_load_16, i12 %regions_center_0_addr_17" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 571 'store' 'store_ln367' <Predicate = (!trunc_ln251_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 572 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_min_1_load, i12 %regions_min_1_addr_24" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 572 'store' 'store_ln367' <Predicate = (trunc_ln251_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 573 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_min_1_load_16, i12 %regions_min_1_addr_25" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 573 'store' 'store_ln367' <Predicate = (trunc_ln251_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 574 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_max_1_load, i12 %regions_max_1_addr_24" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 574 'store' 'store_ln367' <Predicate = (trunc_ln251_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 575 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_max_1_load_16, i12 %regions_max_1_addr_25" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 575 'store' 'store_ln367' <Predicate = (trunc_ln251_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 576 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_center_1_load, i12 %regions_center_1_addr_24" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 576 'store' 'store_ln367' <Predicate = (trunc_ln251_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 577 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_center_1_load_16, i12 %regions_center_1_addr_25" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 577 'store' 'store_ln367' <Predicate = (trunc_ln251_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 23 <SV = 10> <Delay = 3.25>
ST_23 : Operation 578 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_min_1_load_17, i12 %regions_min_0_addr_18" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 578 'store' 'store_ln367' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 579 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_min_1_load_18, i12 %regions_min_0_addr_19" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 579 'store' 'store_ln367' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 580 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_max_1_load_17, i12 %regions_max_0_addr_18" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 580 'store' 'store_ln367' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 581 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_max_1_load_18, i12 %regions_max_0_addr_19" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 581 'store' 'store_ln367' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 582 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_center_1_load_17, i12 %regions_center_0_addr_18" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 582 'store' 'store_ln367' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 583 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_center_1_load_18, i12 %regions_center_0_addr_19" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 583 'store' 'store_ln367' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 24 <SV = 11> <Delay = 3.25>
ST_24 : Operation 584 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_min_1_load_19, i12 %regions_min_0_addr_20" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 584 'store' 'store_ln367' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 585 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_min_1_load_20, i12 %regions_min_0_addr_21" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 585 'store' 'store_ln367' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 586 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_max_1_load_19, i12 %regions_max_0_addr_20" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 586 'store' 'store_ln367' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 587 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_max_1_load_20, i12 %regions_max_0_addr_21" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 587 'store' 'store_ln367' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 588 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_center_1_load_19, i12 %regions_center_0_addr_20" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 588 'store' 'store_ln367' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 589 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_center_1_load_20, i12 %regions_center_0_addr_21" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 589 'store' 'store_ln367' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 25 <SV = 12> <Delay = 3.25>
ST_25 : Operation 590 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_min_1_load_21, i12 %regions_min_0_addr_22" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 590 'store' 'store_ln367' <Predicate = (!trunc_ln251_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 591 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_min_1_load_22, i12 %regions_min_0_addr_23" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 591 'store' 'store_ln367' <Predicate = (!trunc_ln251_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 592 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_max_1_load_21, i12 %regions_max_0_addr_22" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 592 'store' 'store_ln367' <Predicate = (!trunc_ln251_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 593 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_max_1_load_22, i12 %regions_max_0_addr_23" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 593 'store' 'store_ln367' <Predicate = (!trunc_ln251_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 594 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_center_1_load_21, i12 %regions_center_0_addr_22" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 594 'store' 'store_ln367' <Predicate = (!trunc_ln251_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 595 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_center_1_load_22, i12 %regions_center_0_addr_23" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 595 'store' 'store_ln367' <Predicate = (!trunc_ln251_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 596 [1/1] (0.00ns)   --->   "%br_ln367 = br void %arrayidx198.2.74858.exit" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 596 'br' 'br_ln367' <Predicate = (!trunc_ln251_2)> <Delay = 0.00>
ST_25 : Operation 597 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_min_1_load_21, i12 %regions_min_1_addr_32" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 597 'store' 'store_ln367' <Predicate = (trunc_ln251_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 598 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_min_1_load_22, i12 %regions_min_1_addr_33" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 598 'store' 'store_ln367' <Predicate = (trunc_ln251_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 599 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_max_1_load_21, i12 %regions_max_1_addr_30" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 599 'store' 'store_ln367' <Predicate = (trunc_ln251_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 600 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_max_1_load_22, i12 %regions_max_1_addr_31" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 600 'store' 'store_ln367' <Predicate = (trunc_ln251_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 601 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_center_1_load_21, i12 %regions_center_1_addr_30" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 601 'store' 'store_ln367' <Predicate = (trunc_ln251_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 602 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_center_1_load_22, i12 %regions_center_1_addr_31" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 602 'store' 'store_ln367' <Predicate = (trunc_ln251_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 603 [1/1] (0.00ns)   --->   "%br_ln367 = br void %arrayidx198.2.74858.exit" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 603 'br' 'br_ln367' <Predicate = (trunc_ln251_2)> <Delay = 0.00>
ST_25 : Operation 604 [1/1] (1.58ns)   --->   "%br_ln369 = br void %mergeST" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 604 'br' 'br_ln369' <Predicate = true> <Delay = 1.58>

State 26 <SV = 10> <Delay = 3.25>
ST_26 : Operation 605 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_min_1_load_17, i12 %regions_min_1_addr_28" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 605 'store' 'store_ln367' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 606 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_min_1_load_18, i12 %regions_min_1_addr_29" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 606 'store' 'store_ln367' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 607 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_max_1_load_17, i12 %regions_max_1_addr_26" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 607 'store' 'store_ln367' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 608 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_max_1_load_18, i12 %regions_max_1_addr_27" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 608 'store' 'store_ln367' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 609 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_center_1_load_17, i12 %regions_center_1_addr_26" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 609 'store' 'store_ln367' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 610 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_center_1_load_18, i12 %regions_center_1_addr_27" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 610 'store' 'store_ln367' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 27 <SV = 11> <Delay = 3.25>
ST_27 : Operation 611 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_min_1_load_19, i12 %regions_min_1_addr_30" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 611 'store' 'store_ln367' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 612 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_min_1_load_20, i12 %regions_min_1_addr_31" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 612 'store' 'store_ln367' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 613 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_max_1_load_19, i12 %regions_max_1_addr_28" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 613 'store' 'store_ln367' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 614 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_max_1_load_20, i12 %regions_max_1_addr_29" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 614 'store' 'store_ln367' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 615 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_center_1_load_19, i12 %regions_center_1_addr_28" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 615 'store' 'store_ln367' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 616 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %regions_center_1_load_20, i12 %regions_center_1_addr_29" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 616 'store' 'store_ln367' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 28 <SV = 13> <Delay = 0.00>
ST_28 : Operation 617 [1/1] (0.00ns)   --->   "%n_regions_new_0 = phi i8 15, void %arrayidx198.2.74858.exit, i8 %add_ln886, void %for.end"   --->   Operation 617 'phi' 'n_regions_new_0' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_28 : Operation 618 [1/1] (0.00ns)   --->   "%write_ln886 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %n_regions, i8 %n_regions_new_0"   --->   Operation 618 'write' 'write_ln886' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_28 : Operation 619 [1/1] (0.00ns)   --->   "%br_ln370 = br void %if.end201" [detector_solid/abs_solid_detector.cpp:370]   --->   Operation 619 'br' 'br_ln370' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_28 : Operation 620 [1/1] (0.00ns)   --->   "%ret_ln371 = ret" [detector_solid/abs_solid_detector.cpp:371]   --->   Operation 620 'ret' 'ret_ln371' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [22]  (0 ns)
	'store' operation ('store_ln70', detector_solid/abs_solid_detector.cpp:70) of constant 0 on local variable 'i' [127]  (1.59 ns)

 <State 2>: 7.73ns
The critical path consists of the following:
	'load' operation ('i', detector_solid/abs_solid_detector.cpp:70) on local variable 'i' [130]  (0 ns)
	'mux' operation ('__x', detector_solid/abs_solid_detector.cpp:73) [137]  (2.3 ns)
	'fcmp' operation ('cmp_i_i1', C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:612) [138]  (5.43 ns)

 <State 3>: 8ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i_i1', C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:612) [138]  (5.43 ns)
	'or' operation ('or_ln73_2', detector_solid/abs_solid_detector.cpp:73) [149]  (0.978 ns)
	blocking operation 1.59 ns on control path)

 <State 4>: 6.03ns
The critical path consists of the following:
	'load' operation ('i', detector_solid/abs_solid_detector.cpp:242) on local variable 'i' [182]  (0 ns)
	'mux' operation ('tmp', detector_solid/abs_solid_detector.cpp:243) [208]  (2.3 ns)
	'store' operation ('store_ln243', detector_solid/abs_solid_detector.cpp:243) of variable 'tmp', detector_solid/abs_solid_detector.cpp:243 on array 'regions_center_1' [216]  (3.25 ns)
	blocking operation 0.474 ns on control path)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 1.82ns
The critical path consists of the following:
	'load' operation ('merge_2_loc_load') on local variable 'merge_2_loc' [230]  (0 ns)
	'add' operation ('add_ln349', detector_solid/abs_solid_detector.cpp:349) [235]  (1.82 ns)

 <State 7>: 4.8ns
The critical path consists of the following:
	'load' operation ('i', detector_solid/abs_solid_detector.cpp:348) on local variable 'i' [401]  (0 ns)
	'add' operation ('add_ln349_4', detector_solid/abs_solid_detector.cpp:349) [403]  (1.55 ns)
	'getelementptr' operation ('regions_min_0_addr_24', detector_solid/abs_solid_detector.cpp:349) [405]  (0 ns)
	'load' operation ('regions_min_0_load', detector_solid/abs_solid_detector.cpp:349) on array 'regions_min_0' [439]  (3.25 ns)

 <State 8>: 10.3ns
The critical path consists of the following:
	'load' operation ('regions_min_0_load', detector_solid/abs_solid_detector.cpp:349) on array 'regions_min_0' [439]  (3.25 ns)
	'mux' operation ('tmp_114', detector_solid/abs_solid_detector.cpp:349) [441]  (1.59 ns)
	'fcmp' operation ('tmp_122', detector_solid/abs_solid_detector.cpp:349) [458]  (5.43 ns)

 <State 9>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_122', detector_solid/abs_solid_detector.cpp:349) [458]  (5.43 ns)
	'and' operation ('and_ln349_1', detector_solid/abs_solid_detector.cpp:349) [459]  (0.978 ns)
	multiplexor before 'phi' operation ('empty_55', detector_solid/abs_solid_detector.cpp:349) with incoming values : ('tmp_114', detector_solid/abs_solid_detector.cpp:349) ('tmp_115', detector_solid/abs_solid_detector.cpp:349) [472]  (1.59 ns)
	blocking operation 1.67 ns on control path)

 <State 10>: 10.3ns
The critical path consists of the following:
	'load' operation ('regions_max_0_load', detector_solid/abs_solid_detector.cpp:352) on array 'regions_max_0' [473]  (3.25 ns)
	'mux' operation ('tmp_116', detector_solid/abs_solid_detector.cpp:352) [475]  (1.59 ns)
	'fcmp' operation ('tmp_125', detector_solid/abs_solid_detector.cpp:352) [492]  (5.43 ns)

 <State 11>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_125', detector_solid/abs_solid_detector.cpp:352) [492]  (5.43 ns)
	'and' operation ('and_ln352_1', detector_solid/abs_solid_detector.cpp:352) [493]  (0.978 ns)
	multiplexor before 'phi' operation ('empty_56', detector_solid/abs_solid_detector.cpp:352) with incoming values : ('tmp_116', detector_solid/abs_solid_detector.cpp:352) ('tmp_117', detector_solid/abs_solid_detector.cpp:352) [506]  (1.59 ns)
	blocking operation 1.67 ns on control path)

 <State 12>: 10.5ns
The critical path consists of the following:
	'phi' operation ('empty_56', detector_solid/abs_solid_detector.cpp:352) with incoming values : ('tmp_116', detector_solid/abs_solid_detector.cpp:352) ('tmp_117', detector_solid/abs_solid_detector.cpp:352) [506]  (0 ns)
	'fadd' operation ('add', detector_solid/abs_solid_detector.cpp:355) [507]  (10.5 ns)

 <State 13>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('add', detector_solid/abs_solid_detector.cpp:355) [507]  (10.5 ns)

 <State 14>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('add', detector_solid/abs_solid_detector.cpp:355) [507]  (10.5 ns)

 <State 15>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('add', detector_solid/abs_solid_detector.cpp:355) [507]  (10.5 ns)

 <State 16>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('conv', detector_solid/abs_solid_detector.cpp:355) [508]  (12.4 ns)

 <State 17>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('conv', detector_solid/abs_solid_detector.cpp:355) [508]  (12.4 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln355', detector_solid/abs_solid_detector.cpp:355) of variable 'conv', detector_solid/abs_solid_detector.cpp:355 on array 'regions_center_0' [511]  (3.25 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'load' operation ('regions_min_1_load', detector_solid/abs_solid_detector.cpp:367) on array 'regions_min_1' [520]  (3.25 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'load' operation ('regions_min_1_load_17', detector_solid/abs_solid_detector.cpp:367) on array 'regions_min_1' [522]  (3.25 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'load' operation ('regions_min_1_load_19', detector_solid/abs_solid_detector.cpp:367) on array 'regions_min_1' [524]  (3.25 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln367', detector_solid/abs_solid_detector.cpp:367) of variable 'regions_min_1_load', detector_solid/abs_solid_detector.cpp:367 on array 'regions_min_1' [572]  (3.25 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln367', detector_solid/abs_solid_detector.cpp:367) of variable 'regions_min_1_load_17', detector_solid/abs_solid_detector.cpp:367 on array 'regions_min_0' [548]  (3.25 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln367', detector_solid/abs_solid_detector.cpp:367) of variable 'regions_min_1_load_19', detector_solid/abs_solid_detector.cpp:367 on array 'regions_min_0' [550]  (3.25 ns)

 <State 25>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln367', detector_solid/abs_solid_detector.cpp:367) of variable 'regions_min_1_load_21', detector_solid/abs_solid_detector.cpp:367 on array 'regions_min_0' [552]  (3.25 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln367', detector_solid/abs_solid_detector.cpp:367) of variable 'regions_min_1_load_17', detector_solid/abs_solid_detector.cpp:367 on array 'regions_min_1' [574]  (3.25 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln367', detector_solid/abs_solid_detector.cpp:367) of variable 'regions_min_1_load_19', detector_solid/abs_solid_detector.cpp:367 on array 'regions_min_1' [576]  (3.25 ns)

 <State 28>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
