<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>
defines: 
time_elapsed: 0.101s
ram usage: 10984 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>
module spu_mald (
	spu_mald_rstln,
	spu_mald_maaddr_addrinc,
	spu_mald_memwen,
	spu_mald_mpa_addrinc,
	spu_mald_ldreq,
	spu_mald_done,
	spu_mald_force_mpa_add16,
	spu_mald_done_set,
	ld_inprog,
	ldreq_ack,
	ln_received,
	len_neqz,
	mactl_ldop,
	spu_maaddr_mpa1maddr0,
	spu_mactl_iss_pulse_dly,
	spu_wen_ma_unc_err_pulse,
	spu_mactl_stxa_force_abort,
	se,
	reset,
	rclk
);
	input reset;
	input rclk;
	input se;
	input ld_inprog;
	input ldreq_ack;
	input ln_received;
	input len_neqz;
	input mactl_ldop;
	input spu_maaddr_mpa1maddr0;
	input spu_mactl_iss_pulse_dly;
	input spu_wen_ma_unc_err_pulse;
	input spu_mactl_stxa_force_abort;
	output spu_mald_rstln;
	output spu_mald_maaddr_addrinc;
	output spu_mald_memwen;
	output spu_mald_mpa_addrinc;
	output spu_mald_ldreq;
	output spu_mald_done;
	output spu_mald_force_mpa_add16;
	output spu_mald_done_set;
	wire tr2wait4ln_frm_ldreq;
	wire local_stxa_abort;
	wire spu_mald_done_wen = ((spu_mald_done | spu_wen_ma_unc_err_pulse) | local_stxa_abort) &amp; mactl_ldop;
	wire spu_mald_done_rst = reset | spu_mactl_iss_pulse_dly;
	dffre_s #(1) spu_mald_done_ff(
		.din(1&#39;b1),
		.q(spu_mald_done_set),
		.en(spu_mald_done_wen),
		.rst(spu_mald_done_rst),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	wire state_reset = ((reset | spu_mald_done) | spu_wen_ma_unc_err_pulse) | local_stxa_abort;
	wire nxt_idle_state;
	wire cur_idle_state;
	dff_s #(1) idle_state_ff(
		.din(nxt_idle_state),
		.q(cur_idle_state),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	wire nxt_ldreq_state;
	wire cur_ldreq_state;
	dffr_s #(1) ldreq_state_ff(
		.din(nxt_ldreq_state),
		.q(cur_ldreq_state),
		.rst(state_reset),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	wire nxt_wait4ln_state;
	wire cur_wait4ln_state;
	dffr_s #(1) wait4ln_state_ff(
		.din(nxt_wait4ln_state),
		.q(cur_wait4ln_state),
		.rst(state_reset),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	wire nxt_mamemwr_state;
	wire cur_mamemwr_state;
	dffr_s #(1) mamemwr_state_ff(
		.din(nxt_mamemwr_state),
		.q(cur_mamemwr_state),
		.rst(state_reset),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	wire nxt_chk4mpa1maddr0_state;
	wire cur_chk4mpa1maddr0_state;
	dffr_s #(1) chk4mpa1maddr0_state_ff(
		.din(nxt_chk4mpa1maddr0_state),
		.q(cur_chk4mpa1maddr0_state),
		.rst(state_reset),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	wire start_ldop = spu_mactl_iss_pulse_dly &amp; mactl_ldop;
	assign spu_mald_done = cur_chk4mpa1maddr0_state &amp; ~len_neqz;
	assign nxt_idle_state = (state_reset | spu_mald_done) | (cur_idle_state &amp; ~start_ldop);
	assign nxt_ldreq_state = (((cur_chk4mpa1maddr0_state &amp; ~spu_maaddr_mpa1maddr0) &amp; len_neqz) | (cur_idle_state &amp; start_ldop)) | (cur_ldreq_state &amp; ~ldreq_ack);
	assign spu_mald_rstln = (((cur_mamemwr_state &amp; ld_inprog) &amp; len_neqz) | local_stxa_abort) | spu_wen_ma_unc_err_pulse;
	assign tr2wait4ln_frm_ldreq = cur_ldreq_state &amp; ldreq_ack;
	assign nxt_wait4ln_state = tr2wait4ln_frm_ldreq | (cur_wait4ln_state &amp; ~ln_received);
	wire tr2mamemwr_frm_wait4ln = cur_wait4ln_state &amp; ln_received;
	wire tr2mamemwr_frm_chk4mpa1maddr0 = (cur_chk4mpa1maddr0_state &amp; spu_maaddr_mpa1maddr0) &amp; len_neqz;
	wire mald_memwen = (tr2mamemwr_frm_wait4ln | tr2mamemwr_frm_chk4mpa1maddr0) &amp; len_neqz;
	wire mald_memwen_dly;
	dffr_s #(1) wen_dly_ff(
		.din(mald_memwen),
		.q(mald_memwen_dly),
		.rst(state_reset),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign nxt_mamemwr_state = mald_memwen_dly;
	assign local_stxa_abort = mald_memwen_dly &amp; spu_mactl_stxa_force_abort;
	assign nxt_chk4mpa1maddr0_state = cur_mamemwr_state;
	assign spu_mald_memwen = nxt_mamemwr_state;
	assign spu_mald_maaddr_addrinc = cur_mamemwr_state;
	assign spu_mald_mpa_addrinc = cur_mamemwr_state;
	assign spu_mald_force_mpa_add16 = 1&#39;b0;
	assign spu_mald_ldreq = cur_ldreq_state;
endmodule

</pre>
</body>