{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575643748874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575643748880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 08:49:08 2019 " "Processing started: Fri Dec 06 08:49:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575643748880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1575643748880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Master -c Master " "Command: quartus_sta Master -c Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1575643748880 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1575643749068 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1575643749373 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1575643749373 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575643749430 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575643749430 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Master.sdc " "Synopsys Design Constraints File file not found: 'Master.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1575643749897 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1575643749897 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:U2\|VGA:U4\|vga25MHz:U0\|clk_div display:U2\|VGA:U4\|vga25MHz:U0\|clk_div " "create_clock -period 1.000 -name display:U2\|VGA:U4\|vga25MHz:U0\|clk_div display:U2\|VGA:U4\|vga25MHz:U0\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575643749899 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575643749899 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DIV1Hz:U0\|clk_div DIV1Hz:U0\|clk_div " "create_clock -period 1.000 -name DIV1Hz:U0\|clk_div DIV1Hz:U0\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575643749899 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575643749899 ""}
{ "Warning" "WSTA_SCC_LOOP" "33 " "Found combinational loop of 33 nodes" { { "Warning" "WSTA_SCC_NODE" "U1\|Add1~5\|datab " "Node \"U1\|Add1~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add1~5\|cout " "Node \"U1\|Add1~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add1~6\|cin " "Node \"U1\|Add1~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add1~6\|combout " "Node \"U1\|Add1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add1~8\|datad " "Node \"U1\|Add1~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add1~8\|combout " "Node \"U1\|Add1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|parMd~11\|dataa " "Node \"U1\|parMd~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|parMd~11\|combout " "Node \"U1\|parMd~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|parMd~12\|datac " "Node \"U1\|parMd~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|parMd~12\|combout " "Node \"U1\|parMd~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add1~14\|datac " "Node \"U1\|Add1~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add1~14\|combout " "Node \"U1\|Add1~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add1~12\|datab " "Node \"U1\|Add1~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add1~12\|combout " "Node \"U1\|Add1~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add1~14\|datad " "Node \"U1\|Add1~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|parMd~11\|datab " "Node \"U1\|parMd~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add1~11\|datac " "Node \"U1\|Add1~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add1~11\|combout " "Node \"U1\|Add1~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add1~9\|datab " "Node \"U1\|Add1~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add1~9\|cout " "Node \"U1\|Add1~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add1~12\|cin " "Node \"U1\|Add1~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add1~9\|combout " "Node \"U1\|Add1~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add1~11\|datad " "Node \"U1\|Add1~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|parMd~11\|datac " "Node \"U1\|parMd~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add1~8\|datac " "Node \"U1\|Add1~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|parMd~13\|datac " "Node \"U1\|parMd~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|parMd~13\|combout " "Node \"U1\|parMd~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|parMd~11\|datad " "Node \"U1\|parMd~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|parMd~12\|datad " "Node \"U1\|parMd~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|parMd~13\|datad " "Node \"U1\|parMd~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add1~6\|dataa " "Node \"U1\|Add1~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add1~6\|cout " "Node \"U1\|Add1~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add1~9\|cin " "Node \"U1\|Add1~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749901 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } } { "updown.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/updown.vhd" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1575643749901 ""}
{ "Warning" "WSTA_SCC_LOOP" "42 " "Found combinational loop of 42 nodes" { { "Warning" "WSTA_SCC_NODE" "U1\|Equal0~0\|combout " "Node \"U1\|Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|numMu\[0\]~0\|datad " "Node \"U1\|numMu\[0\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|numMu\[0\]~0\|combout " "Node \"U1\|numMu\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|numMu\[0\]~1\|datad " "Node \"U1\|numMu\[0\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|numMu\[0\]~1\|combout " "Node \"U1\|numMu\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Equal2~0\|dataa " "Node \"U1\|Equal2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Equal2~0\|combout " "Node \"U1\|Equal2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|numMu\[0\]~1\|datab " "Node \"U1\|numMu\[0\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|parMu~11\|datad " "Node \"U1\|parMu~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|parMu~11\|combout " "Node \"U1\|parMu~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add0~12\|datad " "Node \"U1\|Add0~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add0~12\|combout " "Node \"U1\|Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Equal2~0\|datab " "Node \"U1\|Equal2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add0~10\|datad " "Node \"U1\|Add0~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add0~10\|combout " "Node \"U1\|Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add0~12\|datac " "Node \"U1\|Add0~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Equal0~0\|datab " "Node \"U1\|Equal0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add0~5\|datad " "Node \"U1\|Add0~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add0~5\|combout " "Node \"U1\|Add0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Equal2~0\|datac " "Node \"U1\|Equal2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add0~3\|dataa " "Node \"U1\|Add0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add0~3\|cout " "Node \"U1\|Add0~3\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add0~6\|cin " "Node \"U1\|Add0~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add0~6\|combout " "Node \"U1\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add0~8\|datab " "Node \"U1\|Add0~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add0~8\|combout " "Node \"U1\|Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add0~6\|dataa " "Node \"U1\|Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add0~6\|cout " "Node \"U1\|Add0~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add0~10\|cin " "Node \"U1\|Add0~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Equal0~0\|datad " "Node \"U1\|Equal0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Equal2~0\|datad " "Node \"U1\|Equal2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add0~3\|combout " "Node \"U1\|Add0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add0~5\|datab " "Node \"U1\|Add0~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Equal0~0\|datac " "Node \"U1\|Equal0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add0~8\|datad " "Node \"U1\|Add0~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Equal0~0\|dataa " "Node \"U1\|Equal0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|numMu\[0\]~1\|datac " "Node \"U1\|numMu\[0\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|numMu\[0\]~0\|datac " "Node \"U1\|numMu\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add0~2\|dataa " "Node \"U1\|Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add0~2\|cout " "Node \"U1\|Add0~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Add0~3\|cin " "Node \"U1\|Add0~3\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""} { "Warning" "WSTA_SCC_NODE" "U1\|parMu~11\|datac " "Node \"U1\|parMu~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575643749903 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "updown.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/updown.vhd" 10 -1 0 } } { "updown.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/updown.vhd" 16 -1 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1575643749903 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1575643749925 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575643749925 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1575643749926 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1575643749938 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575643749999 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575643749999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.493 " "Worst-case setup slack is -11.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643750095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643750095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.493            -383.075 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div  " "  -11.493            -383.075 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643750095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.391             -88.386 clk  " "   -6.391             -88.386 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643750095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.738             -18.366 DIV1Hz:U0\|clk_div  " "   -1.738             -18.366 DIV1Hz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643750095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575643750095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.389 " "Worst-case hold slack is 0.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643750104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643750104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 DIV1Hz:U0\|clk_div  " "    0.389               0.000 DIV1Hz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643750104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.632               0.000 clk  " "    0.632               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643750104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div  " "    0.640               0.000 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643750104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575643750104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575643750111 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575643750119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643750176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643750176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -46.690 clk  " "   -3.000             -46.690 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643750176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -87.380 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div  " "   -1.285             -87.380 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643750176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -20.560 DIV1Hz:U0\|clk_div  " "   -1.285             -20.560 DIV1Hz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643750176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575643750176 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575643750400 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1575643750445 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1575643750689 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575643750758 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575643750789 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575643750789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.295 " "Worst-case setup slack is -10.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643750798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643750798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.295            -338.317 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div  " "  -10.295            -338.317 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643750798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.797             -76.428 clk  " "   -5.797             -76.428 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643750798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.512             -15.532 DIV1Hz:U0\|clk_div  " "   -1.512             -15.532 DIV1Hz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643750798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575643750798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643750819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643750819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 DIV1Hz:U0\|clk_div  " "    0.340               0.000 DIV1Hz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643750819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.577               0.000 clk  " "    0.577               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643750819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.586               0.000 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div  " "    0.586               0.000 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643750819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575643750819 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575643750830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575643750838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643750847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643750847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -46.690 clk  " "   -3.000             -46.690 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643750847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -87.380 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div  " "   -1.285             -87.380 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643750847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -20.560 DIV1Hz:U0\|clk_div  " "   -1.285             -20.560 DIV1Hz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643750847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575643750847 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575643751089 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575643751242 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575643751244 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575643751244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.011 " "Worst-case setup slack is -5.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643751254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643751254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.011            -150.797 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div  " "   -5.011            -150.797 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643751254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.626             -27.416 clk  " "   -2.626             -27.416 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643751254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.313              -2.276 DIV1Hz:U0\|clk_div  " "   -0.313              -2.276 DIV1Hz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643751254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575643751254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.176 " "Worst-case hold slack is 0.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643751268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643751268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 DIV1Hz:U0\|clk_div  " "    0.176               0.000 DIV1Hz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643751268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 clk  " "    0.286               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643751268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div  " "    0.292               0.000 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643751268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575643751268 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575643751320 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575643751368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643751407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643751407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -46.902 clk  " "   -3.000             -46.902 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643751407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -68.000 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div  " "   -1.000             -68.000 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643751407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 DIV1Hz:U0\|clk_div  " "   -1.000             -16.000 DIV1Hz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575643751407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575643751407 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575643752461 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575643752466 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 82 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575643752625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 08:49:12 2019 " "Processing ended: Fri Dec 06 08:49:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575643752625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575643752625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575643752625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1575643752625 ""}
