#pragma once
#include "axi/memory_port.hpp"
#include <algorithm>
#include <cstddef>
#include <deque>
#include <vector>

namespace ni::cmodel::axi {

class Memory : public IMemoryPort {
  public:
    Memory(uint64_t base_addr, std::size_t size_bytes, std::size_t write_latency_ticks,
           std::size_t read_latency_ticks, std::size_t pending_queue_depth = 32,
           uint8_t fill_byte = 0x00)
        : base_(base_addr),
          size_(size_bytes),
          write_lat_(write_latency_ticks),
          read_lat_(read_latency_ticks),
          pending_depth_(pending_queue_depth),
          storage_(size_bytes, fill_byte) {}

    bool submit_write(const MemWriteReq& req) override {
        if (pending_writes_.size() >= pending_depth_) return false;
        pending_writes_.push_back({req, write_lat_});
        return true;
    }
    bool submit_read(const MemReadReq& req) override {
        if (pending_reads_.size() >= pending_depth_) return false;
        pending_reads_.push_back({req, read_lat_});
        return true;
    }
    std::optional<MemWriteResp> pop_write_resp() override {
        if (write_resp_q_.empty()) return std::nullopt;
        auto r = write_resp_q_.front();
        write_resp_q_.pop_front();
        return r;
    }
    std::optional<MemReadResp> pop_read_resp() override {
        if (read_resp_q_.empty()) return std::nullopt;
        auto r = read_resp_q_.front();
        read_resp_q_.pop_front();
        return r;
    }

    void tick() {
        // Fire on Nth tick (cocotbext-axi convention): N=0 fires on 1st tick, N=5 fires on 5th tick
        for (auto it = pending_writes_.begin(); it != pending_writes_.end();) {
            bool fire = false;
            if (it->ticks == 0) {
                fire = true;
            } else {
                --it->ticks;
                if (it->ticks == 0) fire = true;
            }
            if (fire) {
                write_resp_q_.push_back(perform_write_(it->req));
                it = pending_writes_.erase(it);
            } else {
                ++it;
            }
        }
        for (auto it = pending_reads_.begin(); it != pending_reads_.end();) {
            bool fire = false;
            if (it->ticks == 0) {
                fire = true;
            } else {
                --it->ticks;
                if (it->ticks == 0) fire = true;
            }
            if (fire) {
                read_resp_q_.push_back(perform_read_(it->req));
                it = pending_reads_.erase(it);
            } else {
                ++it;
            }
        }
    }

    uint8_t peek(uint64_t addr) const { return in_bounds_(addr, 1) ? storage_[addr - base_] : 0u; }

  private:
    bool in_bounds_(uint64_t addr, std::size_t bytes) const {
        return addr >= base_ && (addr + bytes) <= (base_ + size_);
    }

    // AXI4 lane-positioned bus semantics:
    //   req.addr names the first user byte; the bus carries DATA_BYTES bytes
    //   anchored to the aligned word containing req.addr. Byte j (0..DATA_BYTES-1)
    //   on the bus corresponds to storage_[aligned_word + j]. WSTRB enables
    //   per-lane writes; reads return the full bus image with the user-byte
    //   bytes placed at lanes [byte_lane, byte_lane + (1<<size)). Aligned-word
    //   indexing keeps the full-width aligned case (size=5, byte_lane=0) bit-for-bit identical and
    //   generalizes to unaligned/narrow transfers.
    MemWriteResp perform_write_(const MemWriteReq& req) {
        const uint64_t aligned_word = req.addr & ~static_cast<uint64_t>(DATA_BYTES - 1);
        if (!in_bounds_(aligned_word, DATA_BYTES)) {
            return MemWriteResp{req.id, Resp::DECERR, req.tag};
        }
        for (std::size_t i = 0; i < DATA_BYTES; ++i) {
            if ((req.strb >> i) & 0x1u) {
                storage_[(aligned_word - base_) + i] = req.data[i];
            }
        }
        return MemWriteResp{req.id, Resp::OKAY, req.tag};
    }

    MemReadResp perform_read_(const MemReadReq& req) {
        MemReadResp resp{};
        resp.id = req.id;
        resp.tag = req.tag;
        resp.last = req.last;
        const uint64_t aligned_word = req.addr & ~static_cast<uint64_t>(DATA_BYTES - 1);
        const std::size_t byte_lane = static_cast<std::size_t>(req.addr & (DATA_BYTES - 1));
        const std::size_t bytes_per_beat = 1u << req.size;
        if (!in_bounds_(aligned_word, DATA_BYTES)) {
            resp.resp = Resp::DECERR;
            resp.data.fill(0x00);
            return resp;
        }
        resp.resp = Resp::OKAY;
        resp.data.fill(0x00);
        // Lane-positioned: place up to bpb user bytes starting at lane byte_lane.
        // Reads never extend past DATA_BYTES on a single beat — the trailing bytes
        // of a narrow/unaligned transfer that overflow the bus are the master's
        // concern (it issues an additional beat in the spec-correct AXI4 burst).
        const std::size_t lane_room = (byte_lane < DATA_BYTES) ? (DATA_BYTES - byte_lane) : 0;
        const std::size_t copy_bytes = std::min(bytes_per_beat, lane_room);
        for (std::size_t i = 0; i < copy_bytes; ++i) {
            resp.data[byte_lane + i] = storage_[(aligned_word - base_) + byte_lane + i];
        }
        return resp;
    }

    struct PendingWrite {
        MemWriteReq req;
        std::size_t ticks;
    };
    struct PendingRead {
        MemReadReq req;
        std::size_t ticks;
    };

    uint64_t base_;
    std::size_t size_;
    std::size_t write_lat_, read_lat_;
    std::size_t pending_depth_;
    std::vector<uint8_t> storage_;
    std::deque<PendingWrite> pending_writes_;
    std::deque<PendingRead> pending_reads_;
    std::deque<MemWriteResp> write_resp_q_;
    std::deque<MemReadResp> read_resp_q_;
};

}  // namespace ni::cmodel::axi
