{"blackbox_models": ["/workspace/peripheral-example/openlane/user_project_wrapper/runs/RUN_2025-10-27_23-13-28/tmp/0fe4afe36f1c4d61ae668408737e659d.bb.v", "/workspace/peripheral-example/verilog/gl/user_project.v"], "libs_synth": ["/workspace/peripheral-example/openlane/user_project_wrapper/runs/RUN_2025-10-27_23-13-28/tmp/b6a29f775c844a0f8080df1a545b603e.lib"]}