// Seed: 363840235
module module_0 #(
    parameter id_4 = 32'd47,
    parameter id_5 = 32'd95
) (
    id_1,
    id_2
);
  inout wire id_2;
  inout wand id_1;
  wire id_3;
  parameter id_4 = 1 - 1;
  assign id_1 = id_1 | -1;
  assign id_2 = id_1;
  wire _id_5;
  parameter id_6 = -1;
  wire [id_5 : id_4] id_7, id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  assign modCall_1.id_1  = 0;
  assign id_1[1'b0+:(1)] = 1;
  logic id_8;
  logic [-1 : -1] id_9;
  wire id_10, id_11;
  assign id_6.id_8 = id_11;
endmodule
