<stg><name>mixer</name>


<trans_list>

<trans id="86" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln45" val="0"/>
<literal name="valid_in" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="1" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="valid_in" val="0"/>
</and_exp><and_exp><literal name="and_ln45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:0  %Din_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %Din) nounwind

]]></Node>
<StgValue><ssdm name="Din_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %freq_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %freq) nounwind

]]></Node>
<StgValue><ssdm name="freq_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="3">
<![CDATA[
:2  %i_1_load = load i3* @i_1, align 1

]]></Node>
<StgValue><ssdm name="i_1_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %inc = add i3 %i_1_load, 1

]]></Node>
<StgValue><ssdm name="inc"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_3 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %i_1_load, i32 1, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %valid_in = icmp eq i2 %tmp_3, 0

]]></Node>
<StgValue><ssdm name="valid_in"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1">
<![CDATA[
:6  %init_1_load = load i1* @init_1, align 1

]]></Node>
<StgValue><ssdm name="init_1_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:7  %freq_dds = select i1 %init_1_load, i16 0, i16 %freq_read

]]></Node>
<StgValue><ssdm name="freq_dds"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1">
<![CDATA[
:8  %ch_1_load = load i1* @ch_1, align 1

]]></Node>
<StgValue><ssdm name="ch_1_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %and_ln45 = and i1 %ch_1_load, %valid_in

]]></Node>
<StgValue><ssdm name="and_ln45"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4">
<![CDATA[
:10  %index_load = load i4* @index, align 1

]]></Node>
<StgValue><ssdm name="index_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %and_ln45, label %1, label %2

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %valid_in, label %3, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln45" val="0"/>
<literal name="valid_in" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16">
<![CDATA[
:0  %acc_load = load i16* @acc, align 2

]]></Node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln45" val="0"/>
<literal name="valid_in" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %add_ln12 = add i16 %acc_load, %freq_dds

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln45" val="0"/>
<literal name="valid_in" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  store i16 %add_ln12, i16* @acc, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln45" val="0"/>
<literal name="valid_in" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %phase1 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %add_ln12, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="phase1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln46 = zext i4 %index_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %DI_cache_addr = getelementptr inbounds [16 x i18]* @DI_cache, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="DI_cache_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="18" op_1_bw="4">
<![CDATA[
:2  store i18 %Din_read, i18* %DI_cache_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %5

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="5">
<![CDATA[
:4  %zext_ln26 = zext i5 %phase1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dds_table_addr = getelementptr inbounds [32 x i16]* @dds_table, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="dds_table_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="5">
<![CDATA[
:6  %sine = load i16* %dds_table_addr, align 2

]]></Node>
<StgValue><ssdm name="sine"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:7  %phase2 = sub i5 8, %phase1

]]></Node>
<StgValue><ssdm name="phase2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="5">
<![CDATA[
:8  %zext_ln33 = zext i5 %phase2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %dds_table_addr_1 = getelementptr inbounds [32 x i16]* @dds_table, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="dds_table_addr_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="5">
<![CDATA[
:10  %cosine = load i16* %dds_table_addr_1, align 2

]]></Node>
<StgValue><ssdm name="cosine"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="5">
<![CDATA[
:6  %sine = load i16* %dds_table_addr, align 2

]]></Node>
<StgValue><ssdm name="sine"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="5">
<![CDATA[
:10  %cosine = load i16* %dds_table_addr_1, align 2

]]></Node>
<StgValue><ssdm name="cosine"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="4">
<![CDATA[
:11  %zext_ln50 = zext i4 %index_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %DI_cache_addr_1 = getelementptr inbounds [16 x i18]* @DI_cache, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="DI_cache_addr_1"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="18" op_0_bw="4">
<![CDATA[
:13  %Din_re = load i18* %DI_cache_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Din_re"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="17" op_0_bw="16">
<![CDATA[
:14  %sext_ln7 = sext i16 %sine to i17

]]></Node>
<StgValue><ssdm name="sext_ln7"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="17" op_0_bw="16">
<![CDATA[
:15  %sext_ln7_1 = sext i16 %cosine to i17

]]></Node>
<StgValue><ssdm name="sext_ln7_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:16  %tmp_4 = sub i17 %sext_ln7, %sext_ln7_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="18">
<![CDATA[
:17  %sext_ln4 = sext i18 %Din_read to i32

]]></Node>
<StgValue><ssdm name="sext_ln4"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="17">
<![CDATA[
:18  %sext_ln4_1 = sext i17 %tmp_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln4_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %mul_ln4 = mul i32 %sext_ln4_1, %sext_ln4

]]></Node>
<StgValue><ssdm name="mul_ln4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="18" op_0_bw="4">
<![CDATA[
:13  %Din_re = load i18* %DI_cache_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Din_re"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %mul_ln4 = mul i32 %sext_ln4_1, %sext_ln4

]]></Node>
<StgValue><ssdm name="mul_ln4"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="19" op_0_bw="18">
<![CDATA[
:20  %sext_ln7_2 = sext i18 %Din_re to i19

]]></Node>
<StgValue><ssdm name="sext_ln7_2"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="19" op_0_bw="18">
<![CDATA[
:21  %sext_ln7_3 = sext i18 %Din_read to i19

]]></Node>
<StgValue><ssdm name="sext_ln7_3"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:22  %tmp = sub i19 %sext_ln7_2, %sext_ln7_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="16">
<![CDATA[
:23  %sext_ln7_4 = sext i16 %sine to i32

]]></Node>
<StgValue><ssdm name="sext_ln7_4"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="19">
<![CDATA[
:24  %sext_ln7_5 = sext i19 %tmp to i32

]]></Node>
<StgValue><ssdm name="sext_ln7_5"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %m = mul i32 %sext_ln7_5, %sext_ln7_4

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:29  %tmp_5 = add i19 %sext_ln7_2, %sext_ln7_3

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="16">
<![CDATA[
:30  %sext_ln18 = sext i16 %cosine to i32

]]></Node>
<StgValue><ssdm name="sext_ln18"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="19">
<![CDATA[
:31  %sext_ln18_1 = sext i19 %tmp_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln18_1"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %mul_ln18 = mul i32 %sext_ln18_1, %sext_ln18

]]></Node>
<StgValue><ssdm name="mul_ln18"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="59" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %m = mul i32 %sext_ln7_5, %sext_ln7_4

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %add_ln59 = add i32 %m, %mul_ln4

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %mul_ln18 = mul i32 %sext_ln18_1, %sext_ln18

]]></Node>
<StgValue><ssdm name="mul_ln18"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %add_ln60 = add i32 %mul_ln18, %mul_ln4

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln45" val="0"/>
<literal name="valid_in" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %trunc_ln = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln59, i32 14, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln45" val="0"/>
<literal name="valid_in" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:28  call void @_ssdm_op_Write.ap_auto.i18P(i18* %Dout_I, i18 %trunc_ln) nounwind

]]></Node>
<StgValue><ssdm name="write_ln59"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln45" val="0"/>
<literal name="valid_in" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:34  %trunc_ln1 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %add_ln60, i32 14, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln45" val="0"/>
<literal name="valid_in" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
:35  call void @_ssdm_op_Write.ap_auto.i18P(i18* %Dout_Q, i18 %trunc_ln1) nounwind

]]></Node>
<StgValue><ssdm name="write_ln60"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln45" val="0"/>
<literal name="valid_in" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:36  %icmp_ln62 = icmp eq i4 %index_load, -1

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln45" val="0"/>
<literal name="valid_in" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:37  br i1 %icmp_ln62, label %4, label %._crit_edge2

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln45" val="0"/>
<literal name="valid_in" val="1"/>
<literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 false, i1* @init_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln45" val="0"/>
<literal name="valid_in" val="1"/>
<literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge2

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln45" val="0"/>
<literal name="valid_in" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %icmp_ln68 = icmp eq i4 %index_load, -1

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln68, label %6, label %._crit_edge3

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %xor_ln68 = xor i1 %ch_1_load, true

]]></Node>
<StgValue><ssdm name="xor_ln68"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 %xor_ln68, i1* @ch_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge3

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3:0  br i1 %valid_in, label %7, label %._crit_edge4

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_in" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %add_ln69 = add i4 %index_load, 1

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_in" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:1  store i4 %add_ln69, i4* @index, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_in" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge4

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge4:0  %icmp_ln70 = icmp eq i3 %i_1_load, -3

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge4:1  %inc_1 = select i1 %icmp_ln70, i3 0, i3 %inc

]]></Node>
<StgValue><ssdm name="inc_1"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge4:2  store i3 %inc_1, i3* @i_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0">
<![CDATA[
._crit_edge4:3  ret void

]]></Node>
<StgValue><ssdm name="ret_ln71"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="95" name="freq" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="freq"/></StgValue>
</port>
<port id="96" name="Din" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="Din"/></StgValue>
</port>
<port id="97" name="Dout_I" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="Dout_I"/></StgValue>
</port>
<port id="98" name="Dout_Q" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="Dout_Q"/></StgValue>
</port>
<port id="99" name="i_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="i_1"/></StgValue>
</port>
<port id="100" name="init_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="init_1"/></StgValue>
</port>
<port id="101" name="ch_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="ch_1"/></StgValue>
</port>
<port id="102" name="index" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="index"/></StgValue>
</port>
<port id="103" name="DI_cache" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="DI_cache"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="104" name="acc" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="acc"/></StgValue>
</port>
<port id="105" name="dds_table" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="dds_table"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="107" from="_ssdm_op_Read.ap_auto.i18" to="Din_read" fromId="106" toId="8">
</dataflow>
<dataflow id="108" from="Din" to="Din_read" fromId="96" toId="8">
</dataflow>
<dataflow id="110" from="_ssdm_op_Read.ap_auto.i16" to="freq_read" fromId="109" toId="9">
</dataflow>
<dataflow id="111" from="freq" to="freq_read" fromId="95" toId="9">
</dataflow>
<dataflow id="112" from="i_1" to="i_1_load" fromId="99" toId="10">
</dataflow>
<dataflow id="113" from="i_1_load" to="inc" fromId="10" toId="11">
</dataflow>
<dataflow id="115" from="StgValue_114" to="inc" fromId="114" toId="11">
</dataflow>
<dataflow id="117" from="_ssdm_op_PartSelect.i2.i3.i32.i32" to="tmp_3" fromId="116" toId="12">
</dataflow>
<dataflow id="118" from="i_1_load" to="tmp_3" fromId="10" toId="12">
</dataflow>
<dataflow id="120" from="StgValue_119" to="tmp_3" fromId="119" toId="12">
</dataflow>
<dataflow id="122" from="StgValue_121" to="tmp_3" fromId="121" toId="12">
</dataflow>
<dataflow id="123" from="tmp_3" to="valid_in" fromId="12" toId="13">
</dataflow>
<dataflow id="125" from="StgValue_124" to="valid_in" fromId="124" toId="13">
</dataflow>
<dataflow id="126" from="init_1" to="init_1_load" fromId="100" toId="14">
</dataflow>
<dataflow id="127" from="init_1_load" to="freq_dds" fromId="14" toId="15">
</dataflow>
<dataflow id="129" from="StgValue_128" to="freq_dds" fromId="128" toId="15">
</dataflow>
<dataflow id="130" from="freq_read" to="freq_dds" fromId="9" toId="15">
</dataflow>
<dataflow id="131" from="ch_1" to="ch_1_load" fromId="101" toId="16">
</dataflow>
<dataflow id="132" from="ch_1_load" to="and_ln45" fromId="16" toId="17">
</dataflow>
<dataflow id="133" from="valid_in" to="and_ln45" fromId="13" toId="17">
</dataflow>
<dataflow id="134" from="index" to="index_load" fromId="102" toId="18">
</dataflow>
<dataflow id="135" from="and_ln45" to="br_ln45" fromId="17" toId="19">
</dataflow>
<dataflow id="136" from="valid_in" to="br_ln48" fromId="13" toId="20">
</dataflow>
<dataflow id="137" from="acc" to="acc_load" fromId="104" toId="21">
</dataflow>
<dataflow id="138" from="acc_load" to="add_ln12" fromId="21" toId="22">
</dataflow>
<dataflow id="139" from="freq_dds" to="add_ln12" fromId="15" toId="22">
</dataflow>
<dataflow id="140" from="add_ln12" to="store_ln12" fromId="22" toId="23">
</dataflow>
<dataflow id="141" from="acc" to="store_ln12" fromId="104" toId="23">
</dataflow>
<dataflow id="143" from="_ssdm_op_PartSelect.i5.i16.i32.i32" to="phase1" fromId="142" toId="24">
</dataflow>
<dataflow id="144" from="add_ln12" to="phase1" fromId="22" toId="24">
</dataflow>
<dataflow id="146" from="StgValue_145" to="phase1" fromId="145" toId="24">
</dataflow>
<dataflow id="148" from="StgValue_147" to="phase1" fromId="147" toId="24">
</dataflow>
<dataflow id="149" from="index_load" to="zext_ln46" fromId="18" toId="25">
</dataflow>
<dataflow id="150" from="DI_cache" to="DI_cache_addr" fromId="103" toId="26">
</dataflow>
<dataflow id="152" from="StgValue_151" to="DI_cache_addr" fromId="151" toId="26">
</dataflow>
<dataflow id="153" from="zext_ln46" to="DI_cache_addr" fromId="25" toId="26">
</dataflow>
<dataflow id="154" from="Din_read" to="store_ln46" fromId="8" toId="27">
</dataflow>
<dataflow id="155" from="DI_cache_addr" to="store_ln46" fromId="26" toId="27">
</dataflow>
<dataflow id="156" from="phase1" to="zext_ln26" fromId="24" toId="29">
</dataflow>
<dataflow id="157" from="dds_table" to="dds_table_addr" fromId="105" toId="30">
</dataflow>
<dataflow id="158" from="StgValue_151" to="dds_table_addr" fromId="151" toId="30">
</dataflow>
<dataflow id="159" from="zext_ln26" to="dds_table_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="160" from="dds_table_addr" to="sine" fromId="30" toId="31">
</dataflow>
<dataflow id="162" from="StgValue_161" to="phase2" fromId="161" toId="32">
</dataflow>
<dataflow id="163" from="phase1" to="phase2" fromId="24" toId="32">
</dataflow>
<dataflow id="164" from="phase2" to="zext_ln33" fromId="32" toId="33">
</dataflow>
<dataflow id="165" from="dds_table" to="dds_table_addr_1" fromId="105" toId="34">
</dataflow>
<dataflow id="166" from="StgValue_151" to="dds_table_addr_1" fromId="151" toId="34">
</dataflow>
<dataflow id="167" from="zext_ln33" to="dds_table_addr_1" fromId="33" toId="34">
</dataflow>
<dataflow id="168" from="dds_table_addr_1" to="cosine" fromId="34" toId="35">
</dataflow>
<dataflow id="169" from="dds_table_addr" to="sine" fromId="30" toId="36">
</dataflow>
<dataflow id="170" from="dds_table_addr_1" to="cosine" fromId="34" toId="37">
</dataflow>
<dataflow id="171" from="index_load" to="zext_ln50" fromId="18" toId="38">
</dataflow>
<dataflow id="172" from="DI_cache" to="DI_cache_addr_1" fromId="103" toId="39">
</dataflow>
<dataflow id="173" from="StgValue_151" to="DI_cache_addr_1" fromId="151" toId="39">
</dataflow>
<dataflow id="174" from="zext_ln50" to="DI_cache_addr_1" fromId="38" toId="39">
</dataflow>
<dataflow id="175" from="DI_cache_addr_1" to="Din_re" fromId="39" toId="40">
</dataflow>
<dataflow id="176" from="sine" to="sext_ln7" fromId="36" toId="41">
</dataflow>
<dataflow id="177" from="cosine" to="sext_ln7_1" fromId="37" toId="42">
</dataflow>
<dataflow id="178" from="sext_ln7" to="tmp_4" fromId="41" toId="43">
</dataflow>
<dataflow id="179" from="sext_ln7_1" to="tmp_4" fromId="42" toId="43">
</dataflow>
<dataflow id="180" from="Din_read" to="sext_ln4" fromId="8" toId="44">
</dataflow>
<dataflow id="181" from="tmp_4" to="sext_ln4_1" fromId="43" toId="45">
</dataflow>
<dataflow id="182" from="sext_ln4_1" to="mul_ln4" fromId="45" toId="46">
</dataflow>
<dataflow id="183" from="sext_ln4" to="mul_ln4" fromId="44" toId="46">
</dataflow>
<dataflow id="184" from="DI_cache_addr_1" to="Din_re" fromId="39" toId="47">
</dataflow>
<dataflow id="185" from="sext_ln4_1" to="mul_ln4" fromId="45" toId="48">
</dataflow>
<dataflow id="186" from="sext_ln4" to="mul_ln4" fromId="44" toId="48">
</dataflow>
<dataflow id="187" from="Din_re" to="sext_ln7_2" fromId="47" toId="49">
</dataflow>
<dataflow id="188" from="Din_read" to="sext_ln7_3" fromId="8" toId="50">
</dataflow>
<dataflow id="189" from="sext_ln7_2" to="tmp" fromId="49" toId="51">
</dataflow>
<dataflow id="190" from="sext_ln7_3" to="tmp" fromId="50" toId="51">
</dataflow>
<dataflow id="191" from="sine" to="sext_ln7_4" fromId="36" toId="52">
</dataflow>
<dataflow id="192" from="tmp" to="sext_ln7_5" fromId="51" toId="53">
</dataflow>
<dataflow id="193" from="sext_ln7_5" to="m" fromId="53" toId="54">
</dataflow>
<dataflow id="194" from="sext_ln7_4" to="m" fromId="52" toId="54">
</dataflow>
<dataflow id="195" from="sext_ln7_2" to="tmp_5" fromId="49" toId="55">
</dataflow>
<dataflow id="196" from="sext_ln7_3" to="tmp_5" fromId="50" toId="55">
</dataflow>
<dataflow id="197" from="cosine" to="sext_ln18" fromId="37" toId="56">
</dataflow>
<dataflow id="198" from="tmp_5" to="sext_ln18_1" fromId="55" toId="57">
</dataflow>
<dataflow id="199" from="sext_ln18_1" to="mul_ln18" fromId="57" toId="58">
</dataflow>
<dataflow id="200" from="sext_ln18" to="mul_ln18" fromId="56" toId="58">
</dataflow>
<dataflow id="201" from="sext_ln7_5" to="m" fromId="53" toId="59">
</dataflow>
<dataflow id="202" from="sext_ln7_4" to="m" fromId="52" toId="59">
</dataflow>
<dataflow id="203" from="m" to="add_ln59" fromId="59" toId="60">
</dataflow>
<dataflow id="204" from="mul_ln4" to="add_ln59" fromId="48" toId="60">
</dataflow>
<dataflow id="205" from="sext_ln18_1" to="mul_ln18" fromId="57" toId="61">
</dataflow>
<dataflow id="206" from="sext_ln18" to="mul_ln18" fromId="56" toId="61">
</dataflow>
<dataflow id="207" from="mul_ln18" to="add_ln60" fromId="61" toId="62">
</dataflow>
<dataflow id="208" from="mul_ln4" to="add_ln60" fromId="48" toId="62">
</dataflow>
<dataflow id="210" from="_ssdm_op_PartSelect.i18.i32.i32.i32" to="trunc_ln" fromId="209" toId="63">
</dataflow>
<dataflow id="211" from="add_ln59" to="trunc_ln" fromId="60" toId="63">
</dataflow>
<dataflow id="213" from="StgValue_212" to="trunc_ln" fromId="212" toId="63">
</dataflow>
<dataflow id="215" from="StgValue_214" to="trunc_ln" fromId="214" toId="63">
</dataflow>
<dataflow id="217" from="_ssdm_op_Write.ap_auto.i18P" to="write_ln59" fromId="216" toId="64">
</dataflow>
<dataflow id="218" from="Dout_I" to="write_ln59" fromId="97" toId="64">
</dataflow>
<dataflow id="219" from="trunc_ln" to="write_ln59" fromId="63" toId="64">
</dataflow>
<dataflow id="220" from="_ssdm_op_PartSelect.i18.i32.i32.i32" to="trunc_ln1" fromId="209" toId="65">
</dataflow>
<dataflow id="221" from="add_ln60" to="trunc_ln1" fromId="62" toId="65">
</dataflow>
<dataflow id="222" from="StgValue_212" to="trunc_ln1" fromId="212" toId="65">
</dataflow>
<dataflow id="223" from="StgValue_214" to="trunc_ln1" fromId="214" toId="65">
</dataflow>
<dataflow id="224" from="_ssdm_op_Write.ap_auto.i18P" to="write_ln60" fromId="216" toId="66">
</dataflow>
<dataflow id="225" from="Dout_Q" to="write_ln60" fromId="98" toId="66">
</dataflow>
<dataflow id="226" from="trunc_ln1" to="write_ln60" fromId="65" toId="66">
</dataflow>
<dataflow id="227" from="index_load" to="icmp_ln62" fromId="18" toId="67">
</dataflow>
<dataflow id="229" from="StgValue_228" to="icmp_ln62" fromId="228" toId="67">
</dataflow>
<dataflow id="230" from="icmp_ln62" to="br_ln62" fromId="67" toId="68">
</dataflow>
<dataflow id="232" from="StgValue_231" to="store_ln64" fromId="231" toId="69">
</dataflow>
<dataflow id="233" from="init_1" to="store_ln64" fromId="100" toId="69">
</dataflow>
<dataflow id="234" from="index_load" to="icmp_ln68" fromId="18" toId="73">
</dataflow>
<dataflow id="235" from="StgValue_228" to="icmp_ln68" fromId="228" toId="73">
</dataflow>
<dataflow id="236" from="icmp_ln68" to="br_ln68" fromId="73" toId="74">
</dataflow>
<dataflow id="237" from="ch_1_load" to="xor_ln68" fromId="16" toId="75">
</dataflow>
<dataflow id="239" from="StgValue_238" to="xor_ln68" fromId="238" toId="75">
</dataflow>
<dataflow id="240" from="xor_ln68" to="store_ln68" fromId="75" toId="76">
</dataflow>
<dataflow id="241" from="ch_1" to="store_ln68" fromId="101" toId="76">
</dataflow>
<dataflow id="242" from="valid_in" to="br_ln69" fromId="13" toId="78">
</dataflow>
<dataflow id="243" from="index_load" to="add_ln69" fromId="18" toId="79">
</dataflow>
<dataflow id="245" from="StgValue_244" to="add_ln69" fromId="244" toId="79">
</dataflow>
<dataflow id="246" from="add_ln69" to="store_ln69" fromId="79" toId="80">
</dataflow>
<dataflow id="247" from="index" to="store_ln69" fromId="102" toId="80">
</dataflow>
<dataflow id="248" from="i_1_load" to="icmp_ln70" fromId="10" toId="82">
</dataflow>
<dataflow id="250" from="StgValue_249" to="icmp_ln70" fromId="249" toId="82">
</dataflow>
<dataflow id="251" from="icmp_ln70" to="inc_1" fromId="82" toId="83">
</dataflow>
<dataflow id="253" from="StgValue_252" to="inc_1" fromId="252" toId="83">
</dataflow>
<dataflow id="254" from="inc" to="inc_1" fromId="11" toId="83">
</dataflow>
<dataflow id="255" from="inc_1" to="store_ln70" fromId="83" toId="84">
</dataflow>
<dataflow id="256" from="i_1" to="store_ln70" fromId="99" toId="84">
</dataflow>
<dataflow id="257" from="and_ln45" to="StgValue_1" fromId="17" toId="1">
</dataflow>
<dataflow id="258" from="valid_in" to="StgValue_1" fromId="13" toId="1">
</dataflow>
<dataflow id="259" from="and_ln45" to="StgValue_7" fromId="17" toId="7">
</dataflow>
<dataflow id="260" from="valid_in" to="StgValue_7" fromId="13" toId="7">
</dataflow>
<dataflow id="261" from="icmp_ln62" to="StgValue_7" fromId="67" toId="7">
</dataflow>
<dataflow id="262" from="icmp_ln68" to="StgValue_7" fromId="73" toId="7">
</dataflow>
</dataflows>


</stg>
