Timing Analyzer report for uart
Mon Oct 28 06:29:18 2024
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; uart                                                ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.1%      ;
;     Processors 3-10        ;   1.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------+-----------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clk                                                  ; Base      ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clk }                                                  ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 162.47 MHz ; 162.47 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.845 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.718 ; 0.000         ;
; clk                                                  ; 4.934 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.845 ; fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_t8i1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:fifo_inst|data_out[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 5.682      ;
; 4.032 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.889      ;
; 4.032 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.889      ;
; 4.032 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.889      ;
; 4.032 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.889      ;
; 4.032 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.889      ;
; 4.032 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.889      ;
; 4.032 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.889      ;
; 4.032 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.889      ;
; 4.032 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.889      ;
; 4.032 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.889      ;
; 4.032 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.889      ;
; 4.032 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.889      ;
; 4.032 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.889      ;
; 4.032 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.889      ;
; 4.032 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.889      ;
; 4.032 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.889      ;
; 4.373 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.548      ;
; 4.373 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.548      ;
; 4.373 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.548      ;
; 4.373 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.548      ;
; 4.373 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.548      ;
; 4.373 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.548      ;
; 4.373 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.548      ;
; 4.373 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.548      ;
; 4.373 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.548      ;
; 4.373 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.548      ;
; 4.373 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.548      ;
; 4.373 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.548      ;
; 4.373 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.548      ;
; 4.373 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.548      ;
; 4.373 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.548      ;
; 4.373 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.548      ;
; 4.378 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.543      ;
; 4.378 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.543      ;
; 4.378 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.543      ;
; 4.378 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.543      ;
; 4.378 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.543      ;
; 4.378 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.543      ;
; 4.378 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.543      ;
; 4.378 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.543      ;
; 4.378 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.543      ;
; 4.378 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.543      ;
; 4.378 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.543      ;
; 4.378 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.543      ;
; 4.378 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.543      ;
; 4.378 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.543      ;
; 4.378 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.543      ;
; 4.378 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.543      ;
; 4.396 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.525      ;
; 4.396 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.525      ;
; 4.396 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.525      ;
; 4.396 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.525      ;
; 4.396 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.525      ;
; 4.396 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.525      ;
; 4.396 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.525      ;
; 4.396 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.525      ;
; 4.396 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.525      ;
; 4.396 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.525      ;
; 4.396 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.525      ;
; 4.396 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.525      ;
; 4.396 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.525      ;
; 4.396 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.525      ;
; 4.396 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.525      ;
; 4.396 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.525      ;
; 4.515 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.406      ;
; 4.515 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.406      ;
; 4.515 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.406      ;
; 4.515 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.406      ;
; 4.515 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.406      ;
; 4.515 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.406      ;
; 4.515 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.406      ;
; 4.515 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.406      ;
; 4.515 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.406      ;
; 4.515 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.406      ;
; 4.515 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.406      ;
; 4.515 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.406      ;
; 4.515 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.406      ;
; 4.515 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.406      ;
; 4.515 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.406      ;
; 4.515 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.406      ;
; 4.535 ; uart_tx:tx_inst|tick_count[5]                                                                      ; uart_tx:tx_inst|shift_reg[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.386      ;
; 4.535 ; uart_tx:tx_inst|tick_count[5]                                                                      ; uart_tx:tx_inst|shift_reg[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.386      ;
; 4.535 ; uart_tx:tx_inst|tick_count[5]                                                                      ; uart_tx:tx_inst|shift_reg[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.386      ;
; 4.535 ; uart_tx:tx_inst|tick_count[5]                                                                      ; uart_tx:tx_inst|shift_reg[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.386      ;
; 4.535 ; uart_tx:tx_inst|tick_count[5]                                                                      ; uart_tx:tx_inst|shift_reg[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.386      ;
; 4.535 ; uart_tx:tx_inst|tick_count[5]                                                                      ; uart_tx:tx_inst|shift_reg[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.386      ;
; 4.535 ; uart_tx:tx_inst|tick_count[5]                                                                      ; uart_tx:tx_inst|shift_reg[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.386      ;
; 4.535 ; uart_tx:tx_inst|tick_count[5]                                                                      ; uart_tx:tx_inst|shift_reg[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.386      ;
; 4.535 ; uart_tx:tx_inst|tick_count[5]                                                                      ; uart_tx:tx_inst|bit_count[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.386      ;
; 4.535 ; uart_tx:tx_inst|tick_count[5]                                                                      ; uart_tx:tx_inst|bit_count[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.386      ;
; 4.535 ; uart_tx:tx_inst|tick_count[5]                                                                      ; uart_tx:tx_inst|bit_count[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.386      ;
; 4.535 ; uart_tx:tx_inst|tick_count[5]                                                                      ; uart_tx:tx_inst|bit_count[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.386      ;
; 4.545 ; uart_tx:tx_inst|tick_count[2]                                                                      ; uart_tx:tx_inst|shift_reg[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.376      ;
; 4.545 ; uart_tx:tx_inst|tick_count[2]                                                                      ; uart_tx:tx_inst|shift_reg[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.376      ;
; 4.545 ; uart_tx:tx_inst|tick_count[2]                                                                      ; uart_tx:tx_inst|shift_reg[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.376      ;
; 4.545 ; uart_tx:tx_inst|tick_count[2]                                                                      ; uart_tx:tx_inst|shift_reg[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.376      ;
; 4.545 ; uart_tx:tx_inst|tick_count[2]                                                                      ; uart_tx:tx_inst|shift_reg[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.376      ;
; 4.545 ; uart_tx:tx_inst|tick_count[2]                                                                      ; uart_tx:tx_inst|shift_reg[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.376      ;
; 4.545 ; uart_tx:tx_inst|tick_count[2]                                                                      ; uart_tx:tx_inst|shift_reg[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.376      ;
+-------+----------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                      ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.453 ; uart_tx:tx_inst|tx                   ; uart_tx:tx_inst|tx                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifo:fifo_inst|wr_ptr[3]             ; fifo:fifo_inst|wr_ptr[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifo:fifo_inst|wr_ptr[2]             ; fifo:fifo_inst|wr_ptr[2]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:tx_inst|bit_count[2]         ; uart_tx:tx_inst|bit_count[2]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:tx_inst|bit_count[1]         ; uart_tx:tx_inst|bit_count[1]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:rx_inst|receiving            ; uart_rx:rx_inst|receiving                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; shift_reg:shift_reg_inst|data_out[7] ; fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_t8i1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.193      ;
; 0.454 ; fifo:fifo_inst|rd_ptr[3]             ; fifo:fifo_inst|rd_ptr[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo:fifo_inst|rd_ptr[2]             ; fifo:fifo_inst|rd_ptr[2]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo:fifo_inst|wr_ptr[1]             ; fifo:fifo_inst|wr_ptr[1]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo:fifo_inst|wr_ptr[0]             ; fifo:fifo_inst|wr_ptr[0]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:rx_inst|bit_count[1]         ; uart_rx:rx_inst|bit_count[1]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:rx_inst|bit_count[2]         ; uart_rx:rx_inst|bit_count[2]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; uart_tx:tx_inst|bit_count[0]         ; uart_tx:tx_inst|bit_count[0]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; fifo:fifo_inst|rd_ptr[0]             ; fifo:fifo_inst|rd_ptr[0]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; uart_rx:rx_inst|bit_count[0]         ; uart_rx:rx_inst|bit_count[0]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.501 ; uart_tx:tx_inst|shift_reg[6]         ; uart_tx:tx_inst|shift_reg[5]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; uart_rx:rx_inst|data_out[0]          ; shift_reg:shift_reg_inst|data_out[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fifo:fifo_inst|rd_ptr[1]             ; fifo:fifo_inst|rd_ptr[2]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.507 ; uart_tx:tx_inst|bit_count[0]         ; uart_tx:tx_inst|bit_count[2]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; uart_rx:rx_inst|bit_count[0]         ; uart_rx:rx_inst|bit_count[1]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.799      ;
; 0.510 ; uart_tx:tx_inst|bit_count[0]         ; uart_tx:tx_inst|bit_count[1]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.520 ; fifo:fifo_inst|wr_ptr[2]             ; fifo:fifo_inst|wr_ptr[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.813      ;
; 0.526 ; uart_rx:rx_inst|shift_reg[4]         ; uart_rx:rx_inst|shift_reg[3]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; shift_reg:shift_reg_inst|data_out[5] ; shift_reg:shift_reg_inst|data_out[6]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; shift_reg:shift_reg_inst|data_out[3] ; shift_reg:shift_reg_inst|data_out[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; shift_reg:shift_reg_inst|data_out[2] ; shift_reg:shift_reg_inst|data_out[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; uart_rx:rx_inst|shift_reg[3]         ; uart_rx:rx_inst|shift_reg[2]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; uart_rx:rx_inst|shift_reg[7]         ; uart_rx:rx_inst|shift_reg[6]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; shift_reg:shift_reg_inst|data_out[0] ; shift_reg:shift_reg_inst|data_out[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; uart_rx:rx_inst|shift_reg[1]         ; uart_rx:rx_inst|shift_reg[0]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; uart_rx:rx_inst|shift_reg[5]         ; uart_rx:rx_inst|shift_reg[4]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; uart_rx:rx_inst|shift_reg[6]         ; uart_rx:rx_inst|shift_reg[5]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.532 ; fifo:fifo_inst|full                  ; fifo:fifo_inst|mem_rtl_0_bypass[0]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.825      ;
; 0.536 ; fifo:fifo_inst|wr_ptr[0]             ; fifo:fifo_inst|mem_rtl_0_bypass[1]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.828      ;
; 0.546 ; uart_tx:tx_inst|busy                 ; uart_tx:tx_inst|shift_reg[0]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.839      ;
; 0.548 ; uart_tx:tx_inst|busy                 ; uart_tx:tx_inst|tx                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.841      ;
; 0.643 ; uart_tx:tx_inst|shift_reg[3]         ; uart_tx:tx_inst|shift_reg[2]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.936      ;
; 0.657 ; fifo:fifo_inst|rd_ptr[0]             ; fifo:fifo_inst|mem_rtl_0_bypass[2]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.949      ;
; 0.674 ; fifo:fifo_inst|count[4]              ; fifo:fifo_inst|empty                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.967      ;
; 0.676 ; fifo:fifo_inst|count[4]              ; fifo:fifo_inst|full                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.969      ;
; 0.698 ; fifo:fifo_inst|mem_rtl_0_bypass[15]  ; fifo:fifo_inst|data_out[6]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; fifo:fifo_inst|mem_rtl_0_bypass[11]  ; fifo:fifo_inst|data_out[2]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.991      ;
; 0.699 ; fifo:fifo_inst|mem_rtl_0_bypass[13]  ; fifo:fifo_inst|data_out[4]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; fifo:fifo_inst|mem_rtl_0_bypass[10]  ; fifo:fifo_inst|data_out[1]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; shift_reg:shift_reg_inst|data_out[6] ; shift_reg:shift_reg_inst|data_out[7]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.991      ;
; 0.701 ; fifo:fifo_inst|mem_rtl_0_bypass[14]  ; fifo:fifo_inst|data_out[5]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.994      ;
; 0.704 ; fifo:fifo_inst|count[4]              ; fifo:fifo_inst|count[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.997      ;
; 0.741 ; uart_tx:tx_inst|shift_reg[4]         ; uart_tx:tx_inst|shift_reg[3]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; uart_tx:tx_inst|shift_reg[2]         ; uart_tx:tx_inst|shift_reg[1]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; uart_tx:tx_inst|shift_reg[5]         ; uart_tx:tx_inst|shift_reg[4]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; uart_tx:tx_inst|shift_reg[7]         ; uart_tx:tx_inst|shift_reg[6]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; uart_rx:rx_inst|data_out[2]          ; shift_reg:shift_reg_inst|data_out[2]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.744 ; uart_tx:tx_inst|shift_reg[8]         ; uart_tx:tx_inst|shift_reg[7]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; uart_rx:rx_inst|data_out[5]          ; shift_reg:shift_reg_inst|data_out[5]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; uart_rx:rx_inst|data_out[1]          ; shift_reg:shift_reg_inst|data_out[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; uart_rx:rx_inst|data_out[4]          ; shift_reg:shift_reg_inst|data_out[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.749 ; fifo:fifo_inst|count[1]              ; fifo:fifo_inst|count[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; fifo:fifo_inst|count[3]              ; fifo:fifo_inst|count[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.756 ; fifo:fifo_inst|rd_ptr[1]             ; fifo:fifo_inst|rd_ptr[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.048      ;
; 0.761 ; uart_tx:tx_inst|tick_count[11]       ; uart_tx:tx_inst|tick_count[11]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; uart_tx:tx_inst|tick_count[5]        ; uart_tx:tx_inst|tick_count[5]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; uart_tx:tx_inst|tick_count[1]        ; uart_tx:tx_inst|tick_count[1]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; uart_rx:rx_inst|bit_count[1]         ; uart_rx:rx_inst|bit_count[2]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.053      ;
; 0.762 ; uart_tx:tx_inst|tick_count[13]       ; uart_tx:tx_inst|tick_count[13]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_rx:rx_inst|tick_count[3]        ; uart_rx:rx_inst|tick_count[3]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; uart_tx:tx_inst|tick_count[15]       ; uart_tx:tx_inst|tick_count[15]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; uart_tx:tx_inst|tick_count[9]        ; uart_tx:tx_inst|tick_count[9]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; uart_tx:tx_inst|tick_count[7]        ; uart_tx:tx_inst|tick_count[7]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; uart_rx:rx_inst|tick_count[1]        ; uart_rx:rx_inst|tick_count[1]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; uart_rx:rx_inst|tick_count[5]        ; uart_rx:rx_inst|tick_count[5]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; uart_rx:rx_inst|tick_count[11]       ; uart_rx:rx_inst|tick_count[11]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; uart_rx:rx_inst|tick_count[13]       ; uart_rx:rx_inst|tick_count[13]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; shift_reg:shift_reg_inst|data_out[5] ; fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_t8i1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.502      ;
; 0.764 ; fifo:fifo_inst|count[2]              ; fifo:fifo_inst|count[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_tx:tx_inst|tick_count[2]        ; uart_tx:tx_inst|tick_count[2]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_rx:rx_inst|tick_count[15]       ; uart_rx:rx_inst|tick_count[15]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; uart_tx:tx_inst|tick_count[14]       ; uart_tx:tx_inst|tick_count[14]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; uart_tx:tx_inst|tick_count[8]        ; uart_tx:tx_inst|tick_count[8]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; uart_rx:rx_inst|tick_count[2]        ; uart_rx:rx_inst|tick_count[2]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; uart_rx:rx_inst|tick_count[7]        ; uart_rx:rx_inst|tick_count[7]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; uart_rx:rx_inst|tick_count[6]        ; uart_rx:rx_inst|tick_count[6]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; uart_rx:rx_inst|tick_count[9]        ; uart_rx:rx_inst|tick_count[9]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; uart_rx:rx_inst|tick_count[4]        ; uart_rx:rx_inst|tick_count[4]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; uart_rx:rx_inst|tick_count[14]       ; uart_rx:rx_inst|tick_count[14]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; shift_reg:shift_reg_inst|data_out[4] ; shift_reg:shift_reg_inst|data_out[5]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; uart_rx:rx_inst|tick_count[12]       ; uart_rx:rx_inst|tick_count[12]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; uart_rx:rx_inst|tick_count[8]        ; uart_rx:rx_inst|tick_count[8]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; uart_rx:rx_inst|tick_count[10]       ; uart_rx:rx_inst|tick_count[10]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; uart_rx:rx_inst|bit_count[0]         ; uart_rx:rx_inst|bit_count[2]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; shift_reg:shift_reg_inst|data_out[1] ; shift_reg:shift_reg_inst|data_out[2]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.060      ;
; 0.768 ; shift_reg:shift_reg_inst|data_out[6] ; fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_t8i1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.506      ;
; 0.772 ; fifo:fifo_inst|count[0]              ; fifo:fifo_inst|count[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; fifo:fifo_inst|rd_ptr[0]             ; fifo:fifo_inst|rd_ptr[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.065      ;
; 0.773 ; fifo:fifo_inst|rd_ptr[0]             ; fifo:fifo_inst|rd_ptr[2]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.065      ;
; 0.777 ; uart_tx:tx_inst|bit_count[1]         ; uart_tx:tx_inst|bit_count[2]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.070      ;
; 0.782 ; shift_reg:shift_reg_inst|data_out[0] ; fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_t8i1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.520      ;
; 0.787 ; uart_rx:rx_inst|tick_count[0]        ; uart_rx:rx_inst|tick_count[0]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.079      ;
; 0.794 ; fifo:fifo_inst|empty                 ; fifo:fifo_inst|count[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.087      ;
; 0.795 ; fifo:fifo_inst|empty                 ; fifo:fifo_inst|count[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.088      ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 176.15 MHz ; 176.15 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.323 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.716 ; 0.000         ;
; clk                                                  ; 4.943 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 4.323 ; fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_t8i1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:fifo_inst|data_out[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.417     ; 5.262      ;
; 4.388 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.542      ;
; 4.388 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.542      ;
; 4.388 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.542      ;
; 4.388 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.542      ;
; 4.388 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.542      ;
; 4.388 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.542      ;
; 4.388 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.542      ;
; 4.388 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.542      ;
; 4.388 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.542      ;
; 4.388 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.542      ;
; 4.388 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.542      ;
; 4.388 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.542      ;
; 4.388 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.542      ;
; 4.388 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.542      ;
; 4.388 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.542      ;
; 4.388 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.542      ;
; 4.718 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.212      ;
; 4.718 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.212      ;
; 4.718 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.212      ;
; 4.718 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.212      ;
; 4.718 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.212      ;
; 4.718 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.212      ;
; 4.718 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.212      ;
; 4.718 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.212      ;
; 4.718 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.212      ;
; 4.718 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.212      ;
; 4.718 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.212      ;
; 4.718 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.212      ;
; 4.718 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.212      ;
; 4.718 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.212      ;
; 4.718 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.212      ;
; 4.718 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.212      ;
; 4.723 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.207      ;
; 4.723 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.207      ;
; 4.723 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.207      ;
; 4.723 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.207      ;
; 4.723 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.207      ;
; 4.723 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.207      ;
; 4.723 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.207      ;
; 4.723 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.207      ;
; 4.723 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.207      ;
; 4.723 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.207      ;
; 4.723 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.207      ;
; 4.723 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.207      ;
; 4.723 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.207      ;
; 4.723 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.207      ;
; 4.723 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.207      ;
; 4.723 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.207      ;
; 4.739 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.191      ;
; 4.739 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.191      ;
; 4.739 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.191      ;
; 4.739 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.191      ;
; 4.739 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.191      ;
; 4.739 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.191      ;
; 4.739 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.191      ;
; 4.739 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.191      ;
; 4.739 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.191      ;
; 4.739 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.191      ;
; 4.739 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.191      ;
; 4.739 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.191      ;
; 4.739 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.191      ;
; 4.739 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.191      ;
; 4.739 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.191      ;
; 4.739 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.191      ;
; 4.883 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.047      ;
; 4.883 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.047      ;
; 4.883 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.047      ;
; 4.883 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.047      ;
; 4.883 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.047      ;
; 4.883 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.047      ;
; 4.883 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.047      ;
; 4.883 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.047      ;
; 4.883 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.047      ;
; 4.883 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.047      ;
; 4.883 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.047      ;
; 4.883 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.047      ;
; 4.883 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.047      ;
; 4.883 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.047      ;
; 4.883 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.047      ;
; 4.883 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.047      ;
; 4.921 ; uart_rx:rx_inst|tick_count[10]                                                                     ; uart_rx:rx_inst|tick_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.009      ;
; 4.921 ; uart_rx:rx_inst|tick_count[10]                                                                     ; uart_rx:rx_inst|tick_count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.009      ;
; 4.921 ; uart_rx:rx_inst|tick_count[10]                                                                     ; uart_rx:rx_inst|tick_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.009      ;
; 4.921 ; uart_rx:rx_inst|tick_count[10]                                                                     ; uart_rx:rx_inst|tick_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.009      ;
; 4.921 ; uart_rx:rx_inst|tick_count[10]                                                                     ; uart_rx:rx_inst|tick_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.009      ;
; 4.921 ; uart_rx:rx_inst|tick_count[10]                                                                     ; uart_rx:rx_inst|tick_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.009      ;
; 4.921 ; uart_rx:rx_inst|tick_count[10]                                                                     ; uart_rx:rx_inst|tick_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.009      ;
; 4.921 ; uart_rx:rx_inst|tick_count[10]                                                                     ; uart_rx:rx_inst|tick_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.009      ;
; 4.921 ; uart_rx:rx_inst|tick_count[10]                                                                     ; uart_rx:rx_inst|tick_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.009      ;
; 4.921 ; uart_rx:rx_inst|tick_count[10]                                                                     ; uart_rx:rx_inst|tick_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.009      ;
; 4.921 ; uart_rx:rx_inst|tick_count[10]                                                                     ; uart_rx:rx_inst|tick_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.009      ;
; 4.921 ; uart_rx:rx_inst|tick_count[10]                                                                     ; uart_rx:rx_inst|tick_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.009      ;
; 4.921 ; uart_rx:rx_inst|tick_count[10]                                                                     ; uart_rx:rx_inst|tick_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.009      ;
; 4.921 ; uart_rx:rx_inst|tick_count[10]                                                                     ; uart_rx:rx_inst|tick_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.009      ;
; 4.921 ; uart_rx:rx_inst|tick_count[10]                                                                     ; uart_rx:rx_inst|tick_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.009      ;
; 4.921 ; uart_rx:rx_inst|tick_count[10]                                                                     ; uart_rx:rx_inst|tick_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.009      ;
; 4.976 ; uart_tx:tx_inst|tick_count[5]                                                                      ; uart_tx:tx_inst|shift_reg[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 4.956      ;
; 4.976 ; uart_tx:tx_inst|tick_count[5]                                                                      ; uart_tx:tx_inst|shift_reg[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 4.956      ;
; 4.976 ; uart_tx:tx_inst|tick_count[5]                                                                      ; uart_tx:tx_inst|shift_reg[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 4.956      ;
+-------+----------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                       ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.401 ; uart_tx:tx_inst|tx                   ; uart_tx:tx_inst|tx                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo:fifo_inst|rd_ptr[3]             ; fifo:fifo_inst|rd_ptr[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo:fifo_inst|rd_ptr[2]             ; fifo:fifo_inst|rd_ptr[2]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo:fifo_inst|wr_ptr[1]             ; fifo:fifo_inst|wr_ptr[1]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo:fifo_inst|wr_ptr[0]             ; fifo:fifo_inst|wr_ptr[0]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:tx_inst|bit_count[2]         ; uart_tx:tx_inst|bit_count[2]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:tx_inst|bit_count[1]         ; uart_tx:tx_inst|bit_count[1]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:rx_inst|bit_count[1]         ; uart_rx:rx_inst|bit_count[1]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:rx_inst|bit_count[2]         ; uart_rx:rx_inst|bit_count[2]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; fifo:fifo_inst|wr_ptr[3]             ; fifo:fifo_inst|wr_ptr[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo:fifo_inst|wr_ptr[2]             ; fifo:fifo_inst|wr_ptr[2]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:rx_inst|receiving            ; uart_rx:rx_inst|receiving                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; fifo:fifo_inst|rd_ptr[0]             ; fifo:fifo_inst|rd_ptr[0]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; uart_tx:tx_inst|bit_count[0]         ; uart_tx:tx_inst|bit_count[0]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; uart_rx:rx_inst|bit_count[0]         ; uart_rx:rx_inst|bit_count[0]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.430 ; shift_reg:shift_reg_inst|data_out[7] ; fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_t8i1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.090      ;
; 0.463 ; fifo:fifo_inst|rd_ptr[1]             ; fifo:fifo_inst|rd_ptr[2]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.731      ;
; 0.470 ; uart_tx:tx_inst|shift_reg[6]         ; uart_tx:tx_inst|shift_reg[5]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; uart_rx:rx_inst|data_out[0]          ; shift_reg:shift_reg_inst|data_out[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; uart_tx:tx_inst|bit_count[0]         ; uart_tx:tx_inst|bit_count[2]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; uart_rx:rx_inst|bit_count[0]         ; uart_rx:rx_inst|bit_count[1]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.474 ; uart_tx:tx_inst|bit_count[0]         ; uart_tx:tx_inst|bit_count[1]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.742      ;
; 0.479 ; fifo:fifo_inst|wr_ptr[2]             ; fifo:fifo_inst|wr_ptr[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.746      ;
; 0.489 ; fifo:fifo_inst|full                  ; fifo:fifo_inst|mem_rtl_0_bypass[0]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.756      ;
; 0.492 ; shift_reg:shift_reg_inst|data_out[5] ; shift_reg:shift_reg_inst|data_out[6]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; uart_rx:rx_inst|shift_reg[3]         ; uart_rx:rx_inst|shift_reg[2]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; uart_rx:rx_inst|shift_reg[4]         ; uart_rx:rx_inst|shift_reg[3]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.493 ; shift_reg:shift_reg_inst|data_out[3] ; shift_reg:shift_reg_inst|data_out[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; shift_reg:shift_reg_inst|data_out[2] ; shift_reg:shift_reg_inst|data_out[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; uart_rx:rx_inst|shift_reg[1]         ; uart_rx:rx_inst|shift_reg[0]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; uart_rx:rx_inst|shift_reg[6]         ; uart_rx:rx_inst|shift_reg[5]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; uart_rx:rx_inst|shift_reg[7]         ; uart_rx:rx_inst|shift_reg[6]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.494 ; shift_reg:shift_reg_inst|data_out[0] ; shift_reg:shift_reg_inst|data_out[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.761      ;
; 0.494 ; uart_rx:rx_inst|shift_reg[5]         ; uart_rx:rx_inst|shift_reg[4]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.761      ;
; 0.500 ; uart_tx:tx_inst|busy                 ; uart_tx:tx_inst|shift_reg[0]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.768      ;
; 0.500 ; fifo:fifo_inst|wr_ptr[0]             ; fifo:fifo_inst|mem_rtl_0_bypass[1]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.768      ;
; 0.502 ; uart_tx:tx_inst|busy                 ; uart_tx:tx_inst|tx                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.770      ;
; 0.600 ; uart_tx:tx_inst|shift_reg[3]         ; uart_tx:tx_inst|shift_reg[2]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.611 ; fifo:fifo_inst|rd_ptr[0]             ; fifo:fifo_inst|mem_rtl_0_bypass[2]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.879      ;
; 0.618 ; shift_reg:shift_reg_inst|data_out[6] ; shift_reg:shift_reg_inst|data_out[7]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.887      ;
; 0.627 ; fifo:fifo_inst|count[4]              ; fifo:fifo_inst|empty                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.894      ;
; 0.629 ; fifo:fifo_inst|count[4]              ; fifo:fifo_inst|full                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.896      ;
; 0.634 ; fifo:fifo_inst|count[4]              ; fifo:fifo_inst|count[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.901      ;
; 0.645 ; fifo:fifo_inst|mem_rtl_0_bypass[10]  ; fifo:fifo_inst|data_out[1]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; fifo:fifo_inst|mem_rtl_0_bypass[15]  ; fifo:fifo_inst|data_out[6]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; fifo:fifo_inst|mem_rtl_0_bypass[13]  ; fifo:fifo_inst|data_out[4]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; fifo:fifo_inst|mem_rtl_0_bypass[11]  ; fifo:fifo_inst|data_out[2]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; fifo:fifo_inst|mem_rtl_0_bypass[14]  ; fifo:fifo_inst|data_out[5]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.915      ;
; 0.690 ; uart_tx:tx_inst|shift_reg[2]         ; uart_tx:tx_inst|shift_reg[1]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; uart_tx:tx_inst|shift_reg[4]         ; uart_tx:tx_inst|shift_reg[3]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; uart_tx:tx_inst|shift_reg[5]         ; uart_tx:tx_inst|shift_reg[4]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; uart_tx:tx_inst|shift_reg[7]         ; uart_tx:tx_inst|shift_reg[6]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; uart_rx:rx_inst|data_out[2]          ; shift_reg:shift_reg_inst|data_out[2]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.692 ; uart_tx:tx_inst|shift_reg[8]         ; uart_tx:tx_inst|shift_reg[7]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; uart_rx:rx_inst|data_out[1]          ; shift_reg:shift_reg_inst|data_out[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.695 ; uart_rx:rx_inst|data_out[5]          ; shift_reg:shift_reg_inst|data_out[5]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; uart_rx:rx_inst|data_out[4]          ; shift_reg:shift_reg_inst|data_out[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.699 ; fifo:fifo_inst|count[1]              ; fifo:fifo_inst|count[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.966      ;
; 0.700 ; fifo:fifo_inst|count[3]              ; fifo:fifo_inst|count[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.967      ;
; 0.700 ; fifo:fifo_inst|rd_ptr[1]             ; fifo:fifo_inst|rd_ptr[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.968      ;
; 0.704 ; uart_tx:tx_inst|tick_count[5]        ; uart_tx:tx_inst|tick_count[5]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; uart_tx:tx_inst|tick_count[13]       ; uart_tx:tx_inst|tick_count[13]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; uart_tx:tx_inst|tick_count[11]       ; uart_tx:tx_inst|tick_count[11]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; shift_reg:shift_reg_inst|data_out[5] ; fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_t8i1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.367      ;
; 0.706 ; uart_tx:tx_inst|tick_count[1]        ; uart_tx:tx_inst|tick_count[1]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; uart_rx:rx_inst|tick_count[3]        ; uart_rx:rx_inst|tick_count[3]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; uart_rx:rx_inst|tick_count[5]        ; uart_rx:rx_inst|tick_count[5]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; uart_rx:rx_inst|tick_count[13]       ; uart_rx:rx_inst|tick_count[13]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; shift_reg:shift_reg_inst|data_out[6] ; fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_t8i1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.368      ;
; 0.707 ; uart_tx:tx_inst|tick_count[15]       ; uart_tx:tx_inst|tick_count[15]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; uart_tx:tx_inst|tick_count[9]        ; uart_tx:tx_inst|tick_count[9]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; uart_rx:rx_inst|tick_count[1]        ; uart_rx:rx_inst|tick_count[1]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; uart_rx:rx_inst|tick_count[11]       ; uart_rx:rx_inst|tick_count[11]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; uart_tx:tx_inst|tick_count[7]        ; uart_tx:tx_inst|tick_count[7]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; uart_rx:rx_inst|tick_count[6]        ; uart_rx:rx_inst|tick_count[6]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; uart_rx:rx_inst|tick_count[15]       ; uart_rx:rx_inst|tick_count[15]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; uart_tx:tx_inst|tick_count[2]        ; uart_tx:tx_inst|tick_count[2]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; uart_rx:rx_inst|tick_count[7]        ; uart_rx:rx_inst|tick_count[7]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; uart_rx:rx_inst|tick_count[9]        ; uart_rx:rx_inst|tick_count[9]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; uart_rx:rx_inst|bit_count[1]         ; uart_rx:rx_inst|bit_count[2]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; fifo:fifo_inst|count[2]              ; fifo:fifo_inst|count[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; shift_reg:shift_reg_inst|data_out[4] ; shift_reg:shift_reg_inst|data_out[5]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; uart_tx:tx_inst|tick_count[14]       ; uart_tx:tx_inst|tick_count[14]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; uart_tx:tx_inst|tick_count[8]        ; uart_tx:tx_inst|tick_count[8]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; uart_rx:rx_inst|tick_count[2]        ; uart_rx:rx_inst|tick_count[2]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; uart_rx:rx_inst|tick_count[4]        ; uart_rx:rx_inst|tick_count[4]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; uart_rx:rx_inst|tick_count[12]       ; uart_rx:rx_inst|tick_count[12]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; uart_rx:rx_inst|tick_count[10]       ; uart_rx:rx_inst|tick_count[10]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; uart_rx:rx_inst|tick_count[14]       ; uart_rx:rx_inst|tick_count[14]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; shift_reg:shift_reg_inst|data_out[1] ; shift_reg:shift_reg_inst|data_out[2]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; uart_rx:rx_inst|tick_count[8]        ; uart_rx:rx_inst|tick_count[8]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; uart_rx:rx_inst|bit_count[0]         ; uart_rx:rx_inst|bit_count[2]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.721 ; shift_reg:shift_reg_inst|data_out[0] ; fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_t8i1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.382      ;
; 0.721 ; fifo:fifo_inst|rd_ptr[0]             ; fifo:fifo_inst|rd_ptr[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.989      ;
; 0.721 ; fifo:fifo_inst|rd_ptr[0]             ; fifo:fifo_inst|rd_ptr[2]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.989      ;
; 0.723 ; fifo:fifo_inst|count[0]              ; fifo:fifo_inst|count[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.990      ;
; 0.728 ; uart_tx:tx_inst|bit_count[1]         ; uart_tx:tx_inst|bit_count[2]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.996      ;
; 0.734 ; uart_rx:rx_inst|tick_count[0]        ; uart_rx:rx_inst|tick_count[0]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.001      ;
; 0.739 ; shift_reg:shift_reg_inst|data_out[2] ; fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_t8i1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.400      ;
; 0.739 ; shift_reg:shift_reg_inst|data_out[3] ; fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_t8i1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.400      ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.425 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.152 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; clk                                                  ; 4.594 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.735 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 7.425 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.526      ;
; 7.425 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.526      ;
; 7.425 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.526      ;
; 7.425 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.526      ;
; 7.425 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.526      ;
; 7.425 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.526      ;
; 7.425 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.526      ;
; 7.425 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.526      ;
; 7.425 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.526      ;
; 7.425 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.526      ;
; 7.425 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.526      ;
; 7.425 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.526      ;
; 7.425 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.526      ;
; 7.425 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.526      ;
; 7.425 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.526      ;
; 7.425 ; uart_rx:rx_inst|tick_count[9]                                                                      ; uart_rx:rx_inst|tick_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.526      ;
; 7.517 ; fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_t8i1:auto_generated|ram_block1a0~portb_address_reg0 ; fifo:fifo_inst|data_out[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 2.249      ;
; 7.573 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.378      ;
; 7.573 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.378      ;
; 7.573 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.378      ;
; 7.573 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.378      ;
; 7.573 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.378      ;
; 7.573 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.378      ;
; 7.573 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.378      ;
; 7.573 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.378      ;
; 7.573 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.378      ;
; 7.573 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.378      ;
; 7.573 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.378      ;
; 7.573 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.378      ;
; 7.573 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.378      ;
; 7.573 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.378      ;
; 7.573 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.378      ;
; 7.573 ; uart_rx:rx_inst|tick_count[8]                                                                      ; uart_rx:rx_inst|tick_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.378      ;
; 7.591 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.360      ;
; 7.591 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.360      ;
; 7.591 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.360      ;
; 7.591 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.360      ;
; 7.591 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.360      ;
; 7.591 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.360      ;
; 7.591 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.360      ;
; 7.591 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.360      ;
; 7.591 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.360      ;
; 7.591 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.360      ;
; 7.591 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.360      ;
; 7.591 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.360      ;
; 7.591 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.360      ;
; 7.591 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.360      ;
; 7.591 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.360      ;
; 7.591 ; uart_rx:rx_inst|tick_count[13]                                                                     ; uart_rx:rx_inst|tick_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.360      ;
; 7.600 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.351      ;
; 7.600 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.351      ;
; 7.600 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.351      ;
; 7.600 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.351      ;
; 7.600 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.351      ;
; 7.600 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.351      ;
; 7.600 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.351      ;
; 7.600 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.351      ;
; 7.600 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.351      ;
; 7.600 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.351      ;
; 7.600 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.351      ;
; 7.600 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.351      ;
; 7.600 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.351      ;
; 7.600 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.351      ;
; 7.600 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.351      ;
; 7.600 ; uart_rx:rx_inst|tick_count[14]                                                                     ; uart_rx:rx_inst|tick_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.351      ;
; 7.639 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.312      ;
; 7.639 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.312      ;
; 7.639 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.312      ;
; 7.639 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.312      ;
; 7.639 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.312      ;
; 7.639 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.312      ;
; 7.639 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.312      ;
; 7.639 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.312      ;
; 7.639 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.312      ;
; 7.639 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.312      ;
; 7.639 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.312      ;
; 7.639 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.312      ;
; 7.639 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.312      ;
; 7.639 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.312      ;
; 7.639 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.312      ;
; 7.639 ; uart_rx:rx_inst|tick_count[5]                                                                      ; uart_rx:rx_inst|tick_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.312      ;
; 7.664 ; uart_tx:tx_inst|tick_count[5]                                                                      ; uart_tx:tx_inst|shift_reg[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.294      ;
; 7.664 ; uart_tx:tx_inst|tick_count[5]                                                                      ; uart_tx:tx_inst|shift_reg[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.294      ;
; 7.664 ; uart_tx:tx_inst|tick_count[5]                                                                      ; uart_tx:tx_inst|shift_reg[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.294      ;
; 7.664 ; uart_tx:tx_inst|tick_count[5]                                                                      ; uart_tx:tx_inst|shift_reg[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.294      ;
; 7.664 ; uart_tx:tx_inst|tick_count[5]                                                                      ; uart_tx:tx_inst|shift_reg[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.294      ;
; 7.664 ; uart_tx:tx_inst|tick_count[5]                                                                      ; uart_tx:tx_inst|shift_reg[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.294      ;
; 7.664 ; uart_tx:tx_inst|tick_count[5]                                                                      ; uart_tx:tx_inst|shift_reg[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.294      ;
; 7.664 ; uart_tx:tx_inst|tick_count[5]                                                                      ; uart_tx:tx_inst|shift_reg[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.294      ;
; 7.664 ; uart_tx:tx_inst|tick_count[5]                                                                      ; uart_tx:tx_inst|bit_count[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.294      ;
; 7.664 ; uart_tx:tx_inst|tick_count[5]                                                                      ; uart_tx:tx_inst|bit_count[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.294      ;
; 7.664 ; uart_tx:tx_inst|tick_count[5]                                                                      ; uart_tx:tx_inst|bit_count[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.294      ;
; 7.664 ; uart_tx:tx_inst|tick_count[5]                                                                      ; uart_tx:tx_inst|bit_count[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.294      ;
; 7.670 ; uart_tx:tx_inst|tick_count[2]                                                                      ; uart_tx:tx_inst|shift_reg[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.288      ;
; 7.670 ; uart_tx:tx_inst|tick_count[2]                                                                      ; uart_tx:tx_inst|shift_reg[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.288      ;
; 7.670 ; uart_tx:tx_inst|tick_count[2]                                                                      ; uart_tx:tx_inst|shift_reg[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.288      ;
; 7.670 ; uart_tx:tx_inst|tick_count[2]                                                                      ; uart_tx:tx_inst|shift_reg[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.288      ;
; 7.670 ; uart_tx:tx_inst|tick_count[2]                                                                      ; uart_tx:tx_inst|shift_reg[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.288      ;
; 7.670 ; uart_tx:tx_inst|tick_count[2]                                                                      ; uart_tx:tx_inst|shift_reg[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.288      ;
; 7.670 ; uart_tx:tx_inst|tick_count[2]                                                                      ; uart_tx:tx_inst|shift_reg[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.288      ;
+-------+----------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                       ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.152 ; shift_reg:shift_reg_inst|data_out[7] ; fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_t8i1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.483      ;
; 0.186 ; fifo:fifo_inst|wr_ptr[3]             ; fifo:fifo_inst|wr_ptr[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo:fifo_inst|wr_ptr[2]             ; fifo:fifo_inst|wr_ptr[2]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:tx_inst|bit_count[2]         ; uart_tx:tx_inst|bit_count[2]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:tx_inst|bit_count[1]         ; uart_tx:tx_inst|bit_count[1]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart_tx:tx_inst|tx                   ; uart_tx:tx_inst|tx                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo:fifo_inst|rd_ptr[3]             ; fifo:fifo_inst|rd_ptr[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo:fifo_inst|rd_ptr[2]             ; fifo:fifo_inst|rd_ptr[2]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo:fifo_inst|wr_ptr[1]             ; fifo:fifo_inst|wr_ptr[1]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo:fifo_inst|wr_ptr[0]             ; fifo:fifo_inst|wr_ptr[0]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:rx_inst|bit_count[1]         ; uart_rx:rx_inst|bit_count[1]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:rx_inst|bit_count[2]         ; uart_rx:rx_inst|bit_count[2]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; uart_rx:rx_inst|receiving            ; uart_rx:rx_inst|receiving                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; uart_tx:tx_inst|shift_reg[6]         ; uart_tx:tx_inst|shift_reg[5]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_tx:tx_inst|bit_count[0]         ; uart_tx:tx_inst|bit_count[0]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; uart_rx:rx_inst|data_out[0]          ; shift_reg:shift_reg_inst|data_out[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo:fifo_inst|rd_ptr[0]             ; fifo:fifo_inst|rd_ptr[0]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:rx_inst|bit_count[0]         ; uart_rx:rx_inst|bit_count[0]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.204 ; fifo:fifo_inst|rd_ptr[1]             ; fifo:fifo_inst|rd_ptr[2]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; shift_reg:shift_reg_inst|data_out[5] ; shift_reg:shift_reg_inst|data_out[6]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; shift_reg:shift_reg_inst|data_out[2] ; shift_reg:shift_reg_inst|data_out[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; uart_tx:tx_inst|bit_count[0]         ; uart_tx:tx_inst|bit_count[2]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; shift_reg:shift_reg_inst|data_out[3] ; shift_reg:shift_reg_inst|data_out[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; uart_rx:rx_inst|shift_reg[3]         ; uart_rx:rx_inst|shift_reg[2]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; uart_rx:rx_inst|shift_reg[4]         ; uart_rx:rx_inst|shift_reg[3]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; uart_rx:rx_inst|bit_count[0]         ; uart_rx:rx_inst|bit_count[1]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; shift_reg:shift_reg_inst|data_out[0] ; shift_reg:shift_reg_inst|data_out[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; uart_rx:rx_inst|shift_reg[1]         ; uart_rx:rx_inst|shift_reg[0]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; uart_rx:rx_inst|shift_reg[6]         ; uart_rx:rx_inst|shift_reg[5]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; uart_rx:rx_inst|shift_reg[7]         ; uart_rx:rx_inst|shift_reg[6]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.326      ;
; 0.208 ; uart_rx:rx_inst|shift_reg[5]         ; uart_rx:rx_inst|shift_reg[4]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.327      ;
; 0.208 ; uart_tx:tx_inst|bit_count[0]         ; uart_tx:tx_inst|bit_count[1]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.211 ; fifo:fifo_inst|wr_ptr[0]             ; fifo:fifo_inst|mem_rtl_0_bypass[1]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.211 ; fifo:fifo_inst|wr_ptr[2]             ; fifo:fifo_inst|wr_ptr[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.332      ;
; 0.219 ; fifo:fifo_inst|full                  ; fifo:fifo_inst|mem_rtl_0_bypass[0]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.340      ;
; 0.225 ; uart_tx:tx_inst|busy                 ; uart_tx:tx_inst|shift_reg[0]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.345      ;
; 0.226 ; uart_tx:tx_inst|busy                 ; uart_tx:tx_inst|tx                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.346      ;
; 0.254 ; uart_tx:tx_inst|shift_reg[3]         ; uart_tx:tx_inst|shift_reg[2]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.265 ; shift_reg:shift_reg_inst|data_out[6] ; shift_reg:shift_reg_inst|data_out[7]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.267 ; fifo:fifo_inst|mem_rtl_0_bypass[15]  ; fifo:fifo_inst|data_out[6]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; fifo:fifo_inst|mem_rtl_0_bypass[13]  ; fifo:fifo_inst|data_out[4]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; fifo:fifo_inst|mem_rtl_0_bypass[11]  ; fifo:fifo_inst|data_out[2]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; fifo:fifo_inst|mem_rtl_0_bypass[10]  ; fifo:fifo_inst|data_out[1]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; fifo:fifo_inst|count[4]              ; fifo:fifo_inst|empty                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; fifo:fifo_inst|mem_rtl_0_bypass[14]  ; fifo:fifo_inst|data_out[5]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; fifo:fifo_inst|rd_ptr[0]             ; fifo:fifo_inst|mem_rtl_0_bypass[2]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; fifo:fifo_inst|count[4]              ; fifo:fifo_inst|full                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.271 ; fifo:fifo_inst|count[4]              ; fifo:fifo_inst|count[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.294 ; uart_tx:tx_inst|shift_reg[4]         ; uart_tx:tx_inst|shift_reg[3]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; uart_tx:tx_inst|shift_reg[2]         ; uart_tx:tx_inst|shift_reg[1]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; uart_tx:tx_inst|shift_reg[5]         ; uart_tx:tx_inst|shift_reg[4]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; uart_tx:tx_inst|shift_reg[7]         ; uart_tx:tx_inst|shift_reg[6]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; uart_rx:rx_inst|data_out[2]          ; shift_reg:shift_reg_inst|data_out[2]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; uart_tx:tx_inst|shift_reg[8]         ; uart_tx:tx_inst|shift_reg[7]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; uart_rx:rx_inst|data_out[5]          ; shift_reg:shift_reg_inst|data_out[5]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; uart_rx:rx_inst|data_out[1]          ; shift_reg:shift_reg_inst|data_out[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; shift_reg:shift_reg_inst|data_out[6] ; fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_t8i1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.631      ;
; 0.299 ; fifo:fifo_inst|count[1]              ; fifo:fifo_inst|count[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; uart_rx:rx_inst|data_out[4]          ; shift_reg:shift_reg_inst|data_out[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; shift_reg:shift_reg_inst|data_out[5] ; fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_t8i1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.632      ;
; 0.300 ; fifo:fifo_inst|count[3]              ; fifo:fifo_inst|count[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.304 ; shift_reg:shift_reg_inst|data_out[0] ; fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_t8i1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.636      ;
; 0.304 ; uart_tx:tx_inst|tick_count[15]       ; uart_tx:tx_inst|tick_count[15]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; uart_tx:tx_inst|tick_count[5]        ; uart_tx:tx_inst|tick_count[5]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; uart_rx:rx_inst|tick_count[15]       ; uart_rx:rx_inst|tick_count[15]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; fifo:fifo_inst|rd_ptr[1]             ; fifo:fifo_inst|rd_ptr[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; uart_tx:tx_inst|tick_count[13]       ; uart_tx:tx_inst|tick_count[13]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_tx:tx_inst|tick_count[11]       ; uart_tx:tx_inst|tick_count[11]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_tx:tx_inst|tick_count[7]        ; uart_tx:tx_inst|tick_count[7]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_tx:tx_inst|tick_count[1]        ; uart_tx:tx_inst|tick_count[1]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_rx:rx_inst|tick_count[1]        ; uart_rx:rx_inst|tick_count[1]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_rx:rx_inst|tick_count[3]        ; uart_rx:rx_inst|tick_count[3]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_rx:rx_inst|tick_count[5]        ; uart_rx:rx_inst|tick_count[5]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_rx:rx_inst|tick_count[11]       ; uart_rx:rx_inst|tick_count[11]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_rx:rx_inst|tick_count[13]       ; uart_rx:rx_inst|tick_count[13]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; fifo:fifo_inst|count[2]              ; fifo:fifo_inst|count[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; uart_tx:tx_inst|tick_count[9]        ; uart_tx:tx_inst|tick_count[9]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_tx:tx_inst|tick_count[2]        ; uart_tx:tx_inst|tick_count[2]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_rx:rx_inst|tick_count[7]        ; uart_rx:rx_inst|tick_count[7]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_rx:rx_inst|tick_count[6]        ; uart_rx:rx_inst|tick_count[6]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_rx:rx_inst|tick_count[9]        ; uart_rx:rx_inst|tick_count[9]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; shift_reg:shift_reg_inst|data_out[4] ; shift_reg:shift_reg_inst|data_out[5]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; uart_tx:tx_inst|tick_count[14]       ; uart_tx:tx_inst|tick_count[14]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_tx:tx_inst|tick_count[8]        ; uart_tx:tx_inst|tick_count[8]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_rx:rx_inst|tick_count[2]        ; uart_rx:rx_inst|tick_count[2]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_rx:rx_inst|tick_count[4]        ; uart_rx:rx_inst|tick_count[4]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_rx:rx_inst|tick_count[8]        ; uart_rx:rx_inst|tick_count[8]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_rx:rx_inst|tick_count[14]       ; uart_rx:rx_inst|tick_count[14]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; uart_rx:rx_inst|tick_count[12]       ; uart_rx:rx_inst|tick_count[12]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; uart_rx:rx_inst|tick_count[10]       ; uart_rx:rx_inst|tick_count[10]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; uart_rx:rx_inst|bit_count[1]         ; uart_rx:rx_inst|bit_count[2]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; shift_reg:shift_reg_inst|data_out[1] ; shift_reg:shift_reg_inst|data_out[2]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.311 ; fifo:fifo_inst|count[0]              ; fifo:fifo_inst|count[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; shift_reg:shift_reg_inst|data_out[3] ; fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_t8i1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.644      ;
; 0.312 ; uart_tx:tx_inst|bit_count[1]         ; uart_tx:tx_inst|bit_count[2]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.433      ;
; 0.312 ; uart_rx:rx_inst|bit_count[0]         ; uart_rx:rx_inst|bit_count[2]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.315 ; shift_reg:shift_reg_inst|data_out[2] ; fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_t8i1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.647      ;
; 0.315 ; fifo:fifo_inst|rd_ptr[0]             ; fifo:fifo_inst|rd_ptr[2]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; fifo:fifo_inst|rd_ptr[0]             ; fifo:fifo_inst|rd_ptr[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; uart_rx:rx_inst|tick_count[0]        ; uart_rx:rx_inst|tick_count[0]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 3.845 ; 0.152 ; N/A      ; N/A     ; 4.594               ;
;  clk                                                  ; N/A   ; N/A   ; N/A      ; N/A     ; 4.594               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.845 ; 0.152 ; N/A      ; N/A     ; 4.716               ;
; Design-wide TNS                                       ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                  ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1790     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1790     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 138   ; 138  ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; clk                                                  ; clk                                                  ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Mon Oct 28 06:29:17 2024
Info: Command: quartus_sta uart -c uart
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uart.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 10.000 -waveform {0.000 5.000} -name clk clk
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 3.845
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.845               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.718               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.934               0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.323
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.323               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.716
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.716               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.943               0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 7.425
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.425               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.152
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.152               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.594               0.000 clk 
    Info (332119):     4.735               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4826 megabytes
    Info: Processing ended: Mon Oct 28 06:29:18 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


