#-----------------------------------------------------------
# Vivado v2022.1.2 (64-bit)
# SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
# IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
# Start of session at: Thu Apr 20 14:40:33 2023
# Process ID: 2551286
# Current directory: /nethome/asumbetla3/FPGA/Lab3/PartC
# Command line: vivado
# Log file: /nethome/asumbetla3/FPGA/Lab3/PartC/vivado.log
# Journal file: /nethome/asumbetla3/FPGA/Lab3/PartC/vivado.jou
# Running On: ece-linlabsrv01.ece.gatech.edu, OS: Linux, CPU Frequency: 2800.000 MHz, CPU Physical cores: 28, Host memory: 200903 MB
#-----------------------------------------------------------
start_gui
set_param gui.addressMap 0
create_project project_1 /nethome/asumbetla3/FPGA/Lab3/PartC/project_1 -part xc7z020clg400-1
set_property  ip_repo_paths  /nethome/asumbetla3/FPGA/Lab3/PartC/proj/solution1 [current_project]
update_ip_catalog
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:tiled_conv:1.0 tiled_conv_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_USE_S_AXI_HP1 {1}] [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/tiled_conv_0/m_axi_fm} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/tiled_conv_0/m_axi_wt} Slave {/processing_system7_0/S_AXI_HP1} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/tiled_conv_0/s_axi_control} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins tiled_conv_0/s_axi_control]
endgroup
validate_bd_design
make_wrapper -files [get_files /nethome/asumbetla3/FPGA/Lab3/PartC/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /nethome/asumbetla3/FPGA/Lab3/PartC/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 56
wait_on_run impl_1
open_run impl_1
