0.6
2019.1
May 24 2019
15:06:07
F:/Sillycon/Code/RTL/16 X 16 register file/16 X 16 register file.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Sillycon/Code/RTL/16 X 16 register file/register_design.v,1751093865,verilog,,F:/Sillycon/Code/RTL/16 X 16 register file/register_tb.v,,register_design,,,,,,,,
F:/Sillycon/Code/RTL/16 X 16 register file/register_tb.v,1751094005,verilog,,,,register_tb,,,,,,,,
