

================================================================
== Vitis HLS Report for 'digitReversedDataReOrder_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:46:36 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.624 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       14|       16|  56.000 ns|  64.000 ns|   14|   16|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+
        |                                                                                  |                                                                       |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
        |                                     Instance                                     |                                 Module                                |   min   |   max   |    min    |    max    | min | max |                   Type                   |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+
        |grp_cacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s_fu_90            |cacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s           |        5|        6|  20.000 ns|  24.000 ns|    4|    4|  loop rewind stp(delay=0 clock cycles(s))|
        |grp_writeBackCacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s_fu_126  |writeBackCacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s  |        6|        7|  24.000 ns|  28.000 ns|    4|    4|  loop rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        8|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|     1184|     1555|    -|
|Memory               |        0|     -|      256|      264|    0|
|Multiplexer          |        -|     -|        -|      475|    -|
|Register             |        -|     -|        7|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1447|     2302|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                     Instance                                     |                                 Module                                | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_cacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s_fu_90            |cacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s           |        0|   0|  552|  733|    0|
    |grp_writeBackCacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s_fu_126  |writeBackCacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s  |        0|   0|  632|  822|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                             |                                                                       |        0|   0| 1184| 1555|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |             Memory            |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |digitReverseBuff_M_real_V_0_U  |digitReversedDataReOrder_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s_digEe0  |        0|  32|  33|    0|     4|   27|     1|          108|
    |digitReverseBuff_M_real_V_1_U  |digitReversedDataReOrder_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s_digEe0  |        0|  32|  33|    0|     4|   27|     1|          108|
    |digitReverseBuff_M_real_V_2_U  |digitReversedDataReOrder_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s_digEe0  |        0|  32|  33|    0|     4|   27|     1|          108|
    |digitReverseBuff_M_real_V_3_U  |digitReversedDataReOrder_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s_digEe0  |        0|  32|  33|    0|     4|   27|     1|          108|
    |digitReverseBuff_M_imag_V_0_U  |digitReversedDataReOrder_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s_digEe0  |        0|  32|  33|    0|     4|   27|     1|          108|
    |digitReverseBuff_M_imag_V_1_U  |digitReversedDataReOrder_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s_digEe0  |        0|  32|  33|    0|     4|   27|     1|          108|
    |digitReverseBuff_M_imag_V_2_U  |digitReversedDataReOrder_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s_digEe0  |        0|  32|  33|    0|     4|   27|     1|          108|
    |digitReverseBuff_M_imag_V_3_U  |digitReversedDataReOrder_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s_digEe0  |        0|  32|  33|    0|     4|   27|     1|          108|
    +-------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                          |                                                                                  |        0| 256| 264|    0|    32|  216|     8|          864|
    +-------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |ap_ext_blocking_n  |       and|   0|  0|   2|           1|           2|
    |ap_int_blocking_n  |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n  |       and|   0|  0|   2|           1|           2|
    |ap_block_state1    |        or|   0|  0|   2|           1|           1|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|   8|           4|           7|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  26|          5|    1|          5|
    |ap_done                               |   9|          2|    1|          2|
    |digitReverseBuff_M_imag_V_0_address0  |  14|          3|    2|          6|
    |digitReverseBuff_M_imag_V_0_ce0       |  14|          3|    1|          3|
    |digitReverseBuff_M_imag_V_0_we0       |   9|          2|    1|          2|
    |digitReverseBuff_M_imag_V_1_address0  |  14|          3|    2|          6|
    |digitReverseBuff_M_imag_V_1_ce0       |  14|          3|    1|          3|
    |digitReverseBuff_M_imag_V_1_we0       |   9|          2|    1|          2|
    |digitReverseBuff_M_imag_V_2_address0  |  14|          3|    2|          6|
    |digitReverseBuff_M_imag_V_2_ce0       |  14|          3|    1|          3|
    |digitReverseBuff_M_imag_V_2_we0       |   9|          2|    1|          2|
    |digitReverseBuff_M_imag_V_3_address0  |  14|          3|    2|          6|
    |digitReverseBuff_M_imag_V_3_ce0       |  14|          3|    1|          3|
    |digitReverseBuff_M_imag_V_3_we0       |   9|          2|    1|          2|
    |digitReverseBuff_M_real_V_0_address0  |  14|          3|    2|          6|
    |digitReverseBuff_M_real_V_0_ce0       |  14|          3|    1|          3|
    |digitReverseBuff_M_real_V_0_we0       |   9|          2|    1|          2|
    |digitReverseBuff_M_real_V_1_address0  |  14|          3|    2|          6|
    |digitReverseBuff_M_real_V_1_ce0       |  14|          3|    1|          3|
    |digitReverseBuff_M_real_V_1_we0       |   9|          2|    1|          2|
    |digitReverseBuff_M_real_V_2_address0  |  14|          3|    2|          6|
    |digitReverseBuff_M_real_V_2_ce0       |  14|          3|    1|          3|
    |digitReverseBuff_M_real_V_2_we0       |   9|          2|    1|          2|
    |digitReverseBuff_M_real_V_3_address0  |  14|          3|    2|          6|
    |digitReverseBuff_M_real_V_3_ce0       |  14|          3|    1|          3|
    |digitReverseBuff_M_real_V_3_we0       |   9|          2|    1|          2|
    |p_inData_0_0_0_0_01_read              |   9|          2|    1|          2|
    |p_inData_0_0_0_0_02_read              |   9|          2|    1|          2|
    |p_inData_0_0_0_0_03_read              |   9|          2|    1|          2|
    |p_inData_0_0_0_0_0_read               |   9|          2|    1|          2|
    |p_inData_0_1_0_0_04_read              |   9|          2|    1|          2|
    |p_inData_0_1_0_0_05_read              |   9|          2|    1|          2|
    |p_inData_0_1_0_0_06_read              |   9|          2|    1|          2|
    |p_inData_0_1_0_0_0_read               |   9|          2|    1|          2|
    |p_outData_0_0_0_0_07_write            |   9|          2|    1|          2|
    |p_outData_0_0_0_0_08_write            |   9|          2|    1|          2|
    |p_outData_0_0_0_0_09_write            |   9|          2|    1|          2|
    |p_outData_0_0_0_0_0_write             |   9|          2|    1|          2|
    |p_outData_0_1_0_0_010_write           |   9|          2|    1|          2|
    |p_outData_0_1_0_0_011_write           |   9|          2|    1|          2|
    |p_outData_0_1_0_0_012_write           |   9|          2|    1|          2|
    |p_outData_0_1_0_0_0_write             |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 475|        103|   50|        127|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                              Name                                             | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                      |  4|   0|    4|          0|
    |ap_done_reg                                                                                    |  1|   0|    1|          0|
    |grp_cacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s_fu_90_ap_start_reg            |  1|   0|    1|          0|
    |grp_writeBackCacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s_fu_126_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                          |  7|   0|    7|          0|
    +-----------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                                      Source Object                                     |    C Type    |
+------------------------------+-----+-----+------------+----------------------------------------------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  digitReversedDataReOrder<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> >|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  digitReversedDataReOrder<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> >|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  digitReversedDataReOrder<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> >|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  digitReversedDataReOrder<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> >|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  digitReversedDataReOrder<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> >|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  digitReversedDataReOrder<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> >|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  digitReversedDataReOrder<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> >|  return value|
|ap_ext_blocking_n             |  out|    1|  ap_ctrl_hs|  digitReversedDataReOrder<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> >|  return value|
|ap_str_blocking_n             |  out|    1|  ap_ctrl_hs|  digitReversedDataReOrder<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> >|  return value|
|ap_int_blocking_n             |  out|    1|  ap_ctrl_hs|  digitReversedDataReOrder<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> >|  return value|
|p_inData_0_0_0_0_0_dout       |   in|   27|     ap_fifo|                                                                      p_inData_0_0_0_0_0|       pointer|
|p_inData_0_0_0_0_0_empty_n    |   in|    1|     ap_fifo|                                                                      p_inData_0_0_0_0_0|       pointer|
|p_inData_0_0_0_0_0_read       |  out|    1|     ap_fifo|                                                                      p_inData_0_0_0_0_0|       pointer|
|p_inData_0_0_0_0_01_dout      |   in|   27|     ap_fifo|                                                                     p_inData_0_0_0_0_01|       pointer|
|p_inData_0_0_0_0_01_empty_n   |   in|    1|     ap_fifo|                                                                     p_inData_0_0_0_0_01|       pointer|
|p_inData_0_0_0_0_01_read      |  out|    1|     ap_fifo|                                                                     p_inData_0_0_0_0_01|       pointer|
|p_inData_0_0_0_0_02_dout      |   in|   27|     ap_fifo|                                                                     p_inData_0_0_0_0_02|       pointer|
|p_inData_0_0_0_0_02_empty_n   |   in|    1|     ap_fifo|                                                                     p_inData_0_0_0_0_02|       pointer|
|p_inData_0_0_0_0_02_read      |  out|    1|     ap_fifo|                                                                     p_inData_0_0_0_0_02|       pointer|
|p_inData_0_0_0_0_03_dout      |   in|   27|     ap_fifo|                                                                     p_inData_0_0_0_0_03|       pointer|
|p_inData_0_0_0_0_03_empty_n   |   in|    1|     ap_fifo|                                                                     p_inData_0_0_0_0_03|       pointer|
|p_inData_0_0_0_0_03_read      |  out|    1|     ap_fifo|                                                                     p_inData_0_0_0_0_03|       pointer|
|p_inData_0_1_0_0_0_dout       |   in|   27|     ap_fifo|                                                                      p_inData_0_1_0_0_0|       pointer|
|p_inData_0_1_0_0_0_empty_n    |   in|    1|     ap_fifo|                                                                      p_inData_0_1_0_0_0|       pointer|
|p_inData_0_1_0_0_0_read       |  out|    1|     ap_fifo|                                                                      p_inData_0_1_0_0_0|       pointer|
|p_inData_0_1_0_0_04_dout      |   in|   27|     ap_fifo|                                                                     p_inData_0_1_0_0_04|       pointer|
|p_inData_0_1_0_0_04_empty_n   |   in|    1|     ap_fifo|                                                                     p_inData_0_1_0_0_04|       pointer|
|p_inData_0_1_0_0_04_read      |  out|    1|     ap_fifo|                                                                     p_inData_0_1_0_0_04|       pointer|
|p_inData_0_1_0_0_05_dout      |   in|   27|     ap_fifo|                                                                     p_inData_0_1_0_0_05|       pointer|
|p_inData_0_1_0_0_05_empty_n   |   in|    1|     ap_fifo|                                                                     p_inData_0_1_0_0_05|       pointer|
|p_inData_0_1_0_0_05_read      |  out|    1|     ap_fifo|                                                                     p_inData_0_1_0_0_05|       pointer|
|p_inData_0_1_0_0_06_dout      |   in|   27|     ap_fifo|                                                                     p_inData_0_1_0_0_06|       pointer|
|p_inData_0_1_0_0_06_empty_n   |   in|    1|     ap_fifo|                                                                     p_inData_0_1_0_0_06|       pointer|
|p_inData_0_1_0_0_06_read      |  out|    1|     ap_fifo|                                                                     p_inData_0_1_0_0_06|       pointer|
|p_outData_0_0_0_0_0_din       |  out|   27|     ap_fifo|                                                                     p_outData_0_0_0_0_0|       pointer|
|p_outData_0_0_0_0_0_full_n    |   in|    1|     ap_fifo|                                                                     p_outData_0_0_0_0_0|       pointer|
|p_outData_0_0_0_0_0_write     |  out|    1|     ap_fifo|                                                                     p_outData_0_0_0_0_0|       pointer|
|p_outData_0_0_0_0_07_din      |  out|   27|     ap_fifo|                                                                    p_outData_0_0_0_0_07|       pointer|
|p_outData_0_0_0_0_07_full_n   |   in|    1|     ap_fifo|                                                                    p_outData_0_0_0_0_07|       pointer|
|p_outData_0_0_0_0_07_write    |  out|    1|     ap_fifo|                                                                    p_outData_0_0_0_0_07|       pointer|
|p_outData_0_0_0_0_08_din      |  out|   27|     ap_fifo|                                                                    p_outData_0_0_0_0_08|       pointer|
|p_outData_0_0_0_0_08_full_n   |   in|    1|     ap_fifo|                                                                    p_outData_0_0_0_0_08|       pointer|
|p_outData_0_0_0_0_08_write    |  out|    1|     ap_fifo|                                                                    p_outData_0_0_0_0_08|       pointer|
|p_outData_0_0_0_0_09_din      |  out|   27|     ap_fifo|                                                                    p_outData_0_0_0_0_09|       pointer|
|p_outData_0_0_0_0_09_full_n   |   in|    1|     ap_fifo|                                                                    p_outData_0_0_0_0_09|       pointer|
|p_outData_0_0_0_0_09_write    |  out|    1|     ap_fifo|                                                                    p_outData_0_0_0_0_09|       pointer|
|p_outData_0_1_0_0_0_din       |  out|   27|     ap_fifo|                                                                     p_outData_0_1_0_0_0|       pointer|
|p_outData_0_1_0_0_0_full_n    |   in|    1|     ap_fifo|                                                                     p_outData_0_1_0_0_0|       pointer|
|p_outData_0_1_0_0_0_write     |  out|    1|     ap_fifo|                                                                     p_outData_0_1_0_0_0|       pointer|
|p_outData_0_1_0_0_010_din     |  out|   27|     ap_fifo|                                                                   p_outData_0_1_0_0_010|       pointer|
|p_outData_0_1_0_0_010_full_n  |   in|    1|     ap_fifo|                                                                   p_outData_0_1_0_0_010|       pointer|
|p_outData_0_1_0_0_010_write   |  out|    1|     ap_fifo|                                                                   p_outData_0_1_0_0_010|       pointer|
|p_outData_0_1_0_0_011_din     |  out|   27|     ap_fifo|                                                                   p_outData_0_1_0_0_011|       pointer|
|p_outData_0_1_0_0_011_full_n  |   in|    1|     ap_fifo|                                                                   p_outData_0_1_0_0_011|       pointer|
|p_outData_0_1_0_0_011_write   |  out|    1|     ap_fifo|                                                                   p_outData_0_1_0_0_011|       pointer|
|p_outData_0_1_0_0_012_din     |  out|   27|     ap_fifo|                                                                   p_outData_0_1_0_0_012|       pointer|
|p_outData_0_1_0_0_012_full_n  |   in|    1|     ap_fifo|                                                                   p_outData_0_1_0_0_012|       pointer|
|p_outData_0_1_0_0_012_write   |  out|    1|     ap_fifo|                                                                   p_outData_0_1_0_0_012|       pointer|
+------------------------------+-----+-----+------------+----------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 5 [1/1] (0.69ns)   --->   "%digitReverseBuff_M_real_V_0 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:393]   --->   Operation 5 'alloca' 'digitReverseBuff_M_real_V_0' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 6 [1/1] (0.69ns)   --->   "%digitReverseBuff_M_real_V_1 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:393]   --->   Operation 6 'alloca' 'digitReverseBuff_M_real_V_1' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 7 [1/1] (0.69ns)   --->   "%digitReverseBuff_M_real_V_2 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:393]   --->   Operation 7 'alloca' 'digitReverseBuff_M_real_V_2' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 8 [1/1] (0.69ns)   --->   "%digitReverseBuff_M_real_V_3 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:393]   --->   Operation 8 'alloca' 'digitReverseBuff_M_real_V_3' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 9 [1/1] (0.69ns)   --->   "%digitReverseBuff_M_imag_V_0 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:393]   --->   Operation 9 'alloca' 'digitReverseBuff_M_imag_V_0' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 10 [1/1] (0.69ns)   --->   "%digitReverseBuff_M_imag_V_1 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:393]   --->   Operation 10 'alloca' 'digitReverseBuff_M_imag_V_1' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 11 [1/1] (0.69ns)   --->   "%digitReverseBuff_M_imag_V_2 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:393]   --->   Operation 11 'alloca' 'digitReverseBuff_M_imag_V_2' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 12 [1/1] (0.69ns)   --->   "%digitReverseBuff_M_imag_V_3 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:393]   --->   Operation 12 'alloca' 'digitReverseBuff_M_imag_V_3' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln398 = call void @cacheDataDR<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> >, i27 %p_inData_0_0_0_0_0, i27 %p_inData_0_0_0_0_01, i27 %p_inData_0_0_0_0_02, i27 %p_inData_0_0_0_0_03, i27 %p_inData_0_1_0_0_0, i27 %p_inData_0_1_0_0_04, i27 %p_inData_0_1_0_0_05, i27 %p_inData_0_1_0_0_06, i27 %digitReverseBuff_M_real_V_0, i27 %digitReverseBuff_M_real_V_1, i27 %digitReverseBuff_M_real_V_2, i27 %digitReverseBuff_M_real_V_3, i27 %digitReverseBuff_M_imag_V_0, i27 %digitReverseBuff_M_imag_V_1, i27 %digitReverseBuff_M_imag_V_2, i27 %digitReverseBuff_M_imag_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:398]   --->   Operation 13 'call' 'call_ln398' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln398 = call void @cacheDataDR<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> >, i27 %p_inData_0_0_0_0_0, i27 %p_inData_0_0_0_0_01, i27 %p_inData_0_0_0_0_02, i27 %p_inData_0_0_0_0_03, i27 %p_inData_0_1_0_0_0, i27 %p_inData_0_1_0_0_04, i27 %p_inData_0_1_0_0_05, i27 %p_inData_0_1_0_0_06, i27 %digitReverseBuff_M_real_V_0, i27 %digitReverseBuff_M_real_V_1, i27 %digitReverseBuff_M_real_V_2, i27 %digitReverseBuff_M_real_V_3, i27 %digitReverseBuff_M_imag_V_0, i27 %digitReverseBuff_M_imag_V_1, i27 %digitReverseBuff_M_imag_V_2, i27 %digitReverseBuff_M_imag_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:398]   --->   Operation 14 'call' 'call_ln398' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln399 = call void @writeBackCacheDataDR<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> >, i27 %digitReverseBuff_M_real_V_0, i27 %digitReverseBuff_M_real_V_1, i27 %digitReverseBuff_M_real_V_2, i27 %digitReverseBuff_M_real_V_3, i27 %digitReverseBuff_M_imag_V_0, i27 %digitReverseBuff_M_imag_V_1, i27 %digitReverseBuff_M_imag_V_2, i27 %digitReverseBuff_M_imag_V_3, i27 %p_outData_0_0_0_0_0, i27 %p_outData_0_0_0_0_07, i27 %p_outData_0_0_0_0_08, i27 %p_outData_0_0_0_0_09, i27 %p_outData_0_1_0_0_0, i27 %p_outData_0_1_0_0_010, i27 %p_outData_0_1_0_0_011, i27 %p_outData_0_1_0_0_012" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:399]   --->   Operation 15 'call' 'call_ln399' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inData_0_1_0_0_06, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inData_0_1_0_0_05, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inData_0_1_0_0_04, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inData_0_1_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inData_0_0_0_0_03, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inData_0_0_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inData_0_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inData_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outData_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outData_0_0_0_0_07, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outData_0_0_0_0_08, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outData_0_0_0_0_09, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outData_0_1_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outData_0_1_0_0_010, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outData_0_1_0_0_011, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outData_0_1_0_0_012, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i27 %p_inData_0_1_0_0_0, i27 %p_inData_0_1_0_0_04, i27 %p_inData_0_1_0_0_05, i27 %p_inData_0_1_0_0_06, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i27 %p_inData_0_0_0_0_0, i27 %p_inData_0_0_0_0_01, i27 %p_inData_0_0_0_0_02, i27 %p_inData_0_0_0_0_03, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln399 = call void @writeBackCacheDataDR<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> >, i27 %digitReverseBuff_M_real_V_0, i27 %digitReverseBuff_M_real_V_1, i27 %digitReverseBuff_M_real_V_2, i27 %digitReverseBuff_M_real_V_3, i27 %digitReverseBuff_M_imag_V_0, i27 %digitReverseBuff_M_imag_V_1, i27 %digitReverseBuff_M_imag_V_2, i27 %digitReverseBuff_M_imag_V_3, i27 %p_outData_0_0_0_0_0, i27 %p_outData_0_0_0_0_07, i27 %p_outData_0_0_0_0_08, i27 %p_outData_0_0_0_0_09, i27 %p_outData_0_1_0_0_0, i27 %p_outData_0_1_0_0_010, i27 %p_outData_0_1_0_0_011, i27 %p_outData_0_1_0_0_012" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:399]   --->   Operation 34 'call' 'call_ln399' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln400 = ret" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:400]   --->   Operation 35 'ret' 'ret_ln400' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_inData_0_0_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inData_0_0_0_0_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inData_0_0_0_0_02]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inData_0_0_0_0_03]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inData_0_1_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inData_0_1_0_0_04]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inData_0_1_0_0_05]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inData_0_1_0_0_06]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outData_0_0_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outData_0_0_0_0_07]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outData_0_0_0_0_08]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outData_0_0_0_0_09]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outData_0_1_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outData_0_1_0_0_010]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outData_0_1_0_0_011]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outData_0_1_0_0_012]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
digitReverseBuff_M_real_V_0 (alloca       ) [ 00111]
digitReverseBuff_M_real_V_1 (alloca       ) [ 00111]
digitReverseBuff_M_real_V_2 (alloca       ) [ 00111]
digitReverseBuff_M_real_V_3 (alloca       ) [ 00111]
digitReverseBuff_M_imag_V_0 (alloca       ) [ 00111]
digitReverseBuff_M_imag_V_1 (alloca       ) [ 00111]
digitReverseBuff_M_imag_V_2 (alloca       ) [ 00111]
digitReverseBuff_M_imag_V_3 (alloca       ) [ 00111]
call_ln398                  (call         ) [ 00000]
specinterface_ln0           (specinterface) [ 00000]
specinterface_ln0           (specinterface) [ 00000]
specinterface_ln0           (specinterface) [ 00000]
specinterface_ln0           (specinterface) [ 00000]
specinterface_ln0           (specinterface) [ 00000]
specinterface_ln0           (specinterface) [ 00000]
specinterface_ln0           (specinterface) [ 00000]
specinterface_ln0           (specinterface) [ 00000]
specinterface_ln0           (specinterface) [ 00000]
specinterface_ln0           (specinterface) [ 00000]
specinterface_ln0           (specinterface) [ 00000]
specinterface_ln0           (specinterface) [ 00000]
specinterface_ln0           (specinterface) [ 00000]
specinterface_ln0           (specinterface) [ 00000]
specinterface_ln0           (specinterface) [ 00000]
specinterface_ln0           (specinterface) [ 00000]
specmemcore_ln0             (specmemcore  ) [ 00000]
specmemcore_ln0             (specmemcore  ) [ 00000]
call_ln399                  (call         ) [ 00000]
ret_ln400                   (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_inData_0_0_0_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_0_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_inData_0_0_0_0_01">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_0_0_0_01"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_inData_0_0_0_0_02">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_0_0_0_02"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_inData_0_0_0_0_03">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_0_0_0_03"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_inData_0_1_0_0_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_1_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_inData_0_1_0_0_04">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_1_0_0_04"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_inData_0_1_0_0_05">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_1_0_0_05"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_inData_0_1_0_0_06">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_1_0_0_06"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_outData_0_0_0_0_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outData_0_0_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_outData_0_0_0_0_07">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outData_0_0_0_0_07"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_outData_0_0_0_0_08">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outData_0_0_0_0_08"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_outData_0_0_0_0_09">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outData_0_0_0_0_09"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_outData_0_1_0_0_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outData_0_1_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_outData_0_1_0_0_010">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outData_0_1_0_0_010"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_outData_0_1_0_0_011">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outData_0_1_0_0_011"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_outData_0_1_0_0_012">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outData_0_1_0_0_012"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cacheDataDR<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> >"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="writeBackCacheDataDR<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> >"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="digitReverseBuff_M_real_V_0_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="digitReverseBuff_M_real_V_0/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="digitReverseBuff_M_real_V_1_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="digitReverseBuff_M_real_V_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="digitReverseBuff_M_real_V_2_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="digitReverseBuff_M_real_V_2/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="digitReverseBuff_M_real_V_3_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="digitReverseBuff_M_real_V_3/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="digitReverseBuff_M_imag_V_0_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="digitReverseBuff_M_imag_V_0/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="digitReverseBuff_M_imag_V_1_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="digitReverseBuff_M_imag_V_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="digitReverseBuff_M_imag_V_2_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="digitReverseBuff_M_imag_V_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="digitReverseBuff_M_imag_V_3_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="digitReverseBuff_M_imag_V_3/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_cacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="27" slack="0"/>
<pin id="93" dir="0" index="2" bw="27" slack="0"/>
<pin id="94" dir="0" index="3" bw="27" slack="0"/>
<pin id="95" dir="0" index="4" bw="27" slack="0"/>
<pin id="96" dir="0" index="5" bw="27" slack="0"/>
<pin id="97" dir="0" index="6" bw="27" slack="0"/>
<pin id="98" dir="0" index="7" bw="27" slack="0"/>
<pin id="99" dir="0" index="8" bw="27" slack="0"/>
<pin id="100" dir="0" index="9" bw="27" slack="0"/>
<pin id="101" dir="0" index="10" bw="27" slack="0"/>
<pin id="102" dir="0" index="11" bw="27" slack="0"/>
<pin id="103" dir="0" index="12" bw="27" slack="0"/>
<pin id="104" dir="0" index="13" bw="27" slack="0"/>
<pin id="105" dir="0" index="14" bw="27" slack="0"/>
<pin id="106" dir="0" index="15" bw="27" slack="0"/>
<pin id="107" dir="0" index="16" bw="27" slack="0"/>
<pin id="108" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln398/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_writeBackCacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="27" slack="2147483647"/>
<pin id="130" dir="0" index="3" bw="27" slack="2147483647"/>
<pin id="131" dir="0" index="4" bw="27" slack="2147483647"/>
<pin id="132" dir="0" index="5" bw="27" slack="2147483647"/>
<pin id="133" dir="0" index="6" bw="27" slack="2147483647"/>
<pin id="134" dir="0" index="7" bw="27" slack="2147483647"/>
<pin id="135" dir="0" index="8" bw="27" slack="2147483647"/>
<pin id="136" dir="0" index="9" bw="27" slack="0"/>
<pin id="137" dir="0" index="10" bw="27" slack="0"/>
<pin id="138" dir="0" index="11" bw="27" slack="0"/>
<pin id="139" dir="0" index="12" bw="27" slack="0"/>
<pin id="140" dir="0" index="13" bw="27" slack="0"/>
<pin id="141" dir="0" index="14" bw="27" slack="0"/>
<pin id="142" dir="0" index="15" bw="27" slack="0"/>
<pin id="143" dir="0" index="16" bw="27" slack="0"/>
<pin id="144" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln399/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="32" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="32" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="32" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="32" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="32" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="32" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="90" pin=4"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="90" pin=5"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="90" pin=6"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="90" pin=7"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="90" pin=8"/></net>

<net id="118"><net_src comp="58" pin="1"/><net_sink comp="90" pin=9"/></net>

<net id="119"><net_src comp="62" pin="1"/><net_sink comp="90" pin=10"/></net>

<net id="120"><net_src comp="66" pin="1"/><net_sink comp="90" pin=11"/></net>

<net id="121"><net_src comp="70" pin="1"/><net_sink comp="90" pin=12"/></net>

<net id="122"><net_src comp="74" pin="1"/><net_sink comp="90" pin=13"/></net>

<net id="123"><net_src comp="78" pin="1"/><net_sink comp="90" pin=14"/></net>

<net id="124"><net_src comp="82" pin="1"/><net_sink comp="90" pin=15"/></net>

<net id="125"><net_src comp="86" pin="1"/><net_sink comp="90" pin=16"/></net>

<net id="145"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="126" pin=9"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="126" pin=10"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="126" pin=11"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="126" pin=12"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="126" pin=13"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="126" pin=14"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="126" pin=15"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="126" pin=16"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_outData_0_0_0_0_0 | {3 4 }
	Port: p_outData_0_0_0_0_07 | {3 4 }
	Port: p_outData_0_0_0_0_08 | {3 4 }
	Port: p_outData_0_0_0_0_09 | {3 4 }
	Port: p_outData_0_1_0_0_0 | {3 4 }
	Port: p_outData_0_1_0_0_010 | {3 4 }
	Port: p_outData_0_1_0_0_011 | {3 4 }
	Port: p_outData_0_1_0_0_012 | {3 4 }
 - Input state : 
	Port: digitReversedDataReOrder<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> > : p_inData_0_0_0_0_0 | {1 2 }
	Port: digitReversedDataReOrder<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> > : p_inData_0_0_0_0_01 | {1 2 }
	Port: digitReversedDataReOrder<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> > : p_inData_0_0_0_0_02 | {1 2 }
	Port: digitReversedDataReOrder<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> > : p_inData_0_0_0_0_03 | {1 2 }
	Port: digitReversedDataReOrder<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> > : p_inData_0_1_0_0_0 | {1 2 }
	Port: digitReversedDataReOrder<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> > : p_inData_0_1_0_0_04 | {1 2 }
	Port: digitReversedDataReOrder<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> > : p_inData_0_1_0_0_05 | {1 2 }
	Port: digitReversedDataReOrder<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> > : p_inData_0_1_0_0_06 | {1 2 }
	Port: digitReversedDataReOrder<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> > : p_outData_0_0_0_0_0 | {}
	Port: digitReversedDataReOrder<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> > : p_outData_0_0_0_0_07 | {}
	Port: digitReversedDataReOrder<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> > : p_outData_0_0_0_0_08 | {}
	Port: digitReversedDataReOrder<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> > : p_outData_0_0_0_0_09 | {}
	Port: digitReversedDataReOrder<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> > : p_outData_0_1_0_0_0 | {}
	Port: digitReversedDataReOrder<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> > : p_outData_0_1_0_0_010 | {}
	Port: digitReversedDataReOrder<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> > : p_outData_0_1_0_0_011 | {}
	Port: digitReversedDataReOrder<16, 4, ap_fixed<27, 13, 5, 3, 0>, ap_fixed<27, 13, 5, 3, 0> > : p_outData_0_1_0_0_012 | {}
  - Chain level:
	State 1
		call_ln398 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                  Functional Unit                                 |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|
|   call   |      grp_cacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s_fu_90      |  0.387  |   1196  |    28   |
|          | grp_writeBackCacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s_fu_126 |  3.483  |   1164  |   127   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                  |   3.87  |   2360  |   155   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|

Memories:
+---------------------------+--------+--------+--------+--------+
|                           |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------------+--------+--------+--------+--------+
|digitReverseBuff_M_imag_V_0|    0   |   32   |   33   |    0   |
|digitReverseBuff_M_imag_V_1|    0   |   32   |   33   |    0   |
|digitReverseBuff_M_imag_V_2|    0   |   32   |   33   |    0   |
|digitReverseBuff_M_imag_V_3|    0   |   32   |   33   |    0   |
|digitReverseBuff_M_real_V_0|    0   |   32   |   33   |    0   |
|digitReverseBuff_M_real_V_1|    0   |   32   |   33   |    0   |
|digitReverseBuff_M_real_V_2|    0   |   32   |   33   |    0   |
|digitReverseBuff_M_real_V_3|    0   |   32   |   33   |    0   |
+---------------------------+--------+--------+--------+--------+
|           Total           |    0   |   256  |   264  |    0   |
+---------------------------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |  2360  |   155  |    -   |
|   Memory  |    0   |    -   |   256  |   264  |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    3   |  2616  |   419  |    0   |
+-----------+--------+--------+--------+--------+--------+
