Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/kanish/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot block_ram_behav xil_defaultlib.block_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'probe0' [/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.srcs/sources_1/imports/new/block_ram.v:56]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'probe1' [/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.srcs/sources_1/imports/new/block_ram.v:57]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'probe2' [/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.srcs/sources_1/imports/new/block_ram.v:58]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'probe3' [/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.srcs/sources_1/imports/new/block_ram.v:59]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'probe4' [/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.srcs/sources_1/imports/new/block_ram.v:60]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'probe5' [/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.srcs/sources_1/imports/new/block_ram.v:61]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'probe6' [/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.srcs/sources_1/imports/new/block_ram.v:62]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'probe7' [/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.srcs/sources_1/imports/new/block_ram.v:63]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'probe8' [/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.srcs/sources_1/imports/new/block_ram.v:64]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'probe9' [/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.srcs/sources_1/imports/new/block_ram.v:65]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'probe10' [/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.srcs/sources_1/imports/new/block_ram.v:66]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'probe11' [/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.srcs/sources_1/imports/new/block_ram.v:67]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'probe12' [/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.srcs/sources_1/imports/new/block_ram.v:68]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'probe13' [/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.srcs/sources_1/imports/new/block_ram.v:69]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'probe14' [/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.srcs/sources_1/imports/new/block_ram.v:70]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'probe15' [/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.srcs/sources_1/imports/new/block_ram.v:71]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'c' [/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.srcs/sources_1/imports/new/block_ram.v:92]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.block_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot block_ram_behav
