# Pipelined-CPU
A pipelined CPU for a 16-bit MIPS architecture in VHDL, for the Computers Architecture course @/AUEB (2021). Created and simulated using the Quartus 2 software. Much of the VHDL code belongs to AUEB as a part of the Computers Architecture lab courses. 
