package core

import chisel3._
import chisel3.util._

object FPGAInstructions {
    
    val all_v0 = VecInit(
        "b00000000101000000000000010010011".U,	//ADDI 10
        "b00000000011000000000000100010011".U,	//ADDI 6
        "b00000000001000001110000110110011".U,	//OR 14
        "b00000000101000000000000010010011".U,	//ADDI 10
        "b00000000011000000000000100010011".U,	//ADDI 6
        "b01000000001000001000000110110011".U,	//SUB 4
        "b00000000101000000000000010010011".U,	//ADDI 10
        "b00000000011000000000000100010011".U,	//ADDI 6
        "b00000000001000001111000110110011".U,	//AND -> 2
        "b00000000101000000000000010010011".U,  //ADDI1 10
        "b00000000101000000000000100010011".U,  //ADDI2 10
        "b00000000001000001000000110110011".U,  //ADD ADDI1 + ADDI2
        "b00000000101000000000000010010011".U,  //addi
        "b00000000000101110000100000100011".U,  //st
        "b00000001000001110000000100000011".U,  //ld
        "b00000000000000000000000000000011".U,  //ld nothing to nothing
        "b00000000101000000000000010010011".U,  //ADDI
        "b00000000000000001000100001100011".U,  //BEQ NT
        "b00000000101000000000000100010011".U,  //ADDI
        "b00000000001000001000100001100011".U,  //BEQ T
        "b00000000101000000000000000010011".U,  //ADDI to nowhere
        "b00000000001000001110000110110011".U,
        "b00000000101000000000000010010011".U,
        "b00000000011000000000000100010011".U,
        "b00000000001000001110000110110011".U,
        "b00000000101000000000000010010011".U,
        "b00000000011000000000000100010011".U,
        "b00000000001000001110000110110011".U,
        "b00000000101000000000000010010011".U,
        "b00000000011000000000000100010011".U,
        "b00000000001000001110000110110011".U,
        "b00000000101000000000000010010011".U
    )

    val all = VecInit(
        "b00000000000000000000000000010011".U,
        "b00000000000100000000000010010011".U,
        "b00001110000100000000000100010011".U,
        "b00000000101000000000000110010011".U,
        "b00000000001100010000001000110011".U,
        "b01000000001100100000001010110011".U,
        "b00000000000100100101001100110011".U,
        "b00000000001100100110001110110011".U,
        "b00000000000100010100010000110011".U,
        "b00000001100001000001010010010011".U,
        "b00000000001000101101011001100011".U,
        "b00000001100000010001000100010011".U,
        "b11111111100111111111000001101111".U,
        "b00000000010100111110011001100011".U,
        "b00000001100000111101001110010011".U,
        "b11111111100111111111000001101111".U,
        "b00000000010101000000011001100011".U,
        "b00000000000101000000010000010011".U,
        "b11111111100111111111000001101111".U,
        "b00000010010100011001111010100011".U,
        "b00000011110000011010010100000011".U,
        "b00000000000000000010000000000011".U,
        "b00000000001100101010111100100011".U,
        "b00000001110000101101010110000011".U,
        "b00000000000000000101000000000011".U,
        "b00000000000000011001011000110111".U,
        "b00000000000000000001011010010111".U,
        "b00000001000001101000000001100111".U,
        "b00000000000000000000000000010011".U

    )

    
    
}