/******************************************************************************
 *   COPYRIGHT (C) 2013 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains all register offset and register bit definitions for the
 *     etrans block
 *****************************************************************************/
#ifndef _ETRANS_REGS_H
#define _ETRANS_REGS_H

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */


/*--------------------.
 | register addresses |
 +-------------------*/
#define PMC_ETRANS120_REG_LINKID_MAPPING( N )       (0x00000000 + (N) * 0x4)
#define PMC_ETRANS120_REG_GLOBAL_SOFT_RST_CFG       0x0000003c
#define PMC_ETRANS120_REG_GLOBAL_INT_BEHAVE_CFG     0x00000044
#define PMC_ETRANS120_REG_GLOBAL_LPBK_CFG           0x00000048
#define PMC_ETRANS120_REG_RX_10G_LINK_CFG_REG( N )  (0x00000054 + (N) * 0x04)
#define PMC_ETRANS120_REG_RX_40G_LINK_CFG_REG( N )  (0x00000084 + (N) * 0x04)
#define PMC_ETRANS120_REG_RX_100G_LINK_CFG_REG      0x00000090
#define PMC_ETRANS120_REG_RXFIFO_OVERFLOW_INT_EN    0x00000094
#define PMC_ETRANS120_REG_RXFIFO_UNDERRUN_INT_EN    0x00000098
#define PMC_ETRANS120_REG_RXFIFO_OVERFLOW_INT_STAT  0x000000a4
#define PMC_ETRANS120_REG_RXFIFO_UNDERRUN_INT_STAT  0x000000a8
#define PMC_ETRANS120_REG_RXFIFO_OVERFLOW_INT_VAL   0x000000b4
#define PMC_ETRANS120_REG_RXFIFO_UNDERRUN_INT_VAL   0x000000b8
#define PMC_ETRANS120_REG_TX_10G_LINK_CFG( N )      (0x000000c4 + (N) * 0x04)
#define PMC_ETRANS120_REG_TX_40G_LINK_CFG( N )      (0x000000f4 + (N) * 0x04)
#define PMC_ETRANS120_REG_TX_100G_LINK_CFG          0x00000100
#define PMC_ETRANS120_REG_TX_FIFO_OVF_INT_EN        0x00000104
#define PMC_ETRANS120_REG_TX_FIFO_UNDERRUN_INT_EN   0x00000108
#define PMC_ETRANS120_REG_TX_FIFO_OVF_INT_STAT      0x00000114
#define PMC_ETRANS120_REG_TX_FIFO_UNDERRUN_INT_STAT 0x00000118
#define PMC_ETRANS120_REG_TX_FIFO_OVF_INT_VAL       0x00000124
#define PMC_ETRANS120_REG_TX_FIFO_UNDERRUN_INT_VAL  0x00000128
#define PMC_ETRANS120_REG_TX_CHID_LOOKUP_CFG_REG0   0x00000134
#define PMC_ETRANS120_REG_TX_CHID_LOOKUP_CFG_REG1   0x00000138
#define PMC_ETRANS120_REG_TX_CHID_LOOKUP_CFG_REG2   0x0000013c
#define PMC_ETRANS120_REG_TX_OP_SCH_CAL_CFG0        0x00000140
#define PMC_ETRANS120_REG_TX_OP_SCH_CAL_CFG1        0x00000144

/* index definitions for PMC_ETRANS120_REG_LINKID_MAPPING */
#define PMC_ETRANS120_REG_LINKID_MAPPING_INDEX_N_MIN    0
#define PMC_ETRANS120_REG_LINKID_MAPPING_INDEX_N_MAX    11
#define PMC_ETRANS120_REG_LINKID_MAPPING_INDEX_N_SIZE   12
#define PMC_ETRANS120_REG_LINKID_MAPPING_INDEX_N_OFFSET 0x4

/*--------------------------------------------------.
 | Register (0x00000000 + (N) * 0x4) LINKID_MAPPING |
 +--------------------------------------------------+
 | bit  6:0 R/W  RX_CHID                            |
 +-------------------------------------------------*/
#define PMC_ETRANS120_REG_LINKID_MAPPING_UNUSED_MASK    0xffffff80
#define ETRANS120_REG_LINKID_MAPPING_BIT_RX_CHID_MSK    0x0000007f
#define ETRANS120_REG_LINKID_MAPPING_BIT_RX_CHID_OFF    0

/*-----------------------------------------.
 | Register 0x0000003c GLOBAL_SOFT_RST_CFG |
 +-----------------------------------------+
 | bit  2 R/W  SW_100G_RST                 |
 | bit  1 R/W  SW_40G_RST                  |
 | bit  0 R/W  SW_10G_RST                  |
 +----------------------------------------*/
#define PMC_ETRANS120_REG_GLOBAL_SOFT_RST_CFG_UNUSED_MASK     0xfffffff8
#define ETRANS120_REG_GLOBAL_SOFT_RST_CFG_BIT_SW_100G_RST_MSK 0x00000004
#define ETRANS120_REG_GLOBAL_SOFT_RST_CFG_BIT_SW_100G_RST_OFF 2
#define ETRANS120_REG_GLOBAL_SOFT_RST_CFG_BIT_SW_40G_RST_MSK  0x00000002
#define ETRANS120_REG_GLOBAL_SOFT_RST_CFG_BIT_SW_40G_RST_OFF  1
#define ETRANS120_REG_GLOBAL_SOFT_RST_CFG_BIT_SW_10G_RST_MSK  0x00000001
#define ETRANS120_REG_GLOBAL_SOFT_RST_CFG_BIT_SW_10G_RST_OFF  0

/*-------------------------------------------.
 | Register 0x00000044 GLOBAL_INT_BEHAVE_CFG |
 +-------------------------------------------+
 +------------------------------------------*/
#define PMC_ETRANS120_REG_GLOBAL_INT_BEHAVE_CFG_UNUSED_MASK 0xfffffff6

/*---------------------------------------.
 | Register 0x00000048 GLOBAL_LPBK_CFG   |
 +---------------------------------------+
 | bit  31   R/W  GBL_ETRANS_LB_MCAST_EN |
 | bit  11:0 R/W  GBL_ETRANS_LB_EN       |
 +--------------------------------------*/
#define PMC_ETRANS120_REG_GLOBAL_LPBK_CFG_UNUSED_MASK                0x7ffff000
#define ETRANS120_REG_GLOBAL_LPBK_CFG_BIT_GBL_ETRANS_LB_MCAST_EN_MSK 0x80000000
#define ETRANS120_REG_GLOBAL_LPBK_CFG_BIT_GBL_ETRANS_LB_MCAST_EN_OFF 31
#define ETRANS120_REG_GLOBAL_LPBK_CFG_BIT_GBL_ETRANS_LB_EN_MSK       0x00000fff
#define ETRANS120_REG_GLOBAL_LPBK_CFG_BIT_GBL_ETRANS_LB_EN_OFF       0

/* index definitions for PMC_ETRANS120_REG_RX_10G_LINK_CFG_REG */
#define PMC_ETRANS120_REG_RX_10G_LINK_CFG_REG_INDEX_N_MIN            0
#define PMC_ETRANS120_REG_RX_10G_LINK_CFG_REG_INDEX_N_MAX            11
#define PMC_ETRANS120_REG_RX_10G_LINK_CFG_REG_INDEX_N_SIZE           12
#define PMC_ETRANS120_REG_RX_10G_LINK_CFG_REG_INDEX_N_OFFSET         0x04

/*--------------------------------------------------------.
 | Register (0x00000054 + (N) * 0x04) RX_10G_LINK_CFG_REG |
 +--------------------------------------------------------+
 | bit  3:2 R/W  RX_10G_LINK_DP_SEL                       |
 | bit  1   R/W  RX_10G_LINK_EN                           |
 | bit  0   R/W  RX_10G_LINK_RST                          |
 +-------------------------------------------------------*/
#define PMC_ETRANS120_REG_RX_10G_LINK_CFG_REG_UNUSED_MASK            0xfffffff0
#define ETRANS120_REG_RX_10G_LINK_CFG_REG_BIT_RX_10G_LINK_DP_SEL_MSK 0x0000000c
#define ETRANS120_REG_RX_10G_LINK_CFG_REG_BIT_RX_10G_LINK_DP_SEL_OFF 2
#define ETRANS120_REG_RX_10G_LINK_CFG_REG_BIT_RX_10G_LINK_EN_MSK     0x00000002
#define ETRANS120_REG_RX_10G_LINK_CFG_REG_BIT_RX_10G_LINK_EN_OFF     1
#define ETRANS120_REG_RX_10G_LINK_CFG_REG_BIT_RX_10G_LINK_RST_MSK    0x00000001
#define ETRANS120_REG_RX_10G_LINK_CFG_REG_BIT_RX_10G_LINK_RST_OFF    0

/* index definitions for PMC_ETRANS120_REG_RX_40G_LINK_CFG_REG */
#define PMC_ETRANS120_REG_RX_40G_LINK_CFG_REG_INDEX_N_MIN            0
#define PMC_ETRANS120_REG_RX_40G_LINK_CFG_REG_INDEX_N_MAX            2
#define PMC_ETRANS120_REG_RX_40G_LINK_CFG_REG_INDEX_N_SIZE           3
#define PMC_ETRANS120_REG_RX_40G_LINK_CFG_REG_INDEX_N_OFFSET         0x04

/*--------------------------------------------------------.
 | Register (0x00000084 + (N) * 0x04) RX_40G_LINK_CFG_REG |
 +--------------------------------------------------------+
 | bit  3:2 R/W  RX_40G_LINK_DP_SEL                       |
 | bit  1   R/W  RX_40G_LINK_EN                           |
 | bit  0   R/W  RX_40G_LINK_RST                          |
 +-------------------------------------------------------*/
#define PMC_ETRANS120_REG_RX_40G_LINK_CFG_REG_UNUSED_MASK            0xfffffff0
#define ETRANS120_REG_RX_40G_LINK_CFG_REG_BIT_RX_40G_LINK_DP_SEL_MSK 0x0000000c
#define ETRANS120_REG_RX_40G_LINK_CFG_REG_BIT_RX_40G_LINK_DP_SEL_OFF 2
#define ETRANS120_REG_RX_40G_LINK_CFG_REG_BIT_RX_40G_LINK_EN_MSK     0x00000002
#define ETRANS120_REG_RX_40G_LINK_CFG_REG_BIT_RX_40G_LINK_EN_OFF     1
#define ETRANS120_REG_RX_40G_LINK_CFG_REG_BIT_RX_40G_LINK_RST_MSK    0x00000001
#define ETRANS120_REG_RX_40G_LINK_CFG_REG_BIT_RX_40G_LINK_RST_OFF    0

/*------------------------------------------.
 | Register 0x00000090 RX_100G_LINK_CFG_REG |
 +------------------------------------------+
 | bit  3:2 R/W  RX_100G_LINK_DP_SEL        |
 | bit  1   R/W  RX_100G_LINK_EN            |
 | bit  0   R/W  RX_100G_LINK_RST           |
 +-----------------------------------------*/
#define PMC_ETRANS120_REG_RX_100G_LINK_CFG_REG_UNUSED_MASK             0xfffffff0
#define ETRANS120_REG_RX_100G_LINK_CFG_REG_BIT_RX_100G_LINK_DP_SEL_MSK 0x0000000c
#define ETRANS120_REG_RX_100G_LINK_CFG_REG_BIT_RX_100G_LINK_DP_SEL_OFF 2
#define ETRANS120_REG_RX_100G_LINK_CFG_REG_BIT_RX_100G_LINK_EN_MSK     0x00000002
#define ETRANS120_REG_RX_100G_LINK_CFG_REG_BIT_RX_100G_LINK_EN_OFF     1
#define ETRANS120_REG_RX_100G_LINK_CFG_REG_BIT_RX_100G_LINK_RST_MSK    0x00000001
#define ETRANS120_REG_RX_100G_LINK_CFG_REG_BIT_RX_100G_LINK_RST_OFF    0

/*--------------------------------------------.
 | Register 0x00000094 RXFIFO_OVERFLOW_INT_EN |
 +--------------------------------------------+
 | bit  15    R/W  RX_100G_FIFO_OVF_E         |
 | bit  14:12 R/W  RX_40G_FIFO_OVF_E          |
 | bit  11:0  R/W  RX_10G_FIFO_OVF_E          |
 +-------------------------------------------*/
#define PMC_ETRANS120_REG_RXFIFO_OVERFLOW_INT_EN_UNUSED_MASK            0xffff0000
#define ETRANS120_REG_RXFIFO_OVERFLOW_INT_EN_BIT_RX_100G_FIFO_OVF_E_MSK 0x00008000
#define ETRANS120_REG_RXFIFO_OVERFLOW_INT_EN_BIT_RX_100G_FIFO_OVF_E_OFF 15
#define ETRANS120_REG_RXFIFO_OVERFLOW_INT_EN_BIT_RX_40G_FIFO_OVF_E_MSK  0x00007000
#define ETRANS120_REG_RXFIFO_OVERFLOW_INT_EN_BIT_RX_40G_FIFO_OVF_E_OFF  12
#define ETRANS120_REG_RXFIFO_OVERFLOW_INT_EN_BIT_RX_10G_FIFO_OVF_E_MSK  0x00000fff
#define ETRANS120_REG_RXFIFO_OVERFLOW_INT_EN_BIT_RX_10G_FIFO_OVF_E_OFF  0

/*--------------------------------------------.
 | Register 0x00000098 RXFIFO_UNDERRUN_INT_EN |
 +--------------------------------------------+
 | bit  15    R/W  RX_100G_FIFO_UDR_E         |
 | bit  14:12 R/W  RX_40G_FIFO_UDR_E          |
 | bit  11:0  R/W  RX_10G_FIFO_UDR_E          |
 +-------------------------------------------*/
#define PMC_ETRANS120_REG_RXFIFO_UNDERRUN_INT_EN_UNUSED_MASK            0xffff0000
#define ETRANS120_REG_RXFIFO_UNDERRUN_INT_EN_BIT_RX_100G_FIFO_UDR_E_MSK 0x00008000
#define ETRANS120_REG_RXFIFO_UNDERRUN_INT_EN_BIT_RX_100G_FIFO_UDR_E_OFF 15
#define ETRANS120_REG_RXFIFO_UNDERRUN_INT_EN_BIT_RX_40G_FIFO_UDR_E_MSK  0x00007000
#define ETRANS120_REG_RXFIFO_UNDERRUN_INT_EN_BIT_RX_40G_FIFO_UDR_E_OFF  12
#define ETRANS120_REG_RXFIFO_UNDERRUN_INT_EN_BIT_RX_10G_FIFO_UDR_E_MSK  0x00000fff
#define ETRANS120_REG_RXFIFO_UNDERRUN_INT_EN_BIT_RX_10G_FIFO_UDR_E_OFF  0

/*----------------------------------------------.
 | Register 0x000000a4 RXFIFO_OVERFLOW_INT_STAT |
 +----------------------------------------------+
 | bit  15    R/W  RX_100G_FIFO_OVF_I           |
 | bit  14:12 R/W  RX_40G_FIFO_OVF_I            |
 | bit  11:0  R/W  RX_10G_FIFO_OVF_I            |
 +---------------------------------------------*/
#define PMC_ETRANS120_REG_RXFIFO_OVERFLOW_INT_STAT_UNUSED_MASK            0xffff0000
#define ETRANS120_REG_RXFIFO_OVERFLOW_INT_STAT_BIT_RX_100G_FIFO_OVF_I_MSK 0x00008000
#define ETRANS120_REG_RXFIFO_OVERFLOW_INT_STAT_BIT_RX_100G_FIFO_OVF_I_OFF 15
#define ETRANS120_REG_RXFIFO_OVERFLOW_INT_STAT_BIT_RX_40G_FIFO_OVF_I_MSK  0x00007000
#define ETRANS120_REG_RXFIFO_OVERFLOW_INT_STAT_BIT_RX_40G_FIFO_OVF_I_OFF  12
#define ETRANS120_REG_RXFIFO_OVERFLOW_INT_STAT_BIT_RX_10G_FIFO_OVF_I_MSK  0x00000fff
#define ETRANS120_REG_RXFIFO_OVERFLOW_INT_STAT_BIT_RX_10G_FIFO_OVF_I_OFF  0

/*----------------------------------------------.
 | Register 0x000000a8 RXFIFO_UNDERRUN_INT_STAT |
 +----------------------------------------------+
 | bit  15    R/W  RX_100G_FIFO_UDR_I           |
 | bit  14:12 R/W  RX_40G_FIFO_UDR_I            |
 | bit  11:0  R/W  RX_10G_FIFO_UDR_I            |
 +---------------------------------------------*/
#define PMC_ETRANS120_REG_RXFIFO_UNDERRUN_INT_STAT_UNUSED_MASK            0xffff0000
#define ETRANS120_REG_RXFIFO_UNDERRUN_INT_STAT_BIT_RX_100G_FIFO_UDR_I_MSK 0x00008000
#define ETRANS120_REG_RXFIFO_UNDERRUN_INT_STAT_BIT_RX_100G_FIFO_UDR_I_OFF 15
#define ETRANS120_REG_RXFIFO_UNDERRUN_INT_STAT_BIT_RX_40G_FIFO_UDR_I_MSK  0x00007000
#define ETRANS120_REG_RXFIFO_UNDERRUN_INT_STAT_BIT_RX_40G_FIFO_UDR_I_OFF  12
#define ETRANS120_REG_RXFIFO_UNDERRUN_INT_STAT_BIT_RX_10G_FIFO_UDR_I_MSK  0x00000fff
#define ETRANS120_REG_RXFIFO_UNDERRUN_INT_STAT_BIT_RX_10G_FIFO_UDR_I_OFF  0

/*---------------------------------------------.
 | Register 0x000000b4 RXFIFO_OVERFLOW_INT_VAL |
 +---------------------------------------------+
 | bit  15    R  RX_100G_FIFO_OVF_V            |
 | bit  14:12 R  RX_40G_FIFO_OVF_V             |
 | bit  11:0  R  RX_10G_FIFO_OVF_V             |
 +--------------------------------------------*/
#define PMC_ETRANS120_REG_RXFIFO_OVERFLOW_INT_VAL_UNUSED_MASK            0xffff0000
#define ETRANS120_REG_RXFIFO_OVERFLOW_INT_VAL_BIT_RX_100G_FIFO_OVF_V_MSK 0x00008000
#define ETRANS120_REG_RXFIFO_OVERFLOW_INT_VAL_BIT_RX_100G_FIFO_OVF_V_OFF 15
#define ETRANS120_REG_RXFIFO_OVERFLOW_INT_VAL_BIT_RX_40G_FIFO_OVF_V_MSK  0x00007000
#define ETRANS120_REG_RXFIFO_OVERFLOW_INT_VAL_BIT_RX_40G_FIFO_OVF_V_OFF  12
#define ETRANS120_REG_RXFIFO_OVERFLOW_INT_VAL_BIT_RX_10G_FIFO_OVF_V_MSK  0x00000fff
#define ETRANS120_REG_RXFIFO_OVERFLOW_INT_VAL_BIT_RX_10G_FIFO_OVF_V_OFF  0

/*---------------------------------------------.
 | Register 0x000000b8 RXFIFO_UNDERRUN_INT_VAL |
 +---------------------------------------------+
 | bit  15    R  RX_100G_FIFO_UDR_V            |
 | bit  14:12 R  RX_40G_FIFO_UDR_V             |
 | bit  11:0  R  RX_10G_FIFO_UDR_V             |
 +--------------------------------------------*/
#define PMC_ETRANS120_REG_RXFIFO_UNDERRUN_INT_VAL_UNUSED_MASK            0xffff0000
#define ETRANS120_REG_RXFIFO_UNDERRUN_INT_VAL_BIT_RX_100G_FIFO_UDR_V_MSK 0x00008000
#define ETRANS120_REG_RXFIFO_UNDERRUN_INT_VAL_BIT_RX_100G_FIFO_UDR_V_OFF 15
#define ETRANS120_REG_RXFIFO_UNDERRUN_INT_VAL_BIT_RX_40G_FIFO_UDR_V_MSK  0x00007000
#define ETRANS120_REG_RXFIFO_UNDERRUN_INT_VAL_BIT_RX_40G_FIFO_UDR_V_OFF  12
#define ETRANS120_REG_RXFIFO_UNDERRUN_INT_VAL_BIT_RX_10G_FIFO_UDR_V_MSK  0x00000fff
#define ETRANS120_REG_RXFIFO_UNDERRUN_INT_VAL_BIT_RX_10G_FIFO_UDR_V_OFF  0

/* index definitions for PMC_ETRANS120_REG_TX_10G_LINK_CFG */
#define PMC_ETRANS120_REG_TX_10G_LINK_CFG_INDEX_N_MIN            0
#define PMC_ETRANS120_REG_TX_10G_LINK_CFG_INDEX_N_MAX            11
#define PMC_ETRANS120_REG_TX_10G_LINK_CFG_INDEX_N_SIZE           12
#define PMC_ETRANS120_REG_TX_10G_LINK_CFG_INDEX_N_OFFSET         0x04

/*----------------------------------------------------.
 | Register (0x000000c4 + (N) * 0x04) TX_10G_LINK_CFG |
 +----------------------------------------------------+
 | bit  3:2 R/W  TX_10G_LINK_DP_SEL                   |
 | bit  1   R/W  TX_10G_LINK_EN                       |
 | bit  0   R/W  TX_10G_LINK_RST                      |
 +---------------------------------------------------*/
#define PMC_ETRANS120_REG_TX_10G_LINK_CFG_UNUSED_MASK            0xfffffff0
#define ETRANS120_REG_TX_10G_LINK_CFG_BIT_TX_10G_LINK_DP_SEL_MSK 0x0000000c
#define ETRANS120_REG_TX_10G_LINK_CFG_BIT_TX_10G_LINK_DP_SEL_OFF 2
#define ETRANS120_REG_TX_10G_LINK_CFG_BIT_TX_10G_LINK_EN_MSK     0x00000002
#define ETRANS120_REG_TX_10G_LINK_CFG_BIT_TX_10G_LINK_EN_OFF     1
#define ETRANS120_REG_TX_10G_LINK_CFG_BIT_TX_10G_LINK_RST_MSK    0x00000001
#define ETRANS120_REG_TX_10G_LINK_CFG_BIT_TX_10G_LINK_RST_OFF    0

/* index definitions for PMC_ETRANS120_REG_TX_40G_LINK_CFG */
#define PMC_ETRANS120_REG_TX_40G_LINK_CFG_INDEX_N_MIN            0
#define PMC_ETRANS120_REG_TX_40G_LINK_CFG_INDEX_N_MAX            2
#define PMC_ETRANS120_REG_TX_40G_LINK_CFG_INDEX_N_SIZE           3
#define PMC_ETRANS120_REG_TX_40G_LINK_CFG_INDEX_N_OFFSET         0x04

/*----------------------------------------------------.
 | Register (0x000000f4 + (N) * 0x04) TX_40G_LINK_CFG |
 +----------------------------------------------------+
 | bit  3:2 R/W  TX_40G_LINK_DP_SEL                   |
 | bit  1   R/W  TX_40G_LINK_EN                       |
 | bit  0   R/W  TX_40G_LINK_RST                      |
 +---------------------------------------------------*/
#define PMC_ETRANS120_REG_TX_40G_LINK_CFG_UNUSED_MASK            0xfffffff0
#define ETRANS120_REG_TX_40G_LINK_CFG_BIT_TX_40G_LINK_DP_SEL_MSK 0x0000000c
#define ETRANS120_REG_TX_40G_LINK_CFG_BIT_TX_40G_LINK_DP_SEL_OFF 2
#define ETRANS120_REG_TX_40G_LINK_CFG_BIT_TX_40G_LINK_EN_MSK     0x00000002
#define ETRANS120_REG_TX_40G_LINK_CFG_BIT_TX_40G_LINK_EN_OFF     1
#define ETRANS120_REG_TX_40G_LINK_CFG_BIT_TX_40G_LINK_RST_MSK    0x00000001
#define ETRANS120_REG_TX_40G_LINK_CFG_BIT_TX_40G_LINK_RST_OFF    0

/*--------------------------------------.
 | Register 0x00000100 TX_100G_LINK_CFG |
 +--------------------------------------+
 | bit  3:2 R/W  TX_100G_LINK_DP_SEL    |
 | bit  1   R/W  TX_100G_LINK_EN        |
 | bit  0   R/W  TX_100G_LINK_RST       |
 +-------------------------------------*/
#define PMC_ETRANS120_REG_TX_100G_LINK_CFG_UNUSED_MASK             0xfffffff0
#define ETRANS120_REG_TX_100G_LINK_CFG_BIT_TX_100G_LINK_DP_SEL_MSK 0x0000000c
#define ETRANS120_REG_TX_100G_LINK_CFG_BIT_TX_100G_LINK_DP_SEL_OFF 2
#define ETRANS120_REG_TX_100G_LINK_CFG_BIT_TX_100G_LINK_EN_MSK     0x00000002
#define ETRANS120_REG_TX_100G_LINK_CFG_BIT_TX_100G_LINK_EN_OFF     1
#define ETRANS120_REG_TX_100G_LINK_CFG_BIT_TX_100G_LINK_RST_MSK    0x00000001
#define ETRANS120_REG_TX_100G_LINK_CFG_BIT_TX_100G_LINK_RST_OFF    0

/*------------------------------------------.
 | Register 0x00000104 TX_FIFO_OVF_INT_EN   |
 +------------------------------------------+
 | bit  15    R/W  TX_100G_FIFO_OVF_E       |
 | bit  14:12 R/W  TX_40G_FIFO_OVF_E        |
 | bit  11    R/W  TX_LINK11_10G_FIFO_OVF_E |
 | bit  10    R/W  TX_LINK10_10G_FIFO_OVF_E |
 | bit  9     R/W  TX_LINK9_10G_FIFO_OVF_E  |
 | bit  8     R/W  TX_LINK8_10G_FIFO_OVF_E  |
 | bit  7     R/W  TX_LINK7_10G_FIFO_OVF_E  |
 | bit  6     R/W  TX_LINK6_10G_FIFO_OVF_E  |
 | bit  5     R/W  TX_LINK5_10G_FIFO_OVF_E  |
 | bit  4     R/W  TX_LINK4_10G_FIFO_OVF_E  |
 | bit  3     R/W  TX_LINK3_10G_FIFO_OVF_E  |
 | bit  2     R/W  TX_LINK2_10G_FIFO_OVF_E  |
 | bit  1     R/W  TX_LINK1_10G_FIFO_OVF_E  |
 | bit  0     R/W  TX_LINK0_10G_FIFO_OVF_E  |
 +-----------------------------------------*/
#define PMC_ETRANS120_REG_TX_FIFO_OVF_INT_EN_UNUSED_MASK                  0xffff0000
#define ETRANS120_REG_TX_FIFO_OVF_INT_EN_BIT_TX_100G_FIFO_OVF_E_MSK       0x00008000
#define ETRANS120_REG_TX_FIFO_OVF_INT_EN_BIT_TX_100G_FIFO_OVF_E_OFF       15
#define ETRANS120_REG_TX_FIFO_OVF_INT_EN_BIT_TX_40G_FIFO_OVF_E_MSK        0x00007000
#define ETRANS120_REG_TX_FIFO_OVF_INT_EN_BIT_TX_40G_FIFO_OVF_E_OFF        12
#define ETRANS120_REG_TX_FIFO_OVF_INT_EN_BIT_TX_LINK11_10G_FIFO_OVF_E_MSK 0x00000800
#define ETRANS120_REG_TX_FIFO_OVF_INT_EN_BIT_TX_LINK11_10G_FIFO_OVF_E_OFF 11
#define ETRANS120_REG_TX_FIFO_OVF_INT_EN_BIT_TX_LINK10_10G_FIFO_OVF_E_MSK 0x00000400
#define ETRANS120_REG_TX_FIFO_OVF_INT_EN_BIT_TX_LINK10_10G_FIFO_OVF_E_OFF 10
#define ETRANS120_REG_TX_FIFO_OVF_INT_EN_BIT_TX_LINK9_10G_FIFO_OVF_E_MSK  0x00000200
#define ETRANS120_REG_TX_FIFO_OVF_INT_EN_BIT_TX_LINK9_10G_FIFO_OVF_E_OFF  9
#define ETRANS120_REG_TX_FIFO_OVF_INT_EN_BIT_TX_LINK8_10G_FIFO_OVF_E_MSK  0x00000100
#define ETRANS120_REG_TX_FIFO_OVF_INT_EN_BIT_TX_LINK8_10G_FIFO_OVF_E_OFF  8
#define ETRANS120_REG_TX_FIFO_OVF_INT_EN_BIT_TX_LINK7_10G_FIFO_OVF_E_MSK  0x00000080
#define ETRANS120_REG_TX_FIFO_OVF_INT_EN_BIT_TX_LINK7_10G_FIFO_OVF_E_OFF  7
#define ETRANS120_REG_TX_FIFO_OVF_INT_EN_BIT_TX_LINK6_10G_FIFO_OVF_E_MSK  0x00000040
#define ETRANS120_REG_TX_FIFO_OVF_INT_EN_BIT_TX_LINK6_10G_FIFO_OVF_E_OFF  6
#define ETRANS120_REG_TX_FIFO_OVF_INT_EN_BIT_TX_LINK5_10G_FIFO_OVF_E_MSK  0x00000020
#define ETRANS120_REG_TX_FIFO_OVF_INT_EN_BIT_TX_LINK5_10G_FIFO_OVF_E_OFF  5
#define ETRANS120_REG_TX_FIFO_OVF_INT_EN_BIT_TX_LINK4_10G_FIFO_OVF_E_MSK  0x00000010
#define ETRANS120_REG_TX_FIFO_OVF_INT_EN_BIT_TX_LINK4_10G_FIFO_OVF_E_OFF  4
#define ETRANS120_REG_TX_FIFO_OVF_INT_EN_BIT_TX_LINK3_10G_FIFO_OVF_E_MSK  0x00000008
#define ETRANS120_REG_TX_FIFO_OVF_INT_EN_BIT_TX_LINK3_10G_FIFO_OVF_E_OFF  3
#define ETRANS120_REG_TX_FIFO_OVF_INT_EN_BIT_TX_LINK2_10G_FIFO_OVF_E_MSK  0x00000004
#define ETRANS120_REG_TX_FIFO_OVF_INT_EN_BIT_TX_LINK2_10G_FIFO_OVF_E_OFF  2
#define ETRANS120_REG_TX_FIFO_OVF_INT_EN_BIT_TX_LINK1_10G_FIFO_OVF_E_MSK  0x00000002
#define ETRANS120_REG_TX_FIFO_OVF_INT_EN_BIT_TX_LINK1_10G_FIFO_OVF_E_OFF  1
#define ETRANS120_REG_TX_FIFO_OVF_INT_EN_BIT_TX_LINK0_10G_FIFO_OVF_E_MSK  0x00000001
#define ETRANS120_REG_TX_FIFO_OVF_INT_EN_BIT_TX_LINK0_10G_FIFO_OVF_E_OFF  0

/*---------------------------------------------.
 | Register 0x00000108 TX_FIFO_UNDERRUN_INT_EN |
 +---------------------------------------------+
 | bit  15    R/W  TX_100G_FIFO_UDR_E          |
 | bit  14:12 R/W  TX_40G_FIFO_UDR_E           |
 | bit  11:0  R/W  TX_10G_FIFO_UDR_E           |
 +--------------------------------------------*/
#define PMC_ETRANS120_REG_TX_FIFO_UNDERRUN_INT_EN_UNUSED_MASK            0xffff0000
#define ETRANS120_REG_TX_FIFO_UNDERRUN_INT_EN_BIT_TX_100G_FIFO_UDR_E_MSK 0x00008000
#define ETRANS120_REG_TX_FIFO_UNDERRUN_INT_EN_BIT_TX_100G_FIFO_UDR_E_OFF 15
#define ETRANS120_REG_TX_FIFO_UNDERRUN_INT_EN_BIT_TX_40G_FIFO_UDR_E_MSK  0x00007000
#define ETRANS120_REG_TX_FIFO_UNDERRUN_INT_EN_BIT_TX_40G_FIFO_UDR_E_OFF  12
#define ETRANS120_REG_TX_FIFO_UNDERRUN_INT_EN_BIT_TX_10G_FIFO_UDR_E_MSK  0x00000fff
#define ETRANS120_REG_TX_FIFO_UNDERRUN_INT_EN_BIT_TX_10G_FIFO_UDR_E_OFF  0

/*------------------------------------------.
 | Register 0x00000114 TX_FIFO_OVF_INT_STAT |
 +------------------------------------------+
 | bit  15    R/W  TX_100G_FIFO_OVF_I       |
 | bit  14:12 R/W  TX_40G_FIFO_OVF_I        |
 | bit  11    R/W  TX_LINK11_10G_FIFO_OVF_I |
 | bit  10    R/W  TX_LINK10_10G_FIFO_OVF_I |
 | bit  9     R/W  TX_LINK9_10G_FIFO_OVF_I  |
 | bit  8     R/W  TX_LINK8_10G_FIFO_OVF_I  |
 | bit  7     R/W  TX_LINK7_10G_FIFO_OVF_I  |
 | bit  6     R/W  TX_LINK6_10G_FIFO_OVF_I  |
 | bit  5     R/W  TX_LINK5_10G_FIFO_OVF_I  |
 | bit  4     R/W  TX_LINK4_10G_FIFO_OVF_I  |
 | bit  3     R/W  TX_LINK3_10G_FIFO_OVF_I  |
 | bit  2     R/W  TX_LINK2_10G_FIFO_OVF_I  |
 | bit  1     R/W  TX_LINK1_10G_FIFO_OVF_I  |
 | bit  0     R/W  TX_LINK0_10G_FIFO_OVF_I  |
 +-----------------------------------------*/
#define PMC_ETRANS120_REG_TX_FIFO_OVF_INT_STAT_UNUSED_MASK                  0xffff0000
#define ETRANS120_REG_TX_FIFO_OVF_INT_STAT_BIT_TX_100G_FIFO_OVF_I_MSK       0x00008000
#define ETRANS120_REG_TX_FIFO_OVF_INT_STAT_BIT_TX_100G_FIFO_OVF_I_OFF       15
#define ETRANS120_REG_TX_FIFO_OVF_INT_STAT_BIT_TX_40G_FIFO_OVF_I_MSK        0x00007000
#define ETRANS120_REG_TX_FIFO_OVF_INT_STAT_BIT_TX_40G_FIFO_OVF_I_OFF        12
#define ETRANS120_REG_TX_FIFO_OVF_INT_STAT_BIT_TX_LINK11_10G_FIFO_OVF_I_MSK 0x00000800
#define ETRANS120_REG_TX_FIFO_OVF_INT_STAT_BIT_TX_LINK11_10G_FIFO_OVF_I_OFF 11
#define ETRANS120_REG_TX_FIFO_OVF_INT_STAT_BIT_TX_LINK10_10G_FIFO_OVF_I_MSK 0x00000400
#define ETRANS120_REG_TX_FIFO_OVF_INT_STAT_BIT_TX_LINK10_10G_FIFO_OVF_I_OFF 10
#define ETRANS120_REG_TX_FIFO_OVF_INT_STAT_BIT_TX_LINK9_10G_FIFO_OVF_I_MSK  0x00000200
#define ETRANS120_REG_TX_FIFO_OVF_INT_STAT_BIT_TX_LINK9_10G_FIFO_OVF_I_OFF  9
#define ETRANS120_REG_TX_FIFO_OVF_INT_STAT_BIT_TX_LINK8_10G_FIFO_OVF_I_MSK  0x00000100
#define ETRANS120_REG_TX_FIFO_OVF_INT_STAT_BIT_TX_LINK8_10G_FIFO_OVF_I_OFF  8
#define ETRANS120_REG_TX_FIFO_OVF_INT_STAT_BIT_TX_LINK7_10G_FIFO_OVF_I_MSK  0x00000080
#define ETRANS120_REG_TX_FIFO_OVF_INT_STAT_BIT_TX_LINK7_10G_FIFO_OVF_I_OFF  7
#define ETRANS120_REG_TX_FIFO_OVF_INT_STAT_BIT_TX_LINK6_10G_FIFO_OVF_I_MSK  0x00000040
#define ETRANS120_REG_TX_FIFO_OVF_INT_STAT_BIT_TX_LINK6_10G_FIFO_OVF_I_OFF  6
#define ETRANS120_REG_TX_FIFO_OVF_INT_STAT_BIT_TX_LINK5_10G_FIFO_OVF_I_MSK  0x00000020
#define ETRANS120_REG_TX_FIFO_OVF_INT_STAT_BIT_TX_LINK5_10G_FIFO_OVF_I_OFF  5
#define ETRANS120_REG_TX_FIFO_OVF_INT_STAT_BIT_TX_LINK4_10G_FIFO_OVF_I_MSK  0x00000010
#define ETRANS120_REG_TX_FIFO_OVF_INT_STAT_BIT_TX_LINK4_10G_FIFO_OVF_I_OFF  4
#define ETRANS120_REG_TX_FIFO_OVF_INT_STAT_BIT_TX_LINK3_10G_FIFO_OVF_I_MSK  0x00000008
#define ETRANS120_REG_TX_FIFO_OVF_INT_STAT_BIT_TX_LINK3_10G_FIFO_OVF_I_OFF  3
#define ETRANS120_REG_TX_FIFO_OVF_INT_STAT_BIT_TX_LINK2_10G_FIFO_OVF_I_MSK  0x00000004
#define ETRANS120_REG_TX_FIFO_OVF_INT_STAT_BIT_TX_LINK2_10G_FIFO_OVF_I_OFF  2
#define ETRANS120_REG_TX_FIFO_OVF_INT_STAT_BIT_TX_LINK1_10G_FIFO_OVF_I_MSK  0x00000002
#define ETRANS120_REG_TX_FIFO_OVF_INT_STAT_BIT_TX_LINK1_10G_FIFO_OVF_I_OFF  1
#define ETRANS120_REG_TX_FIFO_OVF_INT_STAT_BIT_TX_LINK0_10G_FIFO_OVF_I_MSK  0x00000001
#define ETRANS120_REG_TX_FIFO_OVF_INT_STAT_BIT_TX_LINK0_10G_FIFO_OVF_I_OFF  0

/*-----------------------------------------------.
 | Register 0x00000118 TX_FIFO_UNDERRUN_INT_STAT |
 +-----------------------------------------------+
 | bit  15    R/W  TX_100G_FIFO_UDR_I            |
 | bit  14:12 R/W  TX_40G_FIFO_UDR_I             |
 | bit  11:0  R/W  TX_10G_FIFO_UDR_I             |
 +----------------------------------------------*/
#define PMC_ETRANS120_REG_TX_FIFO_UNDERRUN_INT_STAT_UNUSED_MASK            0xffff0000
#define ETRANS120_REG_TX_FIFO_UNDERRUN_INT_STAT_BIT_TX_100G_FIFO_UDR_I_MSK 0x00008000
#define ETRANS120_REG_TX_FIFO_UNDERRUN_INT_STAT_BIT_TX_100G_FIFO_UDR_I_OFF 15
#define ETRANS120_REG_TX_FIFO_UNDERRUN_INT_STAT_BIT_TX_40G_FIFO_UDR_I_MSK  0x00007000
#define ETRANS120_REG_TX_FIFO_UNDERRUN_INT_STAT_BIT_TX_40G_FIFO_UDR_I_OFF  12
#define ETRANS120_REG_TX_FIFO_UNDERRUN_INT_STAT_BIT_TX_10G_FIFO_UDR_I_MSK  0x00000fff
#define ETRANS120_REG_TX_FIFO_UNDERRUN_INT_STAT_BIT_TX_10G_FIFO_UDR_I_OFF  0

/*-----------------------------------------.
 | Register 0x00000124 TX_FIFO_OVF_INT_VAL |
 +-----------------------------------------+
 | bit  15    R  TX_100G_FIFO_OVF_V        |
 | bit  14:12 R  TX_40G_FIFO_OVF_V         |
 | bit  11    R  TX_LINK11_10G_FIFO_OVF_V  |
 | bit  10    R  TX_LINK10_10G_FIFO_OVF_V  |
 | bit  9     R  TX_LINK9_10G_FIFO_OVF_V   |
 | bit  8     R  TX_LINK8_10G_FIFO_OVF_V   |
 | bit  7     R  TX_LINK7_10G_FIFO_OVF_V   |
 | bit  6     R  TX_LINK6_10G_FIFO_OVF_V   |
 | bit  5     R  TX_LINK5_10G_FIFO_OVF_V   |
 | bit  4     R  TX_LINK4_10G_FIFO_OVF_V   |
 | bit  3     R  TX_LINK3_10G_FIFO_OVF_V   |
 | bit  2     R  TX_LINK2_10G_FIFO_OVF_V   |
 | bit  1     R  TX_LINK1_10G_FIFO_OVF_V   |
 | bit  0     R  TX_LINK0_10G_FIFO_OVF_V   |
 +----------------------------------------*/
#define PMC_ETRANS120_REG_TX_FIFO_OVF_INT_VAL_UNUSED_MASK                  0xffff0000
#define ETRANS120_REG_TX_FIFO_OVF_INT_VAL_BIT_TX_100G_FIFO_OVF_V_MSK       0x00008000
#define ETRANS120_REG_TX_FIFO_OVF_INT_VAL_BIT_TX_100G_FIFO_OVF_V_OFF       15
#define ETRANS120_REG_TX_FIFO_OVF_INT_VAL_BIT_TX_40G_FIFO_OVF_V_MSK        0x00007000
#define ETRANS120_REG_TX_FIFO_OVF_INT_VAL_BIT_TX_40G_FIFO_OVF_V_OFF        12
#define ETRANS120_REG_TX_FIFO_OVF_INT_VAL_BIT_TX_LINK11_10G_FIFO_OVF_V_MSK 0x00000800
#define ETRANS120_REG_TX_FIFO_OVF_INT_VAL_BIT_TX_LINK11_10G_FIFO_OVF_V_OFF 11
#define ETRANS120_REG_TX_FIFO_OVF_INT_VAL_BIT_TX_LINK10_10G_FIFO_OVF_V_MSK 0x00000400
#define ETRANS120_REG_TX_FIFO_OVF_INT_VAL_BIT_TX_LINK10_10G_FIFO_OVF_V_OFF 10
#define ETRANS120_REG_TX_FIFO_OVF_INT_VAL_BIT_TX_LINK9_10G_FIFO_OVF_V_MSK  0x00000200
#define ETRANS120_REG_TX_FIFO_OVF_INT_VAL_BIT_TX_LINK9_10G_FIFO_OVF_V_OFF  9
#define ETRANS120_REG_TX_FIFO_OVF_INT_VAL_BIT_TX_LINK8_10G_FIFO_OVF_V_MSK  0x00000100
#define ETRANS120_REG_TX_FIFO_OVF_INT_VAL_BIT_TX_LINK8_10G_FIFO_OVF_V_OFF  8
#define ETRANS120_REG_TX_FIFO_OVF_INT_VAL_BIT_TX_LINK7_10G_FIFO_OVF_V_MSK  0x00000080
#define ETRANS120_REG_TX_FIFO_OVF_INT_VAL_BIT_TX_LINK7_10G_FIFO_OVF_V_OFF  7
#define ETRANS120_REG_TX_FIFO_OVF_INT_VAL_BIT_TX_LINK6_10G_FIFO_OVF_V_MSK  0x00000040
#define ETRANS120_REG_TX_FIFO_OVF_INT_VAL_BIT_TX_LINK6_10G_FIFO_OVF_V_OFF  6
#define ETRANS120_REG_TX_FIFO_OVF_INT_VAL_BIT_TX_LINK5_10G_FIFO_OVF_V_MSK  0x00000020
#define ETRANS120_REG_TX_FIFO_OVF_INT_VAL_BIT_TX_LINK5_10G_FIFO_OVF_V_OFF  5
#define ETRANS120_REG_TX_FIFO_OVF_INT_VAL_BIT_TX_LINK4_10G_FIFO_OVF_V_MSK  0x00000010
#define ETRANS120_REG_TX_FIFO_OVF_INT_VAL_BIT_TX_LINK4_10G_FIFO_OVF_V_OFF  4
#define ETRANS120_REG_TX_FIFO_OVF_INT_VAL_BIT_TX_LINK3_10G_FIFO_OVF_V_MSK  0x00000008
#define ETRANS120_REG_TX_FIFO_OVF_INT_VAL_BIT_TX_LINK3_10G_FIFO_OVF_V_OFF  3
#define ETRANS120_REG_TX_FIFO_OVF_INT_VAL_BIT_TX_LINK2_10G_FIFO_OVF_V_MSK  0x00000004
#define ETRANS120_REG_TX_FIFO_OVF_INT_VAL_BIT_TX_LINK2_10G_FIFO_OVF_V_OFF  2
#define ETRANS120_REG_TX_FIFO_OVF_INT_VAL_BIT_TX_LINK1_10G_FIFO_OVF_V_MSK  0x00000002
#define ETRANS120_REG_TX_FIFO_OVF_INT_VAL_BIT_TX_LINK1_10G_FIFO_OVF_V_OFF  1
#define ETRANS120_REG_TX_FIFO_OVF_INT_VAL_BIT_TX_LINK0_10G_FIFO_OVF_V_MSK  0x00000001
#define ETRANS120_REG_TX_FIFO_OVF_INT_VAL_BIT_TX_LINK0_10G_FIFO_OVF_V_OFF  0

/*----------------------------------------------.
 | Register 0x00000128 TX_FIFO_UNDERRUN_INT_VAL |
 +----------------------------------------------+
 | bit  15    R  TX_100G_FIFO_UDR_V             |
 | bit  14:12 R  TX_40G_FIFO_UDR_V              |
 | bit  11:0  R  TX_10G_FIFO_UDR_V              |
 +---------------------------------------------*/
#define PMC_ETRANS120_REG_TX_FIFO_UNDERRUN_INT_VAL_UNUSED_MASK            0xffff0000
#define ETRANS120_REG_TX_FIFO_UNDERRUN_INT_VAL_BIT_TX_100G_FIFO_UDR_V_MSK 0x00008000
#define ETRANS120_REG_TX_FIFO_UNDERRUN_INT_VAL_BIT_TX_100G_FIFO_UDR_V_OFF 15
#define ETRANS120_REG_TX_FIFO_UNDERRUN_INT_VAL_BIT_TX_40G_FIFO_UDR_V_MSK  0x00007000
#define ETRANS120_REG_TX_FIFO_UNDERRUN_INT_VAL_BIT_TX_40G_FIFO_UDR_V_OFF  12
#define ETRANS120_REG_TX_FIFO_UNDERRUN_INT_VAL_BIT_TX_10G_FIFO_UDR_V_MSK  0x00000fff
#define ETRANS120_REG_TX_FIFO_UNDERRUN_INT_VAL_BIT_TX_10G_FIFO_UDR_V_OFF  0

/*---------------------------------------------.
 | Register 0x00000134 TX_CHID_LOOKUP_CFG_REG0 |
 +---------------------------------------------+
 | bit  30:24 R/W  TX_CHID_LINK3               |
 | bit  22:16 R/W  TX_CHID_LINK2               |
 | bit  14:8  R/W  TX_CHID_LINK1               |
 | bit  6:0   R/W  TX_CHID_LINK0               |
 +--------------------------------------------*/
#define PMC_ETRANS120_REG_TX_CHID_LOOKUP_CFG_REG0_UNUSED_MASK       0x80808080
#define ETRANS120_REG_TX_CHID_LOOKUP_CFG_REG0_BIT_TX_CHID_LINK3_MSK 0x7f000000
#define ETRANS120_REG_TX_CHID_LOOKUP_CFG_REG0_BIT_TX_CHID_LINK3_OFF 24
#define ETRANS120_REG_TX_CHID_LOOKUP_CFG_REG0_BIT_TX_CHID_LINK2_MSK 0x007f0000
#define ETRANS120_REG_TX_CHID_LOOKUP_CFG_REG0_BIT_TX_CHID_LINK2_OFF 16
#define ETRANS120_REG_TX_CHID_LOOKUP_CFG_REG0_BIT_TX_CHID_LINK1_MSK 0x00007f00
#define ETRANS120_REG_TX_CHID_LOOKUP_CFG_REG0_BIT_TX_CHID_LINK1_OFF 8
#define ETRANS120_REG_TX_CHID_LOOKUP_CFG_REG0_BIT_TX_CHID_LINK0_MSK 0x0000007f
#define ETRANS120_REG_TX_CHID_LOOKUP_CFG_REG0_BIT_TX_CHID_LINK0_OFF 0

/*---------------------------------------------.
 | Register 0x00000138 TX_CHID_LOOKUP_CFG_REG1 |
 +---------------------------------------------+
 | bit  30:24 R/W  TX_CHID_LINK7               |
 | bit  22:16 R/W  TX_CHID_LINK6               |
 | bit  14:8  R/W  TX_CHID_LINK5               |
 | bit  6:0   R/W  TX_CHID_LINK4               |
 +--------------------------------------------*/
#define PMC_ETRANS120_REG_TX_CHID_LOOKUP_CFG_REG1_UNUSED_MASK       0x80808080
#define ETRANS120_REG_TX_CHID_LOOKUP_CFG_REG1_BIT_TX_CHID_LINK7_MSK 0x7f000000
#define ETRANS120_REG_TX_CHID_LOOKUP_CFG_REG1_BIT_TX_CHID_LINK7_OFF 24
#define ETRANS120_REG_TX_CHID_LOOKUP_CFG_REG1_BIT_TX_CHID_LINK6_MSK 0x007f0000
#define ETRANS120_REG_TX_CHID_LOOKUP_CFG_REG1_BIT_TX_CHID_LINK6_OFF 16
#define ETRANS120_REG_TX_CHID_LOOKUP_CFG_REG1_BIT_TX_CHID_LINK5_MSK 0x00007f00
#define ETRANS120_REG_TX_CHID_LOOKUP_CFG_REG1_BIT_TX_CHID_LINK5_OFF 8
#define ETRANS120_REG_TX_CHID_LOOKUP_CFG_REG1_BIT_TX_CHID_LINK4_MSK 0x0000007f
#define ETRANS120_REG_TX_CHID_LOOKUP_CFG_REG1_BIT_TX_CHID_LINK4_OFF 0

/*---------------------------------------------.
 | Register 0x0000013c TX_CHID_LOOKUP_CFG_REG2 |
 +---------------------------------------------+
 | bit  30:24 R/W  TX_CHID_LINK11              |
 | bit  22:16 R/W  TX_CHID_LINK10              |
 | bit  14:8  R/W  TX_CHID_LINK9               |
 | bit  6:0   R/W  TX_CHID_LINK8               |
 +--------------------------------------------*/
#define PMC_ETRANS120_REG_TX_CHID_LOOKUP_CFG_REG2_UNUSED_MASK        0x80808080
#define ETRANS120_REG_TX_CHID_LOOKUP_CFG_REG2_BIT_TX_CHID_LINK11_MSK 0x7f000000
#define ETRANS120_REG_TX_CHID_LOOKUP_CFG_REG2_BIT_TX_CHID_LINK11_OFF 24
#define ETRANS120_REG_TX_CHID_LOOKUP_CFG_REG2_BIT_TX_CHID_LINK10_MSK 0x007f0000
#define ETRANS120_REG_TX_CHID_LOOKUP_CFG_REG2_BIT_TX_CHID_LINK10_OFF 16
#define ETRANS120_REG_TX_CHID_LOOKUP_CFG_REG2_BIT_TX_CHID_LINK9_MSK  0x00007f00
#define ETRANS120_REG_TX_CHID_LOOKUP_CFG_REG2_BIT_TX_CHID_LINK9_OFF  8
#define ETRANS120_REG_TX_CHID_LOOKUP_CFG_REG2_BIT_TX_CHID_LINK8_MSK  0x0000007f
#define ETRANS120_REG_TX_CHID_LOOKUP_CFG_REG2_BIT_TX_CHID_LINK8_OFF  0

/*----------------------------------------.
 | Register 0x00000140 TX_OP_SCH_CAL_CFG0 |
 +----------------------------------------+
 | bit  31:28 R/W  TX_SLOT_7              |
 | bit  27:24 R/W  TX_SLOT_6              |
 | bit  23:20 R/W  TX_SLOT_5              |
 | bit  19:16 R/W  TX_SLOT_4              |
 | bit  15:12 R/W  TX_SLOT_3              |
 | bit  11:8  R/W  TX_SLOT_2              |
 | bit  7:4   R/W  TX_SLOT_1              |
 | bit  3:0   R/W  TX_SLOT_0              |
 +---------------------------------------*/
#define PMC_ETRANS120_REG_TX_OP_SCH_CAL_CFG0_UNUSED_MASK   0x00000000
#define ETRANS120_REG_TX_OP_SCH_CAL_CFG0_BIT_TX_SLOT_7_MSK 0xf0000000
#define ETRANS120_REG_TX_OP_SCH_CAL_CFG0_BIT_TX_SLOT_7_OFF 28
#define ETRANS120_REG_TX_OP_SCH_CAL_CFG0_BIT_TX_SLOT_6_MSK 0x0f000000
#define ETRANS120_REG_TX_OP_SCH_CAL_CFG0_BIT_TX_SLOT_6_OFF 24
#define ETRANS120_REG_TX_OP_SCH_CAL_CFG0_BIT_TX_SLOT_5_MSK 0x00f00000
#define ETRANS120_REG_TX_OP_SCH_CAL_CFG0_BIT_TX_SLOT_5_OFF 20
#define ETRANS120_REG_TX_OP_SCH_CAL_CFG0_BIT_TX_SLOT_4_MSK 0x000f0000
#define ETRANS120_REG_TX_OP_SCH_CAL_CFG0_BIT_TX_SLOT_4_OFF 16
#define ETRANS120_REG_TX_OP_SCH_CAL_CFG0_BIT_TX_SLOT_3_MSK 0x0000f000
#define ETRANS120_REG_TX_OP_SCH_CAL_CFG0_BIT_TX_SLOT_3_OFF 12
#define ETRANS120_REG_TX_OP_SCH_CAL_CFG0_BIT_TX_SLOT_2_MSK 0x00000f00
#define ETRANS120_REG_TX_OP_SCH_CAL_CFG0_BIT_TX_SLOT_2_OFF 8
#define ETRANS120_REG_TX_OP_SCH_CAL_CFG0_BIT_TX_SLOT_1_MSK 0x000000f0
#define ETRANS120_REG_TX_OP_SCH_CAL_CFG0_BIT_TX_SLOT_1_OFF 4
#define ETRANS120_REG_TX_OP_SCH_CAL_CFG0_BIT_TX_SLOT_0_MSK 0x0000000f
#define ETRANS120_REG_TX_OP_SCH_CAL_CFG0_BIT_TX_SLOT_0_OFF 0

/*----------------------------------------.
 | Register 0x00000144 TX_OP_SCH_CAL_CFG1 |
 +----------------------------------------+
 | bit  31    R/W  TX_LINK_SCH_UPDATE     |
 | bit  27:24 R/W  TX_LINK_SCH_OFFSET     |
 | bit  23:20 R/W  TX_LINK_SCH_LAST_SLOT  |
 | bit  15:12 R/W  TX_SLOT_11             |
 | bit  11:8  R/W  TX_SLOT_10             |
 | bit  7:4   R/W  TX_SLOT_9              |
 | bit  3:0   R/W  TX_SLOT_8              |
 +---------------------------------------*/
#define PMC_ETRANS120_REG_TX_OP_SCH_CAL_CFG1_UNUSED_MASK               0x700f0000
#define ETRANS120_REG_TX_OP_SCH_CAL_CFG1_BIT_TX_LINK_SCH_UPDATE_MSK    0x80000000
#define ETRANS120_REG_TX_OP_SCH_CAL_CFG1_BIT_TX_LINK_SCH_UPDATE_OFF    31
#define ETRANS120_REG_TX_OP_SCH_CAL_CFG1_BIT_TX_LINK_SCH_OFFSET_MSK    0x0f000000
#define ETRANS120_REG_TX_OP_SCH_CAL_CFG1_BIT_TX_LINK_SCH_OFFSET_OFF    24
#define ETRANS120_REG_TX_OP_SCH_CAL_CFG1_BIT_TX_LINK_SCH_LAST_SLOT_MSK 0x00f00000
#define ETRANS120_REG_TX_OP_SCH_CAL_CFG1_BIT_TX_LINK_SCH_LAST_SLOT_OFF 20
#define ETRANS120_REG_TX_OP_SCH_CAL_CFG1_BIT_TX_SLOT_11_MSK            0x0000f000
#define ETRANS120_REG_TX_OP_SCH_CAL_CFG1_BIT_TX_SLOT_11_OFF            12
#define ETRANS120_REG_TX_OP_SCH_CAL_CFG1_BIT_TX_SLOT_10_MSK            0x00000f00
#define ETRANS120_REG_TX_OP_SCH_CAL_CFG1_BIT_TX_SLOT_10_OFF            8
#define ETRANS120_REG_TX_OP_SCH_CAL_CFG1_BIT_TX_SLOT_9_MSK             0x000000f0
#define ETRANS120_REG_TX_OP_SCH_CAL_CFG1_BIT_TX_SLOT_9_OFF             4
#define ETRANS120_REG_TX_OP_SCH_CAL_CFG1_BIT_TX_SLOT_8_MSK             0x0000000f
#define ETRANS120_REG_TX_OP_SCH_CAL_CFG1_BIT_TX_SLOT_8_OFF             0

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* _ETRANS_REGS_H */
