Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/" "/root/NetFPGA-10G-live/lib/hw/contrib/pcores/" "/root/NetFPGA-10G-live/lib/hw/std/pcores/" "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/" "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc5vtx240tff1759-2
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../hdl/system.v" in library work
Module <system> compiled
Module <axi_interconnect_0_wrapper> compiled
Module <microblaze_0_wrapper> compiled
Module <microblaze_0_ilmb_wrapper> compiled
Module <microblaze_0_dlmb_wrapper> compiled
Module <microblaze_0_i_bram_ctrl_wrapper> compiled
Module <microblaze_0_d_bram_ctrl_wrapper> compiled
Module <microblaze_0_bram_block_wrapper> compiled
Module <reset_0_wrapper> compiled
Module <rs232_uart_1_wrapper> compiled
Module <clock_generator_0_wrapper> compiled
Module <nf10_10g_interface_0_wrapper> compiled
Module <nf10_10g_interface_1_wrapper> compiled
Module <nf10_10g_interface_2_wrapper> compiled
Module <nf10_10g_interface_3_wrapper> compiled
Module <diff_input_buf_0_wrapper> compiled
Module <diff_input_buf_1_wrapper> compiled
Module <diff_input_buf_2_wrapper> compiled
Module <diff_input_buf_3_wrapper> compiled
Module <nf10_mdio_0_wrapper> compiled
Module <axi_timebase_wdt_0_wrapper> compiled
Module <nf10_input_arbiter_0_wrapper> compiled
Module <nf10_bram_output_queues_0_wrapper> compiled
Module <nf10_nic_output_port_lookup_0_wrapper> compiled
Module <dma_0_wrapper> compiled
Module <axi_cfg_fpga_0_wrapper> compiled
Module <nf10_identifier_0_wrapper> compiled
Module <sram_process_table_0_wrapper> compiled
No errors in compilation
Analysis of file <"system_xst.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <system> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <system>.
Module <system> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_0> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_0> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_0> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_0> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_0> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_0> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_0> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_1> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_1> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_1> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_1> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_1> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_1> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_1> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_2> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_2> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_2> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_2> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_2> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_2> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_2> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <RS232_Uart_1> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_cfg_fpga_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_interconnect_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_timebase_wdt_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <clock_generator_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <diff_input_buf_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <diff_input_buf_1> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <diff_input_buf_2> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <diff_input_buf_3> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <dma_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_bram_block> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_d_bram_ctrl> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_dlmb> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_i_bram_ctrl> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_ilmb> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_10g_interface_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_10g_interface_1> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_10g_interface_2> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_10g_interface_3> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_bram_output_queues_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_identifier_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_input_arbiter_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_mdio_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_nic_output_port_lookup_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <reset_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <sram_process_table_0> in unit <system>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "../hdl/system.v".
WARNING:Xst:646 - Signal <axi_interconnect_0_S_RLAST<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_S_RID<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_S_BID<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <axi_interconnect_0_S_AWLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <axi_interconnect_0_S_ARLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <axi_interconnect_0_S_ARESETN<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_WLAST<13:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_WLAST<4:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWSIZE<41:18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWSIZE<14:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWLEN<111:48>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWLEN<39:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWID<13:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWID<4:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWCACHE<55:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWCACHE<19:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWBURST<27:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWBURST<9:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARSIZE<41:18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARSIZE<14:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARLEN<111:48>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARLEN<39:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARID<13:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARID<4:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARESETN<13:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARESETN<9:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARESETN<4:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARCACHE<55:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARCACHE<19:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARBURST<27:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARBURST<9:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/axi_interconnect_0_wrapper.ngc>.
Reading core <../implementation/axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_4.ngc>.
Reading core <../implementation/axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_3.ngc>.
Reading core <../implementation/axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_2.ngc>.
Reading core <../implementation/axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1.ngc>.
Reading core <../implementation/microblaze_0_wrapper.ngc>.
Reading core <../implementation/microblaze_0_ilmb_wrapper.ngc>.
Reading core <../implementation/microblaze_0_dlmb_wrapper.ngc>.
Reading core <../implementation/microblaze_0_i_bram_ctrl_wrapper.ngc>.
Reading core <../implementation/microblaze_0_d_bram_ctrl_wrapper.ngc>.
Reading core <../implementation/microblaze_0_bram_block_wrapper.ngc>.
Reading core <../implementation/reset_0_wrapper.ngc>.
Reading core <../implementation/rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/clock_generator_0_wrapper.ngc>.
Reading core <../implementation/nf10_10g_interface_0_wrapper.ngc>.
INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for yklai555 on 07/02/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Reading core <../implementation/nf10_10g_interface_1_wrapper.ngc>.
INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for yklai555 on 07/02/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Reading core <../implementation/nf10_10g_interface_2_wrapper.ngc>.
INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for yklai555 on 07/02/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Reading core <../implementation/nf10_10g_interface_3_wrapper.ngc>.
INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for yklai555 on 07/02/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Reading core <../implementation/diff_input_buf_0_wrapper.ngc>.
Reading core <../implementation/diff_input_buf_1_wrapper.ngc>.
Reading core <../implementation/diff_input_buf_2_wrapper.ngc>.
Reading core <../implementation/diff_input_buf_3_wrapper.ngc>.
Reading core <../implementation/nf10_mdio_0_wrapper.ngc>.
Reading core <../implementation/axi_timebase_wdt_0_wrapper.ngc>.
Reading core <../implementation/nf10_input_arbiter_0_wrapper.ngc>.
Reading core <../implementation/nf10_bram_output_queues_0_wrapper.ngc>.
Reading core <../implementation/nf10_nic_output_port_lookup_0_wrapper.ngc>.
Reading core <../implementation/dma_0_wrapper.ngc>.
Reading core <../implementation/axi_cfg_fpga_0_wrapper.ngc>.
Reading core <../implementation/nf10_identifier_0_wrapper.ngc>.
Reading core <../implementation/sram_process_table_0_wrapper.ngc>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_4> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_3> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_2> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_4> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_3> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_2> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_4> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_3> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_2> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_4> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_3> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_2> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_4> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_3> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_2> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_4> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_3> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_2> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_4> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_3> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_2> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_4> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_3> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_2> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst>.
Loading core <axi_interconnect_0_wrapper> for timing and area information for instance <axi_interconnect_0>.
Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <microblaze_0_ilmb_wrapper> for timing and area information for instance <microblaze_0_ilmb>.
Loading core <microblaze_0_dlmb_wrapper> for timing and area information for instance <microblaze_0_dlmb>.
Loading core <microblaze_0_i_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_i_bram_ctrl>.
Loading core <microblaze_0_d_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_d_bram_ctrl>.
Loading core <microblaze_0_bram_block_wrapper> for timing and area information for instance <microblaze_0_bram_block>.
Loading core <reset_0_wrapper> for timing and area information for instance <reset_0>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <RS232_Uart_1>.
Loading core <clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <nf10_10g_interface_0_wrapper> for timing and area information for instance <nf10_10g_interface_0>.
Loading core <nf10_10g_interface_1_wrapper> for timing and area information for instance <nf10_10g_interface_1>.
Loading core <nf10_10g_interface_2_wrapper> for timing and area information for instance <nf10_10g_interface_2>.
Loading core <nf10_10g_interface_3_wrapper> for timing and area information for instance <nf10_10g_interface_3>.
Loading core <diff_input_buf_0_wrapper> for timing and area information for instance <diff_input_buf_0>.
Loading core <diff_input_buf_1_wrapper> for timing and area information for instance <diff_input_buf_1>.
Loading core <diff_input_buf_2_wrapper> for timing and area information for instance <diff_input_buf_2>.
Loading core <diff_input_buf_3_wrapper> for timing and area information for instance <diff_input_buf_3>.
Loading core <nf10_mdio_0_wrapper> for timing and area information for instance <nf10_mdio_0>.
Loading core <axi_timebase_wdt_0_wrapper> for timing and area information for instance <axi_timebase_wdt_0>.
Loading core <nf10_input_arbiter_0_wrapper> for timing and area information for instance <nf10_input_arbiter_0>.
Loading core <nf10_bram_output_queues_0_wrapper> for timing and area information for instance <nf10_bram_output_queues_0>.
Loading core <nf10_nic_output_port_lookup_0_wrapper> for timing and area information for instance <nf10_nic_output_port_lookup_0>.
Loading core <dma_0_wrapper> for timing and area information for instance <dma_0>.
Loading core <axi_cfg_fpga_0_wrapper> for timing and area information for instance <axi_cfg_fpga_0>.
Loading core <nf10_identifier_0_wrapper> for timing and area information for instance <nf10_identifier_0>.
Loading core <sram_process_table_0_wrapper> for timing and area information for instance <sram_process_table_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_fifo_bram of type RAMB36SDP has been replaced by RAMB36SDP_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_3 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_2 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_1 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_3 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_2 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_1 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> in Unit <axi_interconnect_0> is equivalent to the following 7 FFs/Latches : <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/s_async_conv_reset> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0> in Unit <axi_interconnect_0> is equivalent to the following 23 FFs/Latches : <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/s_axi_reset_resync_0>
   <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/s_axi_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/s_axi_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/s_axi_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_axi_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_axi_reset_resync_0>
   <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_axi_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_resync_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_0> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_0> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_0> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_0> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_0> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_0> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_0> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_0> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_0> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/tx_queue/state_FSM_FFd2> in Unit <nf10_10g_interface_0> is equivalent to the following FF/Latch : <nf10_10g_interface_0/tx_queue/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_1> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_1> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_1> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_1> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_1> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_1> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/tx_queue/state_FSM_FFd2> in Unit <nf10_10g_interface_1> is equivalent to the following FF/Latch : <nf10_10g_interface_1/tx_queue/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_1> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_1> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_1> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_2> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_2> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_2> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_2> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/tx_queue/state_FSM_FFd2> in Unit <nf10_10g_interface_2> is equivalent to the following FF/Latch : <nf10_10g_interface_2/tx_queue/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_2> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_2> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_2> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_2> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_2> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_3> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_3> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_3> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_3> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_3> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/tx_queue/state_FSM_FFd2> in Unit <nf10_10g_interface_3> is equivalent to the following FF/Latch : <nf10_10g_interface_3/tx_queue/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_3> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_3> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_3> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_3> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <rst_reg_p_iso> in Unit <u_iface> is equivalent to the following FF/Latch : <rst_reg_p> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_116> in Unit <u_cfg> is equivalent to the following 8 FFs/Latches : <rd_data_hi_ret_8> <rd_data_hi_ret_62> <rd_data_hi_ret_128> <rd_data_hi_ret_236> <rd_data_hi_ret_248> <rd_data_hi_ret_260> <rd_data_hi_ret_272> <rd_data_hi_ret_282> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_193> in Unit <u_cfg> is equivalent to the following 7 FFs/Latches : <rd_data_hi_ret_9> <rd_data_hi_ret_27> <rd_data_hi_ret_45> <rd_data_hi_ret_63> <rd_data_hi_ret_81> <rd_data_hi_ret_99> <rd_data_hi_ret_129> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_104> in Unit <u_cfg> is equivalent to the following 9 FFs/Latches : <rd_data_hi_ret_26> <rd_data_hi_ret_44> <rd_data_hi_ret_80> <rd_data_hi_ret_98> <rd_data_hi_ret_157> <rd_data_hi_ret_181> <rd_data_hi_ret_200> <rd_data_hi_ret_212> <rd_data_hi_ret_224> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_105> in Unit <u_cfg> is equivalent to the following 10 FFs/Latches : <rd_data_hi_ret_163> <rd_data_hi_ret_187> <rd_data_hi_ret_205> <rd_data_hi_ret_217> <rd_data_hi_ret_229> <rd_data_hi_ret_241> <rd_data_hi_ret_253> <rd_data_hi_ret_265> <rd_data_hi_ret_277> <rd_data_hi_ret_283> 
INFO:Xst:2260 - The FF/Latch <rd_addr_lo_d1[8]> in Unit <u_mem_tx_pkt> is equivalent to the following 3 FFs/Latches : <rd_addr_lo_d1_fast[8]> <rd_addr_lo_d1_8_rep1> <rd_addr_lo_d1_8_rep2> 
INFO:Xst:2260 - The FF/Latch <wbin[1]> in Unit <wptr_full> is equivalent to the following 3 FFs/Latches : <wbin_fast[1]> <wbin_1_rep1> <wbin_1_rep2> 
INFO:Xst:2260 - The FF/Latch <pkt_line_cnt_ret_1> in Unit <u_rx_ctrl> is equivalent to the following 2 FFs/Latches : <pkt_line_cnt_ret_1_fast> <pkt_line_cnt_ret_1_rep1> 
INFO:Xst:2260 - The FF/Latch <pkt_buffer_full_fast_rep1> in Unit <u_rx_ctrl> is equivalent to the following 7 FFs/Latches : <pkt_buffer_full_fast_fast> <pkt_buffer_full_rep3> <pkt_buffer_full_rep2> <pkt_buffer_full_rep1> <pkt_buffer_full_fast_0> <pkt_buffer_full_fast> <pkt_buffer_full> 
INFO:Xst:2260 - The FF/Latch <pkt_line_cnt_0_rep1> in Unit <u_rx_ctrl> is equivalent to the following 2 FFs/Latches : <pkt_line_cnt_fast[0]> <pkt_line_cnt[0]> 
INFO:Xst:2260 - The FF/Latch <pkt_line_cnt_1_rep1> in Unit <u_rx_ctrl> is equivalent to the following 2 FFs/Latches : <pkt_line_cnt_fast[1]> <pkt_line_cnt[1]> 
INFO:Xst:2260 - The FF/Latch <mac_rx_state[0]> in Unit <u_rx_ctrl> is equivalent to the following 5 FFs/Latches : <mac_rx_state_fast[0]> <mac_rx_state_0_rep1> <mac_rx_state_0_rep2> <mac_rx_state_0_rep3> <mac_rx_state_0_rep4> 
INFO:Xst:2260 - The FF/Latch <out_tstrb_ret_1> in Unit <u_rx_ctrl> is equivalent to the following 5 FFs/Latches : <out_tstrb_ret_1_fast> <out_tstrb_ret_1_rep1> <out_tstrb_ret_1_rep2> <out_tstrb_ret_1_rep3> <out_tstrb_ret_1_rep4> 
INFO:Xst:2260 - The FF/Latch <out_tstrb_ret> in Unit <u_rx_ctrl> is equivalent to the following 6 FFs/Latches : <out_tstrb_ret_fast> <out_tstrb_ret_rep1> <out_tstrb_ret_rep2> <out_tstrb_ret_rep3> <out_tstrb_ret_rep4> <out_tstrb_ret_rep5> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[4]> in Unit <u_rx_shift> is equivalent to the following 2 FFs/Latches : <shift_tstrb_fast[4]> <shift_tstrb_4_rep1> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[5]> in Unit <u_rx_shift> is equivalent to the following 4 FFs/Latches : <shift_tstrb_fast[5]> <shift_tstrb_5_rep1> <shift_tstrb_5_rep2> <shift_tstrb_5_rep3> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[7]> in Unit <u_rx_shift> is equivalent to the following 4 FFs/Latches : <shift_tstrb_fast[7]> <shift_tstrb_7_rep1> <shift_tstrb_7_rep2> <shift_tstrb_7_rep3> 
INFO:Xst:2260 - The FF/Latch <shift_tvalid> in Unit <u_rx_shift> is equivalent to the following 7 FFs/Latches : <shift_tvalid_fast> <shift_tvalid_rep1> <shift_tvalid_rep1_fast> <shift_tvalid_rep1_rep1> <shift_tvalid_rep1_rep2> <shift_tvalid_fast_fast> <shift_tvalid_fast_rep1> 
INFO:Xst:2260 - The FF/Latch <pkt_send_state[0]> in Unit <u_tx_ctrl> is equivalent to the following 3 FFs/Latches : <pkt_send_state_fast[0]> <pkt_send_state_0_rep1> <pkt_send_state_0_rep2> 
INFO:Xst:2260 - The FF/Latch <mem_tx_pkt_head_l_ret[19]> in Unit <u_tx_ctrl> is equivalent to the following FF/Latch : <mem_tx_pkt_head_l[19]> 
INFO:Xst:2260 - The FF/Latch <w_almost_full_0_fast_rep3> in Unit <wptr_full> is equivalent to the following 10 FFs/Latches : <w_almost_full_0_fast_rep2> <w_almost_full_0_fast_rep1> <w_almost_full_0_fast_fast> <w_almost_full_0_rep4> <w_almost_full_0_rep3> <w_almost_full_0_rep2> <w_almost_full_0_rep1> <w_almost_full_0_fast_0> <w_almost_full_0_fast> <w_almost_full_0> 
INFO:Xst:2260 - The FF/Latch <rd_local_dw_size_ret_3> in Unit <u_pcie_rd_q> is equivalent to the following 2 FFs/Latches : <rd_local_dw_size_ret_59> <rd_local_dw_size_ret_63> 
INFO:Xst:2260 - The FF/Latch <rd_local_dw_size_ret_9> in Unit <u_pcie_rd_q> is equivalent to the following 2 FFs/Latches : <rd_local_dw_size_ret_57> <rd_local_dw_size_ret_62> 
INFO:Xst:2260 - The FF/Latch <op[1]> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <op_fast[1]> <op_1_rep1> 
INFO:Xst:2260 - The FF/Latch <wr_addr_hi_fast[8]> in Unit <u_pcie_rx_wr> is equivalent to the following FF/Latch : <wr_addr_hi[8]> 
INFO:Xst:2260 - The FF/Latch <head1_ret> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <head1_ret_fast> <head1_ret_rep1> 
INFO:Xst:2260 - The FF/Latch <state_0_rep1> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <state_fast[0]> <state[0]> 
INFO:Xst:2260 - The FF/Latch <wr_en_hi> in Unit <u_pcie_rx_wr> is equivalent to the following 23 FFs/Latches : <wr_en_hi_fast> <wr_en_hi_rep1> <wr_en_hi_rep2> <wr_en_hi_fast_fast> <wr_en_hi_fast_rep1> <wr_en_hi_fast_rep2> <wr_en_lo_ret_11> <wr_en_hi_rep1_fast> <wr_en_hi_rep1_rep1> <wr_en_hi_rep1_rep2> <wr_en_hi_fast_fast_0> <wr_en_hi_fast_rep1_0> <wr_en_hi_rep1_rep2_fast> <wr_en_hi_rep1_rep2_rep1> <wr_en_hi_rep1_rep1_fast> <wr_en_hi_rep1_rep1_rep1> <wr_en_hi_rep1_fast_0> <wr_en_hi_rep1_rep1_0> <wr_en_hi_fast_rep1_fast> <wr_en_hi_fast_rep1_rep1> <wr_en_hi_fast_rep2_fast> <wr_en_hi_fast_rep2_rep1> <wr_en_hi_fast_rep2_rep2> 
INFO:Xst:2260 - The FF/Latch <wr_addr_hi_fast[9]> in Unit <u_pcie_rx_wr> is equivalent to the following FF/Latch : <wr_addr_hi[9]> 
INFO:Xst:2260 - The FF/Latch <wr_en_lo> in Unit <u_pcie_rx_wr> is equivalent to the following 26 FFs/Latches : <wr_en_lo_fast> <wr_en_lo_rep1> <wr_en_lo_rep2> <wr_en_lo_fast_fast> <wr_en_lo_fast_rep1> <wr_en_lo_fast_rep2> <wr_en_lo_ret_9> <wr_en_lo_fast_rep2_fast> <wr_en_lo_fast_rep2_rep1> <wr_en_lo_fast_fast_0> <wr_en_lo_fast_rep1_0> <wr_en_lo_rep1_fast> <wr_en_lo_rep1_rep1> <wr_en_lo_rep1_rep2> <wr_en_lo_fast_fast_1> <wr_en_lo_fast_rep1_1> <wr_en_lo_fast_rep1_0_fast> <wr_en_lo_fast_rep1_0_rep1> <wr_en_lo_fast_rep1_0_rep2> <wr_en_lo_fast_rep1_0_rep3> <wr_en_lo_fast_rep1_fast> <wr_en_lo_fast_rep1_rep1> <wr_en_lo_fast_rep1_rep2> <wr_en_lo_fast_fast_fast> <wr_en_lo_fast_fast_rep1> <wr_en_lo_fast_fast_rep2> 
INFO:Xst:2260 - The FF/Latch <head1[61]> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <head1_fast[61]> <head1_61_rep1> 
INFO:Xst:2260 - The FF/Latch <op[1]> in Unit <u_pcie_rx_cm> is equivalent to the following 3 FFs/Latches : <op_fast[1]> <op_1_rep1> <op_1_rep2> 
INFO:Xst:2260 - The FF/Latch <trn_rerrfwd_n_reg> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rerrfwd_n_reg_fast> <trn_rerrfwd_n_reg_rep1> 
INFO:Xst:2260 - The FF/Latch <trn_rsrc_rdy_n_reg_ret_1_fast> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <trn_rsrc_rdy_n_reg_ret_1> 
INFO:Xst:2260 - The FF/Latch <trn_rsrc_rdy_n_reg> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rsrc_rdy_n_reg_fast> <trn_rsrc_rdy_n_reg_rep1> 
INFO:Xst:2260 - The FF/Latch <wr_addr_hi_fast[9]> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <wr_addr_hi[9]> 
INFO:Xst:2260 - The FF/Latch <wr_mem_select[1]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <wr_mem_select_fast_0[1]> <wr_mem_select_1_rep1> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[41]> in Unit <u_pcie_rx_cm> is equivalent to the following 3 FFs/Latches : <trn_rd_reg_fast[41]> <trn_rd_reg_41_rep1> <trn_rd_reg_41_rep2> 
INFO:Xst:2260 - The FF/Latch <wr_mem_select[2]> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <wr_mem_select_fast[2]> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[42]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rd_reg_fast[42]> <trn_rd_reg_42_rep1> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[43]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rd_reg_fast[43]> <trn_rd_reg_43_rep1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret> in Unit <u_pcie_tx> is equivalent to the following 13 FFs/Latches : <rd_addr_hi_ret_fast> <rd_addr_hi_ret_rep1> <rd_addr_hi_ret_rep1_fast> <rd_addr_hi_ret_rep1_rep1> <rd_addr_hi_ret_rep1_rep2> <rd_addr_hi_ret_rep1_rep3> <rd_addr_hi_ret_fast_0> <rd_addr_hi_ret_rep1_0> <rd_addr_hi_ret_rep2> <rd_addr_hi_ret_rep3> <rd_addr_hi_ret_rep4> <rd_addr_hi_ret_fast_fast> <rd_addr_hi_ret_fast_rep1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_12> in Unit <u_pcie_tx> is equivalent to the following 5 FFs/Latches : <rd_addr_hi_ret_12_fast> <rd_addr_hi_ret_12_rep1> <rd_addr_hi_ret_12_fast_0> <rd_addr_hi_ret_12_rep1_0> <rd_addr_hi_ret_12_rep2> 
INFO:Xst:2260 - The FF/Latch <state_1_rep1> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <state_fast[1]> <state[1]> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_11> in Unit <u_pcie_tx_wr> is equivalent to the following 4 FFs/Latches : <rd_addr_hi_ret_11_fast> <rd_addr_hi_ret_11_fast_0> <rd_addr_hi_ret_11_rep1> <rd_addr_hi_ret_11_rep2> 
INFO:Xst:2260 - The FF/Latch <deq_data_ret_6> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <deq_data_ret_6_fast> <deq_data_ret_6_rep1> 
INFO:Xst:2260 - The FF/Latch <addr_ret_40> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <addr_ret_40_fast> <addr_ret_40_rep1> 
INFO:Xst:2260 - The FF/Latch <op_ret_1> in Unit <u_pcie_tx_wr> is equivalent to the following 3 FFs/Latches : <op_ret_1_fast> <op_ret_1_rep1> <op_ret_1_rep2> 
INFO:Xst:2260 - The FF/Latch <state_0_rep2> in Unit <u_pcie_tx_wr> is equivalent to the following 3 FFs/Latches : <state_0_rep1> <state_fast[0]> <state[0]> 
INFO:Xst:2260 - The FF/Latch <deq_data_0_rep1> in Unit <u_wr_q> is equivalent to the following 2 FFs/Latches : <deq_data_fast[0]> <deq_data[0]> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_FIFO_RDEN_FF1> in Unit <sram_process_table_0> is equivalent to the following FF/Latch : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_INIT_FF1> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_21> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_206> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_207> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_208> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_209> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_210> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_211> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_212> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_213> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_214> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_22> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_215> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_216> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_217> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_218> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_219> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_220> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_221> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_222> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_223> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_6> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_57> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_58> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_59> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_60> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_61> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_62> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_63> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_64> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_65> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_23> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_224> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_225> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_226> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_227> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_228> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_229> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_230> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_231> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_232> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_7> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_66> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_67> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_68> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_69> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_70> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_71> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_72> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_73> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_74> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_8> in Unit <sram_process_table_0> is equivalent to the following 8 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_75> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_76> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_77> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_78> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_79> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_80> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_81> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_82> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_24> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_233> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_234> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_235> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_236> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_237> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_238> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_239> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_240> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_241> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_9> in Unit <sram_process_table_0> is equivalent to the following 8 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_83> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_84> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_85> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_86> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_87> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_88> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_89> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_90> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_11> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_107> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_108> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_109> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_110> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_111> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_112> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_113> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_114> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_115> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_16> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_152> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_153> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_154> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_155> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_156> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_157> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_158> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_159> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_160> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_91> in Unit <sram_process_table_0> is equivalent to the following 8 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_92> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_93> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_94> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_95> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_96> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_97> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_98> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_99> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23> in Unit <sram_process_table_0> is equivalent to the following 24 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_1> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_2> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_3> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_4> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_5> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_6> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_7> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_8> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_9> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_10> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_11> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_12> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_13>
   <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_14> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_15> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_16> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_17> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_18> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_19> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_20> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_21> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_22> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_23> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_24> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_17> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_161> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_162> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_163> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_164> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_165> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_166> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_167> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_168> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_169> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_12> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_116> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_117> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_118> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_119> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_120> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_121> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_122> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_123> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_124> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_170> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_171> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_172> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_173> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_174> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_175> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_176> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_177> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_178> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_179> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_13> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_125> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_126> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_127> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_128> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_129> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_130> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_131> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_132> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_133> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_14> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_134> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_135> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_136> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_137> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_138> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_139> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_140> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_141> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_142> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_18> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_180> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_181> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_182> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_183> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_184> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_185> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_186> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_187> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_188> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_25> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_26> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_27> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_28> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_29> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_242> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_243> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_244> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_245> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_246> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_3> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_30> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_31> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_32> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_33> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_34> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_35> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_36> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_37> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_38> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_FIFO_RDEN_FF1> in Unit <sram_process_table_0> is equivalent to the following FF/Latch : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_INIT_FF1> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_15> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_143> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_144> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_145> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_146> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_147> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_148> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_149> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_150> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_151> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_19> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_189> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_190> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_191> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_192> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_193> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_194> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_195> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_196> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_197> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_2> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_20> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_198> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_199> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_200> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_201> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_202> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_203> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_204> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_205> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_4> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_39> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_40> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_41> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_42> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_43> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_44> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_45> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_46> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_47> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_5> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_48> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_49> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_50> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_51> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_52> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_53> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_54> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_55> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_56> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_1> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_10> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_100> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_101> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_102> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_103> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_104> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_105> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_106> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> in Unit <axi_interconnect_0> is equivalent to the following 7 FFs/Latches : <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/s_async_conv_reset> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0> in Unit <axi_interconnect_0> is equivalent to the following 23 FFs/Latches : <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/s_axi_reset_resync_0>
   <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/s_axi_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/s_axi_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/s_axi_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_axi_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_axi_reset_resync_0>
   <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_axi_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_resync_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_0> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_0> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/tx_queue/state_FSM_FFd2> in Unit <nf10_10g_interface_0> is equivalent to the following FF/Latch : <nf10_10g_interface_0/tx_queue/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_0> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_0> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_0> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_0> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_0> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_0> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_0> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/tx_queue/state_FSM_FFd2> in Unit <nf10_10g_interface_1> is equivalent to the following FF/Latch : <nf10_10g_interface_1/tx_queue/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_1> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_1> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_1> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_1> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_1> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_1> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_1> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_1> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_1> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_2> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_2> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_2> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_2> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/tx_queue/state_FSM_FFd2> in Unit <nf10_10g_interface_2> is equivalent to the following FF/Latch : <nf10_10g_interface_2/tx_queue/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_2> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_2> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_2> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_2> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_2> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_3> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_3> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/tx_queue/state_FSM_FFd2> in Unit <nf10_10g_interface_3> is equivalent to the following FF/Latch : <nf10_10g_interface_3/tx_queue/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_3> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_3> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_3> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_3> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_3> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_3> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_3> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <rst_reg_p_iso> in Unit <u_iface> is equivalent to the following FF/Latch : <rst_reg_p> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_116> in Unit <u_cfg> is equivalent to the following 8 FFs/Latches : <rd_data_hi_ret_8> <rd_data_hi_ret_62> <rd_data_hi_ret_128> <rd_data_hi_ret_236> <rd_data_hi_ret_248> <rd_data_hi_ret_260> <rd_data_hi_ret_272> <rd_data_hi_ret_282> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_193> in Unit <u_cfg> is equivalent to the following 7 FFs/Latches : <rd_data_hi_ret_9> <rd_data_hi_ret_27> <rd_data_hi_ret_45> <rd_data_hi_ret_63> <rd_data_hi_ret_81> <rd_data_hi_ret_99> <rd_data_hi_ret_129> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_104> in Unit <u_cfg> is equivalent to the following 9 FFs/Latches : <rd_data_hi_ret_26> <rd_data_hi_ret_44> <rd_data_hi_ret_80> <rd_data_hi_ret_98> <rd_data_hi_ret_157> <rd_data_hi_ret_181> <rd_data_hi_ret_200> <rd_data_hi_ret_212> <rd_data_hi_ret_224> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_105> in Unit <u_cfg> is equivalent to the following 10 FFs/Latches : <rd_data_hi_ret_163> <rd_data_hi_ret_187> <rd_data_hi_ret_205> <rd_data_hi_ret_217> <rd_data_hi_ret_229> <rd_data_hi_ret_241> <rd_data_hi_ret_253> <rd_data_hi_ret_265> <rd_data_hi_ret_277> <rd_data_hi_ret_283> 
INFO:Xst:2260 - The FF/Latch <rd_addr_lo_d1[8]> in Unit <u_mem_tx_pkt> is equivalent to the following 3 FFs/Latches : <rd_addr_lo_d1_fast[8]> <rd_addr_lo_d1_8_rep1> <rd_addr_lo_d1_8_rep2> 
INFO:Xst:2260 - The FF/Latch <wbin[1]> in Unit <wptr_full> is equivalent to the following 3 FFs/Latches : <wbin_fast[1]> <wbin_1_rep1> <wbin_1_rep2> 
INFO:Xst:2260 - The FF/Latch <pkt_line_cnt_ret_1> in Unit <u_rx_ctrl> is equivalent to the following 2 FFs/Latches : <pkt_line_cnt_ret_1_fast> <pkt_line_cnt_ret_1_rep1> 
INFO:Xst:2260 - The FF/Latch <pkt_buffer_full_fast_rep1> in Unit <u_rx_ctrl> is equivalent to the following 7 FFs/Latches : <pkt_buffer_full_fast_fast> <pkt_buffer_full_rep3> <pkt_buffer_full_rep2> <pkt_buffer_full_rep1> <pkt_buffer_full_fast_0> <pkt_buffer_full_fast> <pkt_buffer_full> 
INFO:Xst:2260 - The FF/Latch <pkt_line_cnt_0_rep1> in Unit <u_rx_ctrl> is equivalent to the following 2 FFs/Latches : <pkt_line_cnt_fast[0]> <pkt_line_cnt[0]> 
INFO:Xst:2260 - The FF/Latch <pkt_line_cnt_1_rep1> in Unit <u_rx_ctrl> is equivalent to the following 2 FFs/Latches : <pkt_line_cnt_fast[1]> <pkt_line_cnt[1]> 
INFO:Xst:2260 - The FF/Latch <mac_rx_state[0]> in Unit <u_rx_ctrl> is equivalent to the following 5 FFs/Latches : <mac_rx_state_fast[0]> <mac_rx_state_0_rep1> <mac_rx_state_0_rep2> <mac_rx_state_0_rep3> <mac_rx_state_0_rep4> 
INFO:Xst:2260 - The FF/Latch <out_tstrb_ret_1> in Unit <u_rx_ctrl> is equivalent to the following 5 FFs/Latches : <out_tstrb_ret_1_fast> <out_tstrb_ret_1_rep1> <out_tstrb_ret_1_rep2> <out_tstrb_ret_1_rep3> <out_tstrb_ret_1_rep4> 
INFO:Xst:2260 - The FF/Latch <out_tstrb_ret> in Unit <u_rx_ctrl> is equivalent to the following 6 FFs/Latches : <out_tstrb_ret_fast> <out_tstrb_ret_rep1> <out_tstrb_ret_rep2> <out_tstrb_ret_rep3> <out_tstrb_ret_rep4> <out_tstrb_ret_rep5> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[4]> in Unit <u_rx_shift> is equivalent to the following 2 FFs/Latches : <shift_tstrb_fast[4]> <shift_tstrb_4_rep1> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[5]> in Unit <u_rx_shift> is equivalent to the following 4 FFs/Latches : <shift_tstrb_fast[5]> <shift_tstrb_5_rep1> <shift_tstrb_5_rep2> <shift_tstrb_5_rep3> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[7]> in Unit <u_rx_shift> is equivalent to the following 4 FFs/Latches : <shift_tstrb_fast[7]> <shift_tstrb_7_rep1> <shift_tstrb_7_rep2> <shift_tstrb_7_rep3> 
INFO:Xst:2260 - The FF/Latch <shift_tvalid> in Unit <u_rx_shift> is equivalent to the following 7 FFs/Latches : <shift_tvalid_fast> <shift_tvalid_rep1> <shift_tvalid_rep1_fast> <shift_tvalid_rep1_rep1> <shift_tvalid_rep1_rep2> <shift_tvalid_fast_fast> <shift_tvalid_fast_rep1> 
INFO:Xst:2260 - The FF/Latch <pkt_send_state[0]> in Unit <u_tx_ctrl> is equivalent to the following 3 FFs/Latches : <pkt_send_state_fast[0]> <pkt_send_state_0_rep1> <pkt_send_state_0_rep2> 
INFO:Xst:2260 - The FF/Latch <mem_tx_pkt_head_l_ret[19]> in Unit <u_tx_ctrl> is equivalent to the following FF/Latch : <mem_tx_pkt_head_l[19]> 
INFO:Xst:2260 - The FF/Latch <w_almost_full_0_fast_rep3> in Unit <wptr_full> is equivalent to the following 10 FFs/Latches : <w_almost_full_0_fast_rep2> <w_almost_full_0_fast_rep1> <w_almost_full_0_fast_fast> <w_almost_full_0_rep4> <w_almost_full_0_rep3> <w_almost_full_0_rep2> <w_almost_full_0_rep1> <w_almost_full_0_fast_0> <w_almost_full_0_fast> <w_almost_full_0> 
INFO:Xst:2260 - The FF/Latch <rd_local_dw_size_ret_3> in Unit <u_pcie_rd_q> is equivalent to the following 2 FFs/Latches : <rd_local_dw_size_ret_59> <rd_local_dw_size_ret_63> 
INFO:Xst:2260 - The FF/Latch <rd_local_dw_size_ret_9> in Unit <u_pcie_rd_q> is equivalent to the following 2 FFs/Latches : <rd_local_dw_size_ret_57> <rd_local_dw_size_ret_62> 
INFO:Xst:2260 - The FF/Latch <op[1]> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <op_fast[1]> <op_1_rep1> 
INFO:Xst:2260 - The FF/Latch <wr_addr_hi_fast[8]> in Unit <u_pcie_rx_wr> is equivalent to the following FF/Latch : <wr_addr_hi[8]> 
INFO:Xst:2260 - The FF/Latch <head1_ret> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <head1_ret_fast> <head1_ret_rep1> 
INFO:Xst:2260 - The FF/Latch <state_0_rep1> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <state_fast[0]> <state[0]> 
INFO:Xst:2260 - The FF/Latch <wr_en_hi> in Unit <u_pcie_rx_wr> is equivalent to the following 23 FFs/Latches : <wr_en_hi_fast> <wr_en_hi_rep1> <wr_en_hi_rep2> <wr_en_hi_fast_fast> <wr_en_hi_fast_rep1> <wr_en_hi_fast_rep2> <wr_en_lo_ret_11> <wr_en_hi_rep1_fast> <wr_en_hi_rep1_rep1> <wr_en_hi_rep1_rep2> <wr_en_hi_fast_fast_0> <wr_en_hi_fast_rep1_0> <wr_en_hi_rep1_rep2_fast> <wr_en_hi_rep1_rep2_rep1> <wr_en_hi_rep1_rep1_fast> <wr_en_hi_rep1_rep1_rep1> <wr_en_hi_rep1_fast_0> <wr_en_hi_rep1_rep1_0> <wr_en_hi_fast_rep1_fast> <wr_en_hi_fast_rep1_rep1> <wr_en_hi_fast_rep2_fast> <wr_en_hi_fast_rep2_rep1> <wr_en_hi_fast_rep2_rep2> 
INFO:Xst:2260 - The FF/Latch <wr_addr_hi_fast[9]> in Unit <u_pcie_rx_wr> is equivalent to the following FF/Latch : <wr_addr_hi[9]> 
INFO:Xst:2260 - The FF/Latch <wr_en_lo> in Unit <u_pcie_rx_wr> is equivalent to the following 26 FFs/Latches : <wr_en_lo_fast> <wr_en_lo_rep1> <wr_en_lo_rep2> <wr_en_lo_fast_fast> <wr_en_lo_fast_rep1> <wr_en_lo_fast_rep2> <wr_en_lo_ret_9> <wr_en_lo_fast_rep2_fast> <wr_en_lo_fast_rep2_rep1> <wr_en_lo_fast_fast_0> <wr_en_lo_fast_rep1_0> <wr_en_lo_rep1_fast> <wr_en_lo_rep1_rep1> <wr_en_lo_rep1_rep2> <wr_en_lo_fast_fast_1> <wr_en_lo_fast_rep1_1> <wr_en_lo_fast_rep1_0_fast> <wr_en_lo_fast_rep1_0_rep1> <wr_en_lo_fast_rep1_0_rep2> <wr_en_lo_fast_rep1_0_rep3> <wr_en_lo_fast_rep1_fast> <wr_en_lo_fast_rep1_rep1> <wr_en_lo_fast_rep1_rep2> <wr_en_lo_fast_fast_fast> <wr_en_lo_fast_fast_rep1> <wr_en_lo_fast_fast_rep2> 
INFO:Xst:2260 - The FF/Latch <head1[61]> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <head1_fast[61]> <head1_61_rep1> 
INFO:Xst:2260 - The FF/Latch <op[1]> in Unit <u_pcie_rx_cm> is equivalent to the following 3 FFs/Latches : <op_fast[1]> <op_1_rep1> <op_1_rep2> 
INFO:Xst:2260 - The FF/Latch <trn_rerrfwd_n_reg> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rerrfwd_n_reg_fast> <trn_rerrfwd_n_reg_rep1> 
INFO:Xst:2260 - The FF/Latch <trn_rsrc_rdy_n_reg_ret_1_fast> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <trn_rsrc_rdy_n_reg_ret_1> 
INFO:Xst:2260 - The FF/Latch <trn_rsrc_rdy_n_reg> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rsrc_rdy_n_reg_fast> <trn_rsrc_rdy_n_reg_rep1> 
INFO:Xst:2260 - The FF/Latch <wr_addr_hi_fast[9]> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <wr_addr_hi[9]> 
INFO:Xst:2260 - The FF/Latch <wr_mem_select[1]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <wr_mem_select_fast_0[1]> <wr_mem_select_1_rep1> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[41]> in Unit <u_pcie_rx_cm> is equivalent to the following 3 FFs/Latches : <trn_rd_reg_fast[41]> <trn_rd_reg_41_rep1> <trn_rd_reg_41_rep2> 
INFO:Xst:2260 - The FF/Latch <wr_mem_select[2]> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <wr_mem_select_fast[2]> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[42]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rd_reg_fast[42]> <trn_rd_reg_42_rep1> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[43]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rd_reg_fast[43]> <trn_rd_reg_43_rep1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret> in Unit <u_pcie_tx> is equivalent to the following 13 FFs/Latches : <rd_addr_hi_ret_fast> <rd_addr_hi_ret_rep1> <rd_addr_hi_ret_rep1_fast> <rd_addr_hi_ret_rep1_rep1> <rd_addr_hi_ret_rep1_rep2> <rd_addr_hi_ret_rep1_rep3> <rd_addr_hi_ret_fast_0> <rd_addr_hi_ret_rep1_0> <rd_addr_hi_ret_rep2> <rd_addr_hi_ret_rep3> <rd_addr_hi_ret_rep4> <rd_addr_hi_ret_fast_fast> <rd_addr_hi_ret_fast_rep1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_12> in Unit <u_pcie_tx> is equivalent to the following 5 FFs/Latches : <rd_addr_hi_ret_12_fast> <rd_addr_hi_ret_12_rep1> <rd_addr_hi_ret_12_fast_0> <rd_addr_hi_ret_12_rep1_0> <rd_addr_hi_ret_12_rep2> 
INFO:Xst:2260 - The FF/Latch <state_1_rep1> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <state_fast[1]> <state[1]> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_11> in Unit <u_pcie_tx_wr> is equivalent to the following 4 FFs/Latches : <rd_addr_hi_ret_11_fast> <rd_addr_hi_ret_11_fast_0> <rd_addr_hi_ret_11_rep1> <rd_addr_hi_ret_11_rep2> 
INFO:Xst:2260 - The FF/Latch <deq_data_ret_6> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <deq_data_ret_6_fast> <deq_data_ret_6_rep1> 
INFO:Xst:2260 - The FF/Latch <addr_ret_40> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <addr_ret_40_fast> <addr_ret_40_rep1> 
INFO:Xst:2260 - The FF/Latch <op_ret_1> in Unit <u_pcie_tx_wr> is equivalent to the following 3 FFs/Latches : <op_ret_1_fast> <op_ret_1_rep1> <op_ret_1_rep2> 
INFO:Xst:2260 - The FF/Latch <state_0_rep2> in Unit <u_pcie_tx_wr> is equivalent to the following 3 FFs/Latches : <state_0_rep1> <state_fast[0]> <state[0]> 
INFO:Xst:2260 - The FF/Latch <deq_data_0_rep1> in Unit <u_wr_q> is equivalent to the following 2 FFs/Latches : <deq_data_fast[0]> <deq_data[0]> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_FIFO_RDEN_FF1> in Unit <sram_process_table_0> is equivalent to the following FF/Latch : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_INIT_FF1> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_21> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_206> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_207> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_208> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_209> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_210> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_211> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_212> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_213> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_214> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_22> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_215> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_216> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_217> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_218> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_219> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_220> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_221> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_222> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_223> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_6> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_57> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_58> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_59> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_60> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_61> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_62> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_63> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_64> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_65> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_23> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_224> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_225> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_226> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_227> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_228> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_229> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_230> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_231> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_232> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_7> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_66> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_67> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_68> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_69> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_70> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_71> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_72> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_73> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_74> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_8> in Unit <sram_process_table_0> is equivalent to the following 8 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_75> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_76> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_77> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_78> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_79> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_80> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_81> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_82> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_24> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_233> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_234> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_235> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_236> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_237> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_238> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_239> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_240> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_241> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_9> in Unit <sram_process_table_0> is equivalent to the following 8 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_83> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_84> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_85> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_86> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_87> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_88> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_89> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_90> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_11> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_107> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_108> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_109> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_110> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_111> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_112> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_113> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_114> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_115> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_16> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_152> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_153> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_154> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_155> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_156> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_157> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_158> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_159> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_160> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_91> in Unit <sram_process_table_0> is equivalent to the following 8 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_92> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_93> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_94> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_95> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_96> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_97> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_98> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_99> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23> in Unit <sram_process_table_0> is equivalent to the following 24 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_1> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_2> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_3> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_4> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_5> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_6> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_7> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_8> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_9> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_10> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_11> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_12> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_13>
   <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_14> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_15> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_16> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_17> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_18> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_19> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_20> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_21> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_22> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_23> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23_24> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_17> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_161> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_162> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_163> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_164> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_165> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_166> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_167> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_168> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_169> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_12> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_116> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_117> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_118> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_119> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_120> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_121> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_122> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_123> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_124> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_170> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_171> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_172> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_173> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_174> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_175> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_176> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_177> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_178> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_179> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_13> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_125> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_126> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_127> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_128> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_129> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_130> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_131> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_132> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_133> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_14> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_134> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_135> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_136> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_137> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_138> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_139> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_140> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_141> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_142> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_18> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_180> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_181> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_182> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_183> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_184> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_185> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_186> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_187> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_188> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_25> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_26> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_27> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_28> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_29> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_242> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_243> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_244> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_245> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_246> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_3> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_30> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_31> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_32> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_33> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_34> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_35> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_36> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_37> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_38> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_FIFO_RDEN_FF1> in Unit <sram_process_table_0> is equivalent to the following FF/Latch : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_INIT_FF1> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_15> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_143> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_144> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_145> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_146> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_147> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_148> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_149> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_150> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_151> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_19> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_189> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_190> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_191> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_192> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_193> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_194> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_195> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_196> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_197> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_2> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_20> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_198> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_199> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_200> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_201> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_202> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_203> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_204> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_205> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_4> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_39> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_40> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_41> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_42> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_43> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_44> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_45> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_46> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_47> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_5> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_48> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_49> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_50> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_51> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_52> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_53> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_54> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_55> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_56> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24> in Unit <sram_process_table_0> is equivalent to the following 9 FFs/Latches : <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_1> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_10> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_100> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_101> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_102> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_103> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_104> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_105> <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_106> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 430

Cell Usage :
# BELS                             : 70801
#      GND                         : 142
#      INV                         : 755
#      LUT1                        : 3056
#      LUT1_L                      : 714
#      LUT2                        : 5033
#      LUT2_L                      : 212
#      LUT3                        : 12840
#      LUT3_L                      : 1243
#      LUT4                        : 6526
#      LUT4_L                      : 328
#      LUT5                        : 5937
#      LUT5_L                      : 1049
#      LUT6                        : 15116
#      LUT6_2                      : 103
#      LUT6_L                      : 2137
#      MULT_AND                    : 2
#      MUXCY                       : 5666
#      MUXCY_L                     : 1865
#      MUXF5                       : 4
#      MUXF7                       : 1164
#      MUXF8                       : 38
#      VCC                         : 68
#      XORCY                       : 6803
# FlipFlops/Latches                : 72149
#      FD                          : 7513
#      FDC                         : 5140
#      FDCE                        : 1570
#      FDCP                        : 68
#      FDCPE                       : 4
#      FDE                         : 11446
#      FDP                         : 1413
#      FDPE                        : 152
#      FDR                         : 14033
#      FDRE                        : 27259
#      FDRS                        : 1171
#      FDRSE                       : 352
#      FDS                         : 1424
#      FDSE                        : 515
#      LDCP                        : 4
#      LDP_1                       : 1
#      ODDR                        : 84
# RAMS                             : 1050
#      RAM32M                      : 659
#      RAM32X1D                    : 116
#      RAM64M                      : 36
#      RAM64X1D                    : 32
#      RAMB18                      : 17
#      RAMB18SDP                   : 163
#      RAMB36_EXP                  : 24
#      RAMB36SDP_EXP               : 3
# Shift Registers                  : 1016
#      SRL16                       : 823
#      SRL16E                      : 5
#      SRLC16E                     : 185
#      SRLC32E                     : 3
# Clock Buffers                    : 23
#      BUFG                        : 23
# IO Buffers                       : 425
#      IBUF                        : 168
#      IBUFDS                      : 5
#      IOBUF                       : 3
#      OBUF                        : 169
#      OBUFT                       : 80
# GigabitIOs                       : 12
#      GTX_DUAL                    : 12
# Others                           : 195
#      async_fifo                  : 2
#      async_reg_r                 : 1
#      async_reg_w                 : 1
#      BUFIO                       : 4
#      FIFO18_36                   : 16
#      FIFO36_72_EXP               : 12
#      FIFO36_EXP                  : 6
#      IDELAYCTRL                  : 1
#      IODELAY                     : 76
#      ISERDES_NODELAY             : 72
#      PCIE_INTERNAL_1_1           : 1
#      PLL_ADV                     : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vtx240tff1759-2 


Slice Logic Utilization: 
 Number of Slice Registers:           72149  out of  149760    48%  
 Number of Slice LUTs:                59141  out of  149760    39%  
    Number used as Logic:             55049  out of  149760    36%  
    Number used as Memory:             4092  out of  39360    10%  
       Number used as RAM:             3076
       Number used as SRL:             1016

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  97409
   Number with an unused Flip Flop:   25260  out of  97409    25%  
   Number with an unused LUT:         38268  out of  97409    39%  
   Number of fully used LUT-FF pairs: 33881  out of  97409    34%  
   Number of unique control sets:      4442

IO Utilization: 
 Number of IOs:                         430
 Number of bonded IOBs:                 344  out of    680    50%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:              134  out of    324    41%  
    Number using Block RAM only:        118
    Number using FIFO only:              16
 Number of BUFG/BUFGCTRLs:               23  out of     32    71%  
 Number of GTX_DUALs:                    12  out of     24    50%  
 Number of PLL_ADVs:                      3  out of      6    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                     | Clock buffer(FF name)                                                               | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------+
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0                                                                                                                             | BUFG                                                                                | 8362  |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1                                                                                                                             | BUFG                                                                                | 32669 |
nf10_10g_interface_0/nf10_10g_interface_0/txoutclk                                                                                                                               | BUFG                                                                                | 4264  |
nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1                                                                                       | BUFG                                                                                | 458   |
nf10_10g_interface_1/nf10_10g_interface_1/txoutclk                                                                                                                               | BUFG                                                                                | 4264  |
nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1                                                                                       | BUFG                                                                                | 458   |
nf10_10g_interface_2/nf10_10g_interface_2/txoutclk                                                                                                                               | BUFG                                                                                | 4264  |
nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1                                                                                       | BUFG                                                                                | 458   |
nf10_10g_interface_3/nf10_10g_interface_3/txoutclk                                                                                                                               | BUFG                                                                                | 4264  |
nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1                                                                                       | BUFG                                                                                | 458   |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout1                                                                                                                              | BUFG                                                                                | 9740  |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout0                                                                                                                              | BUFG                                                                                | 451   |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/txsync_clkout                                                                                                                        | BUFG                                                                                | 114   |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/icdrreset<0>(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/icdrreset_0_and00001:O)                             | NONE(*)(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0)         | 1     |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0>                                                                                                         | BUFG                                                                                | 18    |
clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT1                                                                                                                             | BUFG                                                                                | 395   |
clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT0                                                                                                                             | BUFG                                                                                | 3636  |
sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/ro_regs_433_cmp_eq0000(sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/ro_regs_433_cmp_eq00001:O)| NONE(*)(sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/nextstate_0)| 4     |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2                                                                                                                             | BUFG                                                                                | 25    |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                     | Buffer(FF name)                                                                                                                                                                                                                        | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
sram_process_table_0/sram_process_table_0/axififo/mem_usage<0>11(sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/axi_aresetn_inv5431_INV_0:O)                                                                                                                                                                                                                                                      | NONE(sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/delay_1_write_valid)                                                                                                                                              | 778   |
dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FSM_Scst_FSM_inv(dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/rst_n_inv1_INV_0:O)                                                                                                                                                                                                                                        | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_0)                                                                                                                                              | 418   |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst_tmp(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst_tmp1:O)                                                                                                                                                                                                                                                              | NONE(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_22)                                                                                                                                                  | 345   |
dma_0/dma_0/u_dma/u_iface/rst_reg_p_iso(dma_0/dma_0/u_dma/u_iface/rst_reg_p_iso:Q)                                                                                                                                                                                                                                                                                                                                 | NONE(dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/rptr_empty/rbin[0])                                                                                                                                                          | 195   |
nf10_10g_interface_0/nf10_10g_interface_0/converter_master/axi_resetn_inv(nf10_10g_interface_0/nf10_10g_interface_0/reset1_INV_0:O)                                                                                                                                                                                                                                                                                | NONE(nf10_10g_interface_0/nf10_10g_interface_0/rx_queue/err_state_FSM_FFd1)                                                                                                                                                            | 164   |
nf10_10g_interface_1/nf10_10g_interface_1/converter_master/axi_resetn_inv(nf10_10g_interface_1/nf10_10g_interface_1/reset1_INV_0:O)                                                                                                                                                                                                                                                                                | NONE(nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/err_state_FSM_FFd1)                                                                                                                                                            | 164   |
nf10_10g_interface_2/nf10_10g_interface_2/converter_master/axi_resetn_inv(nf10_10g_interface_2/nf10_10g_interface_2/reset1_INV_0:O)                                                                                                                                                                                                                                                                                | NONE(nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/err_state_FSM_FFd1)                                                                                                                                                            | 164   |
nf10_10g_interface_3/nf10_10g_interface_3/converter_master/axi_resetn_inv(nf10_10g_interface_3/nf10_10g_interface_3/reset1_INV_0:O)                                                                                                                                                                                                                                                                                | NONE(nf10_10g_interface_3/nf10_10g_interface_3/rx_queue/err_state_FSM_FFd1)                                                                                                                                                            | 164   |
dma_0/dma_0/u_dma/u_iface/x_rst_t/rst_reg_t(dma_0/dma_0/u_dma/u_iface/x_rst_t/SyncA_clkB_1[0]:Q)                                                                                                                                                                                                                                                                                                                   | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/genblk1.u_fifo_x/afifo/rptr_empty/rbin[0])                                                                                                                                                 | 123   |
dma_0/dma_0/u_dma/u_pcie_rx/rst_reg(dma_0/dma_0/u_dma/u_pcie_rx/rst_reg:Q)                                                                                                                                                                                                                                                                                                                                         | NONE(dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/rptr_empty/rbin[0])                                                                                                                                                     | 99    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv(axi_interconnect_0/axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0:O)                                                                                                                                                                      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0)                                                                                                             | 96    |
dma_0/dma_0/u_dma/u_iface/x_rst_r/rst_reg_r(dma_0/dma_0/u_dma/u_iface/x_rst_r/SyncA_clkB_1[0]:Q)                                                                                                                                                                                                                                                                                                                   | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/genblk1.u_fifo_x/afifo/rptr_empty/rbin[0])                                                                                                                                                 | 85    |
dma_0/S_AXI_BRESP<0>(dma_0/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                              | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].reset)                                                                                                                                                            | 74    |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0]_tx_elec_idle_not0000(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0]_tx_elec_idle_not00001_INV_0:O)                                                                                                                                                                                                                                | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].reset)                                                                                                                                                            | 64    |
nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i1:O)                                                                                                                                                                                                    | NONE(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0)                                                                                                              | 34    |
nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i1:O)                                                                                                                                                                                                    | NONE(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0)                                                                                                              | 34    |
nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i1:O)                                                                                                                                                                                                    | NONE(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0)                                                                                                              | 34    |
nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i1:O)                                                                                                                                                                                                    | NONE(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0)                                                                                                              | 34    |
dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_bram/GND:G)                                                                                                                                                                                                                                         | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0)                                                                                                                                      | 32    |
dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_bram/GND:G)                                                                                                                                                                                                                                         | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0)                                                                                                                                      | 32    |
sram_process_table_0/qdr_c_1<0>(sram_process_table_0/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                    | NONE(sram_process_table_0/sram_process_table_0/qdrii_controller_0/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_RD_INTERFACE/U_QDRII_TOP_RD_ADDR_INTERFACE/U_FIFO36)                                                            | 32    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/async_conv_reset(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/async_conv_reset1:O)                                                                                                                                                                                          | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                         | 30    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/async_conv_reset(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/async_conv_reset1:O)                                                                                                                                                                                            | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                          | 30    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/async_conv_reset(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/async_conv_reset1:O)                                                                                                                                                                                            | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                          | 30    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/async_conv_reset(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/async_conv_reset1:O)                                                                                                                                                                                            | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                          | 30    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/async_conv_reset(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/async_conv_reset1:O)                                                                                                                                                                                            | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                          | 30    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/async_conv_reset(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/async_conv_reset1:O)                                                                                                                                                                                            | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                          | 30    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/async_conv_reset(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/async_conv_reset1:O)                                                                                                                                                                                            | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                          | 30    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/async_conv_reset(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/async_conv_reset1:O)                                                                                                                                                                                            | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                          | 30    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/locked_inv(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/locked_inv1_INV_0:O)                                                                                                                                                                                                                                                  | NONE(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst200_sync_r_0)                                                                                                                                                 | 25    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                    | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                       | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                    | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                   | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)        | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                        | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)        | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                       | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                    | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                       | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                       | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)        | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                        | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)        | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                       | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                    | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                       | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                       | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)        | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                        | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)        | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                       | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                    | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                       | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                       | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)        | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                        | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)        | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                       | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                    | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                       | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                       | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)        | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                        | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)        | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                       | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                    | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                       | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                       | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)        | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                        | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)        | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                       | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                    | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                       | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                       | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)        | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                        | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)        | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                       | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                    | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                       | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                       | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                      | 20    |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i_not0000(dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i_not00001_INV_0:O)                                                                                                                                                                                                                                                                                                  | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0)                                                                                                                                                                | 20    |
dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_bram/GND(dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_bram/GND:G)                                                                                                                                                                                                                                     | NONE(dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_bram/mem_mem_0_0)                                                                                                                                    | 20    |
microblaze_0_bram_block/microblaze_0_bram_block/pgassign12<0>(microblaze_0_bram_block/microblaze_0_bram_block/XST_GND:G)                                                                                                                                                                                                                                                                                           | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0)                                                                                                                                                                         | 16    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1) | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)   | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)| 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)  | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)  | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)  | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)        | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)    | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1) | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)   | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)   | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)  | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)        | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)    | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1) | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)   | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)   | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)  | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)        | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)    | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1) | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)   | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)   | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)  | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)        | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)    | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1) | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)   | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)   | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)  | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)        | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)    | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1) | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)   | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)   | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)  | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)        | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)    | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1) | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)   | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)   | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)  | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)        | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)    | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1) | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)   | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)   | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)             | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)               | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)            | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)              | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)              | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)              | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)        | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)                | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)             | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)               | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)               | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)              | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)        | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)                | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)             | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)               | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)               | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)              | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)        | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)                | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)             | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)               | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)               | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)              | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)        | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)                | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)             | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)               | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)               | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)              | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)        | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)                | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)             | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)               | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)               | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)              | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)        | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)                | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)             | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)               | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)               | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)              | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)        | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)                | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)             | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)               | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)               | 13    |
dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/cfg_function_number<0>(dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/XST_GND:G)                                                                                                                                                                                                                                                                                                          | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mram_regBank)                                                                                                                                           | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_10(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_10:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_0)                                                                                                                                                    | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_100(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_100:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_7_6)                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_101(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_101:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_7_10)                                                                                                                                                | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_102(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_102:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_6_2)                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_103(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_103:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_5_8)                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_104(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_104:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_5_12)                                                                                                                                                | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_105(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_105:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_4_4)                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_106(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_106:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_4_0)                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_107(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_107:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_3_14)                                                                                                                                                | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_108(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_108:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_2_6)                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_109(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_109:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_2_10)                                                                                                                                                | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_11(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_11:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/test_14)                                                                                                                                                                  | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_110(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_110:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_1_2)                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_111(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_111:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_12_8)                                                                                                                                                | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_112(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_112:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_12_12)                                                                                                                                               | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_113(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_113:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_11_4)                                                                                                                                                | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_114(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_114:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_11_0)                                                                                                                                                | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_115(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_115:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_10_14)                                                                                                                                               | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_116(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_116:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_9_6)                                                                                                                                                      | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_117(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_117:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_9_46)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_118(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_118:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_9_37)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_119(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_119:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_9_28)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_12(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_12:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/state_init_0)                                                                                                                                                             | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_120(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_120:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_9_19)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_121(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_121:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_9_1)                                                                                                                                                      | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_122(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_122:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_8_50)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_123(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_123:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_8_41)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_124(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_124:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_8_32)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_125(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_125:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_8_23)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_126(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_126:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_8_14)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_127(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_127:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_7_6)                                                                                                                                                      | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_128(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_128:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_7_46)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_129(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_129:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_7_37)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_13(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_13:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/shift_reg_read_signal_13)                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_130(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_130:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_7_28)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_131(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_131:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_7_19)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_132(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_132:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_7_1)                                                                                                                                                      | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_133(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_133:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_6_50)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_134(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_134:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_6_41)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_135(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_135:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_6_32)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_136(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_136:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_6_23)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_137(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_137:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_6_14)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_138(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_138:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_5_6)                                                                                                                                                      | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_139(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_139:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_5_46)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_14(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_14:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/rmw_addr_5)                                                                                                                                                               | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_140(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_140:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_5_37)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_141(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_141:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_5_28)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_142(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_142:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_5_19)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_143(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_143:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_5_1)                                                                                                                                                      | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_144(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_144:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_4_50)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_145(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_145:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_4_41)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_146(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_146:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_4_32)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_147(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_147:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_4_23)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_148(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_148:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_4_14)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_149(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_149:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_3_6)                                                                                                                                                      | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_15(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_15:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/rmw_addr_12)                                                                                                                                                              | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_150(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_150:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_3_45)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_151(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_151:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_3_36)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_152(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_152:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_3_27)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_153(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_153:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_3_18)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_154(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_154:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_3_0)                                                                                                                                                      | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_155(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_155:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_2_48)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_156(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_156:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_2_39)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_157(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_157:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_2_3)                                                                                                                                                      | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_158(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_158:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_2_20)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_159(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_159:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_2_11)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_16(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_16:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/dout_burst_ready)                                                                                                                                                         | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_160(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_160:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_1_49)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_161(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_161:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_1_4)                                                                                                                                                      | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_162(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_162:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_1_30)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_163(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_163:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_1_21)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_164(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_164:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_1_12)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_165(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_165:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_13_49)                                                                                                                                                    | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_166(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_166:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_13_39)                                                                                                                                                    | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_167(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_167:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_13_29)                                                                                                                                                    | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_168(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_168:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_13_19)                                                                                                                                                    | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_169(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_169:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_12_52)                                                                                                                                                    | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_17(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_17:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/dout_addr_17)                                                                                                                                                             | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_170(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_170:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_12_43)                                                                                                                                                    | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_171(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_171:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_12_34)                                                                                                                                                    | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_172(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_172:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_12_25)                                                                                                                                                    | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_173(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_173:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_12_16)                                                                                                                                                    | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_174(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_174:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_11_8)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_175(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_175:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_11_48)                                                                                                                                                    | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_176(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_176:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_11_39)                                                                                                                                                    | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_177(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_177:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_11_3)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_178(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_178:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_11_20)                                                                                                                                                    | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_179(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_179:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_11_11)                                                                                                                                                    | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_18(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_18:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/dout_99)                                                                                                                                                                  | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_180(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_180:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_10_52)                                                                                                                                                    | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_181(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_181:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_10_43)                                                                                                                                                    | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_182(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_182:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_10_34)                                                                                                                                                    | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_183(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_183:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_10_25)                                                                                                                                                    | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_184(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_184:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_10_16)                                                                                                                                                    | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_185(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_185:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_0_8)                                                                                                                                                      | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_186(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_186:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_0_44)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_187(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_187:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_0_35)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_188(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_188:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_0_26)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_189(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_189:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_0_17)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_19(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_19:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/dout_9)                                                                                                                                                                   | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_20(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_20:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/dout_80)                                                                                                                                                                  | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_21(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_21:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/dout_71)                                                                                                                                                                  | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_22(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_22:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/dout_62)                                                                                                                                                                  | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_23(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_23:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/dout_53)                                                                                                                                                                  | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_24(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_24:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/dout_44)                                                                                                                                                                  | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_25(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_25:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/dout_35)                                                                                                                                                                  | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_26(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_26:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/dout_26)                                                                                                                                                                  | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_27(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_27:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/dout_17)                                                                                                                                                                  | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_28(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_28:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/dout_137)                                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_29(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_29:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/dout_128)                                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_30(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_30:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/dout_119)                                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_31(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_31:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/dout_11)                                                                                                                                                                  | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_32(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_32:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/dout_100)                                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_33(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_33:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/din_addr_4)                                                                                                                                                               | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_34(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_34:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/din_addr_11)                                                                                                                                                              | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_35(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_35:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/delay_rmw_addr_4)                                                                                                                                                         | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_36(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_36:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/delay_rmw_addr_11)                                                                                                                                                        | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_37(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_37:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/delay_din_97)                                                                                                                                                             | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_38(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_38:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/delay_din_88)                                                                                                                                                             | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_39(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_39:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/delay_din_79)                                                                                                                                                             | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_40(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_40:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/delay_din_7)                                                                                                                                                              | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_41(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_41:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/delay_din_60)                                                                                                                                                             | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_42(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_42:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/delay_din_51)                                                                                                                                                             | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_43(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_43:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/delay_din_42)                                                                                                                                                             | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_44(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_44:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/delay_din_33)                                                                                                                                                             | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_45(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_45:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/delay_din_24)                                                                                                                                                             | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_46(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_46:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/delay_din_15)                                                                                                                                                             | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_47(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_47:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/delay_din_135)                                                                                                                                                            | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_48(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_48:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/delay_din_126)                                                                                                                                                            | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_49(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_49:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/delay_din_117)                                                                                                                                                            | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_50(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_50:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/delay_din_108)                                                                                                                                                            | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_51(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_51:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/delay_din_1)                                                                                                                                                              | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_52(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_52:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/delay_byte_count_ID_0_15)                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_53(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_53:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/delay2_write_data_addr_7)                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_54(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_54:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/delay2_write_data_addr_14)                                                                                                                                                | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_55(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_55:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/delay1_write_data_addr_7)                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_56(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_56:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/delay1_write_data_addr_14)                                                                                                                                                | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_57(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_57:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/delay1_write_data_60)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_58(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_58:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/delay1_write_data_50)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_59(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_59:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/delay1_write_data_40)                                                                                                                                                     | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_60(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_60:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/data_bit_array_8)                                                                                                                                                         | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_61(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_61:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/data_bit_array_10)                                                                                                                                                        | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_62(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_62:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/byte_count_ID_0_2)                                                                                                                                                        | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_63(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_63:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_9_8)                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_64(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_64:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_9_12)                                                                                                                                                | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_65(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_65:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_8_4)                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_66(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_66:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_8_0)                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_67(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_67:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_7_14)                                                                                                                                                | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_68(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_68:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_6_6)                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_69(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_69:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_6_10)                                                                                                                                                | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_70(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_70:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_5_2)                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_71(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_71:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_4_8)                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_72(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_72:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_4_12)                                                                                                                                                | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_73(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_73:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_3_4)                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_74(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_74:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_3_0)                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_75(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_75:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_2_14)                                                                                                                                                | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_76(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_76:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_1_6)                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_77(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_77:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_1_10)                                                                                                                                                | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_78(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_78:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_10_2)                                                                                                                                                | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_79(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_79:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_9_8)                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_80(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_80:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_9_12)                                                                                                                                                | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_81(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_81:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_8_4)                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_82(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_82:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_8_0)                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_83(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_83:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_7_14)                                                                                                                                                | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_84(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_84:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_6_6)                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_85(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_85:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_6_10)                                                                                                                                                | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_86(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_86:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_5_2)                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_87(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_87:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_4_8)                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_88(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_88:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_4_12)                                                                                                                                                | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_89(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_89:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_3_4)                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_90(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_90:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_3_0)                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_91(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_91:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_2_14)                                                                                                                                                | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_92(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_92:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_1_6)                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_93(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_93:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_1_10)                                                                                                                                                | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_94(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_94:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_11_2)                                                                                                                                                | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_95(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_95:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_10_8)                                                                                                                                                | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_96(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_96:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_10_12)                                                                                                                                               | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_97(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_97:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_9_4)                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_98(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_98:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_9_0)                                                                                                                                                 | 10    |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_99(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_99:Q)                                                                                                                                                                                                                                           | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_8_14)                                                                                                                                                | 10    |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/d_user_reset_n_inv(dma_0/dma_0/ep/pcie_ep0/pcie_blk/d_user_reset_n_inv1:O)                                                                                                                                                                                                                                                                                                        | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/reg_enable_ltssm_reset)                                                                                                                                                                          | 9     |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/use_reset_logic.reset_i/user_master_reset_n_inv(dma_0/dma_0/ep/pcie_ep0/pcie_blk/use_reset_logic.reset_i/user_master_reset_n_inv1:O)                                                                                                                                                                                                                                              | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/use_reset_logic.reset_i/crm_pwr_soft_reset_n_aftersentcpl)                                                                                                                                       | 9     |
nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_1(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1:Q)                                                                                                                                                                    | NONE(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6)                                                                                                             | 9     |
nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_2(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2:Q)                                                                                                                                                                    | NONE(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17)                                                                                                            | 9     |
nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_3(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3:Q)                                                                                                                                                                    | NONE(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0)                                                                                                               | 9     |
nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_1(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1:Q)                                                                                                                                                                    | NONE(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6)                                                                                                             | 9     |
nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_2(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2:Q)                                                                                                                                                                    | NONE(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17)                                                                                                            | 9     |
nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_3(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3:Q)                                                                                                                                                                    | NONE(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0)                                                                                                               | 9     |
nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_1(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1:Q)                                                                                                                                                                    | NONE(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6)                                                                                                             | 9     |
nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_2(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2:Q)                                                                                                                                                                    | NONE(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17)                                                                                                            | 9     |
nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_3(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3:Q)                                                                                                                                                                    | NONE(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0)                                                                                                               | 9     |
nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_1(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1:Q)                                                                                                                                                                    | NONE(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6)                                                                                                             | 9     |
nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_2(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2:Q)                                                                                                                                                                    | NONE(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17)                                                                                                            | 9     |
nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_3(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3:Q)                                                                                                                                                                    | NONE(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0)                                                                                                               | 9     |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_1(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_1:Q)                                                                                                                                                                                                                                             | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/U5/comp_result_9_1)                                                                                                                                                       | 9     |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_190(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_190:Q)                                                                                                                                                                                                                                         | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/addr_count_data_0_0)                                                                                                                                                      | 9     |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_2(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_2:Q)                                                                                                                                                                                                                                             | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/U5/comp_result_5_0)                                                                                                                                                       | 9     |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_3(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_3:Q)                                                                                                                                                                                                                                             | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/U5/comp_result_10_0)                                                                                                                                                      | 9     |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_4(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_4:Q)                                                                                                                                                                                                                                             | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/U4/comp_result_5_1)                                                                                                                                                       | 9     |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_5(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_5:Q)                                                                                                                                                                                                                                             | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/U4/comp_result_11_1)                                                                                                                                                      | 9     |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_6(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_6:Q)                                                                                                                                                                                                                                             | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/U3/comp_result_7_0)                                                                                                                                                       | 9     |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_7(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_7:Q)                                                                                                                                                                                                                                             | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/U3/comp_result_2_1)                                                                                                                                                       | 9     |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_8(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_8:Q)                                                                                                                                                                                                                                             | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/U2/comp_result_9_0)                                                                                                                                                       | 9     |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_9(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_9:Q)                                                                                                                                                                                                                                             | NONE(sram_process_table_0/sram_process_table_0/test_r_w_ctrl/U2/comp_result_12_0)                                                                                                                                                      | 9     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi/genblk1.u_bram/GND:G)                                                                                                                                                                                                               | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0)                                                                                                                         | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi/genblk1.u_bram/GND:G)                                                                                                                                                                                                               | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0)                                                                                                                         | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi/genblk1.u_bram/GND:G)                                                                                                                                                                                                               | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0)                                                                                                                         | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi/genblk1.u_bram/GND:G)                                                                                                                                                                                                               | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0)                                                                                                                         | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/genblk1.u_bram/GND:G)                                                                                                                                                                                                                 | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0)                                                                                                                          | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/genblk1.u_bram/GND:G)                                                                                                                                                                                                                 | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0)                                                                                                                          | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/genblk1.u_bram/GND:G)                                                                                                                                                                                                                 | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0)                                                                                                                          | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/genblk1.u_bram/GND:G)                                                                                                                                                                                                                 | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0)                                                                                                                          | 8     |
nf10_10g_interface_0/m_axis_tuser<16>(nf10_10g_interface_0/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                              | NONE(nf10_10g_interface_0/nf10_10g_interface_0/rx_queue/rx_fifo)                                                                                                                                                                       | 8     |
nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch(nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch1:O)                                                                                                                                                                                                                                          | NONE(nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r1)                                                                                                                                   | 8     |
nf10_10g_interface_1/m_axis_tuser<18>(nf10_10g_interface_1/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                              | NONE(nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo)                                                                                                                                                                       | 8     |
nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch(nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch1:O)                                                                                                                                                                                                                                          | NONE(nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r1)                                                                                                                                   | 8     |
nf10_10g_interface_2/m_axis_tuser<20>(nf10_10g_interface_2/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                              | NONE(nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo)                                                                                                                                                                       | 8     |
nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch(nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch1:O)                                                                                                                                                                                                                                          | NONE(nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r1)                                                                                                                                   | 8     |
nf10_10g_interface_3/m_axis_tuser<22>(nf10_10g_interface_3/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                              | NONE(nf10_10g_interface_3/nf10_10g_interface_3/rx_queue/rx_fifo)                                                                                                                                                                       | 8     |
nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch(nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch1:O)                                                                                                                                                                                                                                          | NONE(nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r1)                                                                                                                                   | 8     |
sram_process_table_0/debug_mem_controller_dout_addr<0>(sram_process_table_0/XST_GND:G)                                                                                                                                                                                                                                                                                                                             | NONE(sram_process_table_0/sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/BL4_INST.RD_INIT_FF3)                                                                                                               | 8     |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/pipe_reset_l0(dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_ep:PIPERESETL0)                                                                                                                                                                                                                                                                                                               | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/delayed_elec_idle_reset)                                                                                                                                                  | 4     |
nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/clk_156_reset_txsync_r3(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/clk_156_reset_txsync_r3:Q)                                                                                                                                                                                                                                                       | NONE(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/reset_dclk_r_0)                                                                                                                                              | 4     |
nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/int_rx_rst_asynch(nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/int_rx_rst_asynch1:O)                                                                                                                                                                                                                                                              | NONE(nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/r1)                                                                                                                                             | 4     |
nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/int_tx_rst_asynch(nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/int_tx_rst_asynch1:O)                                                                                                                                                                                                                                                              | NONE(nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/r1)                                                                                                                                             | 4     |
nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/clk_156_reset_txsync_r3(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/clk_156_reset_txsync_r3:Q)                                                                                                                                                                                                                                                       | NONE(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/reset_dclk_r_0)                                                                                                                                              | 4     |
nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/int_rx_rst_asynch(nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/int_rx_rst_asynch1:O)                                                                                                                                                                                                                                                              | NONE(nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/r1)                                                                                                                                             | 4     |
nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/int_tx_rst_asynch(nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/int_tx_rst_asynch1:O)                                                                                                                                                                                                                                                              | NONE(nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/r1)                                                                                                                                             | 4     |
nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/clk_156_reset_txsync_r3(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/clk_156_reset_txsync_r3:Q)                                                                                                                                                                                                                                                       | NONE(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/reset_dclk_r_0)                                                                                                                                              | 4     |
nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/int_rx_rst_asynch(nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/int_rx_rst_asynch1:O)                                                                                                                                                                                                                                                              | NONE(nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/r1)                                                                                                                                             | 4     |
nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/int_tx_rst_asynch(nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/int_tx_rst_asynch1:O)                                                                                                                                                                                                                                                              | NONE(nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/r1)                                                                                                                                             | 4     |
nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/clk_156_reset_txsync_r3(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/clk_156_reset_txsync_r3:Q)                                                                                                                                                                                                                                                       | NONE(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/reset_dclk_r_0)                                                                                                                                              | 4     |
nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/int_rx_rst_asynch(nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/int_rx_rst_asynch1:O)                                                                                                                                                                                                                                                              | NONE(nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/r1)                                                                                                                                             | 4     |
nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/int_tx_rst_asynch(nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/int_tx_rst_asynch1:O)                                                                                                                                                                                                                                                              | NONE(nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/r1)                                                                                                                                             | 4     |
sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst180_sync_r<24>(sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst180_sync_r_24:Q)                                                                                                                                                                                                                                            | NONE(sram_process_table_0/sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/BL4_INST.RD_INIT_FF3)                                                                                                               | 4     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                           | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                             | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                              | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                          | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                            | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                            | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                            | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                              | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                           | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                             | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                             | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                            | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                              | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                           | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                             | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                             | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                            | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                              | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                           | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                             | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                             | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                            | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                              | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                           | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                             | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                             | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                            | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                              | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                           | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                             | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                             | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                            | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                              | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                           | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                             | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                             | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                            | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                              | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                           | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                             | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                             | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)         | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                           | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)             | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)              | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)       | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)           | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                              | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                          | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)           | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)           | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)           | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)               | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)               | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                              | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)         | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                           | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)             | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)              | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)             | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)              | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)           | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)               | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)               | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                              | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)         | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                           | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)             | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)              | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)             | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)              | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)           | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)               | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)               | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                              | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)         | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                           | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)             | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)              | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)             | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)              | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)           | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)               | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)               | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                              | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)         | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                           | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)             | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)              | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)             | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)              | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)           | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)               | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)               | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                              | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)         | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                           | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)             | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)              | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)             | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)              | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)           | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)               | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)               | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                              | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)         | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                           | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)             | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)              | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)             | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)              | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)           | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)               | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)               | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                              | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)         | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                           | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)             | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)              | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)             | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)              | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                             | 2     |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tx_sync_reset(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tx_sync_reset1:O)                                                                                                                                                                                                                                                                    | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/reset_usrclk_r_0)                                                                                                                                          | 2     |
dma_0/dma_0/converter_master/axi_resetn_inv(dma_0/dma_0/ep/pcie_ep0/GTPRESET1_INV_0:O)                                                                                                                                                                                                                                                                                                                             | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/rst_pcie)                                                                                                                                                                 | 1     |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0_and0000(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0_and00001:O)                                                                                                                                                                                                                                                          | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0)                                                                                                                                                               | 1     |
sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/nextstate_0__and0000(sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/nextstate_0__and00001:O)                                                                                                                                                                                                                                      | NONE(sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/nextstate_0)                                                                                                                                                      | 1     |
sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/nextstate_0__and0001(sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/nextstate_0__and00011:O)                                                                                                                                                                                                                                      | NONE(sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/nextstate_0)                                                                                                                                                      | 1     |
sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/nextstate_1__and0000(sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/nextstate_1__and00001:O)                                                                                                                                                                                                                                      | NONE(sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/nextstate_1)                                                                                                                                                      | 1     |
sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/nextstate_1__and0001(sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/nextstate_1__and00011:O)                                                                                                                                                                                                                                      | NONE(sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/nextstate_1)                                                                                                                                                      | 1     |
sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/nextstate_2__and0000(sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/nextstate_2__and00001:O)                                                                                                                                                                                                                                      | NONE(sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/nextstate_2)                                                                                                                                                      | 1     |
sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/nextstate_2__and0001(sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/nextstate_mux0000<2>1:O)                                                                                                                                                                                                                                      | NONE(sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/nextstate_2)                                                                                                                                                      | 1     |
sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/nextstate_3__and0000(sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/nextstate_3__and00001:O)                                                                                                                                                                                                                                      | NONE(sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/nextstate_3)                                                                                                                                                      | 1     |
sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/nextstate_3__and0001(sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/nextstate_mux0000<3>1:O)                                                                                                                                                                                                                                      | NONE(sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/nextstate_3)                                                                                                                                                      | 1     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.703ns (Maximum Frequency: 149.184MHz)
   Minimum input arrival time before clock: 5.303ns
   Maximum output required time after clock: 3.581ns
   Maximum combinational path delay: 1.196ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Clock period: 6.703ns (frequency: 149.184MHz)
  Total number of paths / destination ports: 326553 / 18103
-------------------------------------------------------------------------
Delay:               6.703ns (Levels of Logic = 11)
  Source:            axi_interconnect_0/axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:       dma_0/dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: axi_interconnect_0/axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to dma_0/dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             72   0.396   1.015  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i)
     LUT6:I0->O           14   0.086   0.472  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_axilite.axilite_conv_inst/read_req1 (M_AXI_ARVALID<11>)
     end scope: 'axi_interconnect_0'
     begin scope: 'axi_cfg_fpga_0'
     LUT3:I2->O            3   0.086   0.828  axi_cfg_fpga_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1 (S_AXI_AWREADY)
     end scope: 'axi_cfg_fpga_0'
     begin scope: 'axi_interconnect_0'
     LUT6:I1->O            1   0.086   0.662  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/O4 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/O3)
     LUT6:I2->O            5   0.086   0.430  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/O6 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_wready)
     LUT2:I1->O            3   0.086   0.910  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_wready<1>1 (S_AXI_WREADY<1>)
     end scope: 'axi_interconnect_0'
     begin scope: 'dma_0'
     LUT6:I0->O            1   0.086   0.412  dma_0/u_axi_m/I_RD_WR_CNTLR/sig_wr_cmplt_SW1 (N207)
     LUT5:I4->O            2   0.086   0.416  dma_0/u_axi_m/I_RD_WR_CNTLR/sig_wr_cmplt (dma_0/u_axi_m/I_RD_WR_CNTLR/sig_wr_cmplt)
     LUT6:I5->O            2   0.086   0.290  dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local_or00001 (dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local_or0000)
     FDRE:CE                   0.185          dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local
    ----------------------------------------
    Total                      6.703ns (1.269ns logic, 5.434ns route)
                                       (18.9% logic, 81.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Clock period: 5.374ns (frequency: 186.090MHz)
  Total number of paths / destination ports: 1132122 / 66557
-------------------------------------------------------------------------
Delay:               5.374ns (Levels of Logic = 8)
  Source:            axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:       sram_process_table_0/sram_process_table_0/ipif_regs/IP2Bus_Data_0 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to sram_process_table_0/sram_process_table_0/ipif_regs/IP2Bus_Data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             41   0.396   0.709  U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (empty)
     end scope: 'BU3'
     end scope: 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst'
     LUT3:I0->O           26   0.086   0.707  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[13].gen_axilite.axilite_conv_inst/read_req1 (M_AXI_ARVALID<13>)
     end scope: 'axi_interconnect_0'
     begin scope: 'sram_process_table_0'
     LUT3:I0->O           43   0.086   0.710  sram_process_table_0/axi_lite_ipif/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i<3>1 (sram_process_table_0/Bus2IP_Addr<3>)
     LUT6:I3->O          128   0.086   1.024  sram_process_table_0/ipif_regs/Msub__COND_67_Madd_xor<3>11 (sram_process_table_0/ipif_regs/_COND_67<3>)
     LUT6:I0->O            1   0.086   0.901  sram_process_table_0/ipif_regs/mux_11 (sram_process_table_0/ipif_regs/mux_11)
     LUT6:I0->O            1   0.086   0.412  sram_process_table_0/ipif_regs/_COND_67<4>_SW0 (N174)
     LUT6:I5->O            1   0.086   0.000  sram_process_table_0/ipif_regs/_COND_67<4> (sram_process_table_0/ipif_regs/_varindex0000<0>)
     FDRE:D                   -0.022          sram_process_table_0/ipif_regs/IP2Bus_Data_0
    ----------------------------------------
    Total                      5.374ns (0.912ns logic, 4.462ns route)
                                       (17.0% logic, 83.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_0/nf10_10g_interface_0/txoutclk'
  Clock period: 5.086ns (frequency: 196.628MHz)
  Total number of paths / destination ports: 68653 / 8001
-------------------------------------------------------------------------
Delay:               5.086ns (Levels of Logic = 10)
  Source:            nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (FF)
  Destination:       nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0 (FF)
  Source Clock:      nf10_10g_interface_0/nf10_10g_interface_0/txoutclk rising
  Destination Clock: nf10_10g_interface_0/nf10_10g_interface_0/txoutclk rising

  Data Path: nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 to nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.396   0.957  U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg<6>)
     LUT6:I0->O            1   0.086   0.600  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1_SW2 (N375)
     LUT3:I0->O            5   0.086   0.680  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N20)
     LUT5:I1->O            1   0.086   0.412  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>_SW0 (N529)
     LUT6:I5->O            1   0.086   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>)
     MUXCY:S->O            1   0.305   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2>)
     MUXCY:CI->O           0   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3>)
     XORCY:CI->O           3   0.300   0.421  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_xor<4> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_comb<4>)
     LUT3:I2->O           11   0.086   0.332  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en)
     FDRE:CE                   0.185          U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
    ----------------------------------------
    Total                      5.086ns (1.684ns logic, 3.401ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1'
  Clock period: 2.728ns (frequency: 366.508MHz)
  Total number of paths / destination ports: 4473 / 679
-------------------------------------------------------------------------
Delay:               2.728ns (Levels of Logic = 4)
  Source:            nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (FF)
  Destination:       nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13 (FF)
  Source Clock:      nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising
  Destination Clock: nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising

  Data Path: nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 to nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.396   0.496  nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r<0>)
     LUT2:I0->O            1   0.086   0.412  nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11_SW0 (N106)
     LUT6:I5->O            3   0.086   0.421  nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11 (nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/N14)
     LUT5:I4->O           14   0.086   0.660  nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_1<1>1 (nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_mux_1_i<1>)
     LUT4:I1->O            1   0.086   0.000  nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_d<13>111 (nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_d<13>)
     FDR:D                    -0.022          nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13
    ----------------------------------------
    Total                      2.728ns (0.740ns logic, 1.988ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_1/nf10_10g_interface_1/txoutclk'
  Clock period: 5.086ns (frequency: 196.628MHz)
  Total number of paths / destination ports: 68653 / 8001
-------------------------------------------------------------------------
Delay:               5.086ns (Levels of Logic = 10)
  Source:            nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (FF)
  Destination:       nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0 (FF)
  Source Clock:      nf10_10g_interface_1/nf10_10g_interface_1/txoutclk rising
  Destination Clock: nf10_10g_interface_1/nf10_10g_interface_1/txoutclk rising

  Data Path: nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 to nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.396   0.957  U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg<6>)
     LUT6:I0->O            1   0.086   0.600  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1_SW2 (N375)
     LUT3:I0->O            5   0.086   0.680  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N20)
     LUT5:I1->O            1   0.086   0.412  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>_SW0 (N529)
     LUT6:I5->O            1   0.086   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>)
     MUXCY:S->O            1   0.305   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2>)
     MUXCY:CI->O           0   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3>)
     XORCY:CI->O           3   0.300   0.421  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_xor<4> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_comb<4>)
     LUT3:I2->O           11   0.086   0.332  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en)
     FDRE:CE                   0.185          U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
    ----------------------------------------
    Total                      5.086ns (1.684ns logic, 3.401ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1'
  Clock period: 2.728ns (frequency: 366.508MHz)
  Total number of paths / destination ports: 4473 / 679
-------------------------------------------------------------------------
Delay:               2.728ns (Levels of Logic = 4)
  Source:            nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (FF)
  Destination:       nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13 (FF)
  Source Clock:      nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising
  Destination Clock: nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising

  Data Path: nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 to nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.396   0.496  nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r<0>)
     LUT2:I0->O            1   0.086   0.412  nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11_SW0 (N106)
     LUT6:I5->O            3   0.086   0.421  nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11 (nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/N14)
     LUT5:I4->O           14   0.086   0.660  nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_1<1>1 (nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_mux_1_i<1>)
     LUT4:I1->O            1   0.086   0.000  nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_d<13>111 (nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_d<13>)
     FDR:D                    -0.022          nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13
    ----------------------------------------
    Total                      2.728ns (0.740ns logic, 1.988ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_2/nf10_10g_interface_2/txoutclk'
  Clock period: 5.086ns (frequency: 196.628MHz)
  Total number of paths / destination ports: 68653 / 8001
-------------------------------------------------------------------------
Delay:               5.086ns (Levels of Logic = 10)
  Source:            nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (FF)
  Destination:       nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0 (FF)
  Source Clock:      nf10_10g_interface_2/nf10_10g_interface_2/txoutclk rising
  Destination Clock: nf10_10g_interface_2/nf10_10g_interface_2/txoutclk rising

  Data Path: nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 to nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.396   0.957  U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg<6>)
     LUT6:I0->O            1   0.086   0.600  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1_SW2 (N375)
     LUT3:I0->O            5   0.086   0.680  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N20)
     LUT5:I1->O            1   0.086   0.412  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>_SW0 (N529)
     LUT6:I5->O            1   0.086   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>)
     MUXCY:S->O            1   0.305   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2>)
     MUXCY:CI->O           0   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3>)
     XORCY:CI->O           3   0.300   0.421  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_xor<4> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_comb<4>)
     LUT3:I2->O           11   0.086   0.332  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en)
     FDRE:CE                   0.185          U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
    ----------------------------------------
    Total                      5.086ns (1.684ns logic, 3.401ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1'
  Clock period: 2.728ns (frequency: 366.508MHz)
  Total number of paths / destination ports: 4473 / 679
-------------------------------------------------------------------------
Delay:               2.728ns (Levels of Logic = 4)
  Source:            nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (FF)
  Destination:       nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13 (FF)
  Source Clock:      nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising
  Destination Clock: nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising

  Data Path: nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 to nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.396   0.496  nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r<0>)
     LUT2:I0->O            1   0.086   0.412  nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11_SW0 (N106)
     LUT6:I5->O            3   0.086   0.421  nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11 (nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/N14)
     LUT5:I4->O           14   0.086   0.660  nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_1<1>1 (nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_mux_1_i<1>)
     LUT4:I1->O            1   0.086   0.000  nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_d<13>111 (nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_d<13>)
     FDR:D                    -0.022          nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13
    ----------------------------------------
    Total                      2.728ns (0.740ns logic, 1.988ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_3/nf10_10g_interface_3/txoutclk'
  Clock period: 5.086ns (frequency: 196.628MHz)
  Total number of paths / destination ports: 68653 / 8001
-------------------------------------------------------------------------
Delay:               5.086ns (Levels of Logic = 10)
  Source:            nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (FF)
  Destination:       nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0 (FF)
  Source Clock:      nf10_10g_interface_3/nf10_10g_interface_3/txoutclk rising
  Destination Clock: nf10_10g_interface_3/nf10_10g_interface_3/txoutclk rising

  Data Path: nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 to nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.396   0.957  U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg<6>)
     LUT6:I0->O            1   0.086   0.600  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1_SW2 (N375)
     LUT3:I0->O            5   0.086   0.680  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N20)
     LUT5:I1->O            1   0.086   0.412  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>_SW0 (N529)
     LUT6:I5->O            1   0.086   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>)
     MUXCY:S->O            1   0.305   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2>)
     MUXCY:CI->O           0   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3>)
     XORCY:CI->O           3   0.300   0.421  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_xor<4> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_comb<4>)
     LUT3:I2->O           11   0.086   0.332  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en)
     FDRE:CE                   0.185          U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
    ----------------------------------------
    Total                      5.086ns (1.684ns logic, 3.401ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1'
  Clock period: 2.728ns (frequency: 366.508MHz)
  Total number of paths / destination ports: 4473 / 679
-------------------------------------------------------------------------
Delay:               2.728ns (Levels of Logic = 4)
  Source:            nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (FF)
  Destination:       nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13 (FF)
  Source Clock:      nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising
  Destination Clock: nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising

  Data Path: nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 to nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.396   0.496  nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r<0>)
     LUT2:I0->O            1   0.086   0.412  nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11_SW0 (N106)
     LUT6:I5->O            3   0.086   0.421  nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11 (nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/N14)
     LUT5:I4->O           14   0.086   0.660  nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_1<1>1 (nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_mux_1_i<1>)
     LUT4:I1->O            1   0.086   0.000  nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_d<13>111 (nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_d<13>)
     FDR:D                    -0.022          nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13
    ----------------------------------------
    Total                      2.728ns (0.740ns logic, 1.988ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout1'
  Clock period: 3.683ns (frequency: 271.520MHz)
  Total number of paths / destination ports: 186764 / 22195
-------------------------------------------------------------------------
Delay:               3.683ns (Levels of Logic = 12)
  Source:            dma_0/dma_0/u_dma/u_pcie_tx/pcie_req_grant_wr (FF)
  Destination:       dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/dw_count_ret_1 (FF)
  Source Clock:      dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout1 rising
  Destination Clock: dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout1 rising

  Data Path: dma_0/dma_0/u_dma/u_pcie_tx/pcie_req_grant_wr to dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/dw_count_ret_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            135   0.396   1.025  pcie_req_grant_wr (pcie_req_grant_wr)
     begin scope: 'u_pcie_tx_wr'
     LUT6:I0->O            1   0.086   0.000  un1_dw_count_axb_2 (un1_dw_count_axb_2)
     MUXCY_L:S->LO         1   0.305   0.000  un1_dw_count_cry_2 (un1_dw_count_cry_2)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_dw_count_cry_3 (un1_dw_count_cry_3)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_dw_count_cry_4 (un1_dw_count_cry_4)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_dw_count_cry_5 (un1_dw_count_cry_5)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_dw_count_cry_6 (un1_dw_count_cry_6)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_dw_count_cry_7 (un1_dw_count_cry_7)
     XORCY:CI->O           1   0.300   0.412  un1_dw_count_s_8 (un1_dw_count_s_8_0)
     LUT4:I3->O            1   0.086   0.412  dw_count_5_iv_0_1[8] (dw_count_5_iv_0_1[8])
     LUT6_L:I5->LO         2   0.086   0.376  dw_count_5_0_i[8] (dw_countoi[8])
     LUT6_L:I2->LO         1   0.086   0.000  trn_teof_n_2_sqmuxa_0_a2 (N_770_reti)
     FD:D                     -0.022          dw_count_ret_1
    ----------------------------------------
    Total                      3.683ns (1.459ns logic, 2.224ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout0'
  Clock period: 3.837ns (frequency: 260.619MHz)
  Total number of paths / destination ports: 11242 / 813
-------------------------------------------------------------------------
Delay:               3.837ns (Levels of Logic = 5)
  Source:            dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_data_1 (FF)
  Destination:       dma_0/dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_0 (FF)
  Source Clock:      dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout0 rising
  Destination Clock: dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout0 rising

  Data Path: dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_data_1 to dma_0/dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.396   0.910  dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_data_1 (dma_0/ep/pcie_ep0/pcie_blk/pipe_rx_data<1>)
     LUT6:I0->O            2   0.086   0.666  dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l0_and000011 (dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/N17)
     LUT6:I2->O            4   0.086   0.500  dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l0_and00001 (dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l0)
     LUT4:I2->O            2   0.086   0.416  dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l7_out_or00011_1 (dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l7_out_or00011)
     LUT6:I5->O           28   0.086   0.519  dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l0_out_mux0000<0>111 (dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/N14)
     LUT4:I3->O            1   0.086   0.000  dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_mux0000<7>1 (dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_mux0000<7>)
     FD:D                     -0.022          dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_0
    ----------------------------------------
    Total                      3.837ns (0.826ns logic, 3.011ns route)
                                       (21.5% logic, 78.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/txsync_clkout'
  Clock period: 2.404ns (frequency: 415.947MHz)
  Total number of paths / destination ports: 528 / 215
-------------------------------------------------------------------------
Delay:               2.404ns (Levels of Logic = 2)
  Source:            dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/xd_state_FSM_FFd5 (FF)
  Destination:       dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_5 (FF)
  Source Clock:      dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/txsync_clkout rising
  Destination Clock: dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/txsync_clkout rising

  Data Path: dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/xd_state_FSM_FFd5 to dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q            3   0.396   0.671  dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/xd_state_FSM_FFd5 (dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/xd_state_FSM_FFd5)
     LUT4:I0->O            1   0.086   0.412  dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_mux0000<1>2_SW0 (N10)
     LUT6:I5->O            1   0.086   0.286  dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_mux0000<1>2 (dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/N10)
     FDSE:S                    0.468          dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_5
    ----------------------------------------
    Total                      2.404ns (1.036ns logic, 1.368ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0>'
  Clock period: 2.668ns (frequency: 374.770MHz)
  Total number of paths / destination ports: 298 / 34
-------------------------------------------------------------------------
Delay:               2.668ns (Levels of Logic = 3)
  Source:            dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 (FF)
  Destination:       dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0 (FF)
  Source Clock:      dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0> rising
  Destination Clock: dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0> rising

  Data Path: dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 to dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.396   0.604  dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 (dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>)
     LUT3:I0->O            1   0.086   0.412  dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0 (N76)
     LUT6:I5->O            3   0.086   0.496  dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000 (dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000)
     LUT2:I0->O            8   0.086   0.318  dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not00011 (dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not0001)
     FDCE:CE                   0.185          dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0
    ----------------------------------------
    Total                      2.668ns (0.839ns logic, 1.829ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT0'
  Clock period: 6.066ns (frequency: 164.840MHz)
  Total number of paths / destination ports: 267151 / 5185
-------------------------------------------------------------------------
Delay:               6.066ns (Levels of Logic = 8)
  Source:            sram_process_table_0/sram_process_table_0/test_r_w_ctrl/vaild_count_1 (FF)
  Destination:       sram_process_table_0/sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_1 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT0 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT0 rising

  Data Path: sram_process_table_0/sram_process_table_0/test_r_w_ctrl/vaild_count_1 to sram_process_table_0/sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.396   0.924  sram_process_table_0/test_r_w_ctrl/vaild_count_1 (sram_process_table_0/test_r_w_ctrl/vaild_count<1>)
     LUT6:I0->O            8   0.086   0.444  sram_process_table_0/test_r_w_ctrl/Msub_vaild_count_addsub0000_cy<5>11 (sram_process_table_0/test_r_w_ctrl/Msub_vaild_count_addsub0000_cy<5>)
     LUT6:I5->O            1   0.086   0.412  sram_process_table_0/test_r_w_ctrl/nextstate_init<0>81_SW2 (N330)
     LUT6:I5->O            2   0.086   0.823  sram_process_table_0/test_r_w_ctrl/nextstate_init<0>81 (sram_process_table_0/test_r_w_ctrl/nextstate_init<0>81)
     LUT6:I1->O           83   0.086   0.528  sram_process_table_0/test_r_w_ctrl/ena_comp_0_or00001 (sram_process_table_0/test_r_w_ctrl/ena_comp_0_or0000)
     LUT3:I2->O            6   0.086   0.842  sram_process_table_0/test_r_w_ctrl/U1/comp_result_1_and00001 (sram_process_table_0/test_r_w_ctrl/U1/comp_result<1>)
     LUT6:I1->O            1   0.086   0.412  sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_cmp_eq000311_SW2_SW0 (N441)
     LUT6:I5->O            1   0.086   0.600  sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_cmp_eq00061 (sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_cmp_eq0006)
     LUT6:I3->O            1   0.086   0.000  sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_mux0000<2>144 (sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_mux0000<2>)
     FDC:D                    -0.022          sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_1
    ----------------------------------------
    Total                      6.066ns (1.084ns logic, 4.982ns route)
                                       (17.9% logic, 82.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT1'
  Clock period: 1.675ns (frequency: 597.051MHz)
  Total number of paths / destination ports: 480 / 396
-------------------------------------------------------------------------
Delay:               1.675ns (Levels of Logic = 1)
  Source:            sram_process_table_0/sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_FIFO_RDEN_FF1 (FF)
  Destination:       sram_process_table_0/sram_process_table_0/qdrii_controller_1/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_WR_INTERFACE/U_QDRII_TOP_WR_DATA_INTERFACE/U_QDRII_TOP_WRDATA_BW_FIFO/U_FIFO36 (UNKNOWN)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT1 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT1 rising

  Data Path: sram_process_table_0/sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_FIFO_RDEN_FF1 to sram_process_table_0/sram_process_table_0/qdrii_controller_1/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_WR_INTERFACE/U_QDRII_TOP_WR_DATA_INTERFACE/U_QDRII_TOP_WRDATA_BW_FIFO/U_FIFO36
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q            3   0.396   0.496  sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_FIFO_RDEN_FF1 (sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/wr_fifo_rden_1)
     LUT2:I0->O            3   0.086   0.295  sram_process_table_0/qdrii_controller_1/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_WR_INTERFACE/U_QDRII_TOP_WR_DATA_INTERFACE/U_QDRII_TOP_WRDATA_FIFO_not00001 (sram_process_table_0/qdrii_controller_1/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_WR_INTERFACE/U_QDRII_TOP_WR_DATA_INTERFACE/U_QDRII_TOP_WRDATA_FIFO_not0000)
     FIFO36_EXP:RDEN           0.402          sram_process_table_0/qdrii_controller_1/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_WR_INTERFACE/U_QDRII_TOP_WR_DATA_INTERFACE/U_QDRII_TOP_WRDATA_BW_FIFO/U_FIFO36
    ----------------------------------------
    Total                      1.675ns (0.884ns logic, 0.791ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2'
  Clock period: 0.682ns (frequency: 1467.136MHz)
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Delay:               0.682ns (Levels of Logic = 0)
  Source:            sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst200_sync_r_0 (FF)
  Destination:       sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst200_sync_r_1 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2 rising

  Data Path: sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst200_sync_r_0 to sram_process_table_0/sram_process_table_0/u_qdrii_infrastructure/rst200_sync_r_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.396   0.286  sram_process_table_0/u_qdrii_infrastructure/rst200_sync_r_0 (sram_process_table_0/u_qdrii_infrastructure/rst200_sync_r<0>)
     FDP:D                    -0.022          sram_process_table_0/u_qdrii_infrastructure/rst200_sync_r_1
    ----------------------------------------
    Total                      0.682ns (0.396ns logic, 0.286ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Total number of paths / destination ports: 7 / 6
-------------------------------------------------------------------------
Offset:              1.481ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       reset_0/reset_0/EXT_LPF/exr_d1 (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: RESET to reset_0/reset_0/EXT_LPF/exr_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.694   0.290  RESET_IBUF (RESET_IBUF)
     begin scope: 'reset_0'
     INV:I->O              1   0.212   0.286  reset_0/EXT_LPF/exr_d1_or000011_INV_0 (reset_0/EXT_LPF/exr_d1_or00001)
     FDS:D                    -0.022          reset_0/EXT_LPF/exr_d1
    ----------------------------------------
    Total                      1.481ns (0.906ns logic, 0.575ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.286ns (Levels of Logic = 0)
  Source:            dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i:LOCKED (PAD)
  Destination:       dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r (FF)
  Destination Clock: dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0> rising

  Data Path: dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i:LOCKED to dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PLL_ADV:LOCKED         1   0.000   0.286  dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i (dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll_pll_lk_out)
     FDCE:D                   -0.022          dma_0/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
    ----------------------------------------
    Total                      0.286ns (0.000ns logic, 0.286ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT0'
  Total number of paths / destination ports: 5605 / 621
-------------------------------------------------------------------------
Offset:              5.303ns (Levels of Logic = 13)
  Source:            sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/async_reg_w:dout<2> (PAD)
  Destination:       sram_process_table_0/sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_1 (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT0 rising

  Data Path: sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/async_reg_w:dout<2> to sram_process_table_0/sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    async_reg_w:dout<2>    2   0.000   0.823  sram_process_table_0/update_reg_rw_arbiter/async_reg_w (sram_process_table_0/reg_read_addr<2>)
     LUT5:I0->O           16   0.086   0.669  sram_process_table_0/test_sketch_calculate/universal_data<2>1 (sram_process_table_0/universal_data<2>)
     LUT6:I3->O            1   0.086   0.000  sram_process_table_0/test_r_w_ctrl/U1/Mcompar_comp_result_10_cmp_eq0000_lut<0> (sram_process_table_0/test_r_w_ctrl/U1/Mcompar_comp_result_10_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.305   0.000  sram_process_table_0/test_r_w_ctrl/U1/Mcompar_comp_result_10_cmp_eq0000_cy<0> (sram_process_table_0/test_r_w_ctrl/U1/Mcompar_comp_result_10_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/test_r_w_ctrl/U1/Mcompar_comp_result_10_cmp_eq0000_cy<1> (sram_process_table_0/test_r_w_ctrl/U1/Mcompar_comp_result_10_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/test_r_w_ctrl/U1/Mcompar_comp_result_10_cmp_eq0000_cy<2> (sram_process_table_0/test_r_w_ctrl/U1/Mcompar_comp_result_10_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/test_r_w_ctrl/U1/Mcompar_comp_result_10_cmp_eq0000_cy<3> (sram_process_table_0/test_r_w_ctrl/U1/Mcompar_comp_result_10_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/test_r_w_ctrl/U1/Mcompar_comp_result_10_cmp_eq0000_cy<4> (sram_process_table_0/test_r_w_ctrl/U1/Mcompar_comp_result_10_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/test_r_w_ctrl/U1/Mcompar_comp_result_10_cmp_eq0000_cy<5> (sram_process_table_0/test_r_w_ctrl/U1/Mcompar_comp_result_10_cmp_eq0000_cy<5>)
     MUXCY:CI->O           5   0.222   0.505  sram_process_table_0/test_r_w_ctrl/U1/Mcompar_comp_result_10_cmp_eq0000_cy<6> (sram_process_table_0/test_r_w_ctrl/U1/comp_result_10_cmp_eq0000)
     LUT4:I2->O            2   0.086   0.416  sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_cmp_eq00132_SW0_SW0_SW0 (N338)
     LUT5:I4->O            2   0.086   0.823  sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_cmp_eq00132_SW0_SW0_SW1 (N412)
     LUT6:I1->O            3   0.086   0.910  sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_cmp_eq00134 (sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_cmp_eq0013)
     LUT6:I0->O            1   0.086   0.000  sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_mux0000<2>144 (sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_mux0000<2>)
     FDC:D                    -0.022          sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_1
    ----------------------------------------
    Total                      5.303ns (1.156ns logic, 4.146ns route)
                                       (21.8% logic, 78.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Total number of paths / destination ports: 1696 / 683
-------------------------------------------------------------------------
Offset:              2.940ns (Levels of Logic = 20)
  Source:            sram_process_table_0/sram_process_table_0/axififo/data_asyn:almost_full (PAD)
  Destination:       sram_process_table_0/sram_process_table_0/axififo/mem_usage_16 (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: sram_process_table_0/sram_process_table_0/axififo/data_asyn:almost_full to sram_process_table_0/sram_process_table_0/axififo/mem_usage_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    async_fifo:almost_full    1   0.000   0.412  sram_process_table_0/axififo/data_asyn (sram_process_table_0/axififo/w_almost_full)
     LUT5:I4->O           22   0.086   0.696  sram_process_table_0/axififo/next_packet_start11 (sram_process_table_0/axififo/N7)
     LUT4:I1->O          222   0.086   0.424  sram_process_table_0/axififo/_old_winc_731 (sram_process_table_0/axififo/next_fifo_data<0>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<0> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<1> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<2> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<3> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<4> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<5> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<6> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<7> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<8> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<9> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<10> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<11> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<12> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<13> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<14> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<15> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<15>)
     XORCY:CI->O           1   0.300   0.487  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_xor<16> (sram_process_table_0/axififo/next_mem_usage_share0000<16>)
     LUT4:I2->O            1   0.086   0.000  sram_process_table_0/axififo/next_mem_usage<16>11 (sram_process_table_0/axififo/next_mem_usage<16>1)
     FD:D                     -0.022          sram_process_table_0/axififo/mem_usage_16
    ----------------------------------------
    Total                      2.940ns (0.922ns logic, 2.018ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/ro_regs_433_cmp_eq0000'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.933ns (Levels of Logic = 1)
  Source:            sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/async_reg_r:valid (PAD)
  Destination:       sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/nextstate_2 (LATCH)
  Destination Clock: sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/ro_regs_433_cmp_eq0000 falling

  Data Path: sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/async_reg_r:valid to sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/nextstate_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    async_reg_r:valid      7   0.000   0.847  sram_process_table_0/update_reg_rw_arbiter/async_reg_r (sram_process_table_0/update_reg_rw_arbiter/async_reg_reg_data_valid)
     LUT5:I0->O            2   0.086   0.000  sram_process_table_0/update_reg_rw_arbiter/nextstate_mux0000<2>1 (sram_process_table_0/update_reg_rw_arbiter/nextstate_2__and0001)
     LDCP:D                   -0.066          sram_process_table_0/update_reg_rw_arbiter/nextstate_2
    ----------------------------------------
    Total                      0.933ns (0.086ns logic, 0.847ns route)
                                       (9.2% logic, 90.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Total number of paths / destination ports: 13 / 9
-------------------------------------------------------------------------
Offset:              3.581ns (Levels of Logic = 4)
  Source:            axi_interconnect_0/axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe_2 (FF)
  Destination:       PHY_RST_N (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: axi_interconnect_0/axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe_2 to PHY_RST_N
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             59   0.396   0.398  axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe_2 (axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe<2>)
     INV:I->O            270   0.212   0.431  axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_RESET_OUT_N1_INV_0 (M_AXI_ARESET_OUT_N<0>)
     end scope: 'axi_interconnect_0'
     begin scope: 'nf10_mdio_0'
     end scope: 'nf10_mdio_0'
     OBUF:I->O                 2.144          PHY_RST_N_OBUF (PHY_RST_N)
    ----------------------------------------
    Total                      3.581ns (2.752ns logic, 0.829ns route)
                                       (76.8% logic, 23.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT0'
  Total number of paths / destination ports: 1002 / 423
-------------------------------------------------------------------------
Offset:              3.027ns (Levels of Logic = 2)
  Source:            sram_process_table_0/sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_CLK_IO/CLK_INST[0].ODDR_K_CLKB (FF)
  Destination:       qdr_k_n_0 (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT0 rising

  Data Path: sram_process_table_0/sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_CLK_IO/CLK_INST[0].ODDR_K_CLKB to qdr_k_n_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.597   0.286  sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_CLK_IO/CLK_INST[0].ODDR_K_CLKB (sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_CLK_IO/clk_outb)
     OBUF:I->O                 2.144          sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_CLK_IO/CLK_INST[0].OBUF_K_CLKB (qdr_k_n_0<0>)
     end scope: 'sram_process_table_0'
    ----------------------------------------
    Total                      3.027ns (2.741ns logic, 0.286ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT1'
  Total number of paths / destination ports: 80 / 80
-------------------------------------------------------------------------
Offset:              3.027ns (Levels of Logic = 2)
  Source:            sram_process_table_0/sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/D_INST[35].U_QDRII_PHY_D_IO/ODDR_QDR_D (FF)
  Destination:       qdr_d_0<35> (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT1 rising

  Data Path: sram_process_table_0/sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/D_INST[35].U_QDRII_PHY_D_IO/ODDR_QDR_D to qdr_d_0<35>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.597   0.286  sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/D_INST[35].U_QDRII_PHY_D_IO/ODDR_QDR_D (sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/D_INST[35].U_QDRII_PHY_D_IO/qdr_d_int)
     OBUFT:I->O                2.144          sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/D_INST[35].U_QDRII_PHY_D_IO/QDR_D_OBUF (qdr_d_0<35>)
     end scope: 'sram_process_table_0'
    ----------------------------------------
    Total                      3.027ns (2.741ns logic, 0.286ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Total number of paths / destination ports: 356 / 352
-------------------------------------------------------------------------
Offset:              1.301ns (Levels of Logic = 1)
  Source:            sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/async_reg_r_en (FF)
  Destination:       sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/async_reg_r:rd_en (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/async_reg_r_en to sram_process_table_0/sram_process_table_0/update_reg_rw_arbiter/async_reg_r:rd_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.396   0.819  sram_process_table_0/update_reg_rw_arbiter/async_reg_r_en (sram_process_table_0/update_reg_rw_arbiter/async_reg_r_en)
     LUT5:I0->O            0   0.086   0.000  sram_process_table_0/update_reg_rw_arbiter/_and00011 (sram_process_table_0/update_reg_rw_arbiter/_and0001)
    async_reg_r:rd_en          0.000          sram_process_table_0/update_reg_rw_arbiter/async_reg_r
    ----------------------------------------
    Total                      1.301ns (0.482ns logic, 0.819ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 307 / 305
-------------------------------------------------------------------------
Delay:               1.196ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst:RST (PAD)

  Data Path: RESET to clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.694   0.290  RESET_IBUF (RESET_IBUF)
     begin scope: 'clock_generator_0'
     INV:I->O              0   0.212   0.000  clock_generator_0/PLL0_INST/rsti1_INV_0 (clock_generator_0/PLL0_INST/rsti)
    PLL_ADV:RST                0.000          clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    ----------------------------------------
    Total                      1.196ns (0.906ns logic, 0.290ns route)
                                       (75.8% logic, 24.2% route)

=========================================================================


Total REAL time to Xst completion: 207.00 secs
Total CPU time to Xst completion: 205.64 secs
 
--> 


Total memory usage is 1591208 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :  616 (   0 filtered)

