{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 02 12:54:04 2009 " "Info: Processing started: Wed Sep 02 12:54:04 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga256 -c vga256 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga256 -c vga256 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_25m " "Info: Assuming node \"clk_25m\" is an undefined clock" {  } { { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex6_7_VGA/vgachar/vga_char.v" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25m" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_25m register y_cnt\[0\] register vga_rgb\[5\] 109.49 MHz 9.133 ns Internal " "Info: Clock \"clk_25m\" has Internal fmax of 109.49 MHz between source register \"y_cnt\[0\]\" and destination register \"vga_rgb\[5\]\" (period= 9.133 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.872 ns + Longest register register " "Info: + Longest register to register delay is 8.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y_cnt\[0\] 1 REG LC_X23_Y2_N0 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y2_N0; Fanout = 7; REG Node = 'y_cnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { y_cnt[0] } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex6_7_VGA/vgachar/vga_char.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.423 ns) 1.575 ns Add2~28 2 COMB LC_X25_Y2_N0 2 " "Info: 2: + IC(1.152 ns) + CELL(0.423 ns) = 1.575 ns; Loc. = LC_X25_Y2_N0; Fanout = 2; COMB Node = 'Add2~28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { y_cnt[0] Add2~28 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex6_7_VGA/vgachar/vga_char.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.653 ns Add2~36 3 COMB LC_X25_Y2_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 1.653 ns; Loc. = LC_X25_Y2_N1; Fanout = 2; COMB Node = 'Add2~36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { Add2~28 Add2~36 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex6_7_VGA/vgachar/vga_char.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.731 ns Add2~30 4 COMB LC_X25_Y2_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 1.731 ns; Loc. = LC_X25_Y2_N2; Fanout = 2; COMB Node = 'Add2~30'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { Add2~36 Add2~30 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex6_7_VGA/vgachar/vga_char.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.809 ns Add2~32 5 COMB LC_X25_Y2_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.078 ns) = 1.809 ns; Loc. = LC_X25_Y2_N3; Fanout = 2; COMB Node = 'Add2~32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { Add2~30 Add2~32 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex6_7_VGA/vgachar/vga_char.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 1.987 ns Add2~34 6 COMB LC_X25_Y2_N4 5 " "Info: 6: + IC(0.000 ns) + CELL(0.178 ns) = 1.987 ns; Loc. = LC_X25_Y2_N4; Fanout = 5; COMB Node = 'Add2~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Add2~32 Add2~34 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex6_7_VGA/vgachar/vga_char.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 2.608 ns Add2~39 7 COMB LC_X25_Y2_N6 1 " "Info: 7: + IC(0.000 ns) + CELL(0.621 ns) = 2.608 ns; Loc. = LC_X25_Y2_N6; Fanout = 1; COMB Node = 'Add2~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Add2~34 Add2~39 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex6_7_VGA/vgachar/vga_char.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.292 ns) 4.157 ns vga_rgb~11 8 COMB LC_X25_Y3_N2 1 " "Info: 8: + IC(1.257 ns) + CELL(0.292 ns) = 4.157 ns; Loc. = LC_X25_Y3_N2; Fanout = 1; COMB Node = 'vga_rgb~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { Add2~39 vga_rgb~11 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex6_7_VGA/vgachar/vga_char.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.453 ns vga_rgb~12 9 COMB LC_X25_Y3_N3 7 " "Info: 9: + IC(0.182 ns) + CELL(0.114 ns) = 4.453 ns; Loc. = LC_X25_Y3_N3; Fanout = 7; COMB Node = 'vga_rgb~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { vga_rgb~11 vga_rgb~12 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex6_7_VGA/vgachar/vga_char.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.114 ns) 5.386 ns vga_rgb~31 10 COMB LC_X24_Y3_N7 2 " "Info: 10: + IC(0.819 ns) + CELL(0.114 ns) = 5.386 ns; Loc. = LC_X24_Y3_N7; Fanout = 2; COMB Node = 'vga_rgb~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { vga_rgb~12 vga_rgb~31 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex6_7_VGA/vgachar/vga_char.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.292 ns) 6.134 ns vga_rgb~45 11 COMB LC_X24_Y3_N2 1 " "Info: 11: + IC(0.456 ns) + CELL(0.292 ns) = 6.134 ns; Loc. = LC_X24_Y3_N2; Fanout = 1; COMB Node = 'vga_rgb~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { vga_rgb~31 vga_rgb~45 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex6_7_VGA/vgachar/vga_char.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.442 ns) 7.278 ns vga_rgb~46 12 COMB LC_X25_Y3_N6 4 " "Info: 12: + IC(0.702 ns) + CELL(0.442 ns) = 7.278 ns; Loc. = LC_X25_Y3_N6; Fanout = 4; COMB Node = 'vga_rgb~46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { vga_rgb~45 vga_rgb~46 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex6_7_VGA/vgachar/vga_char.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 7.574 ns vga_rgb~47 13 COMB LC_X25_Y3_N7 2 " "Info: 13: + IC(0.182 ns) + CELL(0.114 ns) = 7.574 ns; Loc. = LC_X25_Y3_N7; Fanout = 2; COMB Node = 'vga_rgb~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { vga_rgb~46 vga_rgb~47 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex6_7_VGA/vgachar/vga_char.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.115 ns) 8.872 ns vga_rgb\[5\] 14 REG LC_X26_Y1_N2 1 " "Info: 14: + IC(1.183 ns) + CELL(0.115 ns) = 8.872 ns; Loc. = LC_X26_Y1_N2; Fanout = 1; REG Node = 'vga_rgb\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { vga_rgb~47 vga_rgb[5] } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex6_7_VGA/vgachar/vga_char.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.939 ns ( 33.13 % ) " "Info: Total cell delay = 2.939 ns ( 33.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.933 ns ( 66.87 % ) " "Info: Total interconnect delay = 5.933 ns ( 66.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.872 ns" { y_cnt[0] Add2~28 Add2~36 Add2~30 Add2~32 Add2~34 Add2~39 vga_rgb~11 vga_rgb~12 vga_rgb~31 vga_rgb~45 vga_rgb~46 vga_rgb~47 vga_rgb[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.872 ns" { y_cnt[0] {} Add2~28 {} Add2~36 {} Add2~30 {} Add2~32 {} Add2~34 {} Add2~39 {} vga_rgb~11 {} vga_rgb~12 {} vga_rgb~31 {} vga_rgb~45 {} vga_rgb~46 {} vga_rgb~47 {} vga_rgb[5] {} } { 0.000ns 1.152ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.257ns 0.182ns 0.819ns 0.456ns 0.702ns 0.182ns 1.183ns } { 0.000ns 0.423ns 0.078ns 0.078ns 0.078ns 0.178ns 0.621ns 0.292ns 0.114ns 0.114ns 0.292ns 0.442ns 0.114ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25m destination 2.743 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_25m\" to destination register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_25m 1 CLK PIN_16 34 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 34; CLK Node = 'clk_25m'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25m } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex6_7_VGA/vgachar/vga_char.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.711 ns) 2.743 ns vga_rgb\[5\] 2 REG LC_X26_Y1_N2 1 " "Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X26_Y1_N2; Fanout = 1; REG Node = 'vga_rgb\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { clk_25m vga_rgb[5] } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex6_7_VGA/vgachar/vga_char.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.48 % ) " "Info: Total cell delay = 2.180 ns ( 79.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.52 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk_25m vga_rgb[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk_25m {} clk_25m~out0 {} vga_rgb[5] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25m source 2.743 ns - Longest register " "Info: - Longest clock path from clock \"clk_25m\" to source register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_25m 1 CLK PIN_16 34 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 34; CLK Node = 'clk_25m'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25m } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex6_7_VGA/vgachar/vga_char.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.711 ns) 2.743 ns y_cnt\[0\] 2 REG LC_X23_Y2_N0 7 " "Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X23_Y2_N0; Fanout = 7; REG Node = 'y_cnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { clk_25m y_cnt[0] } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex6_7_VGA/vgachar/vga_char.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.48 % ) " "Info: Total cell delay = 2.180 ns ( 79.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.52 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk_25m y_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk_25m {} clk_25m~out0 {} y_cnt[0] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk_25m vga_rgb[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk_25m {} clk_25m~out0 {} vga_rgb[5] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk_25m y_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk_25m {} clk_25m~out0 {} y_cnt[0] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex6_7_VGA/vgachar/vga_char.v" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex6_7_VGA/vgachar/vga_char.v" 125 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.872 ns" { y_cnt[0] Add2~28 Add2~36 Add2~30 Add2~32 Add2~34 Add2~39 vga_rgb~11 vga_rgb~12 vga_rgb~31 vga_rgb~45 vga_rgb~46 vga_rgb~47 vga_rgb[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.872 ns" { y_cnt[0] {} Add2~28 {} Add2~36 {} Add2~30 {} Add2~32 {} Add2~34 {} Add2~39 {} vga_rgb~11 {} vga_rgb~12 {} vga_rgb~31 {} vga_rgb~45 {} vga_rgb~46 {} vga_rgb~47 {} vga_rgb[5] {} } { 0.000ns 1.152ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.257ns 0.182ns 0.819ns 0.456ns 0.702ns 0.182ns 1.183ns } { 0.000ns 0.423ns 0.078ns 0.078ns 0.078ns 0.178ns 0.621ns 0.292ns 0.114ns 0.114ns 0.292ns 0.442ns 0.114ns 0.115ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk_25m vga_rgb[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk_25m {} clk_25m~out0 {} vga_rgb[5] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk_25m y_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk_25m {} clk_25m~out0 {} y_cnt[0] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_25m vga_r\[1\] vga_rgb\[7\] 6.894 ns register " "Info: tco from clock \"clk_25m\" to destination pin \"vga_r\[1\]\" through register \"vga_rgb\[7\]\" is 6.894 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25m source 2.743 ns + Longest register " "Info: + Longest clock path from clock \"clk_25m\" to source register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_25m 1 CLK PIN_16 34 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 34; CLK Node = 'clk_25m'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25m } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex6_7_VGA/vgachar/vga_char.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.711 ns) 2.743 ns vga_rgb\[7\] 2 REG LC_X25_Y3_N5 1 " "Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X25_Y3_N5; Fanout = 1; REG Node = 'vga_rgb\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { clk_25m vga_rgb[7] } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex6_7_VGA/vgachar/vga_char.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.48 % ) " "Info: Total cell delay = 2.180 ns ( 79.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.52 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk_25m vga_rgb[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk_25m {} clk_25m~out0 {} vga_rgb[7] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex6_7_VGA/vgachar/vga_char.v" 125 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.927 ns + Longest register pin " "Info: + Longest register to pin delay is 3.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_rgb\[7\] 1 REG LC_X25_Y3_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y3_N5; Fanout = 1; REG Node = 'vga_rgb\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_rgb[7] } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex6_7_VGA/vgachar/vga_char.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.803 ns) + CELL(2.124 ns) 3.927 ns vga_r\[1\] 2 PIN PIN_73 0 " "Info: 2: + IC(1.803 ns) + CELL(2.124 ns) = 3.927 ns; Loc. = PIN_73; Fanout = 0; PIN Node = 'vga_r\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.927 ns" { vga_rgb[7] vga_r[1] } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex6_7_VGA/vgachar/vga_char.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 54.09 % ) " "Info: Total cell delay = 2.124 ns ( 54.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.803 ns ( 45.91 % ) " "Info: Total interconnect delay = 1.803 ns ( 45.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.927 ns" { vga_rgb[7] vga_r[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.927 ns" { vga_rgb[7] {} vga_r[1] {} } { 0.000ns 1.803ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk_25m vga_rgb[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk_25m {} clk_25m~out0 {} vga_rgb[7] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.927 ns" { vga_rgb[7] vga_r[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.927 ns" { vga_rgb[7] {} vga_r[1] {} } { 0.000ns 1.803ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 02 12:54:05 2009 " "Info: Processing ended: Wed Sep 02 12:54:05 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
