Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec 22 10:45:39 2023
| Host         : andrey running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab1_design_wrapper_control_sets_placed.rpt
| Design       : lab1_design_wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   139 |
|    Minimum number of control sets                        |   139 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   328 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   139 |
| >= 0 to < 4        |    18 |
| >= 4 to < 6        |    14 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |    10 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    83 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1542 |          534 |
| No           | No                    | Yes                    |              29 |            8 |
| No           | Yes                   | No                     |             730 |          286 |
| Yes          | No                    | No                     |            1163 |          361 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            1281 |          455 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                           |                                                                                                 Enable Signal                                                                                                 |                                                                         Set/Reset Signal                                                                         | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  lab1_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | lab1_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          | lab1_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                      |                1 |              1 |
| ~lab1_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | lab1_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | lab1_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                            |                1 |              1 |
|  lab1_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                |                1 |              1 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i[31]_i_1_n_0                                           |                1 |              1 |
|  lab1_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                   |                1 |              1 |
|  lab1_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_0                  |                1 |              1 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                     |                                                                                                                                                                  |                1 |              1 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_start_div                                                                                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Not_FPU_Op_reg_0[0]                                           |                1 |              1 |
|  lab1_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_0                                  |                1 |              1 |
| ~lab1_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                               | lab1_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                          |                1 |              1 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i[0]_i_1_n_0                                            |                1 |              1 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                               | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg_1                                                                         |                1 |              1 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                               | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                |                1 |              1 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_div_iterate_reg                                                                           | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_valid_reg_1                                   |                1 |              1 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                 |                                                                                                                                                                  |                1 |              2 |
|  lab1_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                        |                1 |              2 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                               | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4                                         |                1 |              3 |
|  lab1_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                               |                                                                                                                                                                  |                1 |              3 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                               | lab1_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                             |                1 |              4 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | lab1_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                               |                1 |              4 |
|  lab1_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | lab1_design_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                    | lab1_design_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                      |                1 |              4 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | lab1_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                1 |              4 |
|  lab1_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                                  |                1 |              4 |
| ~lab1_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                               | lab1_design_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                      |                1 |              4 |
|  lab1_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | lab1_design_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | lab1_design_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                      |                1 |              4 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                        |                                                                                                                                                                  |                1 |              4 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | lab1_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                           |                1 |              4 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                               | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                       |                2 |              4 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                               | lab1_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                              |                1 |              5 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                     | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                       |                2 |              5 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                  |                2 |              5 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                       |                3 |              5 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                               | lab1_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                          |                2 |              6 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                               | lab1_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                          |                2 |              6 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/mem_float_operation_2                                                                                                      |                                                                                                                                                                  |                4 |              6 |
|  lab1_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | lab1_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                 |                                                                                                                                                                  |                2 |              6 |
|  lab1_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | lab1_design_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                    |                                                                                                                                                                  |                2 |              6 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | lab1_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                        |                1 |              6 |
|  lab1_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | lab1_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                             |                                                                                                                                                                  |                3 |              6 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                               | lab1_design_i/getFilterOut_0/inst/getFilterOut_fdivdEe_U4/getFilterOut_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                           |                1 |              7 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                        | lab1_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                          |                2 |              7 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                               | lab1_design_i/getFilterOut_0/inst/getFilterOut_fmulcud_U3/getFilterOut_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]   |                4 |              8 |
|  lab1_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | lab1_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                           |                                                                                                                                                                  |                1 |              8 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                                  |                1 |              8 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | lab1_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                           |                3 |              8 |
|  lab1_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                                  |                7 |              8 |
|  lab1_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | lab1_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                                  |                2 |              8 |
| ~lab1_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | lab1_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                                  |                2 |              8 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                                  |                1 |              8 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/getFilterOut_AXILiteS_s_axi_U/aw_hs                                                                                                                                         |                                                                                                                                                                  |                2 |              9 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                               | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/p_27_out                                                          |                4 |              9 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                               | lab1_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                           |                4 |             10 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_valid_reg_0                                                                                | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                       |                6 |             10 |
|  lab1_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | lab1_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                        |                                                                                                                                                                  |                4 |             10 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                               | lab1_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                 |                5 |             13 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                |                                                                                                                                                                  |                8 |             15 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                 | lab1_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                4 |             16 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                       |                8 |             16 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/getFilterOut_AXILiteS_s_axi_U/int_depth[15]_i_1_n_0                                                                                                                         | lab1_design_i/getFilterOut_0/inst/getFilterOut_AXILiteS_s_axi_U/SR[0]                                                                                            |                4 |             16 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                               | lab1_design_i/getFilterOut_0/inst/getFilterOut_sitoeOg_U5/din0_buf1[31]_i_1_n_0                                                                                  |                3 |             16 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                  | lab1_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                6 |             16 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                                                                | lab1_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                7 |             16 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                             |                5 |             17 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/getFilterOut_AXILiteS_s_axi_U/E[0]                                                                                                                                          |                                                                                                                                                                  |                5 |             17 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | lab1_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                5 |             17 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                       |               11 |             20 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i[10]_i_1_n_0                                           |                6 |             21 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                               | lab1_design_i/getFilterOut_0/inst/getFilterOut_fdivdEe_U4/getFilterOut_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[1]                           |                7 |             22 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                               | lab1_design_i/getFilterOut_0/inst/getFilterOut_fmulcud_U3/getFilterOut_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]     |                7 |             22 |
|  lab1_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                               | lab1_design_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                         |                5 |             23 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_valid_reg_0                                                                                |                                                                                                                                                                  |                7 |             24 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_iterate_reg_0                                                                                    | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_reset_Q                                                 |                7 |             24 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_div_iterate_reg                                                                           |                                                                                                                                                                  |                7 |             24 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                               | lab1_design_i/getFilterOut_0/inst/getFilterOut_sitoeOg_U5/getFilterOut_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0] |                8 |             25 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | lab1_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                 |                6 |             25 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                               | lab1_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                    |               11 |             26 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                               | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Not_FPU_Op_reg_0[0]                                           |               16 |             26 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                        | lab1_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                    |                6 |             28 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/grp_p_hls_fptosi_float_i_fu_510/ap_NS_fsm1                                                                                                                                  | lab1_design_i/getFilterOut_0/inst/grp_p_hls_fptosi_float_i_fu_510/p_Val2_5_reg_190[31]                                                                           |               10 |             31 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/reg_5520                                                                                                                                                                    |                                                                                                                                                                  |                9 |             31 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/sum_0_4_reg_378                                                                                                                                                             | lab1_design_i/getFilterOut_0/inst/grp_p_hls_fptosi_float_i_fu_510/ap_CS_fsm_reg[64][0]                                                                           |               10 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/sum_0_5_reg_400                                                                                                                                                             | lab1_design_i/getFilterOut_0/inst/grp_p_hls_fptosi_float_i_fu_510/ap_CS_fsm_reg[76][0]                                                                           |               14 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/sum_0_7_reg_444                                                                                                                                                             | lab1_design_i/getFilterOut_0/inst/grp_p_hls_fptosi_float_i_fu_510/ap_CS_fsm_reg[100][0]                                                                          |               17 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/sum_0_6_reg_422                                                                                                                                                             | lab1_design_i/getFilterOut_0/inst/grp_p_hls_fptosi_float_i_fu_510/ap_CS_fsm_reg[88][0]                                                                           |               15 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/sum_0_9_reg_488                                                                                                                                                             | lab1_design_i/getFilterOut_0/inst/grp_p_hls_fptosi_float_i_fu_510/ap_CS_fsm_reg[124][0]                                                                          |               15 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/sum_0_8_reg_466                                                                                                                                                             | lab1_design_i/getFilterOut_0/inst/grp_p_hls_fptosi_float_i_fu_510/SR[0]                                                                                          |               12 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/rdata_reg[31]_i_8_n_0                                                                                                                                                       |                                                                                                                                                                  |               11 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/din0_buf1_reg[15]_i_2_n_0                                                                                                                                                   |                                                                                                                                                                  |                9 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                        |                                                                                                                                                                  |                8 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/ap_CS_fsm_state23                                                                                                                                                           |                                                                                                                                                                  |                6 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/add_ln24_reg_10470                                                                                                                                                          |                                                                                                                                                                  |                9 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/add_ln24_7_reg_12500                                                                                                                                                        |                                                                                                                                                                  |                9 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_fetch_in_progress_reg[0]                                                                         | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                       |                9 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                                                  |                6 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/add_ln24_8_reg_12790                                                                                                                                                        |                                                                                                                                                                  |                9 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/add_ln24_6_reg_12210                                                                                                                                                        |                                                                                                                                                                  |                9 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/add_ln24_5_reg_11920                                                                                                                                                        |                                                                                                                                                                  |                9 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/add_ln24_4_reg_11630                                                                                                                                                        |                                                                                                                                                                  |                9 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_0[0]                                                    |               11 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/add_ln24_3_reg_11340                                                                                                                                                        |                                                                                                                                                                  |                9 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/add_ln24_2_reg_11050                                                                                                                                                        |                                                                                                                                                                  |                9 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/add_ln24_1_reg_10760                                                                                                                                                        |                                                                                                                                                                  |                9 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                      |               12 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/wb_exception_i_reg[0]                                                                         | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                       |                5 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/grp_p_hls_fptosi_float_i_fu_510/ap_CS_fsm_reg[40]_0[0]                                                                                                                      |                                                                                                                                                                  |               10 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/grp_p_hls_fptosi_float_i_fu_510/ap_CS_fsm_reg[28]_0[0]                                                                                                                      |                                                                                                                                                                  |               10 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/grp_p_hls_fptosi_float_i_fu_510/ap_CS_fsm_reg[88]_0[0]                                                                                                                      |                                                                                                                                                                  |               13 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/grp_p_hls_fptosi_float_i_fu_510/ap_CS_fsm_reg[52]_0[0]                                                                                                                      |                                                                                                                                                                  |               11 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                       |               11 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/reg_5680                                                                                                                                                                    |                                                                                                                                                                  |                8 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                    | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                       |               12 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/grp_p_hls_fptosi_float_i_fu_510/ap_CS_fsm_reg[124]_0[0]                                                                                                                     |                                                                                                                                                                  |               12 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/grp_p_hls_fptosi_float_i_fu_510/ap_CS_fsm_reg[76]_0[0]                                                                                                                      |                                                                                                                                                                  |               12 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/grp_p_hls_fptosi_float_i_fu_510/ap_CS_fsm_reg[100]_0[0]                                                                                                                     |                                                                                                                                                                  |               13 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/grp_p_hls_fptosi_float_i_fu_510/ap_CS_fsm_reg[64]_0[0]                                                                                                                      |                                                                                                                                                                  |               12 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/grp_p_hls_fptosi_float_i_fu_510/E[0]                                                                                                                                        |                                                                                                                                                                  |                9 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                  | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                           |                8 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/rdata_reg[31]_i_5_n_0                                                                                                                                                       |                                                                                                                                                                  |                9 |             32 |
|  lab1_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                                  |                9 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                               | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                         |               17 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                               | lab1_design_i/getFilterOut_0/inst/getFilterOut_fmulcud_U3/din1_buf1[31]_i_1_n_0                                                                                  |                7 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/getFilterOut_AXILiteS_s_axi_U/rdata[31]_i_1_n_0                                                                                                                             |                                                                                                                                                                  |               14 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                               | lab1_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |               14 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/sum_0_1_reg_312                                                                                                                                                             | lab1_design_i/getFilterOut_0/inst/grp_p_hls_fptosi_float_i_fu_510/ap_CS_fsm_reg[28][0]                                                                           |                7 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/sum_0_2_reg_334                                                                                                                                                             | lab1_design_i/getFilterOut_0/inst/grp_p_hls_fptosi_float_i_fu_510/ap_CS_fsm_reg[40][0]                                                                           |               11 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/reg_5580                                                                                                                                                                    |                                                                                                                                                                  |               11 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/getFilterOut_0/inst/sum_0_3_reg_356                                                                                                                                                             | lab1_design_i/getFilterOut_0/inst/grp_p_hls_fptosi_float_i_fu_510/ap_CS_fsm_reg[52][0]                                                                           |                9 |             32 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                     | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_last_cycle_reg[0]                                                                  |                9 |             33 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                                  |                8 |             33 |
|  lab1_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | lab1_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          |                                                                                                                                                                  |               17 |             47 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                               | lab1_design_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                             |               19 |             48 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                              |                                                                                                                                                                  |               10 |             75 |
|  lab1_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                               |                                                                                                                                                                  |               30 |             81 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg[15]                                                                                  |                                                                                                                                                                  |               16 |            128 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                               | lab1_design_i/getFilterOut_0/inst/getFilterOut_AXILiteS_s_axi_U/SR[0]                                                                                            |               55 |            169 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                       |               68 |            175 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                               | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                       |               96 |            208 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                 | lab1_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                       |               86 |            231 |
|  lab1_design_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                               |                                                                                                                                                                  |              508 |           1522 |
+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


