# UART Communication Project - FPGA Implementation

## 📂 Project Overview
This project showcases a fully functional **UART (Universal Asynchronous Receiver/Transmitter) communication system** implemented on an FPGA. It includes well-structured Verilog modules for UART operations, optimized for synthesis with **Yosys** and place-and-route using **NextPNR**.

This project is ideal for students, hobbyists, and engineers working on FPGA-based communication systems.

---

## 🗂 Project Structure
```
├── Makefile                  # Automation script for synthesis and simulation
├── TOP.v                     # Top-level Verilog module
├── UART_baudrate_generator.v # Baud rate generation module
├── UART_rx.v                 # UART receiver module
├── UART_tx.v                 # UART transmitter module
├── VSDSquadronFM.pcf         # FPGA constraints file
├── TOP.asc                   # Place and route result
├── TOP.bin                   # FPGA bitstream
├── TOP.timings               # Timing report
├── TOP.json                  # Yosys synthesized netlist (JSON format)
```

---

## ⚙️ Requirements
- **Yosys** for synthesis
- **NextPNR** for placement and routing (Lattice ICE40 FPGA)
- **IceStorm / FPGA Toolchain** compatible with `.pcf` and `.bin`
- **Verilog Simulator** (Icarus Verilog / ModelSim)
- **iceprog / USB programmer** for FPGA flashing

---

## 🚀 Build and Execution Guide

### 1. Synthesis and Place & Route
```bash
make pnr
```

### 2. Generate Bitstream
```bash
make build
make bit
```

### 3. Flash the FPGA
```bash
sudo make flash
```

_Ensure the FPGA board is connected and recognized._

### 4. Clean Build Files (Optional)
```bash
make clean
```

---

## 🛡️ UART Features
- **Configurable Baud Rate**
- **8N1 Data Format** (8 Data Bits, No Parity, 1 Stop Bit)
- **Supports Full Duplex Communication**
- **Modular and Scalable Verilog Design**
- **Synthesis and Simulation Ready**

---

## 🧠 Files Description
| File                        | Description                                             |
|---------------------------- |---------------------------------------------------------|
| `UART_baudrate_generator.v` | Generates clock ticks for desired baud rate.            |
| `UART_rx.v`                 | UART receiver module for serial-to-parallel conversion.  |
| `UART_tx.v`                 | UART transmitter module for parallel-to-serial output.   |
| `TOP.v`                     | Top-level module integrating all UART components.        |
| `VSDSquadronFM.pcf`         | FPGA pin constraints file.                               |
| `TOP.asc`, `TOP.bin`        | Place & route output and final bitstream.                |
| `TOP.timings`               | Detailed timing analysis report.                        |
| `TOP.json`                  | Synthesized netlist (JSON format) generated by Yosys.    |
| `Makefile`                  | Compilation, simulation, and build automation.           |

---

## 🔧 Makefile Targets
| Target    | Description                                |
|---------- |--------------------------------------------|
| `synth`   | Run Yosys synthesis                         |
| `pnr`     | Run NextPNR place & route                   |
| `bit`     | Generate final FPGA bitstream               |
| `sim`     | Run simulation (optional, if supported)     |
| `flash`   | Flash bitstream to FPGA using iceprog       |
| `clean`   | Remove all generated build artifacts        |

---

## 📌 Key Notes
- **Hardware Connection:** Ensure UART TX and RX lines are correctly mapped based on the `.pcf` constraints.
- **Terminal Settings:** Match the baud rate with your PC terminal (e.g., PuTTY / Tera Term).
- **Verification:** Cross-check the `TOP.timings` report to validate that timing constraints are met.

---

## 🎓 Learning Outcomes / Highlights
- Hands-on experience with FPGA-based UART communication.
- RTL Design, Synthesis, and Implementation Flow.
- Timing Analysis and FPGA Bitstream Generation.
- Usage of Open Source FPGA tools like Yosys, NextPNR, and IceStorm.

---

## 💻 Tools & Technologies Used
- **Yosys 0.47+** - RTL Synthesis
- **NextPNR** - Place and Route
- **IceStorm / IceProg** - FPGA Bitstream generation and flashing
- **Target FPGA:** Lattice ICE40 Series (modifiable)

---

## 🚀 Future Improvements (Optional)
- Adding **parity check** for error detection
- Supporting **variable data frame formats**
- Adding **FIFO buffers** for higher throughput
- Building a complete **testbench with waveform outputs**

---

## 📖 References
- [Yosys HQ](https://yosyshq.net/yosys/)
- [NextPNR Documentation](https://github.com/YosysHQ/nextpnr)
- [Lattice ICE40 Toolchain](https://clifford.at/icestorm/)

---

## 🌟 Contact / Author
For queries, suggestions, or contributions:

**Developer:** Gowtham.T

**Email:** gowthamthangaraj18@gmail.com

---

Let me know if you'd like to add example UART test cases, simulation waveforms, or hardware schematics!

