<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › kernel › cpu › sh4a › pinmux-shx3.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>pinmux-shx3.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SH-X3 prototype CPU pinmux</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010  Paul Mundt</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;cpu/shx3.h&gt;</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PINMUX_RESERVED</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>

	<span class="n">PINMUX_DATA_BEGIN</span><span class="p">,</span>
	<span class="n">PA7_DATA</span><span class="p">,</span> <span class="n">PA6_DATA</span><span class="p">,</span> <span class="n">PA5_DATA</span><span class="p">,</span> <span class="n">PA4_DATA</span><span class="p">,</span>
	<span class="n">PA3_DATA</span><span class="p">,</span> <span class="n">PA2_DATA</span><span class="p">,</span> <span class="n">PA1_DATA</span><span class="p">,</span> <span class="n">PA0_DATA</span><span class="p">,</span>
	<span class="n">PB7_DATA</span><span class="p">,</span> <span class="n">PB6_DATA</span><span class="p">,</span> <span class="n">PB5_DATA</span><span class="p">,</span> <span class="n">PB4_DATA</span><span class="p">,</span>
	<span class="n">PB3_DATA</span><span class="p">,</span> <span class="n">PB2_DATA</span><span class="p">,</span> <span class="n">PB1_DATA</span><span class="p">,</span> <span class="n">PB0_DATA</span><span class="p">,</span>
	<span class="n">PC7_DATA</span><span class="p">,</span> <span class="n">PC6_DATA</span><span class="p">,</span> <span class="n">PC5_DATA</span><span class="p">,</span> <span class="n">PC4_DATA</span><span class="p">,</span>
	<span class="n">PC3_DATA</span><span class="p">,</span> <span class="n">PC2_DATA</span><span class="p">,</span> <span class="n">PC1_DATA</span><span class="p">,</span> <span class="n">PC0_DATA</span><span class="p">,</span>
	<span class="n">PD7_DATA</span><span class="p">,</span> <span class="n">PD6_DATA</span><span class="p">,</span> <span class="n">PD5_DATA</span><span class="p">,</span> <span class="n">PD4_DATA</span><span class="p">,</span>
	<span class="n">PD3_DATA</span><span class="p">,</span> <span class="n">PD2_DATA</span><span class="p">,</span> <span class="n">PD1_DATA</span><span class="p">,</span> <span class="n">PD0_DATA</span><span class="p">,</span>
	<span class="n">PE7_DATA</span><span class="p">,</span> <span class="n">PE6_DATA</span><span class="p">,</span> <span class="n">PE5_DATA</span><span class="p">,</span> <span class="n">PE4_DATA</span><span class="p">,</span>
	<span class="n">PE3_DATA</span><span class="p">,</span> <span class="n">PE2_DATA</span><span class="p">,</span> <span class="n">PE1_DATA</span><span class="p">,</span> <span class="n">PE0_DATA</span><span class="p">,</span>
	<span class="n">PF7_DATA</span><span class="p">,</span> <span class="n">PF6_DATA</span><span class="p">,</span> <span class="n">PF5_DATA</span><span class="p">,</span> <span class="n">PF4_DATA</span><span class="p">,</span>
	<span class="n">PF3_DATA</span><span class="p">,</span> <span class="n">PF2_DATA</span><span class="p">,</span> <span class="n">PF1_DATA</span><span class="p">,</span> <span class="n">PF0_DATA</span><span class="p">,</span>
	<span class="n">PG7_DATA</span><span class="p">,</span> <span class="n">PG6_DATA</span><span class="p">,</span> <span class="n">PG5_DATA</span><span class="p">,</span> <span class="n">PG4_DATA</span><span class="p">,</span>
	<span class="n">PG3_DATA</span><span class="p">,</span> <span class="n">PG2_DATA</span><span class="p">,</span> <span class="n">PG1_DATA</span><span class="p">,</span> <span class="n">PG0_DATA</span><span class="p">,</span>

	<span class="n">PH5_DATA</span><span class="p">,</span> <span class="n">PH4_DATA</span><span class="p">,</span>
	<span class="n">PH3_DATA</span><span class="p">,</span> <span class="n">PH2_DATA</span><span class="p">,</span> <span class="n">PH1_DATA</span><span class="p">,</span> <span class="n">PH0_DATA</span><span class="p">,</span>
	<span class="n">PINMUX_DATA_END</span><span class="p">,</span>

	<span class="n">PINMUX_INPUT_BEGIN</span><span class="p">,</span>
	<span class="n">PA7_IN</span><span class="p">,</span> <span class="n">PA6_IN</span><span class="p">,</span> <span class="n">PA5_IN</span><span class="p">,</span> <span class="n">PA4_IN</span><span class="p">,</span>
	<span class="n">PA3_IN</span><span class="p">,</span> <span class="n">PA2_IN</span><span class="p">,</span> <span class="n">PA1_IN</span><span class="p">,</span> <span class="n">PA0_IN</span><span class="p">,</span>
	<span class="n">PB7_IN</span><span class="p">,</span> <span class="n">PB6_IN</span><span class="p">,</span> <span class="n">PB5_IN</span><span class="p">,</span> <span class="n">PB4_IN</span><span class="p">,</span>
	<span class="n">PB3_IN</span><span class="p">,</span> <span class="n">PB2_IN</span><span class="p">,</span> <span class="n">PB1_IN</span><span class="p">,</span> <span class="n">PB0_IN</span><span class="p">,</span>
	<span class="n">PC7_IN</span><span class="p">,</span> <span class="n">PC6_IN</span><span class="p">,</span> <span class="n">PC5_IN</span><span class="p">,</span> <span class="n">PC4_IN</span><span class="p">,</span>
	<span class="n">PC3_IN</span><span class="p">,</span> <span class="n">PC2_IN</span><span class="p">,</span> <span class="n">PC1_IN</span><span class="p">,</span> <span class="n">PC0_IN</span><span class="p">,</span>
	<span class="n">PD7_IN</span><span class="p">,</span> <span class="n">PD6_IN</span><span class="p">,</span> <span class="n">PD5_IN</span><span class="p">,</span> <span class="n">PD4_IN</span><span class="p">,</span>
	<span class="n">PD3_IN</span><span class="p">,</span> <span class="n">PD2_IN</span><span class="p">,</span> <span class="n">PD1_IN</span><span class="p">,</span> <span class="n">PD0_IN</span><span class="p">,</span>
	<span class="n">PE7_IN</span><span class="p">,</span> <span class="n">PE6_IN</span><span class="p">,</span> <span class="n">PE5_IN</span><span class="p">,</span> <span class="n">PE4_IN</span><span class="p">,</span>
	<span class="n">PE3_IN</span><span class="p">,</span> <span class="n">PE2_IN</span><span class="p">,</span> <span class="n">PE1_IN</span><span class="p">,</span> <span class="n">PE0_IN</span><span class="p">,</span>
	<span class="n">PF7_IN</span><span class="p">,</span> <span class="n">PF6_IN</span><span class="p">,</span> <span class="n">PF5_IN</span><span class="p">,</span> <span class="n">PF4_IN</span><span class="p">,</span>
	<span class="n">PF3_IN</span><span class="p">,</span> <span class="n">PF2_IN</span><span class="p">,</span> <span class="n">PF1_IN</span><span class="p">,</span> <span class="n">PF0_IN</span><span class="p">,</span>
	<span class="n">PG7_IN</span><span class="p">,</span> <span class="n">PG6_IN</span><span class="p">,</span> <span class="n">PG5_IN</span><span class="p">,</span> <span class="n">PG4_IN</span><span class="p">,</span>
	<span class="n">PG3_IN</span><span class="p">,</span> <span class="n">PG2_IN</span><span class="p">,</span> <span class="n">PG1_IN</span><span class="p">,</span> <span class="n">PG0_IN</span><span class="p">,</span>

	<span class="n">PH5_IN</span><span class="p">,</span> <span class="n">PH4_IN</span><span class="p">,</span>
	<span class="n">PH3_IN</span><span class="p">,</span> <span class="n">PH2_IN</span><span class="p">,</span> <span class="n">PH1_IN</span><span class="p">,</span> <span class="n">PH0_IN</span><span class="p">,</span>
	<span class="n">PINMUX_INPUT_END</span><span class="p">,</span>

	<span class="n">PINMUX_INPUT_PULLUP_BEGIN</span><span class="p">,</span>
	<span class="n">PA7_IN_PU</span><span class="p">,</span> <span class="n">PA6_IN_PU</span><span class="p">,</span> <span class="n">PA5_IN_PU</span><span class="p">,</span> <span class="n">PA4_IN_PU</span><span class="p">,</span>
	<span class="n">PA3_IN_PU</span><span class="p">,</span> <span class="n">PA2_IN_PU</span><span class="p">,</span> <span class="n">PA1_IN_PU</span><span class="p">,</span> <span class="n">PA0_IN_PU</span><span class="p">,</span>
	<span class="n">PB7_IN_PU</span><span class="p">,</span> <span class="n">PB6_IN_PU</span><span class="p">,</span> <span class="n">PB5_IN_PU</span><span class="p">,</span> <span class="n">PB4_IN_PU</span><span class="p">,</span>
	<span class="n">PB3_IN_PU</span><span class="p">,</span> <span class="n">PB2_IN_PU</span><span class="p">,</span> <span class="n">PB1_IN_PU</span><span class="p">,</span> <span class="n">PB0_IN_PU</span><span class="p">,</span>
	<span class="n">PC7_IN_PU</span><span class="p">,</span> <span class="n">PC6_IN_PU</span><span class="p">,</span> <span class="n">PC5_IN_PU</span><span class="p">,</span> <span class="n">PC4_IN_PU</span><span class="p">,</span>
	<span class="n">PC3_IN_PU</span><span class="p">,</span> <span class="n">PC2_IN_PU</span><span class="p">,</span> <span class="n">PC1_IN_PU</span><span class="p">,</span> <span class="n">PC0_IN_PU</span><span class="p">,</span>
	<span class="n">PD7_IN_PU</span><span class="p">,</span> <span class="n">PD6_IN_PU</span><span class="p">,</span> <span class="n">PD5_IN_PU</span><span class="p">,</span> <span class="n">PD4_IN_PU</span><span class="p">,</span>
	<span class="n">PD3_IN_PU</span><span class="p">,</span> <span class="n">PD2_IN_PU</span><span class="p">,</span> <span class="n">PD1_IN_PU</span><span class="p">,</span> <span class="n">PD0_IN_PU</span><span class="p">,</span>
	<span class="n">PE7_IN_PU</span><span class="p">,</span> <span class="n">PE6_IN_PU</span><span class="p">,</span> <span class="n">PE5_IN_PU</span><span class="p">,</span> <span class="n">PE4_IN_PU</span><span class="p">,</span>
	<span class="n">PE3_IN_PU</span><span class="p">,</span> <span class="n">PE2_IN_PU</span><span class="p">,</span> <span class="n">PE1_IN_PU</span><span class="p">,</span> <span class="n">PE0_IN_PU</span><span class="p">,</span>
	<span class="n">PF7_IN_PU</span><span class="p">,</span> <span class="n">PF6_IN_PU</span><span class="p">,</span> <span class="n">PF5_IN_PU</span><span class="p">,</span> <span class="n">PF4_IN_PU</span><span class="p">,</span>
	<span class="n">PF3_IN_PU</span><span class="p">,</span> <span class="n">PF2_IN_PU</span><span class="p">,</span> <span class="n">PF1_IN_PU</span><span class="p">,</span> <span class="n">PF0_IN_PU</span><span class="p">,</span>
	<span class="n">PG7_IN_PU</span><span class="p">,</span> <span class="n">PG6_IN_PU</span><span class="p">,</span> <span class="n">PG5_IN_PU</span><span class="p">,</span> <span class="n">PG4_IN_PU</span><span class="p">,</span>
	<span class="n">PG3_IN_PU</span><span class="p">,</span> <span class="n">PG2_IN_PU</span><span class="p">,</span> <span class="n">PG1_IN_PU</span><span class="p">,</span> <span class="n">PG0_IN_PU</span><span class="p">,</span>

	<span class="n">PH5_IN_PU</span><span class="p">,</span> <span class="n">PH4_IN_PU</span><span class="p">,</span>
	<span class="n">PH3_IN_PU</span><span class="p">,</span> <span class="n">PH2_IN_PU</span><span class="p">,</span> <span class="n">PH1_IN_PU</span><span class="p">,</span> <span class="n">PH0_IN_PU</span><span class="p">,</span>
	<span class="n">PINMUX_INPUT_PULLUP_END</span><span class="p">,</span>

	<span class="n">PINMUX_OUTPUT_BEGIN</span><span class="p">,</span>
	<span class="n">PA7_OUT</span><span class="p">,</span> <span class="n">PA6_OUT</span><span class="p">,</span> <span class="n">PA5_OUT</span><span class="p">,</span> <span class="n">PA4_OUT</span><span class="p">,</span>
	<span class="n">PA3_OUT</span><span class="p">,</span> <span class="n">PA2_OUT</span><span class="p">,</span> <span class="n">PA1_OUT</span><span class="p">,</span> <span class="n">PA0_OUT</span><span class="p">,</span>
	<span class="n">PB7_OUT</span><span class="p">,</span> <span class="n">PB6_OUT</span><span class="p">,</span> <span class="n">PB5_OUT</span><span class="p">,</span> <span class="n">PB4_OUT</span><span class="p">,</span>
	<span class="n">PB3_OUT</span><span class="p">,</span> <span class="n">PB2_OUT</span><span class="p">,</span> <span class="n">PB1_OUT</span><span class="p">,</span> <span class="n">PB0_OUT</span><span class="p">,</span>
	<span class="n">PC7_OUT</span><span class="p">,</span> <span class="n">PC6_OUT</span><span class="p">,</span> <span class="n">PC5_OUT</span><span class="p">,</span> <span class="n">PC4_OUT</span><span class="p">,</span>
	<span class="n">PC3_OUT</span><span class="p">,</span> <span class="n">PC2_OUT</span><span class="p">,</span> <span class="n">PC1_OUT</span><span class="p">,</span> <span class="n">PC0_OUT</span><span class="p">,</span>
	<span class="n">PD7_OUT</span><span class="p">,</span> <span class="n">PD6_OUT</span><span class="p">,</span> <span class="n">PD5_OUT</span><span class="p">,</span> <span class="n">PD4_OUT</span><span class="p">,</span>
	<span class="n">PD3_OUT</span><span class="p">,</span> <span class="n">PD2_OUT</span><span class="p">,</span> <span class="n">PD1_OUT</span><span class="p">,</span> <span class="n">PD0_OUT</span><span class="p">,</span>
	<span class="n">PE7_OUT</span><span class="p">,</span> <span class="n">PE6_OUT</span><span class="p">,</span> <span class="n">PE5_OUT</span><span class="p">,</span> <span class="n">PE4_OUT</span><span class="p">,</span>
	<span class="n">PE3_OUT</span><span class="p">,</span> <span class="n">PE2_OUT</span><span class="p">,</span> <span class="n">PE1_OUT</span><span class="p">,</span> <span class="n">PE0_OUT</span><span class="p">,</span>
	<span class="n">PF7_OUT</span><span class="p">,</span> <span class="n">PF6_OUT</span><span class="p">,</span> <span class="n">PF5_OUT</span><span class="p">,</span> <span class="n">PF4_OUT</span><span class="p">,</span>
	<span class="n">PF3_OUT</span><span class="p">,</span> <span class="n">PF2_OUT</span><span class="p">,</span> <span class="n">PF1_OUT</span><span class="p">,</span> <span class="n">PF0_OUT</span><span class="p">,</span>
	<span class="n">PG7_OUT</span><span class="p">,</span> <span class="n">PG6_OUT</span><span class="p">,</span> <span class="n">PG5_OUT</span><span class="p">,</span> <span class="n">PG4_OUT</span><span class="p">,</span>
	<span class="n">PG3_OUT</span><span class="p">,</span> <span class="n">PG2_OUT</span><span class="p">,</span> <span class="n">PG1_OUT</span><span class="p">,</span> <span class="n">PG0_OUT</span><span class="p">,</span>

	<span class="n">PH5_OUT</span><span class="p">,</span> <span class="n">PH4_OUT</span><span class="p">,</span>
	<span class="n">PH3_OUT</span><span class="p">,</span> <span class="n">PH2_OUT</span><span class="p">,</span> <span class="n">PH1_OUT</span><span class="p">,</span> <span class="n">PH0_OUT</span><span class="p">,</span>
	<span class="n">PINMUX_OUTPUT_END</span><span class="p">,</span>

	<span class="n">PINMUX_FUNCTION_BEGIN</span><span class="p">,</span>
	<span class="n">PA7_FN</span><span class="p">,</span> <span class="n">PA6_FN</span><span class="p">,</span> <span class="n">PA5_FN</span><span class="p">,</span> <span class="n">PA4_FN</span><span class="p">,</span>
	<span class="n">PA3_FN</span><span class="p">,</span> <span class="n">PA2_FN</span><span class="p">,</span> <span class="n">PA1_FN</span><span class="p">,</span> <span class="n">PA0_FN</span><span class="p">,</span>
	<span class="n">PB7_FN</span><span class="p">,</span> <span class="n">PB6_FN</span><span class="p">,</span> <span class="n">PB5_FN</span><span class="p">,</span> <span class="n">PB4_FN</span><span class="p">,</span>
	<span class="n">PB3_FN</span><span class="p">,</span> <span class="n">PB2_FN</span><span class="p">,</span> <span class="n">PB1_FN</span><span class="p">,</span> <span class="n">PB0_FN</span><span class="p">,</span>
	<span class="n">PC7_FN</span><span class="p">,</span> <span class="n">PC6_FN</span><span class="p">,</span> <span class="n">PC5_FN</span><span class="p">,</span> <span class="n">PC4_FN</span><span class="p">,</span>
	<span class="n">PC3_FN</span><span class="p">,</span> <span class="n">PC2_FN</span><span class="p">,</span> <span class="n">PC1_FN</span><span class="p">,</span> <span class="n">PC0_FN</span><span class="p">,</span>
	<span class="n">PD7_FN</span><span class="p">,</span> <span class="n">PD6_FN</span><span class="p">,</span> <span class="n">PD5_FN</span><span class="p">,</span> <span class="n">PD4_FN</span><span class="p">,</span>
	<span class="n">PD3_FN</span><span class="p">,</span> <span class="n">PD2_FN</span><span class="p">,</span> <span class="n">PD1_FN</span><span class="p">,</span> <span class="n">PD0_FN</span><span class="p">,</span>
	<span class="n">PE7_FN</span><span class="p">,</span> <span class="n">PE6_FN</span><span class="p">,</span> <span class="n">PE5_FN</span><span class="p">,</span> <span class="n">PE4_FN</span><span class="p">,</span>
	<span class="n">PE3_FN</span><span class="p">,</span> <span class="n">PE2_FN</span><span class="p">,</span> <span class="n">PE1_FN</span><span class="p">,</span> <span class="n">PE0_FN</span><span class="p">,</span>
	<span class="n">PF7_FN</span><span class="p">,</span> <span class="n">PF6_FN</span><span class="p">,</span> <span class="n">PF5_FN</span><span class="p">,</span> <span class="n">PF4_FN</span><span class="p">,</span>
	<span class="n">PF3_FN</span><span class="p">,</span> <span class="n">PF2_FN</span><span class="p">,</span> <span class="n">PF1_FN</span><span class="p">,</span> <span class="n">PF0_FN</span><span class="p">,</span>
	<span class="n">PG7_FN</span><span class="p">,</span> <span class="n">PG6_FN</span><span class="p">,</span> <span class="n">PG5_FN</span><span class="p">,</span> <span class="n">PG4_FN</span><span class="p">,</span>
	<span class="n">PG3_FN</span><span class="p">,</span> <span class="n">PG2_FN</span><span class="p">,</span> <span class="n">PG1_FN</span><span class="p">,</span> <span class="n">PG0_FN</span><span class="p">,</span>

	<span class="n">PH5_FN</span><span class="p">,</span> <span class="n">PH4_FN</span><span class="p">,</span>
	<span class="n">PH3_FN</span><span class="p">,</span> <span class="n">PH2_FN</span><span class="p">,</span> <span class="n">PH1_FN</span><span class="p">,</span> <span class="n">PH0_FN</span><span class="p">,</span>
	<span class="n">PINMUX_FUNCTION_END</span><span class="p">,</span>

	<span class="n">PINMUX_MARK_BEGIN</span><span class="p">,</span>

	<span class="n">D31_MARK</span><span class="p">,</span> <span class="n">D30_MARK</span><span class="p">,</span> <span class="n">D29_MARK</span><span class="p">,</span> <span class="n">D28_MARK</span><span class="p">,</span> <span class="n">D27_MARK</span><span class="p">,</span> <span class="n">D26_MARK</span><span class="p">,</span>
	<span class="n">D25_MARK</span><span class="p">,</span> <span class="n">D24_MARK</span><span class="p">,</span> <span class="n">D23_MARK</span><span class="p">,</span> <span class="n">D22_MARK</span><span class="p">,</span> <span class="n">D21_MARK</span><span class="p">,</span> <span class="n">D20_MARK</span><span class="p">,</span>
	<span class="n">D19_MARK</span><span class="p">,</span> <span class="n">D18_MARK</span><span class="p">,</span> <span class="n">D17_MARK</span><span class="p">,</span> <span class="n">D16_MARK</span><span class="p">,</span>

	<span class="n">BACK_MARK</span><span class="p">,</span> <span class="n">BREQ_MARK</span><span class="p">,</span>
	<span class="n">WE3_MARK</span><span class="p">,</span> <span class="n">WE2_MARK</span><span class="p">,</span>
	<span class="n">CS6_MARK</span><span class="p">,</span> <span class="n">CS5_MARK</span><span class="p">,</span> <span class="n">CS4_MARK</span><span class="p">,</span>
	<span class="n">CLKOUTENB_MARK</span><span class="p">,</span>

	<span class="n">DACK3_MARK</span><span class="p">,</span> <span class="n">DACK2_MARK</span><span class="p">,</span> <span class="n">DACK1_MARK</span><span class="p">,</span> <span class="n">DACK0_MARK</span><span class="p">,</span>
	<span class="n">DREQ3_MARK</span><span class="p">,</span> <span class="n">DREQ2_MARK</span><span class="p">,</span> <span class="n">DREQ1_MARK</span><span class="p">,</span> <span class="n">DREQ0_MARK</span><span class="p">,</span>

	<span class="n">IRQ3_MARK</span><span class="p">,</span> <span class="n">IRQ2_MARK</span><span class="p">,</span> <span class="n">IRQ1_MARK</span><span class="p">,</span> <span class="n">IRQ0_MARK</span><span class="p">,</span>

	<span class="n">DRAK3_MARK</span><span class="p">,</span> <span class="n">DRAK2_MARK</span><span class="p">,</span> <span class="n">DRAK1_MARK</span><span class="p">,</span> <span class="n">DRAK0_MARK</span><span class="p">,</span>

	<span class="n">SCK3_MARK</span><span class="p">,</span> <span class="n">SCK2_MARK</span><span class="p">,</span> <span class="n">SCK1_MARK</span><span class="p">,</span> <span class="n">SCK0_MARK</span><span class="p">,</span>
	<span class="n">IRL3_MARK</span><span class="p">,</span> <span class="n">IRL2_MARK</span><span class="p">,</span> <span class="n">IRL1_MARK</span><span class="p">,</span> <span class="n">IRL0_MARK</span><span class="p">,</span>
	<span class="n">TXD3_MARK</span><span class="p">,</span> <span class="n">TXD2_MARK</span><span class="p">,</span> <span class="n">TXD1_MARK</span><span class="p">,</span> <span class="n">TXD0_MARK</span><span class="p">,</span>
	<span class="n">RXD3_MARK</span><span class="p">,</span> <span class="n">RXD2_MARK</span><span class="p">,</span> <span class="n">RXD1_MARK</span><span class="p">,</span> <span class="n">RXD0_MARK</span><span class="p">,</span>

	<span class="n">CE2B_MARK</span><span class="p">,</span> <span class="n">CE2A_MARK</span><span class="p">,</span> <span class="n">IOIS16_MARK</span><span class="p">,</span>
	<span class="n">STATUS1_MARK</span><span class="p">,</span> <span class="n">STATUS0_MARK</span><span class="p">,</span>

	<span class="n">IRQOUT_MARK</span><span class="p">,</span>

	<span class="n">PINMUX_MARK_END</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">pinmux_enum_t</span> <span class="n">shx3_pinmux_data</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>

	<span class="cm">/* PA GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA7_DATA</span><span class="p">,</span> <span class="n">PA7_IN</span><span class="p">,</span> <span class="n">PA7_OUT</span><span class="p">,</span> <span class="n">PA7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA6_DATA</span><span class="p">,</span> <span class="n">PA6_IN</span><span class="p">,</span> <span class="n">PA6_OUT</span><span class="p">,</span> <span class="n">PA6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA5_DATA</span><span class="p">,</span> <span class="n">PA5_IN</span><span class="p">,</span> <span class="n">PA5_OUT</span><span class="p">,</span> <span class="n">PA5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA4_DATA</span><span class="p">,</span> <span class="n">PA4_IN</span><span class="p">,</span> <span class="n">PA4_OUT</span><span class="p">,</span> <span class="n">PA4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA3_DATA</span><span class="p">,</span> <span class="n">PA3_IN</span><span class="p">,</span> <span class="n">PA3_OUT</span><span class="p">,</span> <span class="n">PA3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA2_DATA</span><span class="p">,</span> <span class="n">PA2_IN</span><span class="p">,</span> <span class="n">PA2_OUT</span><span class="p">,</span> <span class="n">PA2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA1_DATA</span><span class="p">,</span> <span class="n">PA1_IN</span><span class="p">,</span> <span class="n">PA1_OUT</span><span class="p">,</span> <span class="n">PA1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA0_DATA</span><span class="p">,</span> <span class="n">PA0_IN</span><span class="p">,</span> <span class="n">PA0_OUT</span><span class="p">,</span> <span class="n">PA0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PB GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB7_DATA</span><span class="p">,</span> <span class="n">PB7_IN</span><span class="p">,</span> <span class="n">PB7_OUT</span><span class="p">,</span> <span class="n">PB7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB6_DATA</span><span class="p">,</span> <span class="n">PB6_IN</span><span class="p">,</span> <span class="n">PB6_OUT</span><span class="p">,</span> <span class="n">PB6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB5_DATA</span><span class="p">,</span> <span class="n">PB5_IN</span><span class="p">,</span> <span class="n">PB5_OUT</span><span class="p">,</span> <span class="n">PB5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB4_DATA</span><span class="p">,</span> <span class="n">PB4_IN</span><span class="p">,</span> <span class="n">PB4_OUT</span><span class="p">,</span> <span class="n">PB4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB3_DATA</span><span class="p">,</span> <span class="n">PB3_IN</span><span class="p">,</span> <span class="n">PB3_OUT</span><span class="p">,</span> <span class="n">PB3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB2_DATA</span><span class="p">,</span> <span class="n">PB2_IN</span><span class="p">,</span> <span class="n">PB2_OUT</span><span class="p">,</span> <span class="n">PB2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB1_DATA</span><span class="p">,</span> <span class="n">PB1_IN</span><span class="p">,</span> <span class="n">PB1_OUT</span><span class="p">,</span> <span class="n">PB1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB0_DATA</span><span class="p">,</span> <span class="n">PB0_IN</span><span class="p">,</span> <span class="n">PB0_OUT</span><span class="p">,</span> <span class="n">PB0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PC GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC7_DATA</span><span class="p">,</span> <span class="n">PC7_IN</span><span class="p">,</span> <span class="n">PC7_OUT</span><span class="p">,</span> <span class="n">PC7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC6_DATA</span><span class="p">,</span> <span class="n">PC6_IN</span><span class="p">,</span> <span class="n">PC6_OUT</span><span class="p">,</span> <span class="n">PC6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC5_DATA</span><span class="p">,</span> <span class="n">PC5_IN</span><span class="p">,</span> <span class="n">PC5_OUT</span><span class="p">,</span> <span class="n">PC5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC4_DATA</span><span class="p">,</span> <span class="n">PC4_IN</span><span class="p">,</span> <span class="n">PC4_OUT</span><span class="p">,</span> <span class="n">PC4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC3_DATA</span><span class="p">,</span> <span class="n">PC3_IN</span><span class="p">,</span> <span class="n">PC3_OUT</span><span class="p">,</span> <span class="n">PC3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC2_DATA</span><span class="p">,</span> <span class="n">PC2_IN</span><span class="p">,</span> <span class="n">PC2_OUT</span><span class="p">,</span> <span class="n">PC2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC1_DATA</span><span class="p">,</span> <span class="n">PC1_IN</span><span class="p">,</span> <span class="n">PC1_OUT</span><span class="p">,</span> <span class="n">PC1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC0_DATA</span><span class="p">,</span> <span class="n">PC0_IN</span><span class="p">,</span> <span class="n">PC0_OUT</span><span class="p">,</span> <span class="n">PC0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PD GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD7_DATA</span><span class="p">,</span> <span class="n">PD7_IN</span><span class="p">,</span> <span class="n">PD7_OUT</span><span class="p">,</span> <span class="n">PD7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD6_DATA</span><span class="p">,</span> <span class="n">PD6_IN</span><span class="p">,</span> <span class="n">PD6_OUT</span><span class="p">,</span> <span class="n">PD6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD5_DATA</span><span class="p">,</span> <span class="n">PD5_IN</span><span class="p">,</span> <span class="n">PD5_OUT</span><span class="p">,</span> <span class="n">PD5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD4_DATA</span><span class="p">,</span> <span class="n">PD4_IN</span><span class="p">,</span> <span class="n">PD4_OUT</span><span class="p">,</span> <span class="n">PD4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD3_DATA</span><span class="p">,</span> <span class="n">PD3_IN</span><span class="p">,</span> <span class="n">PD3_OUT</span><span class="p">,</span> <span class="n">PD3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD2_DATA</span><span class="p">,</span> <span class="n">PD2_IN</span><span class="p">,</span> <span class="n">PD2_OUT</span><span class="p">,</span> <span class="n">PD2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD1_DATA</span><span class="p">,</span> <span class="n">PD1_IN</span><span class="p">,</span> <span class="n">PD1_OUT</span><span class="p">,</span> <span class="n">PD1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD0_DATA</span><span class="p">,</span> <span class="n">PD0_IN</span><span class="p">,</span> <span class="n">PD0_OUT</span><span class="p">,</span> <span class="n">PD0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PE GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE7_DATA</span><span class="p">,</span> <span class="n">PE7_IN</span><span class="p">,</span> <span class="n">PE7_OUT</span><span class="p">,</span> <span class="n">PE7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE6_DATA</span><span class="p">,</span> <span class="n">PE6_IN</span><span class="p">,</span> <span class="n">PE6_OUT</span><span class="p">,</span> <span class="n">PE6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE5_DATA</span><span class="p">,</span> <span class="n">PE5_IN</span><span class="p">,</span> <span class="n">PE5_OUT</span><span class="p">,</span> <span class="n">PE5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE4_DATA</span><span class="p">,</span> <span class="n">PE4_IN</span><span class="p">,</span> <span class="n">PE4_OUT</span><span class="p">,</span> <span class="n">PE4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE3_DATA</span><span class="p">,</span> <span class="n">PE3_IN</span><span class="p">,</span> <span class="n">PE3_OUT</span><span class="p">,</span> <span class="n">PE3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE2_DATA</span><span class="p">,</span> <span class="n">PE2_IN</span><span class="p">,</span> <span class="n">PE2_OUT</span><span class="p">,</span> <span class="n">PE2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE1_DATA</span><span class="p">,</span> <span class="n">PE1_IN</span><span class="p">,</span> <span class="n">PE1_OUT</span><span class="p">,</span> <span class="n">PE1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE0_DATA</span><span class="p">,</span> <span class="n">PE0_IN</span><span class="p">,</span> <span class="n">PE0_OUT</span><span class="p">,</span> <span class="n">PE0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PF GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF7_DATA</span><span class="p">,</span> <span class="n">PF7_IN</span><span class="p">,</span> <span class="n">PF7_OUT</span><span class="p">,</span> <span class="n">PF7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF6_DATA</span><span class="p">,</span> <span class="n">PF6_IN</span><span class="p">,</span> <span class="n">PF6_OUT</span><span class="p">,</span> <span class="n">PF6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF5_DATA</span><span class="p">,</span> <span class="n">PF5_IN</span><span class="p">,</span> <span class="n">PF5_OUT</span><span class="p">,</span> <span class="n">PF5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF4_DATA</span><span class="p">,</span> <span class="n">PF4_IN</span><span class="p">,</span> <span class="n">PF4_OUT</span><span class="p">,</span> <span class="n">PF4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF3_DATA</span><span class="p">,</span> <span class="n">PF3_IN</span><span class="p">,</span> <span class="n">PF3_OUT</span><span class="p">,</span> <span class="n">PF3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF2_DATA</span><span class="p">,</span> <span class="n">PF2_IN</span><span class="p">,</span> <span class="n">PF2_OUT</span><span class="p">,</span> <span class="n">PF2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF1_DATA</span><span class="p">,</span> <span class="n">PF1_IN</span><span class="p">,</span> <span class="n">PF1_OUT</span><span class="p">,</span> <span class="n">PF1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF0_DATA</span><span class="p">,</span> <span class="n">PF0_IN</span><span class="p">,</span> <span class="n">PF0_OUT</span><span class="p">,</span> <span class="n">PF0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PG GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PG7_DATA</span><span class="p">,</span> <span class="n">PG7_IN</span><span class="p">,</span> <span class="n">PG7_OUT</span><span class="p">,</span> <span class="n">PG7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PG6_DATA</span><span class="p">,</span> <span class="n">PG6_IN</span><span class="p">,</span> <span class="n">PG6_OUT</span><span class="p">,</span> <span class="n">PG6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PG5_DATA</span><span class="p">,</span> <span class="n">PG5_IN</span><span class="p">,</span> <span class="n">PG5_OUT</span><span class="p">,</span> <span class="n">PG5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PG4_DATA</span><span class="p">,</span> <span class="n">PG4_IN</span><span class="p">,</span> <span class="n">PG4_OUT</span><span class="p">,</span> <span class="n">PG4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PG3_DATA</span><span class="p">,</span> <span class="n">PG3_IN</span><span class="p">,</span> <span class="n">PG3_OUT</span><span class="p">,</span> <span class="n">PG3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PG2_DATA</span><span class="p">,</span> <span class="n">PG2_IN</span><span class="p">,</span> <span class="n">PG2_OUT</span><span class="p">,</span> <span class="n">PG2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PG1_DATA</span><span class="p">,</span> <span class="n">PG1_IN</span><span class="p">,</span> <span class="n">PG1_OUT</span><span class="p">,</span> <span class="n">PG1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PG0_DATA</span><span class="p">,</span> <span class="n">PG0_IN</span><span class="p">,</span> <span class="n">PG0_OUT</span><span class="p">,</span> <span class="n">PG0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PH GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PH5_DATA</span><span class="p">,</span> <span class="n">PH5_IN</span><span class="p">,</span> <span class="n">PH5_OUT</span><span class="p">,</span> <span class="n">PH5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PH4_DATA</span><span class="p">,</span> <span class="n">PH4_IN</span><span class="p">,</span> <span class="n">PH4_OUT</span><span class="p">,</span> <span class="n">PH4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PH3_DATA</span><span class="p">,</span> <span class="n">PH3_IN</span><span class="p">,</span> <span class="n">PH3_OUT</span><span class="p">,</span> <span class="n">PH3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PH2_DATA</span><span class="p">,</span> <span class="n">PH2_IN</span><span class="p">,</span> <span class="n">PH2_OUT</span><span class="p">,</span> <span class="n">PH2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PH1_DATA</span><span class="p">,</span> <span class="n">PH1_IN</span><span class="p">,</span> <span class="n">PH1_OUT</span><span class="p">,</span> <span class="n">PH1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PH0_DATA</span><span class="p">,</span> <span class="n">PH0_IN</span><span class="p">,</span> <span class="n">PH0_OUT</span><span class="p">,</span> <span class="n">PH0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PA FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D31_MARK</span><span class="p">,</span> <span class="n">PA7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D30_MARK</span><span class="p">,</span> <span class="n">PA6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D29_MARK</span><span class="p">,</span> <span class="n">PA5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D28_MARK</span><span class="p">,</span> <span class="n">PA4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D27_MARK</span><span class="p">,</span> <span class="n">PA3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D26_MARK</span><span class="p">,</span> <span class="n">PA2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D25_MARK</span><span class="p">,</span> <span class="n">PA1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D24_MARK</span><span class="p">,</span> <span class="n">PA0_FN</span><span class="p">),</span>

	<span class="cm">/* PB FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D23_MARK</span><span class="p">,</span> <span class="n">PB7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D22_MARK</span><span class="p">,</span> <span class="n">PB6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D21_MARK</span><span class="p">,</span> <span class="n">PB5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D20_MARK</span><span class="p">,</span> <span class="n">PB4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D19_MARK</span><span class="p">,</span> <span class="n">PB3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D18_MARK</span><span class="p">,</span> <span class="n">PB2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D17_MARK</span><span class="p">,</span> <span class="n">PB1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D16_MARK</span><span class="p">,</span> <span class="n">PB0_FN</span><span class="p">),</span>

	<span class="cm">/* PC FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BACK_MARK</span><span class="p">,</span>		<span class="n">PC7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BREQ_MARK</span><span class="p">,</span>		<span class="n">PC6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WE3_MARK</span><span class="p">,</span>		<span class="n">PC5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WE2_MARK</span><span class="p">,</span>		<span class="n">PC4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS6_MARK</span><span class="p">,</span>		<span class="n">PC3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS5_MARK</span><span class="p">,</span>		<span class="n">PC2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS4_MARK</span><span class="p">,</span>		<span class="n">PC1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CLKOUTENB_MARK</span><span class="p">,</span>	<span class="n">PC0_FN</span><span class="p">),</span>

	<span class="cm">/* PD FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK3_MARK</span><span class="p">,</span>	<span class="n">PD7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK2_MARK</span><span class="p">,</span> <span class="n">PD6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK1_MARK</span><span class="p">,</span> <span class="n">PD5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK0_MARK</span><span class="p">,</span> <span class="n">PD4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ3_MARK</span><span class="p">,</span> <span class="n">PD3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ2_MARK</span><span class="p">,</span> <span class="n">PD2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ1_MARK</span><span class="p">,</span> <span class="n">PD1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ0_MARK</span><span class="p">,</span> <span class="n">PD0_FN</span><span class="p">),</span>

	<span class="cm">/* PE FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ3_MARK</span><span class="p">,</span>	<span class="n">PE7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ2_MARK</span><span class="p">,</span>	<span class="n">PE6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ1_MARK</span><span class="p">,</span>	<span class="n">PE5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ0_MARK</span><span class="p">,</span>	<span class="n">PE4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DRAK3_MARK</span><span class="p">,</span> <span class="n">PE3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DRAK2_MARK</span><span class="p">,</span> <span class="n">PE2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DRAK1_MARK</span><span class="p">,</span> <span class="n">PE1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DRAK0_MARK</span><span class="p">,</span> <span class="n">PE0_FN</span><span class="p">),</span>

	<span class="cm">/* PF FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCK3_MARK</span><span class="p">,</span> <span class="n">PF7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCK2_MARK</span><span class="p">,</span> <span class="n">PF6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCK1_MARK</span><span class="p">,</span> <span class="n">PF5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCK0_MARK</span><span class="p">,</span> <span class="n">PF4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRL3_MARK</span><span class="p">,</span> <span class="n">PF3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRL2_MARK</span><span class="p">,</span> <span class="n">PF2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRL1_MARK</span><span class="p">,</span> <span class="n">PF1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRL0_MARK</span><span class="p">,</span> <span class="n">PF0_FN</span><span class="p">),</span>

	<span class="cm">/* PG FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TXD3_MARK</span><span class="p">,</span> <span class="n">PG7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TXD2_MARK</span><span class="p">,</span> <span class="n">PG6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TXD1_MARK</span><span class="p">,</span> <span class="n">PG5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TXD0_MARK</span><span class="p">,</span> <span class="n">PG4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RXD3_MARK</span><span class="p">,</span> <span class="n">PG3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RXD2_MARK</span><span class="p">,</span> <span class="n">PG2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RXD1_MARK</span><span class="p">,</span> <span class="n">PG1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RXD0_MARK</span><span class="p">,</span> <span class="n">PG0_FN</span><span class="p">),</span>

	<span class="cm">/* PH FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CE2B_MARK</span><span class="p">,</span>		<span class="n">PH5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CE2A_MARK</span><span class="p">,</span>		<span class="n">PH4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IOIS16_MARK</span><span class="p">,</span>	<span class="n">PH3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STATUS1_MARK</span><span class="p">,</span>	<span class="n">PH2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STATUS0_MARK</span><span class="p">,</span>	<span class="n">PH1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQOUT_MARK</span><span class="p">,</span>	<span class="n">PH0_FN</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_gpio</span> <span class="n">shx3_pinmux_gpios</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* PA */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA7</span><span class="p">,</span> <span class="n">PA7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA6</span><span class="p">,</span> <span class="n">PA6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA5</span><span class="p">,</span> <span class="n">PA5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA4</span><span class="p">,</span> <span class="n">PA4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA3</span><span class="p">,</span> <span class="n">PA3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA2</span><span class="p">,</span> <span class="n">PA2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA1</span><span class="p">,</span> <span class="n">PA1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA0</span><span class="p">,</span> <span class="n">PA0_DATA</span><span class="p">),</span>

	<span class="cm">/* PB */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB7</span><span class="p">,</span> <span class="n">PB7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB6</span><span class="p">,</span> <span class="n">PB6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB5</span><span class="p">,</span> <span class="n">PB5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB4</span><span class="p">,</span> <span class="n">PB4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB3</span><span class="p">,</span> <span class="n">PB3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB2</span><span class="p">,</span> <span class="n">PB2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB1</span><span class="p">,</span> <span class="n">PB1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB0</span><span class="p">,</span> <span class="n">PB0_DATA</span><span class="p">),</span>

	<span class="cm">/* PC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC7</span><span class="p">,</span> <span class="n">PC7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC6</span><span class="p">,</span> <span class="n">PC6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC5</span><span class="p">,</span> <span class="n">PC5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC4</span><span class="p">,</span> <span class="n">PC4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC3</span><span class="p">,</span> <span class="n">PC3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC2</span><span class="p">,</span> <span class="n">PC2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC1</span><span class="p">,</span> <span class="n">PC1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC0</span><span class="p">,</span> <span class="n">PC0_DATA</span><span class="p">),</span>

	<span class="cm">/* PD */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD7</span><span class="p">,</span> <span class="n">PD7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD6</span><span class="p">,</span> <span class="n">PD6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD5</span><span class="p">,</span> <span class="n">PD5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD4</span><span class="p">,</span> <span class="n">PD4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD3</span><span class="p">,</span> <span class="n">PD3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD2</span><span class="p">,</span> <span class="n">PD2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD1</span><span class="p">,</span> <span class="n">PD1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD0</span><span class="p">,</span> <span class="n">PD0_DATA</span><span class="p">),</span>

	<span class="cm">/* PE */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE7</span><span class="p">,</span> <span class="n">PE7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE6</span><span class="p">,</span> <span class="n">PE6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE5</span><span class="p">,</span> <span class="n">PE5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE4</span><span class="p">,</span> <span class="n">PE4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE3</span><span class="p">,</span> <span class="n">PE3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE2</span><span class="p">,</span> <span class="n">PE2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE1</span><span class="p">,</span> <span class="n">PE1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE0</span><span class="p">,</span> <span class="n">PE0_DATA</span><span class="p">),</span>

	<span class="cm">/* PF */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF7</span><span class="p">,</span> <span class="n">PF7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF6</span><span class="p">,</span> <span class="n">PF6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF5</span><span class="p">,</span> <span class="n">PF5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF4</span><span class="p">,</span> <span class="n">PF4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF3</span><span class="p">,</span> <span class="n">PF3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF2</span><span class="p">,</span> <span class="n">PF2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF1</span><span class="p">,</span> <span class="n">PF1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF0</span><span class="p">,</span> <span class="n">PF0_DATA</span><span class="p">),</span>

	<span class="cm">/* PG */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PG7</span><span class="p">,</span> <span class="n">PG7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PG6</span><span class="p">,</span> <span class="n">PG6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PG5</span><span class="p">,</span> <span class="n">PG5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PG4</span><span class="p">,</span> <span class="n">PG4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PG3</span><span class="p">,</span> <span class="n">PG3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PG2</span><span class="p">,</span> <span class="n">PG2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PG1</span><span class="p">,</span> <span class="n">PG1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PG0</span><span class="p">,</span> <span class="n">PG0_DATA</span><span class="p">),</span>

	<span class="cm">/* PH */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PH5</span><span class="p">,</span> <span class="n">PH5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PH4</span><span class="p">,</span> <span class="n">PH4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PH3</span><span class="p">,</span> <span class="n">PH3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PH2</span><span class="p">,</span> <span class="n">PH2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PH1</span><span class="p">,</span> <span class="n">PH1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PH0</span><span class="p">,</span> <span class="n">PH0_DATA</span><span class="p">),</span>

	<span class="cm">/* FN */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D31</span><span class="p">,</span>	<span class="n">D31_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D30</span><span class="p">,</span>	<span class="n">D30_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D29</span><span class="p">,</span>	<span class="n">D29_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D28</span><span class="p">,</span>	<span class="n">D28_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D27</span><span class="p">,</span>	<span class="n">D27_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D26</span><span class="p">,</span>	<span class="n">D26_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D25</span><span class="p">,</span>	<span class="n">D25_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D24</span><span class="p">,</span>	<span class="n">D24_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D23</span><span class="p">,</span>	<span class="n">D23_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D22</span><span class="p">,</span>	<span class="n">D22_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D21</span><span class="p">,</span>	<span class="n">D21_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D20</span><span class="p">,</span>	<span class="n">D20_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D19</span><span class="p">,</span>	<span class="n">D19_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D18</span><span class="p">,</span>	<span class="n">D18_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D17</span><span class="p">,</span>	<span class="n">D17_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D16</span><span class="p">,</span>	<span class="n">D16_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_BACK</span><span class="p">,</span>	<span class="n">BACK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_BREQ</span><span class="p">,</span>	<span class="n">BREQ_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_WE3</span><span class="p">,</span>	<span class="n">WE3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_WE2</span><span class="p">,</span>	<span class="n">WE2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CS6</span><span class="p">,</span>	<span class="n">CS6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CS5</span><span class="p">,</span>	<span class="n">CS5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CS4</span><span class="p">,</span>	<span class="n">CS4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CLKOUTENB</span><span class="p">,</span>	<span class="n">CLKOUTENB_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DACK3</span><span class="p">,</span>	<span class="n">DACK3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DACK2</span><span class="p">,</span>	<span class="n">DACK2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DACK1</span><span class="p">,</span>	<span class="n">DACK1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DACK0</span><span class="p">,</span>	<span class="n">DACK0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DREQ3</span><span class="p">,</span>	<span class="n">DREQ3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DREQ2</span><span class="p">,</span>	<span class="n">DREQ2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DREQ1</span><span class="p">,</span>	<span class="n">DREQ1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DREQ0</span><span class="p">,</span>	<span class="n">DREQ0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ3</span><span class="p">,</span>	<span class="n">IRQ3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ2</span><span class="p">,</span>	<span class="n">IRQ2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ1</span><span class="p">,</span>	<span class="n">IRQ1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ0</span><span class="p">,</span>	<span class="n">IRQ0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DRAK3</span><span class="p">,</span>	<span class="n">DRAK3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DRAK2</span><span class="p">,</span>	<span class="n">DRAK2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DRAK1</span><span class="p">,</span>	<span class="n">DRAK1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DRAK0</span><span class="p">,</span>	<span class="n">DRAK0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCK3</span><span class="p">,</span>	<span class="n">SCK3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCK2</span><span class="p">,</span>	<span class="n">SCK2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCK1</span><span class="p">,</span>	<span class="n">SCK1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCK0</span><span class="p">,</span>	<span class="n">SCK0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRL3</span><span class="p">,</span>	<span class="n">IRL3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRL2</span><span class="p">,</span>	<span class="n">IRL2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRL1</span><span class="p">,</span>	<span class="n">IRL1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRL0</span><span class="p">,</span>	<span class="n">IRL0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TXD3</span><span class="p">,</span>	<span class="n">TXD3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TXD2</span><span class="p">,</span>	<span class="n">TXD2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TXD1</span><span class="p">,</span>	<span class="n">TXD1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TXD0</span><span class="p">,</span>	<span class="n">TXD0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RXD3</span><span class="p">,</span>	<span class="n">RXD3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RXD2</span><span class="p">,</span>	<span class="n">RXD2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RXD1</span><span class="p">,</span>	<span class="n">RXD1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RXD0</span><span class="p">,</span>	<span class="n">RXD0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CE2B</span><span class="p">,</span>	<span class="n">CE2B_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CE2A</span><span class="p">,</span>	<span class="n">CE2A_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IOIS16</span><span class="p">,</span>	<span class="n">IOIS16_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_STATUS1</span><span class="p">,</span>	<span class="n">STATUS1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_STATUS0</span><span class="p">,</span>	<span class="n">STATUS0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQOUT</span><span class="p">,</span>	<span class="n">IRQOUT_MARK</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_cfg_reg</span> <span class="n">shx3_pinmux_config_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PABCR&quot;</span><span class="p">,</span> <span class="mh">0xffc70000</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PA7_FN</span><span class="p">,</span> <span class="n">PA7_OUT</span><span class="p">,</span> <span class="n">PA7_IN</span><span class="p">,</span> <span class="n">PA7_IN_PU</span><span class="p">,</span>
		<span class="n">PA6_FN</span><span class="p">,</span> <span class="n">PA6_OUT</span><span class="p">,</span> <span class="n">PA6_IN</span><span class="p">,</span> <span class="n">PA6_IN_PU</span><span class="p">,</span>
		<span class="n">PA5_FN</span><span class="p">,</span> <span class="n">PA5_OUT</span><span class="p">,</span> <span class="n">PA5_IN</span><span class="p">,</span> <span class="n">PA5_IN_PU</span><span class="p">,</span>
		<span class="n">PA4_FN</span><span class="p">,</span> <span class="n">PA4_OUT</span><span class="p">,</span> <span class="n">PA4_IN</span><span class="p">,</span> <span class="n">PA4_IN_PU</span><span class="p">,</span>
		<span class="n">PA3_FN</span><span class="p">,</span> <span class="n">PA3_OUT</span><span class="p">,</span> <span class="n">PA3_IN</span><span class="p">,</span> <span class="n">PA3_IN_PU</span><span class="p">,</span>
		<span class="n">PA2_FN</span><span class="p">,</span> <span class="n">PA2_OUT</span><span class="p">,</span> <span class="n">PA2_IN</span><span class="p">,</span> <span class="n">PA2_IN_PU</span><span class="p">,</span>
		<span class="n">PA1_FN</span><span class="p">,</span> <span class="n">PA1_OUT</span><span class="p">,</span> <span class="n">PA1_IN</span><span class="p">,</span> <span class="n">PA1_IN_PU</span><span class="p">,</span>
		<span class="n">PA0_FN</span><span class="p">,</span> <span class="n">PA0_OUT</span><span class="p">,</span> <span class="n">PA0_IN</span><span class="p">,</span> <span class="n">PA0_IN_PU</span><span class="p">,</span>
		<span class="n">PB7_FN</span><span class="p">,</span> <span class="n">PB7_OUT</span><span class="p">,</span> <span class="n">PB7_IN</span><span class="p">,</span> <span class="n">PB7_IN_PU</span><span class="p">,</span>
		<span class="n">PB6_FN</span><span class="p">,</span> <span class="n">PB6_OUT</span><span class="p">,</span> <span class="n">PB6_IN</span><span class="p">,</span> <span class="n">PB6_IN_PU</span><span class="p">,</span>
		<span class="n">PB5_FN</span><span class="p">,</span> <span class="n">PB5_OUT</span><span class="p">,</span> <span class="n">PB5_IN</span><span class="p">,</span> <span class="n">PB5_IN_PU</span><span class="p">,</span>
		<span class="n">PB4_FN</span><span class="p">,</span> <span class="n">PB4_OUT</span><span class="p">,</span> <span class="n">PB4_IN</span><span class="p">,</span> <span class="n">PB4_IN_PU</span><span class="p">,</span>
		<span class="n">PB3_FN</span><span class="p">,</span> <span class="n">PB3_OUT</span><span class="p">,</span> <span class="n">PB3_IN</span><span class="p">,</span> <span class="n">PB3_IN_PU</span><span class="p">,</span>
		<span class="n">PB2_FN</span><span class="p">,</span> <span class="n">PB2_OUT</span><span class="p">,</span> <span class="n">PB2_IN</span><span class="p">,</span> <span class="n">PB2_IN_PU</span><span class="p">,</span>
		<span class="n">PB1_FN</span><span class="p">,</span> <span class="n">PB1_OUT</span><span class="p">,</span> <span class="n">PB1_IN</span><span class="p">,</span> <span class="n">PB1_IN_PU</span><span class="p">,</span>
		<span class="n">PB0_FN</span><span class="p">,</span> <span class="n">PB0_OUT</span><span class="p">,</span> <span class="n">PB0_IN</span><span class="p">,</span> <span class="n">PB0_IN_PU</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PCDCR&quot;</span><span class="p">,</span> <span class="mh">0xffc70004</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PC7_FN</span><span class="p">,</span> <span class="n">PC7_OUT</span><span class="p">,</span> <span class="n">PC7_IN</span><span class="p">,</span> <span class="n">PC7_IN_PU</span><span class="p">,</span>
		<span class="n">PC6_FN</span><span class="p">,</span> <span class="n">PC6_OUT</span><span class="p">,</span> <span class="n">PC6_IN</span><span class="p">,</span> <span class="n">PC6_IN_PU</span><span class="p">,</span>
		<span class="n">PC5_FN</span><span class="p">,</span> <span class="n">PC5_OUT</span><span class="p">,</span> <span class="n">PC5_IN</span><span class="p">,</span> <span class="n">PC5_IN_PU</span><span class="p">,</span>
		<span class="n">PC4_FN</span><span class="p">,</span> <span class="n">PC4_OUT</span><span class="p">,</span> <span class="n">PC4_IN</span><span class="p">,</span> <span class="n">PC4_IN_PU</span><span class="p">,</span>
		<span class="n">PC3_FN</span><span class="p">,</span> <span class="n">PC3_OUT</span><span class="p">,</span> <span class="n">PC3_IN</span><span class="p">,</span> <span class="n">PC3_IN_PU</span><span class="p">,</span>
		<span class="n">PC2_FN</span><span class="p">,</span> <span class="n">PC2_OUT</span><span class="p">,</span> <span class="n">PC2_IN</span><span class="p">,</span> <span class="n">PC2_IN_PU</span><span class="p">,</span>
		<span class="n">PC1_FN</span><span class="p">,</span> <span class="n">PC1_OUT</span><span class="p">,</span> <span class="n">PC1_IN</span><span class="p">,</span> <span class="n">PC1_IN_PU</span><span class="p">,</span>
		<span class="n">PC0_FN</span><span class="p">,</span> <span class="n">PC0_OUT</span><span class="p">,</span> <span class="n">PC0_IN</span><span class="p">,</span> <span class="n">PC0_IN_PU</span><span class="p">,</span>
		<span class="n">PD7_FN</span><span class="p">,</span> <span class="n">PD7_OUT</span><span class="p">,</span> <span class="n">PD7_IN</span><span class="p">,</span> <span class="n">PD7_IN_PU</span><span class="p">,</span>
		<span class="n">PD6_FN</span><span class="p">,</span> <span class="n">PD6_OUT</span><span class="p">,</span> <span class="n">PD6_IN</span><span class="p">,</span> <span class="n">PD6_IN_PU</span><span class="p">,</span>
		<span class="n">PD5_FN</span><span class="p">,</span> <span class="n">PD5_OUT</span><span class="p">,</span> <span class="n">PD5_IN</span><span class="p">,</span> <span class="n">PD5_IN_PU</span><span class="p">,</span>
		<span class="n">PD4_FN</span><span class="p">,</span> <span class="n">PD4_OUT</span><span class="p">,</span> <span class="n">PD4_IN</span><span class="p">,</span> <span class="n">PD4_IN_PU</span><span class="p">,</span>
		<span class="n">PD3_FN</span><span class="p">,</span> <span class="n">PD3_OUT</span><span class="p">,</span> <span class="n">PD3_IN</span><span class="p">,</span> <span class="n">PD3_IN_PU</span><span class="p">,</span>
		<span class="n">PD2_FN</span><span class="p">,</span> <span class="n">PD2_OUT</span><span class="p">,</span> <span class="n">PD2_IN</span><span class="p">,</span> <span class="n">PD2_IN_PU</span><span class="p">,</span>
		<span class="n">PD1_FN</span><span class="p">,</span> <span class="n">PD1_OUT</span><span class="p">,</span> <span class="n">PD1_IN</span><span class="p">,</span> <span class="n">PD1_IN_PU</span><span class="p">,</span>
		<span class="n">PD0_FN</span><span class="p">,</span> <span class="n">PD0_OUT</span><span class="p">,</span> <span class="n">PD0_IN</span><span class="p">,</span> <span class="n">PD0_IN_PU</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PEFCR&quot;</span><span class="p">,</span> <span class="mh">0xffc70008</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PE7_FN</span><span class="p">,</span> <span class="n">PE7_OUT</span><span class="p">,</span> <span class="n">PE7_IN</span><span class="p">,</span> <span class="n">PE7_IN_PU</span><span class="p">,</span>
		<span class="n">PE6_FN</span><span class="p">,</span> <span class="n">PE6_OUT</span><span class="p">,</span> <span class="n">PE6_IN</span><span class="p">,</span> <span class="n">PE6_IN_PU</span><span class="p">,</span>
		<span class="n">PE5_FN</span><span class="p">,</span> <span class="n">PE5_OUT</span><span class="p">,</span> <span class="n">PE5_IN</span><span class="p">,</span> <span class="n">PE5_IN_PU</span><span class="p">,</span>
		<span class="n">PE4_FN</span><span class="p">,</span> <span class="n">PE4_OUT</span><span class="p">,</span> <span class="n">PE4_IN</span><span class="p">,</span> <span class="n">PE4_IN_PU</span><span class="p">,</span>
		<span class="n">PE3_FN</span><span class="p">,</span> <span class="n">PE3_OUT</span><span class="p">,</span> <span class="n">PE3_IN</span><span class="p">,</span> <span class="n">PE3_IN_PU</span><span class="p">,</span>
		<span class="n">PE2_FN</span><span class="p">,</span> <span class="n">PE2_OUT</span><span class="p">,</span> <span class="n">PE2_IN</span><span class="p">,</span> <span class="n">PE2_IN_PU</span><span class="p">,</span>
		<span class="n">PE1_FN</span><span class="p">,</span> <span class="n">PE1_OUT</span><span class="p">,</span> <span class="n">PE1_IN</span><span class="p">,</span> <span class="n">PE1_IN_PU</span><span class="p">,</span>
		<span class="n">PE0_FN</span><span class="p">,</span> <span class="n">PE0_OUT</span><span class="p">,</span> <span class="n">PE0_IN</span><span class="p">,</span> <span class="n">PE0_IN_PU</span><span class="p">,</span>
		<span class="n">PF7_FN</span><span class="p">,</span> <span class="n">PF7_OUT</span><span class="p">,</span> <span class="n">PF7_IN</span><span class="p">,</span> <span class="n">PF7_IN_PU</span><span class="p">,</span>
		<span class="n">PF6_FN</span><span class="p">,</span> <span class="n">PF6_OUT</span><span class="p">,</span> <span class="n">PF6_IN</span><span class="p">,</span> <span class="n">PF6_IN_PU</span><span class="p">,</span>
		<span class="n">PF5_FN</span><span class="p">,</span> <span class="n">PF5_OUT</span><span class="p">,</span> <span class="n">PF5_IN</span><span class="p">,</span> <span class="n">PF5_IN_PU</span><span class="p">,</span>
		<span class="n">PF4_FN</span><span class="p">,</span> <span class="n">PF4_OUT</span><span class="p">,</span> <span class="n">PF4_IN</span><span class="p">,</span> <span class="n">PF4_IN_PU</span><span class="p">,</span>
		<span class="n">PF3_FN</span><span class="p">,</span> <span class="n">PF3_OUT</span><span class="p">,</span> <span class="n">PF3_IN</span><span class="p">,</span> <span class="n">PF3_IN_PU</span><span class="p">,</span>
		<span class="n">PF2_FN</span><span class="p">,</span> <span class="n">PF2_OUT</span><span class="p">,</span> <span class="n">PF2_IN</span><span class="p">,</span> <span class="n">PF2_IN_PU</span><span class="p">,</span>
		<span class="n">PF1_FN</span><span class="p">,</span> <span class="n">PF1_OUT</span><span class="p">,</span> <span class="n">PF1_IN</span><span class="p">,</span> <span class="n">PF1_IN_PU</span><span class="p">,</span>
		<span class="n">PF0_FN</span><span class="p">,</span> <span class="n">PF0_OUT</span><span class="p">,</span> <span class="n">PF0_IN</span><span class="p">,</span> <span class="n">PF0_IN_PU</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PGHCR&quot;</span><span class="p">,</span> <span class="mh">0xffc7000c</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PG7_FN</span><span class="p">,</span> <span class="n">PG7_OUT</span><span class="p">,</span> <span class="n">PG7_IN</span><span class="p">,</span> <span class="n">PG7_IN_PU</span><span class="p">,</span>
		<span class="n">PG6_FN</span><span class="p">,</span> <span class="n">PG6_OUT</span><span class="p">,</span> <span class="n">PG6_IN</span><span class="p">,</span> <span class="n">PG6_IN_PU</span><span class="p">,</span>
		<span class="n">PG5_FN</span><span class="p">,</span> <span class="n">PG5_OUT</span><span class="p">,</span> <span class="n">PG5_IN</span><span class="p">,</span> <span class="n">PG5_IN_PU</span><span class="p">,</span>
		<span class="n">PG4_FN</span><span class="p">,</span> <span class="n">PG4_OUT</span><span class="p">,</span> <span class="n">PG4_IN</span><span class="p">,</span> <span class="n">PG4_IN_PU</span><span class="p">,</span>
		<span class="n">PG3_FN</span><span class="p">,</span> <span class="n">PG3_OUT</span><span class="p">,</span> <span class="n">PG3_IN</span><span class="p">,</span> <span class="n">PG3_IN_PU</span><span class="p">,</span>
		<span class="n">PG2_FN</span><span class="p">,</span> <span class="n">PG2_OUT</span><span class="p">,</span> <span class="n">PG2_IN</span><span class="p">,</span> <span class="n">PG2_IN_PU</span><span class="p">,</span>
		<span class="n">PG1_FN</span><span class="p">,</span> <span class="n">PG1_OUT</span><span class="p">,</span> <span class="n">PG1_IN</span><span class="p">,</span> <span class="n">PG1_IN_PU</span><span class="p">,</span>
		<span class="n">PG0_FN</span><span class="p">,</span> <span class="n">PG0_OUT</span><span class="p">,</span> <span class="n">PG0_IN</span><span class="p">,</span> <span class="n">PG0_IN_PU</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PH5_FN</span><span class="p">,</span> <span class="n">PH5_OUT</span><span class="p">,</span> <span class="n">PH5_IN</span><span class="p">,</span> <span class="n">PH5_IN_PU</span><span class="p">,</span>
		<span class="n">PH4_FN</span><span class="p">,</span> <span class="n">PH4_OUT</span><span class="p">,</span> <span class="n">PH4_IN</span><span class="p">,</span> <span class="n">PH4_IN_PU</span><span class="p">,</span>
		<span class="n">PH3_FN</span><span class="p">,</span> <span class="n">PH3_OUT</span><span class="p">,</span> <span class="n">PH3_IN</span><span class="p">,</span> <span class="n">PH3_IN_PU</span><span class="p">,</span>
		<span class="n">PH2_FN</span><span class="p">,</span> <span class="n">PH2_OUT</span><span class="p">,</span> <span class="n">PH2_IN</span><span class="p">,</span> <span class="n">PH2_IN_PU</span><span class="p">,</span>
		<span class="n">PH1_FN</span><span class="p">,</span> <span class="n">PH1_OUT</span><span class="p">,</span> <span class="n">PH1_IN</span><span class="p">,</span> <span class="n">PH1_IN_PU</span><span class="p">,</span>
		<span class="n">PH0_FN</span><span class="p">,</span> <span class="n">PH0_OUT</span><span class="p">,</span> <span class="n">PH0_IN</span><span class="p">,</span> <span class="n">PH0_IN_PU</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_data_reg</span> <span class="n">shx3_pinmux_data_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PABDR&quot;</span><span class="p">,</span> <span class="mh">0xffc70010</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PA7_DATA</span><span class="p">,</span> <span class="n">PA6_DATA</span><span class="p">,</span> <span class="n">PA5_DATA</span><span class="p">,</span> <span class="n">PA4_DATA</span><span class="p">,</span>
		<span class="n">PA3_DATA</span><span class="p">,</span> <span class="n">PA2_DATA</span><span class="p">,</span> <span class="n">PA1_DATA</span><span class="p">,</span> <span class="n">PA0_DATA</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PB7_DATA</span><span class="p">,</span> <span class="n">PB6_DATA</span><span class="p">,</span> <span class="n">PB5_DATA</span><span class="p">,</span> <span class="n">PB4_DATA</span><span class="p">,</span>
		<span class="n">PB3_DATA</span><span class="p">,</span> <span class="n">PB2_DATA</span><span class="p">,</span> <span class="n">PB1_DATA</span><span class="p">,</span> <span class="n">PB0_DATA</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PCDDR&quot;</span><span class="p">,</span> <span class="mh">0xffc70014</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PC7_DATA</span><span class="p">,</span> <span class="n">PC6_DATA</span><span class="p">,</span> <span class="n">PC5_DATA</span><span class="p">,</span> <span class="n">PC4_DATA</span><span class="p">,</span>
		<span class="n">PC3_DATA</span><span class="p">,</span> <span class="n">PC2_DATA</span><span class="p">,</span> <span class="n">PC1_DATA</span><span class="p">,</span> <span class="n">PC0_DATA</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PD7_DATA</span><span class="p">,</span> <span class="n">PD6_DATA</span><span class="p">,</span> <span class="n">PD5_DATA</span><span class="p">,</span> <span class="n">PD4_DATA</span><span class="p">,</span>
		<span class="n">PD3_DATA</span><span class="p">,</span> <span class="n">PD2_DATA</span><span class="p">,</span> <span class="n">PD1_DATA</span><span class="p">,</span> <span class="n">PD0_DATA</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PEFDR&quot;</span><span class="p">,</span> <span class="mh">0xffc70018</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PE7_DATA</span><span class="p">,</span> <span class="n">PE6_DATA</span><span class="p">,</span> <span class="n">PE5_DATA</span><span class="p">,</span> <span class="n">PE4_DATA</span><span class="p">,</span>
		<span class="n">PE3_DATA</span><span class="p">,</span> <span class="n">PE2_DATA</span><span class="p">,</span> <span class="n">PE1_DATA</span><span class="p">,</span> <span class="n">PE0_DATA</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PF7_DATA</span><span class="p">,</span> <span class="n">PF6_DATA</span><span class="p">,</span> <span class="n">PF5_DATA</span><span class="p">,</span> <span class="n">PF4_DATA</span><span class="p">,</span>
		<span class="n">PF3_DATA</span><span class="p">,</span> <span class="n">PF2_DATA</span><span class="p">,</span> <span class="n">PF1_DATA</span><span class="p">,</span> <span class="n">PF0_DATA</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PGHDR&quot;</span><span class="p">,</span> <span class="mh">0xffc7001c</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PG7_DATA</span><span class="p">,</span> <span class="n">PG6_DATA</span><span class="p">,</span> <span class="n">PG5_DATA</span><span class="p">,</span> <span class="n">PG4_DATA</span><span class="p">,</span>
		<span class="n">PG3_DATA</span><span class="p">,</span> <span class="n">PG2_DATA</span><span class="p">,</span> <span class="n">PG1_DATA</span><span class="p">,</span> <span class="n">PG0_DATA</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PH5_DATA</span><span class="p">,</span> <span class="n">PH4_DATA</span><span class="p">,</span>
		<span class="n">PH3_DATA</span><span class="p">,</span> <span class="n">PH2_DATA</span><span class="p">,</span> <span class="n">PH1_DATA</span><span class="p">,</span> <span class="n">PH0_DATA</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_info</span> <span class="n">shx3_pinmux_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;shx3_pfc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reserved_id</span>	<span class="o">=</span> <span class="n">PINMUX_RESERVED</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data</span>		<span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_DATA_BEGIN</span><span class="p">,</span>	   <span class="n">PINMUX_DATA_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">input</span>		<span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_INPUT_BEGIN</span><span class="p">,</span>	   <span class="n">PINMUX_INPUT_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">input_pu</span>	<span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_INPUT_PULLUP_BEGIN</span><span class="p">,</span>
			    <span class="n">PINMUX_INPUT_PULLUP_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">output</span>		<span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_OUTPUT_BEGIN</span><span class="p">,</span>   <span class="n">PINMUX_OUTPUT_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">mark</span>		<span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_MARK_BEGIN</span><span class="p">,</span>     <span class="n">PINMUX_MARK_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">function</span>	<span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_FUNCTION_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_FUNCTION_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">first_gpio</span>	<span class="o">=</span> <span class="n">GPIO_PA7</span><span class="p">,</span>
	<span class="p">.</span><span class="n">last_gpio</span>	<span class="o">=</span> <span class="n">GPIO_FN_IRQOUT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpios</span>		<span class="o">=</span> <span class="n">shx3_pinmux_gpios</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_data</span>	<span class="o">=</span> <span class="n">shx3_pinmux_data</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_data_size</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">shx3_pinmux_data</span><span class="p">),</span>
	<span class="p">.</span><span class="n">cfg_regs</span>	<span class="o">=</span> <span class="n">shx3_pinmux_config_regs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data_regs</span>	<span class="o">=</span> <span class="n">shx3_pinmux_data_regs</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">shx3_pinmux_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">register_pinmux</span><span class="p">(</span><span class="o">&amp;</span><span class="n">shx3_pinmux_info</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">shx3_pinmux_setup</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
