Fitter report for Pyramic_Array
Wed Dec 14 14:29:14 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. DLL Summary
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Wed Dec 14 14:29:13 2016       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; Pyramic_Array                               ;
; Top-level Entity Name           ; DE1_SoC_top_level                           ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 3,581 / 32,070 ( 11 % )                     ;
; Total registers                 ; 7702                                        ;
; Total pins                      ; 179 / 457 ( 39 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,324,756 / 4,065,280 ( 33 % )              ;
; Total RAM Blocks                ; 227 / 397 ( 57 % )                          ;
; Total DSP Blocks                ; 4 / 87 ( 5 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 3 / 6 ( 50 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                             ; On                                    ; Off                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.22        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.4%      ;
;     Processor 3            ;   7.1%      ;
;     Processor 4            ;   7.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------+
; I/O Assignment Warnings                                    ;
+---------------------+--------------------------------------+
; Pin Name            ; Reason                               ;
+---------------------+--------------------------------------+
; ADC_CS_n            ; Missing drive strength and slew rate ;
; ADC_DIN             ; Missing drive strength and slew rate ;
; ADC_SCLK            ; Missing drive strength and slew rate ;
; AUD_DACDAT          ; Missing drive strength and slew rate ;
; AUD_XCK             ; Missing drive strength and slew rate ;
; FPGA_I2C_SCLK       ; Missing drive strength and slew rate ;
; LEDR[0]             ; Missing drive strength and slew rate ;
; LEDR[1]             ; Missing drive strength and slew rate ;
; LEDR[2]             ; Missing drive strength and slew rate ;
; LEDR[3]             ; Missing drive strength and slew rate ;
; LEDR[4]             ; Missing drive strength and slew rate ;
; LEDR[5]             ; Missing drive strength and slew rate ;
; LEDR[6]             ; Missing drive strength and slew rate ;
; LEDR[7]             ; Missing drive strength and slew rate ;
; LEDR[8]             ; Missing drive strength and slew rate ;
; LEDR[9]             ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14]   ; Missing slew rate                    ;
; HPS_DDR3_BA[0]      ; Missing slew rate                    ;
; HPS_DDR3_BA[1]      ; Missing slew rate                    ;
; HPS_DDR3_BA[2]      ; Missing slew rate                    ;
; HPS_DDR3_CAS_N      ; Missing slew rate                    ;
; HPS_DDR3_CKE        ; Missing slew rate                    ;
; HPS_DDR3_CS_N       ; Missing slew rate                    ;
; HPS_DDR3_ODT        ; Missing slew rate                    ;
; HPS_DDR3_RAS_N      ; Missing slew rate                    ;
; HPS_DDR3_RESET_N    ; Missing slew rate                    ;
; HPS_DDR3_WE_N       ; Missing slew rate                    ;
; HPS_ENET_GTX_CLK    ; Missing drive strength and slew rate ;
; HPS_ENET_MDC        ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[0] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[1] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[2] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[3] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_EN      ; Missing drive strength and slew rate ;
; HPS_SD_CLK          ; Missing drive strength and slew rate ;
; HPS_UART_TX         ; Missing drive strength and slew rate ;
; AUD_ADCLRCK         ; Missing drive strength and slew rate ;
; GPIO_0[0]           ; Missing drive strength and slew rate ;
; GPIO_0[1]           ; Missing drive strength and slew rate ;
; GPIO_0[2]           ; Missing drive strength and slew rate ;
; GPIO_0[3]           ; Missing drive strength and slew rate ;
; GPIO_0[4]           ; Missing drive strength and slew rate ;
; GPIO_0[5]           ; Missing drive strength and slew rate ;
; GPIO_0[6]           ; Missing drive strength and slew rate ;
; GPIO_0[7]           ; Missing drive strength and slew rate ;
; GPIO_0[9]           ; Missing drive strength and slew rate ;
; GPIO_0[30]          ; Missing drive strength and slew rate ;
; GPIO_0[31]          ; Missing drive strength and slew rate ;
; GPIO_0[32]          ; Missing drive strength and slew rate ;
; GPIO_0[33]          ; Missing drive strength and slew rate ;
; GPIO_0[34]          ; Missing drive strength and slew rate ;
; GPIO_0[35]          ; Missing drive strength and slew rate ;
; HPS_CONV_USB_N      ; Missing drive strength and slew rate ;
; HPS_GPIO[0]         ; Missing drive strength and slew rate ;
; HPS_GPIO[1]         ; Missing drive strength and slew rate ;
; HPS_GSENSOR_INT     ; Missing drive strength and slew rate ;
; HPS_I2C_CONTROL     ; Missing drive strength and slew rate ;
; HPS_I2C1_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C1_SDAT       ; Missing drive strength and slew rate ;
; HPS_I2C2_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C2_SDAT       ; Missing drive strength and slew rate ;
; AUD_BCLK            ; Missing drive strength and slew rate ;
; AUD_DACLRCK         ; Missing drive strength and slew rate ;
; FPGA_I2C_SDAT       ; Missing drive strength and slew rate ;
; GPIO_0[8]           ; Missing drive strength and slew rate ;
; GPIO_0[10]          ; Missing drive strength and slew rate ;
; GPIO_0[11]          ; Missing drive strength and slew rate ;
; GPIO_0[12]          ; Missing drive strength and slew rate ;
; GPIO_0[13]          ; Missing drive strength and slew rate ;
; GPIO_0[14]          ; Missing drive strength and slew rate ;
; GPIO_0[15]          ; Missing drive strength and slew rate ;
; GPIO_0[16]          ; Missing drive strength and slew rate ;
; GPIO_0[17]          ; Missing drive strength and slew rate ;
; GPIO_0[18]          ; Missing drive strength and slew rate ;
; GPIO_0[19]          ; Missing drive strength and slew rate ;
; GPIO_0[20]          ; Missing drive strength and slew rate ;
; GPIO_0[21]          ; Missing drive strength and slew rate ;
; GPIO_0[22]          ; Missing drive strength and slew rate ;
; GPIO_0[23]          ; Missing drive strength and slew rate ;
; GPIO_0[24]          ; Missing drive strength and slew rate ;
; GPIO_0[25]          ; Missing drive strength and slew rate ;
; GPIO_0[26]          ; Missing drive strength and slew rate ;
; GPIO_0[27]          ; Missing drive strength and slew rate ;
; GPIO_0[28]          ; Missing drive strength and slew rate ;
; GPIO_0[29]          ; Missing drive strength and slew rate ;
; HPS_ENET_INT_N      ; Missing drive strength and slew rate ;
; HPS_ENET_MDIO       ; Missing drive strength and slew rate ;
; HPS_KEY_N           ; Missing drive strength and slew rate ;
; HPS_LED             ; Missing drive strength and slew rate ;
; HPS_SD_CMD          ; Missing drive strength and slew rate ;
; HPS_SD_DATA[0]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[1]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[2]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[3]      ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[1]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[2]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[3]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[4]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[5]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[6]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[7]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[8]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[9]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[10]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[11]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[12]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[13]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[14]   ; Missing location assignment          ;
; HPS_DDR3_BA[0]      ; Missing location assignment          ;
; HPS_DDR3_BA[1]      ; Missing location assignment          ;
; HPS_DDR3_BA[2]      ; Missing location assignment          ;
; HPS_DDR3_CAS_N      ; Missing location assignment          ;
; HPS_DDR3_CK_N       ; Missing location assignment          ;
; HPS_DDR3_CK_P       ; Missing location assignment          ;
; HPS_DDR3_CKE        ; Missing location assignment          ;
; HPS_DDR3_CS_N       ; Missing location assignment          ;
; HPS_DDR3_DM[0]      ; Missing location assignment          ;
; HPS_DDR3_DM[1]      ; Missing location assignment          ;
; HPS_DDR3_DM[2]      ; Missing location assignment          ;
; HPS_DDR3_DM[3]      ; Missing location assignment          ;
; HPS_DDR3_ODT        ; Missing location assignment          ;
; HPS_DDR3_RAS_N      ; Missing location assignment          ;
; HPS_DDR3_RESET_N    ; Missing location assignment          ;
; HPS_DDR3_WE_N       ; Missing location assignment          ;
; HPS_CONV_USB_N      ; Missing location assignment          ;
; HPS_GPIO[0]         ; Missing location assignment          ;
; HPS_GPIO[1]         ; Missing location assignment          ;
; HPS_GSENSOR_INT     ; Missing location assignment          ;
; HPS_I2C_CONTROL     ; Missing location assignment          ;
; HPS_I2C1_SCLK       ; Missing location assignment          ;
; HPS_I2C1_SDAT       ; Missing location assignment          ;
; HPS_I2C2_SCLK       ; Missing location assignment          ;
; HPS_I2C2_SDAT       ; Missing location assignment          ;
; HPS_DDR3_DQ[0]      ; Missing location assignment          ;
; HPS_DDR3_DQ[1]      ; Missing location assignment          ;
; HPS_DDR3_DQ[2]      ; Missing location assignment          ;
; HPS_DDR3_DQ[3]      ; Missing location assignment          ;
; HPS_DDR3_DQ[4]      ; Missing location assignment          ;
; HPS_DDR3_DQ[5]      ; Missing location assignment          ;
; HPS_DDR3_DQ[6]      ; Missing location assignment          ;
; HPS_DDR3_DQ[7]      ; Missing location assignment          ;
; HPS_DDR3_DQ[8]      ; Missing location assignment          ;
; HPS_DDR3_DQ[9]      ; Missing location assignment          ;
; HPS_DDR3_DQ[10]     ; Missing location assignment          ;
; HPS_DDR3_DQ[11]     ; Missing location assignment          ;
; HPS_DDR3_DQ[12]     ; Missing location assignment          ;
; HPS_DDR3_DQ[13]     ; Missing location assignment          ;
; HPS_DDR3_DQ[14]     ; Missing location assignment          ;
; HPS_DDR3_DQ[15]     ; Missing location assignment          ;
; HPS_DDR3_DQ[16]     ; Missing location assignment          ;
; HPS_DDR3_DQ[17]     ; Missing location assignment          ;
; HPS_DDR3_DQ[18]     ; Missing location assignment          ;
; HPS_DDR3_DQ[19]     ; Missing location assignment          ;
; HPS_DDR3_DQ[20]     ; Missing location assignment          ;
; HPS_DDR3_DQ[21]     ; Missing location assignment          ;
; HPS_DDR3_DQ[22]     ; Missing location assignment          ;
; HPS_DDR3_DQ[23]     ; Missing location assignment          ;
; HPS_DDR3_DQ[24]     ; Missing location assignment          ;
; HPS_DDR3_DQ[25]     ; Missing location assignment          ;
; HPS_DDR3_DQ[26]     ; Missing location assignment          ;
; HPS_DDR3_DQ[27]     ; Missing location assignment          ;
; HPS_DDR3_DQ[28]     ; Missing location assignment          ;
; HPS_DDR3_DQ[29]     ; Missing location assignment          ;
; HPS_DDR3_DQ[30]     ; Missing location assignment          ;
; HPS_DDR3_DQ[31]     ; Missing location assignment          ;
; HPS_DDR3_DQS_N[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[3]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[3]   ; Missing location assignment          ;
; HPS_DDR3_RZQ        ; Missing location assignment          ;
+---------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                        ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                            ; Destination Port         ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Pyramic_Array:u0|Pyramic_Array_Primary_PLL:primary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_Secondary_PLL:secondary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_Secondary_PLL:secondary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]~CLKENA0                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_audio_pll_0:audio_pll_0|Pyramic_Array_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; altera_internal_jtag~TCKUTAPCLKENA0                                                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; Pyramic_Array:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[0]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[0]                                                                              ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[1]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[1]                                                                              ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[2]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[2]                                                                              ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[3]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[3]                                                                              ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[4]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[4]                                                                              ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[5]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[5]                                                                              ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[6]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[6]                                                                              ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[7]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[7]                                                                              ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[8]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[8]                                                                              ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[9]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[9]                                                                              ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[10]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[10]                                                                             ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[11]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[11]                                                                             ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[12]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[12]                                                                             ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[13]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[13]                                                                             ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[14]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[14]                                                                             ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[15]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[15]                                                                             ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][0]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][1]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][2]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][3]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][4]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][5]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][6]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][7]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][8]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][9]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][10]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][11]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][12]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][13]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][14]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][15]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][0]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][1]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][2]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][3]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][4]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][5]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][6]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][7]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][8]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][9]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][10]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][11]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][12]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][13]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][14]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][15]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][0]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][1]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][2]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][3]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][4]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][5]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][6]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][7]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][8]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][9]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][10]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][11]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][12]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][13]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][14]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][15]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][0]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][1]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][2]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][3]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][4]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][5]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][6]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][7]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][8]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][9]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][10]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][11]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][12]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][13]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][14]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][15]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][1]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][2]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][3]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][4]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][5]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][6]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][7]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][8]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][9]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][10]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][11]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][12]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][13]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][14]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][15]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][16]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][17]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][18]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][19]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][20]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][21]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][22]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][23]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][24]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][25]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][26]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][27]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][28]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][29]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][30]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][31]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][32]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][0]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][1]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][2]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][3]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][4]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][5]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][6]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][7]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][8]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][9]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][10]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][11]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][12]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][13]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][14]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][15]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][0]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][1]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][2]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][3]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][4]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][5]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][6]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][7]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][8]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][9]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][10]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][11]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][12]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][13]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][14]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][15]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][1]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][2]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][3]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][4]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][5]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][6]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][7]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][8]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][9]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][10]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][11]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][12]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][13]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][14]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][15]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][16]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][17]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][18]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][19]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][20]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][21]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][22]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][23]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][24]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][25]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][26]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][27]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][28]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][29]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][30]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][31]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                            ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[0]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[0]                                                                             ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[1]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[1]                                                                             ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[2]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[2]                                                                             ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[3]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[3]                                                                             ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[4]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[4]                                                                             ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[5]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[5]                                                                             ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[6]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[6]                                                                             ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[7]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[7]                                                                             ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[8]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[8]                                                                             ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[9]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[9]                                                                             ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[10]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[10]                                                                            ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[11]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[11]                                                                            ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[12]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[12]                                                                            ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[13]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[13]                                                                            ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[14]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[14]                                                                            ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_reg[15]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|dataout_wire[15]                                                                            ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][0]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][1]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][2]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][3]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][4]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][5]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][6]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][7]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][8]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][9]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][10]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][11]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][12]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][13]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][14]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][15]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][0]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][1]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][2]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][3]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][4]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][5]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][6]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][7]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][8]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][9]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][10]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][11]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][12]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][13]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][14]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][15]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][0]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][1]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][2]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][3]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][4]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][5]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][6]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][7]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][8]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][9]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][10]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][11]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][12]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][13]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][14]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][15]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; BX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][0]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][1]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][2]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][3]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][4]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][5]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][6]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][7]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][8]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][9]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][10]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][11]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][12]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][13]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][14]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][15]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_w[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][1]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][2]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][3]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][4]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][5]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][6]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][7]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][8]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][9]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][10]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][11]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][12]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][13]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][14]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][15]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][16]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][17]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][18]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][19]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][20]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][21]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][22]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][23]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][24]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][25]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][26]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][27]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][28]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][29]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][30]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][31]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][32]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][0]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][1]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][2]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][3]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][4]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][5]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][6]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][7]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][8]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][9]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][10]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][11]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][12]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][13]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][14]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][15]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AY                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][0]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][1]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][2]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][3]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][4]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][5]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][6]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][7]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][8]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][9]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][10]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][11]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][12]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][13]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][14]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][15]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; AX                       ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][1]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][2]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][3]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][4]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][5]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][6]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][7]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][8]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][9]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][10]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][11]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][12]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][13]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][14]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][15]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][16]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][17]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][18]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][19]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][20]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][21]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][22]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][23]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][24]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][25]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][26]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][27]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][28]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][29]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][30]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][31]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                           ; RESULTA                  ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a0                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a1                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a2                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a3                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a4                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a5                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a6                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a7                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a8                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a9                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a10                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a11                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a12                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a13                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a14                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a15                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[16]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a16                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[17]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a17                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[18]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a18                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[19]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a19                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[20]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a20                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[21]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a21                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[22]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a22                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[23]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a23                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[24]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a24                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a25                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[26]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a26                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[27]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a27                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[28]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a28                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[29]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a29                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[30]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a30                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[31]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a31                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; Pyramic_Array:u0|Beamformer_Adder:beamformer_right|FIR_Acq.s_beamformer                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Beamformer_Adder:beamformer_right|FIR_Acq.s_beamformer~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_disable_c[9]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_disable_c[9]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[13]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[13]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[15]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[15]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[17]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[17]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[22]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[22]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[24]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[24]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[29]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[29]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_adelay_rdcnt_i[1]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_adelay_rdcnt_i[1]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_adelay_rdcnt_i[3]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_adelay_rdcnt_i[3]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_adelay_rdcnt_i[4]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_adelay_rdcnt_i[4]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_i[1]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_i[1]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_i[5]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_i[5]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_i[1]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_i[1]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_add_1_0_o[4]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_add_1_0_o[4]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_count_i[10]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_count_i[10]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|count[1]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|count[1]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|at_source_sop_s                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|at_source_sop_s~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|outchan_i[3]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|outchan_i[3]~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[11]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[11]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[13]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[13]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_i[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_i[1]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_i[2]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_i[2]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_i[3]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_i[3]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_i[5]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_i[5]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_i[6]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_i[6]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count1_i[1]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count1_i[1]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_i[0]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_i[0]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[1]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[1]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_count_i[10]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_count_i[10]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|count[0]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|count[0]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|at_source_sop_s                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|at_source_sop_s~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[1]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[1]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[3]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[3]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[4]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[4]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[6]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[6]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|control_reg[16]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|control_reg[16]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|readdata[8]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|readdata[8]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|readdata[16]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|readdata[16]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]~DUPLICATE                                                                                   ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1]                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1]~DUPLICATE                                                                                  ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]~DUPLICATE                                                                                  ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|done_dac_channel_sync                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|done_dac_channel_sync~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|address_register[3]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|address_register[3]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|address_register[5]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|address_register[5]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|address_register[8]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|address_register[8]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|address_register[9]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|address_register[9]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|address_register[11]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|address_register[11]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|address_register[12]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|address_register[12]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|address_register[13]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|address_register[13]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|address_register[17]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|address_register[17]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|address_register[22]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|address_register[22]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|address_register[26]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|address_register[26]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|address_register[28]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|address_register[28]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|burstcount_register_lint[2]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|burstcount_register_lint[2]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|burstcount_register_lint[3]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|burstcount_register_lint[3]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux_002|saved_grant[0]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux_002|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][114]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][114]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:output_switcher_cfg_avalon_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:output_switcher_cfg_avalon_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][69]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]~DUPLICATE                                                                                                     ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~DUPLICATE                                                                                                       ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                        ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                          ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                       ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                                                ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                               ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                                 ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:output_switcher_cfg_avalon_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:output_switcher_cfg_avalon_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:spi_system_0_avalon_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:spi_system_0_avalon_slave_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw|counter_reg_bit[0]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw|counter_reg_bit[0]~DUPLICATE                                                                                                                           ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|b_full                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|b_full~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw|counter_reg_bit[0]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw|counter_reg_bit[0]~DUPLICATE                                                                                                                          ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw|counter_reg_bit[0]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw|counter_reg_bit[0]~DUPLICATE                                                                                                                          ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:47:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw|counter_reg_bit[1]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:47:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                                          ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[1][3]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[1][3]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[3][1]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[3][1]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[7][1]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[7][1]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[7][11]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[7][11]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[8][1]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[8][1]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[8][3]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[8][3]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[8][9]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[8][9]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[8][11]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[8][11]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[9][7]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[9][7]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[11][10]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[11][10]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[11][13]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[11][13]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[13][8]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[13][8]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[14][6]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[14][6]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[14][14]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[14][14]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[15][1]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[15][1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[15][5]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[15][5]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[17][13]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[17][13]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[19][6]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[19][6]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[19][9]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[19][9]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[21][1]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[21][1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[21][5]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[21][5]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[21][9]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[21][9]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[22][13]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[22][13]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[22][14]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[22][14]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[23][3]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[23][3]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[23][5]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[23][5]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[27][6]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[27][6]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[28][12]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[28][12]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[31][2]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[31][2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[31][8]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[31][8]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[35][14]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[35][14]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[36][4]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[36][4]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[36][12]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[36][12]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[36][13]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[36][13]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[39][7]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[39][7]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[40][8]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[40][8]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[40][14]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[40][14]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[41][9]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[41][9]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[43][7]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[43][7]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[45][4]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[45][4]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|AM_Addr[14]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|AM_Addr[14]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|AM_Addr[15]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|AM_Addr[15]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|AM_Addr[19]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|AM_Addr[19]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|AM_Addr[25]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|AM_Addr[25]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|AM_Addr[26]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|AM_Addr[26]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|AM_Addr[27]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|AM_Addr[27]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|AM_Addr[28]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|AM_Addr[28]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|AM_Addr[31]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|AM_Addr[31]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|Buffer1                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|Buffer1~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|CntAdd[14]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|CntAdd[14]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|CntAdd[20]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|CntAdd[20]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|CntAdd[25]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|CntAdd[25]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|CntAdd[28]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|CntAdd[28]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|CntLgt[9]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|CntLgt[9]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|CntLgt[16]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|CntLgt[16]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|CntLgt[20]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|CntLgt[20]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|CntLgt[23]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|CntLgt[23]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|CntLgt[24]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|CntLgt[24]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|CntLgt[26]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|CntLgt[26]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|CntLgt[28]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|CntLgt[28]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|CntLgt[30]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|CntLgt[30]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|StateM.s_loaddata                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|StateM.s_loaddata~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|StateM.s_waitdata4                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|StateM.s_waitdata4~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|array_number[2]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|array_number[2]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Slave:Slave|sig_BaseAddress[2]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Slave:Slave|sig_BaseAddress[2]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Slave:Slave|sig_BaseAddress[11]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Slave:Slave|sig_BaseAddress[11]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Slave:Slave|sig_length[14]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Slave:Slave|sig_length[14]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Slave:Slave|sig_length[17]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Slave:Slave|sig_length[17]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Slave:Slave|sig_length[19]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Slave:Slave|sig_length[19]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|a_graycounter_7ub:wrptr_g1p|counter8a1                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|a_graycounter_7ub:wrptr_g1p|counter8a1~DUPLICATE                                                                                                                                           ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|a_graycounter_7ub:wrptr_g1p|counter8a2                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|a_graycounter_7ub:wrptr_g1p|counter8a2~DUPLICATE                                                                                                                                           ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|a_graycounter_ag6:rdptr_g1p|counter7a[1]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|a_graycounter_ag6:rdptr_g1p|counter7a[1]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|a_graycounter_ag6:rdptr_g1p|counter7a[3]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|a_graycounter_ag6:rdptr_g1p|counter7a[3]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|a_graycounter_ag6:rdptr_g1p|counter7a[4]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|a_graycounter_ag6:rdptr_g1p|counter7a[4]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|a_graycounter_ag6:rdptr_g1p|counter7a[6]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|a_graycounter_ag6:rdptr_g1p|counter7a[6]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|wrptr_g[6]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|wrptr_g[6]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|channel[0]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|channel[0]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE                                      ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                                   ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                                   ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE                       ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE          ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE          ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE          ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]~DUPLICATE                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[240]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[240]~DUPLICATE                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[304]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[304]~DUPLICATE                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[390]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[390]~DUPLICATE                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[393]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[393]~DUPLICATE                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[480]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[480]~DUPLICATE                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[530]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[530]~DUPLICATE                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[567]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[567]~DUPLICATE                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]~DUPLICATE                                                                                                             ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1bi:auto_generated|counter_reg_bit[1]                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1bi:auto_generated|counter_reg_bit[1]~DUPLICATE                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|counter_reg_bit[0]                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|counter_reg_bit[0]~DUPLICATE                                                                                   ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                    ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------------------------+----------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                   ; Ignored Value                   ; Ignored Source             ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------------------------+----------------------------+
; Location                    ;                                             ;              ; CLOCK2_50                                                                                    ; PIN_AA16                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; CLOCK3_50                                                                                    ; PIN_Y26                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; CLOCK4_50                                                                                    ; PIN_K14                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[0]                                                                                 ; PIN_AK14                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[10]                                                                                ; PIN_AG12                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[11]                                                                                ; PIN_AH13                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[12]                                                                                ; PIN_AJ14                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[1]                                                                                 ; PIN_AH14                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[2]                                                                                 ; PIN_AG15                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[3]                                                                                 ; PIN_AE14                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[4]                                                                                 ; PIN_AB15                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[5]                                                                                 ; PIN_AC14                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[6]                                                                                 ; PIN_AD14                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[7]                                                                                 ; PIN_AF15                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[8]                                                                                 ; PIN_AH15                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[9]                                                                                 ; PIN_AG13                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR_0                                                                                  ; PIN_AK14                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR_1                                                                                  ; PIN_AH14                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR_10                                                                                 ; PIN_AG12                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR_11                                                                                 ; PIN_AH13                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR_12                                                                                 ; PIN_AJ14                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR_2                                                                                  ; PIN_AG15                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR_3                                                                                  ; PIN_AE14                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR_4                                                                                  ; PIN_AB15                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR_5                                                                                  ; PIN_AC14                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR_6                                                                                  ; PIN_AD14                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR_7                                                                                  ; PIN_AF15                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR_8                                                                                  ; PIN_AH15                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR_9                                                                                  ; PIN_AG13                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_BA[0]                                                                                   ; PIN_AF13                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_BA[1]                                                                                   ; PIN_AJ12                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_BA_0                                                                                    ; PIN_AF13                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_BA_1                                                                                    ; PIN_AJ12                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_CAS_N                                                                                   ; PIN_AF11                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_CKE                                                                                     ; PIN_AK13                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_CLK                                                                                     ; PIN_AH12                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_CS_N                                                                                    ; PIN_AG11                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[0]                                                                                   ; PIN_AK6                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[10]                                                                                  ; PIN_AJ9                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[11]                                                                                  ; PIN_AH9                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[12]                                                                                  ; PIN_AH8                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[13]                                                                                  ; PIN_AH7                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[14]                                                                                  ; PIN_AJ6                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[15]                                                                                  ; PIN_AJ5                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[1]                                                                                   ; PIN_AJ7                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[2]                                                                                   ; PIN_AK7                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[3]                                                                                   ; PIN_AK8                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[4]                                                                                   ; PIN_AK9                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[5]                                                                                   ; PIN_AG10                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[6]                                                                                   ; PIN_AK11                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[7]                                                                                   ; PIN_AJ11                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[8]                                                                                   ; PIN_AH10                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[9]                                                                                   ; PIN_AJ10                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ_0                                                                                    ; PIN_AK6                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ_1                                                                                    ; PIN_AJ7                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ_10                                                                                   ; PIN_AJ9                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ_11                                                                                   ; PIN_AH9                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ_12                                                                                   ; PIN_AH8                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ_13                                                                                   ; PIN_AH7                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ_14                                                                                   ; PIN_AJ6                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ_15                                                                                   ; PIN_AJ5                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ_2                                                                                    ; PIN_AK7                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ_3                                                                                    ; PIN_AK8                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ_4                                                                                    ; PIN_AK9                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ_5                                                                                    ; PIN_AG10                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ_6                                                                                    ; PIN_AK11                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ_7                                                                                    ; PIN_AJ11                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ_8                                                                                    ; PIN_AH10                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ_9                                                                                    ; PIN_AJ10                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_LDQM                                                                                    ; PIN_AB13                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_RAS_N                                                                                   ; PIN_AE13                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_UDQM                                                                                    ; PIN_AK12                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_WE_N                                                                                    ; PIN_AA13                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_0                                                                                     ; PIN_AC18                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_1                                                                                     ; PIN_Y17                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_10                                                                                    ; PIN_AH18                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_11                                                                                    ; PIN_AH17                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_12                                                                                    ; PIN_AG16                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_13                                                                                    ; PIN_AE16                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_14                                                                                    ; PIN_AF16                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_15                                                                                    ; PIN_AG17                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_16                                                                                    ; PIN_AA18                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_17                                                                                    ; PIN_AA19                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_18                                                                                    ; PIN_AE17                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_19                                                                                    ; PIN_AC20                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_2                                                                                     ; PIN_AD17                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_20                                                                                    ; PIN_AH19                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_21                                                                                    ; PIN_AJ20                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_22                                                                                    ; PIN_AH20                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_23                                                                                    ; PIN_AK21                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_24                                                                                    ; PIN_AD19                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_25                                                                                    ; PIN_AD20                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_26                                                                                    ; PIN_AE18                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_27                                                                                    ; PIN_AE19                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_28                                                                                    ; PIN_AF20                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_29                                                                                    ; PIN_AF21                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_3                                                                                     ; PIN_Y18                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_30                                                                                    ; PIN_AF19                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_31                                                                                    ; PIN_AG21                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_32                                                                                    ; PIN_AF18                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_33                                                                                    ; PIN_AG20                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_34                                                                                    ; PIN_AG18                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_35                                                                                    ; PIN_AJ21                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_4                                                                                     ; PIN_AK16                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_5                                                                                     ; PIN_AK18                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_6                                                                                     ; PIN_AK19                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_7                                                                                     ; PIN_AJ19                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_8                                                                                     ; PIN_AJ17                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_9                                                                                     ; PIN_AJ16                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[0]                                                                                    ; PIN_AB17                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[10]                                                                                   ; PIN_AG26                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[11]                                                                                   ; PIN_AH24                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[12]                                                                                   ; PIN_AH27                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[13]                                                                                   ; PIN_AJ27                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[14]                                                                                   ; PIN_AK29                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[15]                                                                                   ; PIN_AK28                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[16]                                                                                   ; PIN_AK27                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[17]                                                                                   ; PIN_AJ26                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[18]                                                                                   ; PIN_AK26                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[19]                                                                                   ; PIN_AH25                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[1]                                                                                    ; PIN_AA21                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[20]                                                                                   ; PIN_AJ25                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[21]                                                                                   ; PIN_AJ24                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[22]                                                                                   ; PIN_AK24                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[23]                                                                                   ; PIN_AG23                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[24]                                                                                   ; PIN_AK23                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[25]                                                                                   ; PIN_AH23                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[26]                                                                                   ; PIN_AK22                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[27]                                                                                   ; PIN_AJ22                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[28]                                                                                   ; PIN_AH22                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[29]                                                                                   ; PIN_AG22                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[2]                                                                                    ; PIN_AB21                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[30]                                                                                   ; PIN_AF24                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[31]                                                                                   ; PIN_AF23                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[32]                                                                                   ; PIN_AE22                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[33]                                                                                   ; PIN_AD21                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[34]                                                                                   ; PIN_AA20                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[35]                                                                                   ; PIN_AC22                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[3]                                                                                    ; PIN_AC23                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[4]                                                                                    ; PIN_AD24                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[5]                                                                                    ; PIN_AE23                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[6]                                                                                    ; PIN_AE24                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[7]                                                                                    ; PIN_AF25                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[8]                                                                                    ; PIN_AF26                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1[9]                                                                                    ; PIN_AG25                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_0                                                                                     ; PIN_AB17                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_1                                                                                     ; PIN_AA21                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_10                                                                                    ; PIN_AG26                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_11                                                                                    ; PIN_AH24                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_12                                                                                    ; PIN_AH27                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_13                                                                                    ; PIN_AJ27                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_14                                                                                    ; PIN_AK29                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_15                                                                                    ; PIN_AK28                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_16                                                                                    ; PIN_AK27                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_17                                                                                    ; PIN_AJ26                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_18                                                                                    ; PIN_AK26                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_19                                                                                    ; PIN_AH25                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_2                                                                                     ; PIN_AB21                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_20                                                                                    ; PIN_AJ25                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_21                                                                                    ; PIN_AJ24                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_22                                                                                    ; PIN_AK24                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_23                                                                                    ; PIN_AG23                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_24                                                                                    ; PIN_AK23                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_25                                                                                    ; PIN_AH23                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_26                                                                                    ; PIN_AK22                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_27                                                                                    ; PIN_AJ22                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_28                                                                                    ; PIN_AH22                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_29                                                                                    ; PIN_AG22                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_3                                                                                     ; PIN_AC23                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_30                                                                                    ; PIN_AF24                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_31                                                                                    ; PIN_AF23                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_32                                                                                    ; PIN_AE22                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_33                                                                                    ; PIN_AD21                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_34                                                                                    ; PIN_AA20                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_35                                                                                    ; PIN_AC22                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_4                                                                                     ; PIN_AD24                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_5                                                                                     ; PIN_AE23                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_6                                                                                     ; PIN_AE24                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_7                                                                                     ; PIN_AF25                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_8                                                                                     ; PIN_AF26                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_9                                                                                     ; PIN_AG25                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0_N[0]                                                                                    ; PIN_AE26                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0_N[1]                                                                                    ; PIN_AE27                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0_N[2]                                                                                    ; PIN_AE28                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0_N[3]                                                                                    ; PIN_AG27                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0_N[4]                                                                                    ; PIN_AF28                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0_N[5]                                                                                    ; PIN_AG28                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0_N[6]                                                                                    ; PIN_AH28                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0_N_0                                                                                     ; PIN_AE26                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0_N_1                                                                                     ; PIN_AE27                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0_N_2                                                                                     ; PIN_AE28                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0_N_3                                                                                     ; PIN_AG27                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0_N_4                                                                                     ; PIN_AF28                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0_N_5                                                                                     ; PIN_AG28                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0_N_6                                                                                     ; PIN_AH28                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1_N[0]                                                                                    ; PIN_AJ29                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1_N[1]                                                                                    ; PIN_AH29                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1_N[2]                                                                                    ; PIN_AH30                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1_N[3]                                                                                    ; PIN_AG30                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1_N[4]                                                                                    ; PIN_AF29                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1_N[5]                                                                                    ; PIN_AF30                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1_N[6]                                                                                    ; PIN_AD27                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1_N_0                                                                                     ; PIN_AJ29                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1_N_1                                                                                     ; PIN_AH29                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1_N_2                                                                                     ; PIN_AH30                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1_N_3                                                                                     ; PIN_AG30                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1_N_4                                                                                     ; PIN_AF29                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1_N_5                                                                                     ; PIN_AF30                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1_N_6                                                                                     ; PIN_AD27                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2_N[0]                                                                                    ; PIN_AB23                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2_N[1]                                                                                    ; PIN_AE29                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2_N[2]                                                                                    ; PIN_AD29                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2_N[3]                                                                                    ; PIN_AC28                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2_N[4]                                                                                    ; PIN_AD30                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2_N[5]                                                                                    ; PIN_AC29                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2_N[6]                                                                                    ; PIN_AC30                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2_N_0                                                                                     ; PIN_AB23                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2_N_1                                                                                     ; PIN_AE29                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2_N_2                                                                                     ; PIN_AD29                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2_N_3                                                                                     ; PIN_AC28                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2_N_4                                                                                     ; PIN_AD30                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2_N_5                                                                                     ; PIN_AC29                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2_N_6                                                                                     ; PIN_AC30                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3_N[0]                                                                                    ; PIN_AD26                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3_N[1]                                                                                    ; PIN_AC27                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3_N[2]                                                                                    ; PIN_AD25                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3_N[3]                                                                                    ; PIN_AC25                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3_N[4]                                                                                    ; PIN_AB28                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3_N[5]                                                                                    ; PIN_AB25                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3_N[6]                                                                                    ; PIN_AB22                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3_N_0                                                                                     ; PIN_AD26                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3_N_1                                                                                     ; PIN_AC27                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3_N_2                                                                                     ; PIN_AD25                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3_N_3                                                                                     ; PIN_AC25                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3_N_4                                                                                     ; PIN_AB28                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3_N_5                                                                                     ; PIN_AB25                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3_N_6                                                                                     ; PIN_AB22                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4_N[0]                                                                                    ; PIN_AA24                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4_N[1]                                                                                    ; PIN_Y23                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4_N[2]                                                                                    ; PIN_Y24                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4_N[3]                                                                                    ; PIN_W22                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4_N[4]                                                                                    ; PIN_W24                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4_N[5]                                                                                    ; PIN_V23                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4_N[6]                                                                                    ; PIN_W25                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4_N_0                                                                                     ; PIN_AA24                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4_N_1                                                                                     ; PIN_Y23                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4_N_2                                                                                     ; PIN_Y24                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4_N_3                                                                                     ; PIN_W22                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4_N_4                                                                                     ; PIN_W24                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4_N_5                                                                                     ; PIN_V23                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4_N_6                                                                                     ; PIN_W25                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5_N[0]                                                                                    ; PIN_V25                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5_N[1]                                                                                    ; PIN_AA28                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5_N[2]                                                                                    ; PIN_Y27                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5_N[3]                                                                                    ; PIN_AB27                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5_N[4]                                                                                    ; PIN_AB26                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5_N[5]                                                                                    ; PIN_AA26                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5_N[6]                                                                                    ; PIN_AA25                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5_N_0                                                                                     ; PIN_V25                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5_N_1                                                                                     ; PIN_AA28                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5_N_2                                                                                     ; PIN_Y27                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5_N_3                                                                                     ; PIN_AB27                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5_N_4                                                                                     ; PIN_AB26                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5_N_5                                                                                     ; PIN_AA26                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5_N_6                                                                                     ; PIN_AA25                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; IRDA_RXD                                                                                     ; PIN_AA30                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; IRDA_TXD                                                                                     ; PIN_AB30                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; KEY_N_0                                                                                      ; PIN_AA14                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; KEY_N_1                                                                                      ; PIN_AA15                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; KEY_N_2                                                                                      ; PIN_W15                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; KEY_N_3                                                                                      ; PIN_Y16                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; LEDR_0                                                                                       ; PIN_V16                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; LEDR_1                                                                                       ; PIN_W16                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; LEDR_2                                                                                       ; PIN_V17                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; LEDR_3                                                                                       ; PIN_V18                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; LEDR_4                                                                                       ; PIN_W17                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; LEDR_5                                                                                       ; PIN_W19                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; LEDR_6                                                                                       ; PIN_Y19                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; LEDR_7                                                                                       ; PIN_W20                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; LEDR_8                                                                                       ; PIN_W21                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; LEDR_9                                                                                       ; PIN_Y21                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; PS2_CLK                                                                                      ; PIN_AD7                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; PS2_CLK2                                                                                     ; PIN_AD9                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; PS2_DAT                                                                                      ; PIN_AE7                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; PS2_DAT2                                                                                     ; PIN_AE9                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW_0                                                                                         ; PIN_AB12                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW_1                                                                                         ; PIN_AC12                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW_2                                                                                         ; PIN_AF9                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW_3                                                                                         ; PIN_AF10                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW_4                                                                                         ; PIN_AD11                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW_5                                                                                         ; PIN_AD12                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW_6                                                                                         ; PIN_AE11                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW_7                                                                                         ; PIN_AC9                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW_8                                                                                         ; PIN_AD10                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW_9                                                                                         ; PIN_AE12                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_CLK27                                                                                     ; PIN_H15                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[0]                                                                                   ; PIN_D2                          ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[1]                                                                                   ; PIN_B1                          ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[2]                                                                                   ; PIN_E2                          ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[3]                                                                                   ; PIN_B2                          ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[4]                                                                                   ; PIN_D1                          ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[5]                                                                                   ; PIN_E1                          ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[6]                                                                                   ; PIN_C2                          ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[7]                                                                                   ; PIN_B3                          ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA_0                                                                                    ; PIN_D2                          ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA_1                                                                                    ; PIN_B1                          ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA_2                                                                                    ; PIN_E2                          ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA_3                                                                                    ; PIN_B2                          ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA_4                                                                                    ; PIN_D1                          ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA_5                                                                                    ; PIN_E1                          ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA_6                                                                                    ; PIN_C2                          ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA_7                                                                                    ; PIN_B3                          ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_HS                                                                                        ; PIN_A5                          ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_RESET_N                                                                                   ; PIN_F6                          ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_VS                                                                                        ; PIN_A3                          ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_BLANK_N                                                                                  ; PIN_F10                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[0]                                                                                     ; PIN_B13                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[1]                                                                                     ; PIN_G13                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[2]                                                                                     ; PIN_H13                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[3]                                                                                     ; PIN_F14                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[4]                                                                                     ; PIN_H14                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[5]                                                                                     ; PIN_F15                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[6]                                                                                     ; PIN_G15                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[7]                                                                                     ; PIN_J14                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B_0                                                                                      ; PIN_B13                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B_1                                                                                      ; PIN_G13                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B_2                                                                                      ; PIN_H13                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B_3                                                                                      ; PIN_F14                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B_4                                                                                      ; PIN_H14                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B_5                                                                                      ; PIN_F15                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B_6                                                                                      ; PIN_G15                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B_7                                                                                      ; PIN_J14                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_CLK                                                                                      ; PIN_A11                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[0]                                                                                     ; PIN_J9                          ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[1]                                                                                     ; PIN_J10                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[2]                                                                                     ; PIN_H12                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[3]                                                                                     ; PIN_G10                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[4]                                                                                     ; PIN_G11                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[5]                                                                                     ; PIN_G12                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[6]                                                                                     ; PIN_F11                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[7]                                                                                     ; PIN_E11                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G_0                                                                                      ; PIN_J9                          ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G_1                                                                                      ; PIN_J10                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G_2                                                                                      ; PIN_H12                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G_3                                                                                      ; PIN_G10                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G_4                                                                                      ; PIN_G11                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G_5                                                                                      ; PIN_G12                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G_6                                                                                      ; PIN_F11                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G_7                                                                                      ; PIN_E11                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_HS                                                                                       ; PIN_B11                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[0]                                                                                     ; PIN_A13                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[1]                                                                                     ; PIN_C13                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[2]                                                                                     ; PIN_E13                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[3]                                                                                     ; PIN_B12                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[4]                                                                                     ; PIN_C12                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[5]                                                                                     ; PIN_D12                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[6]                                                                                     ; PIN_E12                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[7]                                                                                     ; PIN_F13                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R_0                                                                                      ; PIN_A13                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R_1                                                                                      ; PIN_C13                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R_2                                                                                      ; PIN_E13                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R_3                                                                                      ; PIN_B12                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R_4                                                                                      ; PIN_C12                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R_5                                                                                      ; PIN_D12                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R_6                                                                                      ; PIN_E12                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R_7                                                                                      ; PIN_F13                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_SYNC_N                                                                                   ; PIN_C10                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_VS                                                                                       ; PIN_D11                         ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; CLOCK2_50                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; CLOCK3_50                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; CLOCK4_50                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR[0]                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR[10]                                                                                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR[11]                                                                                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR[12]                                                                                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR[1]                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR[2]                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR[3]                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR[4]                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR[5]                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR[6]                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR[7]                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR[8]                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR[9]                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR_0                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR_1                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR_10                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR_11                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR_12                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR_2                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR_3                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR_4                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR_5                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR_6                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR_7                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR_8                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR_9                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_BA[0]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_BA[1]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_BA_0                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_BA_1                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_CAS_N                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_CKE                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_CLK                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_CS_N                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ[0]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ[10]                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ[11]                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ[12]                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ[13]                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ[14]                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ[15]                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ[1]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ[2]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ[3]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ[4]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ[5]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ[6]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ[7]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ[8]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ[9]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_0                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_1                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_10                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_11                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_12                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_13                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_14                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_15                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_2                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_3                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_4                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_5                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_6                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_7                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_8                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_9                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_LDQM                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_RAS_N                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_UDQM                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_WE_N                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_0                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_1                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_10                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_11                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_12                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_13                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_14                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_15                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_16                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_17                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_18                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_19                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_2                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_20                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_21                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_22                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_23                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_24                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_25                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_26                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_27                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_28                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_29                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_3                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_30                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_31                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_32                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_33                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_34                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_35                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_4                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_5                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_6                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_7                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_8                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_9                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[0]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[10]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[11]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[12]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[13]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[14]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[15]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[16]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[17]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[18]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[19]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[1]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[20]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[21]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[22]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[23]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[24]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[25]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[26]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[27]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[28]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[29]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[2]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[30]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[31]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[32]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[33]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[34]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[35]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[3]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[4]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[5]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[6]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[7]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[8]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[9]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_0                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_1                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_10                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_11                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_12                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_13                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_14                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_15                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_16                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_17                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_18                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_19                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_2                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_20                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_21                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_22                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_23                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_24                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_25                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_26                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_27                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_28                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_29                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_3                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_30                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_31                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_32                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_33                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_34                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_35                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_4                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_5                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_6                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_7                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_8                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_9                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX0_N[0]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX0_N[1]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX0_N[2]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX0_N[3]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX0_N[4]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX0_N[5]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX0_N[6]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX0_N_0                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX0_N_1                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX0_N_2                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX0_N_3                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX0_N_4                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX0_N_5                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX0_N_6                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX1_N[0]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX1_N[1]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX1_N[2]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX1_N[3]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX1_N[4]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX1_N[5]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX1_N[6]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX1_N_0                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX1_N_1                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX1_N_2                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX1_N_3                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX1_N_4                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX1_N_5                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX1_N_6                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX2_N[0]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX2_N[1]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX2_N[2]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX2_N[3]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX2_N[4]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX2_N[5]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX2_N[6]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX2_N_0                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX2_N_1                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX2_N_2                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX2_N_3                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX2_N_4                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX2_N_5                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX2_N_6                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX3_N[0]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX3_N[1]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX3_N[2]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX3_N[3]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX3_N[4]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX3_N[5]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX3_N[6]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX3_N_0                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX3_N_1                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX3_N_2                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX3_N_3                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX3_N_4                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX3_N_5                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX3_N_6                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX4_N[0]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX4_N[1]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX4_N[2]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX4_N[3]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX4_N[4]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX4_N[5]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX4_N[6]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX4_N_0                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX4_N_1                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX4_N_2                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX4_N_3                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX4_N_4                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX4_N_5                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX4_N_6                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX5_N[0]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX5_N[1]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX5_N[2]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX5_N[3]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX5_N[4]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX5_N[5]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX5_N[6]                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX5_N_0                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX5_N_1                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX5_N_2                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX5_N_3                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX5_N_4                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX5_N_5                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX5_N_6                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_ADDR_0                                                                              ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_ADDR_1                                                                              ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_ADDR_10                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_ADDR_11                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_ADDR_12                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_ADDR_13                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_ADDR_14                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_ADDR_2                                                                              ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_ADDR_3                                                                              ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_ADDR_4                                                                              ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_ADDR_5                                                                              ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_ADDR_6                                                                              ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_ADDR_7                                                                              ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_ADDR_8                                                                              ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_ADDR_9                                                                              ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_BA_0                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_BA_1                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_BA_2                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DM_0                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DM_1                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DM_2                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DM_3                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQS_N_0                                                                             ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQS_N_1                                                                             ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQS_N_2                                                                             ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQS_N_3                                                                             ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQS_P_0                                                                             ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQS_P_1                                                                             ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQS_P_2                                                                             ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQS_P_3                                                                             ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_0                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_1                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_10                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_11                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_12                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_13                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_14                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_15                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_16                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_17                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_18                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_19                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_2                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_20                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_21                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_22                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_23                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_24                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_25                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_26                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_27                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_28                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_29                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_3                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_30                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_31                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_4                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_5                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_6                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_7                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_8                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_9                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_ENET_RX_DATA_0                                                                           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_ENET_RX_DATA_1                                                                           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_ENET_RX_DATA_2                                                                           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_ENET_RX_DATA_3                                                                           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_ENET_TX_DATA_0                                                                           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_ENET_TX_DATA_1                                                                           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_ENET_TX_DATA_2                                                                           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_ENET_TX_DATA_3                                                                           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_FLASH_DATA[0]                                                                            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_FLASH_DATA[1]                                                                            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_FLASH_DATA[2]                                                                            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_FLASH_DATA[3]                                                                            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_FLASH_DATA_0                                                                             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_FLASH_DATA_1                                                                             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_FLASH_DATA_2                                                                             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_FLASH_DATA_3                                                                             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_FLASH_DCLK                                                                               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_FLASH_NCSO                                                                               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_GPIO_0                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_GPIO_1                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_SD_DATA_0                                                                                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_SD_DATA_1                                                                                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_SD_DATA_2                                                                                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_SD_DATA_3                                                                                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_SPIM_CLK                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_SPIM_MISO                                                                                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_SPIM_MOSI                                                                                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_SPIM_SS                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_USB_CLKOUT                                                                               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_USB_DATA[0]                                                                              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_USB_DATA[1]                                                                              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_USB_DATA[2]                                                                              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_USB_DATA[3]                                                                              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_USB_DATA[4]                                                                              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_USB_DATA[5]                                                                              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_USB_DATA[6]                                                                              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_USB_DATA[7]                                                                              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_USB_DATA_0                                                                               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_USB_DATA_1                                                                               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_USB_DATA_2                                                                               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_USB_DATA_3                                                                               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_USB_DATA_4                                                                               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_USB_DATA_5                                                                               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_USB_DATA_6                                                                               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_USB_DATA_7                                                                               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_USB_DIR                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_USB_NXT                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_USB_STP                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; IRDA_RXD                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; IRDA_TXD                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; KEY_N_0                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; KEY_N_1                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; KEY_N_2                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; KEY_N_3                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; LEDR_0                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; LEDR_1                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; LEDR_2                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; LEDR_3                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; LEDR_4                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; LEDR_5                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; LEDR_6                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; LEDR_7                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; LEDR_8                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; LEDR_9                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; PS2_CLK                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; PS2_CLK2                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; PS2_DAT                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; PS2_DAT2                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; SW_0                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; SW_1                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; SW_2                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; SW_3                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; SW_4                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; SW_5                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; SW_6                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; SW_7                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; SW_8                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; SW_9                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_CLK27                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA[0]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA[1]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA[2]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA[3]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA[4]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA[5]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA[6]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA[7]                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA_0                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA_1                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA_2                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA_3                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA_4                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA_5                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA_6                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA_7                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_HS                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_RESET_N                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_VS                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_BLANK_N                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B[0]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B[1]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B[2]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B[3]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B[4]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B[5]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B[6]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B[7]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B_0                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B_1                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B_2                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B_3                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B_4                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B_5                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B_6                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B_7                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_CLK                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G[0]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G[1]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G[2]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G[3]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G[4]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G[5]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G[6]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G[7]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G_0                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G_1                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G_2                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G_3                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G_4                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G_5                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G_6                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G_7                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_HS                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R[0]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R[1]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R[2]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R[3]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R[4]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R[5]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R[6]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R[7]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R_0                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R_1                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R_2                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R_3                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R_4                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R_5                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R_6                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R_7                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_SYNC_N                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_VS                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; PLL Compensation Mode       ; DE1_SoC_top_level                           ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT                          ; QSF Assignment             ;
; Global Signal               ; DE1_SoC_top_level                           ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF                             ; QSF Assignment             ;
; Global Signal               ; DE1_SoC_top_level                           ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF                             ; QSF Assignment             ;
; Global Signal               ; DE1_SoC_top_level                           ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF                             ; QSF Assignment             ;
; Global Signal               ; DE1_SoC_top_level                           ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF                             ; QSF Assignment             ;
; Global Signal               ; DE1_SoC_top_level                           ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF                             ; QSF Assignment             ;
; Global Signal               ; DE1_SoC_top_level                           ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF                             ; QSF Assignment             ;
; Global Signal               ; DE1_SoC_top_level                           ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF                             ; QSF Assignment             ;
; Global Signal               ; DE1_SoC_top_level                           ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF                             ; QSF Assignment             ;
; Global Signal               ; DE1_SoC_top_level                           ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF                             ; QSF Assignment             ;
; Global Signal               ; DE1_SoC_top_level                           ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF                             ; QSF Assignment             ;
; Global Signal               ; DE1_SoC_top_level                           ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF                             ; QSF Assignment             ;
; Global Signal               ; DE1_SoC_top_level                           ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF                             ; QSF Assignment             ;
; Global Signal               ; DE1_SoC_top_level                           ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF                             ; QSF Assignment             ;
; Global Signal               ; DE1_SoC_top_level                           ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF                             ; QSF Assignment             ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                    ; on                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                    ; on                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                    ; on                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                    ; on                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                    ; on                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                    ; on                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                    ; on                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                    ; on                              ; Compiler or HDL Assignment ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 14727 ) ; 0.00 % ( 0 / 14727 )       ; 0.00 % ( 0 / 14727 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 14727 ) ; 0.00 % ( 0 / 14727 )       ; 0.00 % ( 0 / 14727 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                              ;
+------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Partition Name                           ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                              ;
+------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Top                                      ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                       ;
; Pyramic_Array_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border ;
; sld_hub:auto_hub                         ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                                                      ;
; sld_signaltap:auto_signaltap_0           ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0                                                                                        ;
; hard_block:auto_generated_inst           ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                        ;
+------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                               ;
+------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                           ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                      ; 0.00 % ( 0 / 10259 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; Pyramic_Array_hps_0_hps_io_border:border ; 0.00 % ( 0 / 775 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_hub:auto_hub                         ; 0.00 % ( 0 / 210 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0           ; 0.00 % ( 0 / 3442 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst           ; 0.00 % ( 0 / 41 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/output_files/Pyramic_Array.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3,581 / 32,070        ; 11 %  ;
; ALMs needed [=A-B+C]                                        ; 3,581                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 4,750 / 32,070        ; 15 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,514                 ;       ;
;         [b] ALMs used for LUT logic                         ; 1,232                 ;       ;
;         [c] ALMs used for registers                         ; 1,984                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 20                    ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,175 / 32,070        ; 4 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 6 / 32,070            ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 5                     ;       ;
;         [c] Due to LAB input limits                         ; 1                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 726 / 3,207           ; 23 %  ;
;     -- Logic LABs                                           ; 724                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 2                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 4,584                 ;       ;
;     -- 7 input functions                                    ; 25                    ;       ;
;     -- 6 input functions                                    ; 938                   ;       ;
;     -- 5 input functions                                    ; 642                   ;       ;
;     -- 4 input functions                                    ; 604                   ;       ;
;     -- <=3 input functions                                  ; 2,375                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 2,527                 ;       ;
; Memory ALUT usage                                           ; 32                    ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 32                    ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 7,476                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 6,995 / 64,140        ; 11 %  ;
;         -- Secondary logic registers                        ; 481 / 64,140          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 7,293                 ;       ;
;         -- Routing optimization registers                   ; 183                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 179 / 457             ; 39 %  ;
;     -- Clock pins                                           ; 3 / 8                 ; 38 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 9                     ;       ;
; M10K blocks                                                 ; 227 / 397             ; 57 %  ;
; Total MLAB memory bits                                      ; 96                    ;       ;
; Total block memory bits                                     ; 1,324,756 / 4,065,280 ; 33 %  ;
; Total block memory implementation bits                      ; 2,324,480 / 4,065,280 ; 57 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 4 / 87                ; 5 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 3 / 6                 ; 50 %  ;
; Global clocks                                               ; 8 / 16                ; 50 %  ;
; Quadrant clocks                                             ; 0 / 66                ; 0 %   ;
; Horizontal periphery clocks                                 ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 4.8% / 4.6% / 5.2%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 24.3% / 23.0% / 28.9% ;       ;
; Maximum fan-out                                             ; 4590                  ;       ;
; Highest non-global fan-out                                  ; 949                   ;       ;
; Total fan-out                                               ; 52854                 ;       ;
; Average fan-out                                             ; 3.31                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                                                              ;
+-------------------------------------------------------------+-----------------------+------------------------------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; Pyramic_Array_hps_0_hps_io_border:border ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+------------------------------------------+-----------------------+--------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2930 / 32070 ( 9 % )  ; 0 / 32070 ( 0 % )                        ; 87 / 32070 ( < 1 % )  ; 832 / 32070 ( 3 % )            ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 2930                  ; 0                                        ; 87                    ; 832                            ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3285 / 32070 ( 10 % ) ; 0 / 32070 ( 0 % )                        ; 88 / 32070 ( < 1 % )  ; 1378 / 32070 ( 4 % )           ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1308                  ; 0                                        ; 29                    ; 178                            ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1111                  ; 0                                        ; 36                    ; 85                             ; 0                              ;
;         [c] ALMs used for registers                         ; 846                   ; 0                                        ; 23                    ; 1115                           ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 20                    ; 0                                        ; 0                     ; 0                              ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 360 / 32070 ( 1 % )   ; 0 / 32070 ( 0 % )                        ; 2 / 32070 ( < 1 % )   ; 547 / 32070 ( 2 % )            ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 5 / 32070 ( < 1 % )   ; 0 / 32070 ( 0 % )                        ; 1 / 32070 ( < 1 % )   ; 1 / 32070 ( < 1 % )            ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                                        ; 0                     ; 0                              ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 4                     ; 0                                        ; 1                     ; 0                              ; 0                              ;
;         [c] Due to LAB input limits                         ; 1                     ; 0                                        ; 0                     ; 1                              ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                                        ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                                          ;                       ;                                ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                                      ; Low                   ; Low                            ; Low                            ;
;                                                             ;                       ;                                          ;                       ;                                ;                                ;
; Total LABs:  partially or completely used                   ; 514 / 3207 ( 16 % )   ; 0 / 3207 ( 0 % )                         ; 14 / 3207 ( < 1 % )   ; 214 / 3207 ( 7 % )             ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 512                   ; 0                                        ; 14                    ; 214                            ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 2                     ; 0                                        ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                                          ;                       ;                                ;                                ;
; Combinational ALUT usage for logic                          ; 4024                  ; 0                                        ; 106                   ; 486                            ; 0                              ;
;     -- 7 input functions                                    ; 22                    ; 0                                        ; 3                     ; 0                              ; 0                              ;
;     -- 6 input functions                                    ; 833                   ; 0                                        ; 24                    ; 81                             ; 0                              ;
;     -- 5 input functions                                    ; 370                   ; 0                                        ; 24                    ; 248                            ; 0                              ;
;     -- 4 input functions                                    ; 564                   ; 0                                        ; 16                    ; 24                             ; 0                              ;
;     -- <=3 input functions                                  ; 2203                  ; 0                                        ; 39                    ; 133                            ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1056                  ; 0                                        ; 31                    ; 1440                           ; 0                              ;
; Memory ALUT usage                                           ; 32                    ; 0                                        ; 0                     ; 0                              ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                                        ; 0                     ; 0                              ; 0                              ;
;     -- 32-address deep                                      ; 32                    ; 0                                        ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                                          ;                       ;                                ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                                        ; 0                     ; 0                              ; 0                              ;
;     -- By type:                                             ;                       ;                                          ;                       ;                                ;                                ;
;         -- Primary logic registers                          ; 4307 / 64140 ( 7 % )  ; 0 / 64140 ( 0 % )                        ; 104 / 64140 ( < 1 % ) ; 2584 / 64140 ( 4 % )           ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 283 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )                        ; 7 / 64140 ( < 1 % )   ; 191 / 64140 ( < 1 % )          ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                          ;                       ;                                ;                                ;
;         -- Design implementation registers                  ; 4430                  ; 0                                        ; 104                   ; 2759                           ; 0                              ;
;         -- Routing optimization registers                   ; 160                   ; 0                                        ; 7                     ; 16                             ; 0                              ;
;                                                             ;                       ;                                          ;                       ;                                ;                                ;
;                                                             ;                       ;                                          ;                       ;                                ;                                ;
; Virtual pins                                                ; 0                     ; 0                                        ; 0                     ; 0                              ; 0                              ;
; I/O pins                                                    ; 122                   ; 55                                       ; 0                     ; 0                              ; 2                              ;
; I/O registers                                               ; 50                    ; 176                                      ; 0                     ; 0                              ; 0                              ;
; Total block memory bits                                     ; 509652                ; 0                                        ; 0                     ; 815104                         ; 0                              ;
; Total block memory implementation bits                      ; 1300480               ; 0                                        ; 0                     ; 1024000                        ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                            ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 127 / 397 ( 31 % )    ; 0 / 397 ( 0 % )                          ; 0 / 397 ( 0 % )       ; 100 / 397 ( 25 % )             ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 4 / 87 ( 4 % )        ; 0 / 87 ( 0 % )                           ; 0 / 87 ( 0 % )        ; 0 / 87 ( 0 % )                 ; 0 / 87 ( 0 % )                 ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                           ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )     ; 0 / 116 ( 0 % )                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                ; 7 / 116 ( 6 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                           ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 186 / 1325 ( 14 % )                      ; 0 / 1325 ( 0 % )      ; 0 / 1325 ( 0 % )               ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                         ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )       ; 66 / 400 ( 16 % )                        ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )       ; 40 / 425 ( 9 % )                         ; 0 / 425 ( 0 % )       ; 0 / 425 ( 0 % )                ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 2 / 8 ( 25 % )                           ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )                  ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                          ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                          ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 124 / 1300 ( 9 % )                       ; 0 / 1300 ( 0 % )      ; 0 / 1300 ( 0 % )               ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 40 / 400 ( 10 % )                        ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                          ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 5 / 400 ( 1 % )                          ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 6 / 36 ( 16 % )                          ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )                 ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 26 / 175 ( 14 % )                        ; 0 / 175 ( 0 % )       ; 0 / 175 ( 0 % )                ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                         ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                          ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                          ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                           ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                          ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                          ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                           ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                            ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 3 / 6 ( 50 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                           ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                            ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                            ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                            ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                            ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                            ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                            ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                            ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                         ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                           ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                           ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                 ; 4 / 54 ( 7 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 3 / 6 ( 50 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 3 / 6 ( 50 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                          ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                                          ;                       ;                                ;                                ;
; Connections                                                 ;                       ;                                          ;                       ;                                ;                                ;
;     -- Input Connections                                    ; 5543                  ; 57                                       ; 163                   ; 3735                           ; 135                            ;
;     -- Registered Input Connections                         ; 4770                  ; 0                                        ; 120                   ; 3015                           ; 0                              ;
;     -- Output Connections                                   ; 591                   ; 83                                       ; 410                   ; 34                             ; 8515                           ;
;     -- Registered Output Connections                        ; 381                   ; 0                                        ; 410                   ; 0                              ; 0                              ;
;                                                             ;                       ;                                          ;                       ;                                ;                                ;
; Internal Connections                                        ;                       ;                                          ;                       ;                                ;                                ;
;     -- Total Connections                                    ; 36895                 ; 5122                                     ; 1299                  ; 16165                          ; 8777                           ;
;     -- Registered Connections                               ; 19510                 ; 100                                      ; 1030                  ; 11852                          ; 0                              ;
;                                                             ;                       ;                                          ;                       ;                                ;                                ;
; External Connections                                        ;                       ;                                          ;                       ;                                ;                                ;
;     -- Top                                                  ; 98                    ; 42                                       ; 76                    ; 398                            ; 5520                           ;
;     -- Pyramic_Array_hps_0_hps_io_border:border             ; 42                    ; 98                                       ; 0                     ; 0                              ; 0                              ;
;     -- sld_hub:auto_hub                                     ; 76                    ; 0                                        ; 22                    ; 326                            ; 149                            ;
;     -- sld_signaltap:auto_signaltap_0                       ; 398                   ; 0                                        ; 326                   ; 64                             ; 2981                           ;
;     -- hard_block:auto_generated_inst                       ; 5520                  ; 0                                        ; 149                   ; 2981                           ; 0                              ;
;                                                             ;                       ;                                          ;                       ;                                ;                                ;
; Partition Interface                                         ;                       ;                                          ;                       ;                                ;                                ;
;     -- Input Ports                                          ; 52                    ; 8                                        ; 78                    ; 665                            ; 139                            ;
;     -- Output Ports                                         ; 259                   ; 40                                       ; 95                    ; 413                            ; 146                            ;
;     -- Bidir Ports                                          ; 98                    ; 49                                       ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                                          ;                       ;                                ;                                ;
; Registered Ports                                            ;                       ;                                          ;                       ;                                ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                                        ; 3                     ; 216                            ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                                        ; 48                    ; 399                            ; 0                              ;
;                                                             ;                       ;                                          ;                       ;                                ;                                ;
; Port Connectivity                                           ;                       ;                                          ;                       ;                                ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                                        ; 1                     ; 12                             ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                                        ; 37                    ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                                        ; 0                     ; 20                             ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                                        ; 0                     ; 1                              ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                                        ; 55                    ; 202                            ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                                        ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                                        ; 60                    ; 216                            ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                                        ; 54                    ; 401                            ; 0                              ;
+-------------------------------------------------------------+-----------------------+------------------------------------------+-----------------------+--------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                            ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; ADC_DOUT            ; AK3   ; 3B       ; 20           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; AUD_ADCDAT          ; K7    ; 8A       ; 8            ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50            ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 1850                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_DDR3_RZQ        ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; HPS_ENET_RX_CLK     ; G20   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[0] ; A21   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[1] ; B20   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[2] ; B18   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[3] ; D21   ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DV      ; K17   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_UART_RX         ; B25   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY_N[0]            ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY_N[1]            ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY_N[2]            ; W15   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY_N[3]            ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[0]               ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[1]               ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[2]               ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[3]               ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[4]               ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[5]               ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[6]               ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[7]               ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[8]               ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[9]               ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                            ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CS_n            ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_DIN             ; AK4   ; 3B       ; 22           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCLK            ; AK2   ; 3B       ; 20           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_DACDAT          ; J7    ; 8A       ; 16           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_XCK             ; G7    ; 8A       ; 2            ; 81           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_I2C_SCLK       ; J12   ; 8A       ; 12           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[0]    ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10]   ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11]   ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12]   ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13]   ; C29   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14]   ; H25   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]    ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]    ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]    ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]    ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]    ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]    ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]    ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]    ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]    ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]      ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]      ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]      ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N      ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE        ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N       ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P       ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N       ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]      ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]      ; M28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]      ; R28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]      ; W30   ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT        ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N      ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N    ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N       ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_ENET_GTX_CLK    ; H19   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_MDC        ; B21   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[0] ; F20   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[1] ; J19   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[2] ; F21   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[3] ; F19   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_EN      ; A20   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SD_CLK          ; A16   ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_UART_TX         ; C25   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]             ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]             ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]             ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]             ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]             ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]             ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]             ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]             ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]             ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]             ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                                            ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_ADCLRCK       ; K8    ; 8A       ; 8            ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; AUD_BCLK          ; H7    ; 8A       ; 16           ; 81           ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; AUD_DACLRCK       ; H8    ; 8A       ; 24           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; FPGA_I2C_SDAT     ; K12   ; 8A       ; 12           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_data~2 (inverted)                                                                                                                                                                                                     ;
; GPIO_0[0]         ; AC18  ; 4A       ; 64           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[10]        ; AH18  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[11]        ; AH17  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[12]        ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[13]        ; AE16  ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[14]        ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 8                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[15]        ; AG17  ; 4A       ; 50           ; 0            ; 91           ; 8                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[16]        ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[17]        ; AA19  ; 4A       ; 72           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[18]        ; AE17  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[19]        ; AC20  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[1]         ; Y17   ; 4A       ; 68           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[20]        ; AH19  ; 4A       ; 58           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[21]        ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; 8                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[22]        ; AH20  ; 4A       ; 54           ; 0            ; 17           ; 8                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[23]        ; AK21  ; 4A       ; 68           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[24]        ; AD19  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[25]        ; AD20  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[26]        ; AE18  ; 4A       ; 66           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[27]        ; AE19  ; 4A       ; 66           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[28]        ; AF20  ; 4A       ; 70           ; 0            ; 0            ; 8                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[29]        ; AF21  ; 4A       ; 70           ; 0            ; 17           ; 8                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[2]         ; AD17  ; 4A       ; 64           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[30]        ; AF19  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[31]        ; AG21  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[32]        ; AF18  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[33]        ; AG20  ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[34]        ; AG18  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[35]        ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[3]         ; Y18   ; 4A       ; 72           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[4]         ; AK16  ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[5]         ; AK18  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[6]         ; AK19  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[7]         ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[8]         ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[9]         ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HPS_CONV_USB_N    ; G13   ; 8A       ; 28           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HPS_DDR3_DQS_N[0] ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; N24   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2] ; R18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3] ; R21   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0] ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; N25   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2] ; R19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3] ; R22   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]    ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; K29   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]   ; K27   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]   ; M26   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]   ; M27   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]   ; L28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]   ; M30   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]   ; U26   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]   ; T26   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]   ; N29   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]   ; N28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]    ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; P26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]   ; P27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]   ; N27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]   ; R29   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]   ; P24   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]   ; P25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]   ; T29   ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]   ; T28   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]   ; R27   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]   ; R26   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]    ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; V30   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]   ; W29   ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]    ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; K26   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]    ; L26   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_ENET_INT_N    ; C19   ; 7B       ; 60           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; HPS_ENET_MDIO     ; E21   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; HPS_GPIO[0]       ; E2    ; 8A       ; 8            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HPS_GPIO[1]       ; AA21  ; 4A       ; 88           ; 0            ; 1            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HPS_GSENSOR_INT   ; A11   ; 8A       ; 38           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HPS_I2C1_SCLK     ; AH30  ; 5A       ; 89           ; 16           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HPS_I2C1_SDAT     ; V25   ; 5B       ; 89           ; 20           ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HPS_I2C2_SCLK     ; C12   ; 8A       ; 36           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HPS_I2C2_SDAT     ; AH12  ; 3B       ; 38           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HPS_I2C_CONTROL   ; AK28  ; 4A       ; 82           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                             ;
; HPS_KEY_N         ; G21   ; 7A       ; 78           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; HPS_LED           ; A24   ; 7A       ; 78           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_CMD        ; F18   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[0]    ; G18   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[1]    ; C17   ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[2]    ; D17   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[3]    ; B16   ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 10 / 32 ( 31 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 10 / 48 ( 21 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 45 / 80 ( 56 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 4 / 32 ( 13 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 1 / 16 ( 6 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 23 / 44 ( 52 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 4 / 19 ( 21 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 15 / 22 ( 68 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 6 / 12 ( 50 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 12 / 80 ( 15 % ) ; 3.3V          ; --           ; 3.3V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; HPS_GSENSOR_INT                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; HPS_SD_CLK                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; HPS_ENET_TX_EN                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 411        ; 7B             ; HPS_ENET_RX_DATA[0]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; HPS_LED                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B             ; KEY_N[0]                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; KEY_N[1]                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; GPIO_0[16]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 176        ; 4A             ; GPIO_0[17]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; HPS_GPIO[1]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; SW[0]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB23     ; 227        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; SW[7]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; SW[1]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; GPIO_0[0]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; GPIO_0[19]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; SW[8]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; SW[4]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; SW[5]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; GPIO_0[2]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; GPIO_0[24]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 199        ; 4A             ; GPIO_0[25]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; SW[6]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; SW[9]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; GPIO_0[13]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ; 135        ; 4A             ; GPIO_0[18]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ; 167        ; 4A             ; GPIO_0[26]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 165        ; 4A             ; GPIO_0[27]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; SW[2]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; SW[3]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B             ; CLOCK_50                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A             ; GPIO_0[14]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; GPIO_0[32]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 159        ; 4A             ; GPIO_0[30]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ; 175        ; 4A             ; GPIO_0[28]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 173        ; 4A             ; GPIO_0[29]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A             ; GPIO_0[12]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ; 132        ; 4A             ; GPIO_0[15]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG18     ; 150        ; 4A             ; GPIO_0[34]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; GPIO_0[33]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 143        ; 4A             ; GPIO_0[31]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; HPS_I2C2_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; GPIO_0[11]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 145        ; 4A             ; GPIO_0[10]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 148        ; 4A             ; GPIO_0[20]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ; 141        ; 4A             ; GPIO_0[22]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; HPS_I2C1_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; ADC_CS_n                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ5      ; 99         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; GPIO_0[9]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A             ; GPIO_0[8]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; GPIO_0[7]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ20     ; 158        ; 4A             ; GPIO_0[21]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A             ; GPIO_0[35]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; ADC_SCLK                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK3      ; 89         ; 3B             ; ADC_DOUT                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK4      ; 92         ; 3B             ; ADC_DIN                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; GPIO_0[4]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; GPIO_0[5]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A             ; GPIO_0[6]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; GPIO_0[23]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; HPS_I2C_CONTROL                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; HPS_SD_DATA[3]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; HPS_ENET_RX_DATA[2]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; HPS_ENET_RX_DATA[1]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B21      ; 413        ; 7B             ; HPS_ENET_MDC                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; HPS_UART_RX                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; HPS_DDR3_ADDR[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; HPS_I2C2_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; HPS_SD_DATA[1]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; HPS_ENET_INT_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; HPS_UART_TX                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; HPS_DDR3_WE_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C29      ; 367        ; 6A             ; HPS_DDR3_ADDR[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C30      ; 363        ; 6A             ; HPS_DDR3_ADDR[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; HPS_SD_DATA[2]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; HPS_ENET_RX_DATA[3]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_DDR3_RZQ                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; HPS_DDR3_ADDR[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D30      ; 359        ; 6A             ; HPS_DDR3_RAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; HPS_GPIO[0]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; HPS_ENET_MDIO                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; HPS_DDR3_CAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E28      ; 351        ; 6A             ; HPS_DDR3_ADDR[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E29      ; 353        ; 6A             ; HPS_DDR3_BA[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; HPS_SD_CMD                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F19      ; 410        ; 7B             ; HPS_ENET_TX_DATA[3]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F20      ; 407        ; 7B             ; HPS_ENET_TX_DATA[0]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F21      ; 409        ; 7B             ; HPS_ENET_TX_DATA[2]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; HPS_DDR3_ADDR[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; HPS_DDR3_ADDR[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F29      ; 349        ; 6A             ; HPS_DDR3_ADDR[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F30      ; 347        ; 6A             ; HPS_DDR3_ADDR[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; AUD_XCK                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; HPS_CONV_USB_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; HPS_SD_DATA[0]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; HPS_ENET_RX_CLK                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G21      ; 392        ; 7A             ; HPS_KEY_N                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; HPS_DDR3_ADDR[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G27      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; HPS_DDR3_DQ[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; HPS_DDR3_ADDR[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; AUD_BCLK                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 490        ; 8A             ; AUD_DACLRCK                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; HPS_ENET_GTX_CLK                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; HPS_DDR3_CS_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H25      ; 368        ; 6A             ; HPS_DDR3_ADDR[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; HPS_DDR3_ADDR[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H28      ; 333        ; 6A             ; HPS_DDR3_ODT                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; HPS_DDR3_DQ[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; AUD_DACDAT                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; FPGA_I2C_SCLK                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; HPS_ENET_TX_DATA[1]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; HPS_DDR3_BA[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 352        ; 6A             ; HPS_DDR3_BA[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 344        ; 6A             ; HPS_DDR3_ADDR[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; HPS_DDR3_ADDR[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; HPS_DDR3_DQ[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J30      ; 329        ; 6A             ; HPS_DDR3_DQ[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; AUD_ADCDAT                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ; 524        ; 8A             ; AUD_ADCLRCK                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; FPGA_I2C_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; HPS_ENET_RX_DV                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; HPS_DDR3_DQ[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K23      ; 338        ; 6A             ; HPS_DDR3_DQ[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; HPS_DDR3_DQ[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 319        ; 6A             ; HPS_DDR3_DQ[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K28      ; 325        ; 6A             ; HPS_DDR3_DM[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K29      ; 321        ; 6A             ; HPS_DDR3_DQ[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; HPS_DDR3_CK_N                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ; 328        ; 6A             ; HPS_DDR3_DQ[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L25      ; 330        ; 6A             ; HPS_DDR3_DQ[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ; 320        ; 6A             ; HPS_DDR3_DQ[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; HPS_DDR3_DQ[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L29      ; 315        ; 6A             ; HPS_DDR3_CKE                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; HPS_DDR3_DQS_N[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; HPS_DDR3_CK_P                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; HPS_DDR3_DQ[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 312        ; 6A             ; HPS_DDR3_DQ[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 309        ; 6A             ; HPS_DDR3_DM[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; HPS_DDR3_DQ[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; HPS_DDR3_DQS_P[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; HPS_DDR3_DQS_N[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 316        ; 6A             ; HPS_DDR3_DQS_P[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; HPS_DDR3_DQ[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 303        ; 6B             ; HPS_DDR3_DQ[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N29      ; 305        ; 6B             ; HPS_DDR3_DQ[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; HPS_DDR3_DQ[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P25      ; 288        ; 6B             ; HPS_DDR3_DQ[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P26      ; 298        ; 6B             ; HPS_DDR3_DQ[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P27      ; 296        ; 6B             ; HPS_DDR3_DQ[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; HPS_DDR3_RESET_N                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; HPS_DDR3_DQS_N[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 300        ; 6B             ; HPS_DDR3_DQS_P[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; HPS_DDR3_DQS_N[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R22      ; 284        ; 6B             ; HPS_DDR3_DQS_P[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; HPS_DDR3_DQ[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 282        ; 6B             ; HPS_DDR3_DQ[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 293        ; 6B             ; HPS_DDR3_DM[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R29      ; 295        ; 6B             ; HPS_DDR3_DQ[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; HPS_DDR3_DQ[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; HPS_DDR3_DQ[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T29      ; 289        ; 6B             ; HPS_DDR3_DQ[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; HPS_DDR3_DQ[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; LEDR[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; LEDR[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; LEDR[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; HPS_I2C1_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; HPS_DDR3_DQ[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; KEY_N[2]                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; LEDR[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; LEDR[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; LEDR[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; LEDR[7]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; LEDR[8]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; HPS_DDR3_DQ[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W30      ; 277        ; 6B             ; HPS_DDR3_DM[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; KEY_N[3]                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; GPIO_0[1]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ; 178        ; 4A             ; GPIO_0[3]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y19      ; 202        ; 4A             ; LEDR[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; LEDR[9]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                     ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
;                                                                                                                                                                            ;                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Pyramic_Array:u0|Pyramic_Array_Secondary_PLL:secondary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll                   ;                                                                                                                                           ;
;     -- PLL Type                                                                                                                                                            ; Integer PLL                                                                                                                               ;
;     -- PLL Location                                                                                                                                                        ; FRACTIONALPLL_X0_Y32_N0                                                                                                                   ;
;     -- PLL Feedback clock type                                                                                                                                             ; none                                                                                                                                      ;
;     -- PLL Bandwidth                                                                                                                                                       ; Auto                                                                                                                                      ;
;         -- PLL Bandwidth Range                                                                                                                                             ; 1200000 to 600000 Hz                                                                                                                      ;
;     -- Reference Clock Frequency                                                                                                                                           ; 48.0 MHz                                                                                                                                  ;
;     -- Reference Clock Sourced by                                                                                                                                          ; Dedicated Pin                                                                                                                             ;
;     -- PLL VCO Frequency                                                                                                                                                   ; 384.0 MHz                                                                                                                                 ;
;     -- PLL Operation Mode                                                                                                                                                  ; Direct                                                                                                                                    ;
;     -- PLL Freq Min Lock                                                                                                                                                   ; 37.500000 MHz                                                                                                                             ;
;     -- PLL Freq Max Lock                                                                                                                                                   ; 100.000000 MHz                                                                                                                            ;
;     -- PLL Enable                                                                                                                                                          ; On                                                                                                                                        ;
;     -- PLL Fractional Division                                                                                                                                             ; N/A                                                                                                                                       ;
;     -- M Counter                                                                                                                                                           ; 16                                                                                                                                        ;
;     -- N Counter                                                                                                                                                           ; 2                                                                                                                                         ;
;     -- PLL Refclk Select                                                                                                                                                   ;                                                                                                                                           ;
;             -- PLL Refclk Select Location                                                                                                                                  ; PLLREFCLKSELECT_X0_Y38_N0                                                                                                                 ;
;             -- PLL Reference Clock Input 0 source                                                                                                                          ; adj_pll_clk                                                                                                                               ;
;             -- PLL Reference Clock Input 1 source                                                                                                                          ; core_ref_clk                                                                                                                              ;
;             -- ADJPLLIN source                                                                                                                                             ; Pyramic_Array:u0|Pyramic_Array_Primary_PLL:primary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[0].output_counter ;
;             -- CORECLKIN source                                                                                                                                            ; Pyramic_Array:u0|Pyramic_Array_Primary_PLL:primary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0         ;
;             -- IQTXRXCLKIN source                                                                                                                                          ; N/A                                                                                                                                       ;
;             -- PLLIQCLKIN source                                                                                                                                           ; N/A                                                                                                                                       ;
;             -- RXIQCLKIN source                                                                                                                                            ; N/A                                                                                                                                       ;
;             -- CLKIN(0) source                                                                                                                                             ; N/A                                                                                                                                       ;
;             -- CLKIN(1) source                                                                                                                                             ; N/A                                                                                                                                       ;
;             -- CLKIN(2) source                                                                                                                                             ; N/A                                                                                                                                       ;
;             -- CLKIN(3) source                                                                                                                                             ; N/A                                                                                                                                       ;
;     -- PLL Output Counter                                                                                                                                                  ;                                                                                                                                           ;
;         -- Pyramic_Array:u0|Pyramic_Array_Secondary_PLL:secondary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[0].output_counter                   ;                                                                                                                                           ;
;             -- Output Clock Frequency                                                                                                                                      ; 48.0 MHz                                                                                                                                  ;
;             -- Output Clock Location                                                                                                                                       ; PLLOUTPUTCOUNTER_X0_Y34_N1                                                                                                                ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                      ; Off                                                                                                                                       ;
;             -- Duty Cycle                                                                                                                                                  ; 50.0000                                                                                                                                   ;
;             -- Phase Shift                                                                                                                                                 ; 0.000000 degrees                                                                                                                          ;
;             -- C Counter                                                                                                                                                   ; 8                                                                                                                                         ;
;             -- C Counter PH Mux PRST                                                                                                                                       ; 0                                                                                                                                         ;
;             -- C Counter PRST                                                                                                                                              ; 1                                                                                                                                         ;
;         -- Pyramic_Array:u0|Pyramic_Array_Secondary_PLL:secondary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[1].output_counter                   ;                                                                                                                                           ;
;             -- Output Clock Frequency                                                                                                                                      ; 96.0 MHz                                                                                                                                  ;
;             -- Output Clock Location                                                                                                                                       ; PLLOUTPUTCOUNTER_X0_Y31_N1                                                                                                                ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                      ; Off                                                                                                                                       ;
;             -- Duty Cycle                                                                                                                                                  ; 50.0000                                                                                                                                   ;
;             -- Phase Shift                                                                                                                                                 ; 0.000000 degrees                                                                                                                          ;
;             -- C Counter                                                                                                                                                   ; 4                                                                                                                                         ;
;             -- C Counter PH Mux PRST                                                                                                                                       ; 0                                                                                                                                         ;
;             -- C Counter PRST                                                                                                                                              ; 1                                                                                                                                         ;
;                                                                                                                                                                            ;                                                                                                                                           ;
; Pyramic_Array:u0|Pyramic_Array_Primary_PLL:primary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll                       ;                                                                                                                                           ;
;     -- PLL Type                                                                                                                                                            ; Integer PLL                                                                                                                               ;
;     -- PLL Location                                                                                                                                                        ; FRACTIONALPLL_X0_Y15_N0                                                                                                                   ;
;     -- PLL Feedback clock type                                                                                                                                             ; Global Clock                                                                                                                              ;
;     -- PLL Bandwidth                                                                                                                                                       ; Auto                                                                                                                                      ;
;         -- PLL Bandwidth Range                                                                                                                                             ; 800000 to 400000 Hz                                                                                                                       ;
;     -- Reference Clock Frequency                                                                                                                                           ; 50.0 MHz                                                                                                                                  ;
;     -- Reference Clock Sourced by                                                                                                                                          ; Dedicated Pin                                                                                                                             ;
;     -- PLL VCO Frequency                                                                                                                                                   ; 480.0 MHz                                                                                                                                 ;
;     -- PLL Operation Mode                                                                                                                                                  ; Normal                                                                                                                                    ;
;     -- PLL Freq Min Lock                                                                                                                                                   ; 31.250000 MHz                                                                                                                             ;
;     -- PLL Freq Max Lock                                                                                                                                                   ; 83.333333 MHz                                                                                                                             ;
;     -- PLL Enable                                                                                                                                                          ; On                                                                                                                                        ;
;     -- PLL Fractional Division                                                                                                                                             ; N/A                                                                                                                                       ;
;     -- M Counter                                                                                                                                                           ; 48                                                                                                                                        ;
;     -- N Counter                                                                                                                                                           ; 5                                                                                                                                         ;
;     -- PLL Refclk Select                                                                                                                                                   ;                                                                                                                                           ;
;             -- PLL Refclk Select Location                                                                                                                                  ; PLLREFCLKSELECT_X0_Y21_N0                                                                                                                 ;
;             -- PLL Reference Clock Input 0 source                                                                                                                          ; clk_0                                                                                                                                     ;
;             -- PLL Reference Clock Input 1 source                                                                                                                          ; clk_0                                                                                                                                     ;
;             -- ADJPLLIN source                                                                                                                                             ; N/A                                                                                                                                       ;
;             -- CORECLKIN source                                                                                                                                            ; N/A                                                                                                                                       ;
;             -- IQTXRXCLKIN source                                                                                                                                          ; N/A                                                                                                                                       ;
;             -- PLLIQCLKIN source                                                                                                                                           ; N/A                                                                                                                                       ;
;             -- RXIQCLKIN source                                                                                                                                            ; N/A                                                                                                                                       ;
;             -- CLKIN(0) source                                                                                                                                             ; CLOCK_50~input                                                                                                                            ;
;             -- CLKIN(1) source                                                                                                                                             ; N/A                                                                                                                                       ;
;             -- CLKIN(2) source                                                                                                                                             ; N/A                                                                                                                                       ;
;             -- CLKIN(3) source                                                                                                                                             ; N/A                                                                                                                                       ;
;     -- PLL Output Counter                                                                                                                                                  ;                                                                                                                                           ;
;         -- Pyramic_Array:u0|Pyramic_Array_Primary_PLL:primary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[0].output_counter                       ;                                                                                                                                           ;
;             -- Output Clock Frequency                                                                                                                                      ; 48.0 MHz                                                                                                                                  ;
;             -- Output Clock Location                                                                                                                                       ; PLLOUTPUTCOUNTER_X0_Y22_N1                                                                                                                ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                      ; Off                                                                                                                                       ;
;             -- Duty Cycle                                                                                                                                                  ; 50.0000                                                                                                                                   ;
;             -- Phase Shift                                                                                                                                                 ; 0.000000 degrees                                                                                                                          ;
;             -- C Counter                                                                                                                                                   ; 10                                                                                                                                        ;
;             -- C Counter PH Mux PRST                                                                                                                                       ; 0                                                                                                                                         ;
;             -- C Counter PRST                                                                                                                                              ; 1                                                                                                                                         ;
;                                                                                                                                                                            ;                                                                                                                                           ;
; Pyramic_Array:u0|Pyramic_Array_audio_pll_0:audio_pll_0|Pyramic_Array_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                                                                                                                                           ;
;     -- PLL Type                                                                                                                                                            ; Integer PLL                                                                                                                               ;
;     -- PLL Location                                                                                                                                                        ; FRACTIONALPLL_X0_Y56_N0                                                                                                                   ;
;     -- PLL Feedback clock type                                                                                                                                             ; none                                                                                                                                      ;
;     -- PLL Bandwidth                                                                                                                                                       ; Auto                                                                                                                                      ;
;         -- PLL Bandwidth Range                                                                                                                                             ; 1200000 to 600000 Hz                                                                                                                      ;
;     -- Reference Clock Frequency                                                                                                                                           ; 48.0 MHz                                                                                                                                  ;
;     -- Reference Clock Sourced by                                                                                                                                          ; Dedicated Pin                                                                                                                             ;
;     -- PLL VCO Frequency                                                                                                                                                   ; 307.2 MHz                                                                                                                                 ;
;     -- PLL Operation Mode                                                                                                                                                  ; Direct                                                                                                                                    ;
;     -- PLL Freq Min Lock                                                                                                                                                   ; 46.875000 MHz                                                                                                                             ;
;     -- PLL Freq Max Lock                                                                                                                                                   ; 125.000000 MHz                                                                                                                            ;
;     -- PLL Enable                                                                                                                                                          ; On                                                                                                                                        ;
;     -- PLL Fractional Division                                                                                                                                             ; N/A                                                                                                                                       ;
;     -- M Counter                                                                                                                                                           ; 32                                                                                                                                        ;
;     -- N Counter                                                                                                                                                           ; 5                                                                                                                                         ;
;     -- PLL Refclk Select                                                                                                                                                   ;                                                                                                                                           ;
;             -- PLL Refclk Select Location                                                                                                                                  ; PLLREFCLKSELECT_X0_Y62_N0                                                                                                                 ;
;             -- PLL Reference Clock Input 0 source                                                                                                                          ; core_ref_clk                                                                                                                              ;
;             -- PLL Reference Clock Input 1 source                                                                                                                          ; ref_clk1                                                                                                                                  ;
;             -- ADJPLLIN source                                                                                                                                             ; N/A                                                                                                                                       ;
;             -- CORECLKIN source                                                                                                                                            ; Pyramic_Array:u0|Pyramic_Array_Secondary_PLL:secondary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0     ;
;             -- IQTXRXCLKIN source                                                                                                                                          ; N/A                                                                                                                                       ;
;             -- PLLIQCLKIN source                                                                                                                                           ; N/A                                                                                                                                       ;
;             -- RXIQCLKIN source                                                                                                                                            ; N/A                                                                                                                                       ;
;             -- CLKIN(0) source                                                                                                                                             ; N/A                                                                                                                                       ;
;             -- CLKIN(1) source                                                                                                                                             ; N/A                                                                                                                                       ;
;             -- CLKIN(2) source                                                                                                                                             ; N/A                                                                                                                                       ;
;             -- CLKIN(3) source                                                                                                                                             ; N/A                                                                                                                                       ;
;     -- PLL Output Counter                                                                                                                                                  ;                                                                                                                                           ;
;         -- Pyramic_Array:u0|Pyramic_Array_audio_pll_0:audio_pll_0|Pyramic_Array_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                                                                                                                                           ;
;             -- Output Clock Frequency                                                                                                                                      ; 12.288 MHz                                                                                                                                ;
;             -- Output Clock Location                                                                                                                                       ; PLLOUTPUTCOUNTER_X0_Y61_N1                                                                                                                ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                      ; On                                                                                                                                        ;
;             -- Duty Cycle                                                                                                                                                  ; 50.0000                                                                                                                                   ;
;             -- Phase Shift                                                                                                                                                 ; 0.000000 degrees                                                                                                                          ;
;             -- C Counter                                                                                                                                                   ; 25                                                                                                                                        ;
;             -- C Counter PH Mux PRST                                                                                                                                       ; 0                                                                                                                                         ;
;             -- C Counter PRST                                                                                                                                              ; 1                                                                                                                                         ;
;                                                                                                                                                                            ;                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                               ; Entity Name                                           ; Library Name  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------+
; |DE1_SoC_top_level                                                                                                                      ; 3581.0 (0.5)         ; 4749.5 (0.5)                     ; 1174.0 (0.0)                                      ; 5.5 (0.0)                        ; 20.0 (0.0)           ; 4584 (1)            ; 7476 (0)                  ; 226 (226)     ; 1324756           ; 227   ; 4          ; 179  ; 0            ; |DE1_SoC_top_level                                                                                                                                                                                                                                                                                                                                                                ; DE1_SoC_top_level                                     ; work          ;
;    |Pyramic_Array:u0|                                                                                                                   ; 2706.5 (0.0)         ; 3284.0 (0.0)                     ; 582.0 (0.0)                                       ; 4.5 (0.0)                        ; 20.0 (0.0)           ; 3991 (0)            ; 4590 (0)                  ; 0 (0)         ; 509652            ; 127   ; 4          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0                                                                                                                                                                                                                                                                                                                                               ; Pyramic_Array                                         ; Pyramic_Array ;
;       |Beamformer_Adder:beamformer_left|                                                                                                ; 20.5 (20.5)          ; 36.2 (36.2)                      ; 15.7 (15.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Beamformer_Adder:beamformer_left                                                                                                                                                                                                                                                                                                              ; Beamformer_Adder                                      ; pyramic_array ;
;       |Beamformer_Adder:beamformer_right|                                                                                               ; 11.3 (11.3)          ; 29.8 (29.8)                      ; 18.6 (18.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Beamformer_Adder:beamformer_right                                                                                                                                                                                                                                                                                                             ; Beamformer_Adder                                      ; pyramic_array ;
;       |Output_Buffer_Driver:output_switcher|                                                                                            ; 159.0 (159.0)        ; 212.2 (212.2)                    ; 53.2 (53.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 188 (188)           ; 278 (278)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Output_Buffer_Driver:output_switcher                                                                                                                                                                                                                                                                                                          ; Output_Buffer_Driver                                  ; pyramic_array ;
;       |Pyramic_Array_FIR_LEFT:fir_left|                                                                                                 ; 222.4 (0.0)          ; 266.7 (0.0)                      ; 44.3 (0.0)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 383 (0)             ; 441 (0)                   ; 0 (0)         ; 247650            ; 37    ; 2          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left                                                                                                                                                                                                                                                                                                               ; Pyramic_Array_FIR_LEFT                                ; pyramic_array ;
;          |Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|                                                                   ; 222.4 (0.0)          ; 266.7 (0.0)                      ; 44.3 (0.0)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 383 (0)             ; 441 (0)                   ; 0 (0)         ; 247650            ; 37    ; 2          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst                                                                                                                                                                                                                                                    ; Pyramic_Array_FIR_LEFT_ast                            ; pyramic_array ;
;             |Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|                                                          ; 202.5 (190.1)        ; 230.8 (197.3)                    ; 28.3 (7.2)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 349 (348)           ; 380 (319)                 ; 0 (0)         ; 247650            ; 37    ; 2          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core                                                                                                                                                                                   ; Pyramic_Array_FIR_LEFT_rtl_core                       ; pyramic_array ;
;                |altera_syncram:d_xIn_0_14_mem_dmem|                                                                                     ; 10.5 (0.0)           ; 11.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem                                                                                                                                                ; altera_syncram                                        ; work          ;
;                   |altera_syncram_liu3:auto_generated|                                                                                  ; 10.5 (0.0)           ; 11.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated                                                                                                             ; altera_syncram_liu3                                   ; work          ;
;                      |altsyncram_omb4:altsyncram1|                                                                                      ; 10.5 (10.5)          ; 11.0 (11.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1                                                                                 ; altsyncram_omb4                                       ; work          ;
;                |altera_syncram:u0_m0_wo0_adelay_mem_dmem|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1794              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem                                                                                                                                          ; altera_syncram                                        ; work          ;
;                   |altera_syncram_6pu3:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1794              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem|altera_syncram_6pu3:auto_generated                                                                                                       ; altera_syncram_6pu3                                   ; work          ;
;                      |altsyncram_9tb4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1794              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem|altera_syncram_6pu3:auto_generated|altsyncram_9tb4:altsyncram1                                                                           ; altsyncram_9tb4                                       ; work          ;
;                |altera_syncram:u0_m0_wo0_bank_memr0_dmem|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 864               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem                                                                                                                                          ; altera_syncram                                        ; work          ;
;                   |altera_syncram_als3:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 864               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem|altera_syncram_als3:auto_generated                                                                                                       ; altera_syncram_als3                                   ; work          ;
;                      |altsyncram_dp94:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 864               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem|altera_syncram_als3:auto_generated|altsyncram_dp94:altsyncram1                                                                           ; altsyncram_dp94                                       ; work          ;
;                |altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48896             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem                                                                                                                                          ; altera_syncram                                        ; work          ;
;                   |altera_syncram_3h34:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48896             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|altera_syncram_3h34:auto_generated                                                                                                       ; altera_syncram_3h34                                   ; work          ;
;                      |altsyncram_h6e4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48896             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|altera_syncram_3h34:auto_generated|altsyncram_h6e4:altsyncram1                                                                           ; altsyncram_h6e4                                       ; work          ;
;                |altera_syncram:u0_m0_wo0_cm1_lutmem_dmem|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48896             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem                                                                                                                                          ; altera_syncram                                        ; work          ;
;                   |altera_syncram_4h34:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48896             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem|altera_syncram_4h34:auto_generated                                                                                                       ; altera_syncram_4h34                                   ; work          ;
;                      |altsyncram_i6e4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48896             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem|altera_syncram_4h34:auto_generated|altsyncram_i6e4:altsyncram1                                                                           ; altsyncram_i6e4                                       ; work          ;
;                |altera_syncram:u0_m0_wo0_cm2_lutmem_dmem|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48896             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem                                                                                                                                          ; altera_syncram                                        ; work          ;
;                   |altera_syncram_5h34:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48896             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem|altera_syncram_5h34:auto_generated                                                                                                       ; altera_syncram_5h34                                   ; work          ;
;                      |altsyncram_j6e4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48896             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem|altera_syncram_5h34:auto_generated|altsyncram_j6e4:altsyncram1                                                                           ; altsyncram_j6e4                                       ; work          ;
;                |altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem                                                                                                                                        ; altera_syncram                                        ; work          ;
;                   |altera_syncram_aus3:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_aus3:auto_generated                                                                                                     ; altera_syncram_aus3                                   ; work          ;
;                      |altsyncram_d2a4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_aus3:auto_generated|altsyncram_d2a4:altsyncram1                                                                         ; altsyncram_d2a4                                       ; work          ;
;                |altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem                                                                                                                                        ; altera_syncram                                        ; work          ;
;                   |altera_syncram_6us3:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem|altera_syncram_6us3:auto_generated                                                                                                     ; altera_syncram_6us3                                   ; work          ;
;                      |altsyncram_92a4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem|altera_syncram_6us3:auto_generated|altsyncram_92a4:altsyncram1                                                                         ; altsyncram_92a4                                       ; work          ;
;                |dspba_delay:d_in0_m0_wi0_wo0_assign_id0_q_16|                                                                           ; 2.2 (2.2)            ; 12.1 (12.1)                      ; 9.8 (9.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id0_q_16                                                                                                                                      ; dspba_delay                                           ; pyramic_array ;
;                |dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14|                                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14                                                                                                                                      ; dspba_delay                                           ; pyramic_array ;
;                |dspba_delay:d_out0_m0_wo0_assign_id3_q_20|                                                                              ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_out0_m0_wo0_assign_id3_q_20                                                                                                                                         ; dspba_delay                                           ; pyramic_array ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_15|                                                                                   ; -0.2 (-0.2)          ; 0.5 (0.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15                                                                                                                                              ; dspba_delay                                           ; pyramic_array ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_17|                                                                                   ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_17                                                                                                                                              ; dspba_delay                                           ; pyramic_array ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_18|                                                                                   ; -0.2 (-0.2)          ; 0.5 (0.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_18                                                                                                                                              ; dspba_delay                                           ; pyramic_array ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_19|                                                                                   ; -0.2 (-0.2)          ; 0.3 (0.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_19                                                                                                                                              ; dspba_delay                                           ; pyramic_array ;
;                |dspba_delay:d_u0_m0_wo0_memread_q_14|                                                                                   ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_14                                                                                                                                              ; dspba_delay                                           ; pyramic_array ;
;                |dspba_delay:d_u0_m0_wo0_memread_q_15|                                                                                   ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_15                                                                                                                                              ; dspba_delay                                           ; pyramic_array ;
;                |dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count1_q_14|                                                                         ; -0.4 (-0.4)          ; 0.7 (0.7)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count1_q_14                                                                                                                                    ; dspba_delay                                           ; pyramic_array ;
;                |dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count2_q_15|                                                                         ; -0.8 (-0.8)          ; 3.8 (3.8)                        ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count2_q_15                                                                                                                                    ; dspba_delay                                           ; pyramic_array ;
;                |dspba_delay:u0_m0_wo0_compute|                                                                                          ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute                                                                                                                                                     ; dspba_delay                                           ; pyramic_array ;
;                |dspba_delay:u0_m0_wo0_memread|                                                                                          ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread                                                                                                                                                     ; dspba_delay                                           ; pyramic_array ;
;             |auk_dspip_avalon_streaming_sink_hpfir:sink|                                                                                ; 11.5 (11.5)          ; 11.5 (11.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink                                                                                                                                                                                                         ; auk_dspip_avalon_streaming_sink_hpfir                 ; pyramic_array ;
;             |auk_dspip_avalon_streaming_source_hpfir:source|                                                                            ; 8.2 (8.2)            ; 24.4 (24.4)                      ; 16.2 (16.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                                                     ; auk_dspip_avalon_streaming_source_hpfir               ; pyramic_array ;
;       |Pyramic_Array_FIR_LEFT:fir_right|                                                                                                ; 175.9 (0.0)          ; 229.5 (0.0)                      ; 53.6 (0.0)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 297 (0)             ; 384 (0)                   ; 0 (0)         ; 247650            ; 37    ; 2          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right                                                                                                                                                                                                                                                                                                              ; Pyramic_Array_FIR_LEFT                                ; pyramic_array ;
;          |Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|                                                                   ; 175.9 (0.0)          ; 229.5 (0.0)                      ; 53.6 (0.0)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 297 (0)             ; 384 (0)                   ; 0 (0)         ; 247650            ; 37    ; 2          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst                                                                                                                                                                                                                                                   ; Pyramic_Array_FIR_LEFT_ast                            ; pyramic_array ;
;             |Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|                                                          ; 156.2 (147.7)        ; 194.7 (154.8)                    ; 38.5 (7.2)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 263 (262)           ; 324 (249)                 ; 0 (0)         ; 247650            ; 37    ; 2          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core                                                                                                                                                                                  ; Pyramic_Array_FIR_LEFT_rtl_core                       ; pyramic_array ;
;                |altera_syncram:d_xIn_0_14_mem_dmem|                                                                                     ; 10.5 (0.0)           ; 11.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem                                                                                                                                               ; altera_syncram                                        ; work          ;
;                   |altera_syncram_liu3:auto_generated|                                                                                  ; 10.5 (0.0)           ; 11.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated                                                                                                            ; altera_syncram_liu3                                   ; work          ;
;                      |altsyncram_omb4:altsyncram1|                                                                                      ; 10.5 (10.5)          ; 11.0 (11.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1                                                                                ; altsyncram_omb4                                       ; work          ;
;                |altera_syncram:u0_m0_wo0_adelay_mem_dmem|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1794              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem                                                                                                                                         ; altera_syncram                                        ; work          ;
;                   |altera_syncram_6pu3:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1794              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem|altera_syncram_6pu3:auto_generated                                                                                                      ; altera_syncram_6pu3                                   ; work          ;
;                      |altsyncram_9tb4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1794              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem|altera_syncram_6pu3:auto_generated|altsyncram_9tb4:altsyncram1                                                                          ; altsyncram_9tb4                                       ; work          ;
;                |altera_syncram:u0_m0_wo0_bank_memr0_dmem|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 864               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem                                                                                                                                         ; altera_syncram                                        ; work          ;
;                   |altera_syncram_als3:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 864               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem|altera_syncram_als3:auto_generated                                                                                                      ; altera_syncram_als3                                   ; work          ;
;                      |altsyncram_dp94:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 864               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem|altera_syncram_als3:auto_generated|altsyncram_dp94:altsyncram1                                                                          ; altsyncram_dp94                                       ; work          ;
;                |altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48896             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem                                                                                                                                         ; altera_syncram                                        ; work          ;
;                   |altera_syncram_3h34:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48896             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|altera_syncram_3h34:auto_generated                                                                                                      ; altera_syncram_3h34                                   ; work          ;
;                      |altsyncram_h6e4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48896             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|altera_syncram_3h34:auto_generated|altsyncram_h6e4:altsyncram1                                                                          ; altsyncram_h6e4                                       ; work          ;
;                |altera_syncram:u0_m0_wo0_cm1_lutmem_dmem|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48896             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem                                                                                                                                         ; altera_syncram                                        ; work          ;
;                   |altera_syncram_4h34:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48896             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem|altera_syncram_4h34:auto_generated                                                                                                      ; altera_syncram_4h34                                   ; work          ;
;                      |altsyncram_i6e4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48896             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem|altera_syncram_4h34:auto_generated|altsyncram_i6e4:altsyncram1                                                                          ; altsyncram_i6e4                                       ; work          ;
;                |altera_syncram:u0_m0_wo0_cm2_lutmem_dmem|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48896             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem                                                                                                                                         ; altera_syncram                                        ; work          ;
;                   |altera_syncram_5h34:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48896             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem|altera_syncram_5h34:auto_generated                                                                                                      ; altera_syncram_5h34                                   ; work          ;
;                      |altsyncram_j6e4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48896             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem|altera_syncram_5h34:auto_generated|altsyncram_j6e4:altsyncram1                                                                          ; altsyncram_j6e4                                       ; work          ;
;                |altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem                                                                                                                                       ; altera_syncram                                        ; work          ;
;                   |altera_syncram_aus3:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_aus3:auto_generated                                                                                                    ; altera_syncram_aus3                                   ; work          ;
;                      |altsyncram_d2a4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_aus3:auto_generated|altsyncram_d2a4:altsyncram1                                                                        ; altsyncram_d2a4                                       ; work          ;
;                |altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem                                                                                                                                       ; altera_syncram                                        ; work          ;
;                   |altera_syncram_6us3:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem|altera_syncram_6us3:auto_generated                                                                                                    ; altera_syncram_6us3                                   ; work          ;
;                      |altsyncram_92a4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem|altera_syncram_6us3:auto_generated|altsyncram_92a4:altsyncram1                                                                        ; altsyncram_92a4                                       ; work          ;
;                |dspba_delay:d_in0_m0_wi0_wo0_assign_id0_q_16|                                                                           ; -0.9 (-0.9)          ; 13.8 (13.8)                      ; 14.7 (14.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id0_q_16                                                                                                                                     ; dspba_delay                                           ; pyramic_array ;
;                |dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_11|                                                                           ; -0.2 (-0.2)          ; 0.5 (0.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_11                                                                                                                                     ; dspba_delay                                           ; pyramic_array ;
;                |dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_16|                                                                           ; -0.5 (-0.5)          ; 1.0 (1.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_16                                                                                                                                     ; dspba_delay                                           ; pyramic_array ;
;                |dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count1_q_14|                                                                         ; -0.3 (-0.3)          ; 0.7 (0.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count1_q_14                                                                                                                                   ; dspba_delay                                           ; pyramic_array ;
;                |dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count2_q_15|                                                                         ; -1.5 (-1.5)          ; 3.7 (3.7)                        ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count2_q_15                                                                                                                                   ; dspba_delay                                           ; pyramic_array ;
;                |dspba_delay:d_xIn_bankIn_0_14|                                                                                          ; 1.5 (1.5)            ; 9.2 (9.2)                        ; 7.8 (7.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14                                                                                                                                                    ; dspba_delay                                           ; pyramic_array ;
;             |auk_dspip_avalon_streaming_sink_hpfir:sink|                                                                                ; 11.3 (11.3)          ; 11.5 (11.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink                                                                                                                                                                                                        ; auk_dspip_avalon_streaming_sink_hpfir                 ; pyramic_array ;
;             |auk_dspip_avalon_streaming_source_hpfir:source|                                                                            ; 8.4 (8.4)            ; 23.3 (23.3)                      ; 14.9 (14.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                                                    ; auk_dspip_avalon_streaming_source_hpfir               ; pyramic_array ;
;       |Pyramic_Array_Primary_PLL:primary_pll|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_Primary_PLL:primary_pll                                                                                                                                                                                                                                                                                                         ; Pyramic_Array_Primary_PLL                             ; Pyramic_Array ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_Primary_PLL:primary_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                 ; altera_pll                                            ; work          ;
;             |altera_cyclonev_pll:cyclonev_pll|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_Primary_PLL:primary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                                                                                                                                                ; altera_cyclonev_pll                                   ; work          ;
;                |altera_cyclonev_pll_base:fpll_0|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_Primary_PLL:primary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                                                                                                                                                ; altera_cyclonev_pll_base                              ; work          ;
;       |Pyramic_Array_Secondary_PLL:secondary_pll|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_Secondary_PLL:secondary_pll                                                                                                                                                                                                                                                                                                     ; Pyramic_Array_Secondary_PLL                           ; Pyramic_Array ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_Secondary_PLL:secondary_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                             ; altera_pll                                            ; work          ;
;             |altera_cyclonev_pll:cyclonev_pll|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_Secondary_PLL:secondary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                                                                                                                                            ; altera_cyclonev_pll                                   ; work          ;
;                |altera_cyclonev_pll_base:fpll_0|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_Secondary_PLL:secondary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                                                                                                                                            ; altera_cyclonev_pll_base                              ; work          ;
;       |Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|                                                                 ; 113.5 (30.8)         ; 122.3 (39.5)                     ; 8.8 (8.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 179 (51)            ; 166 (54)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0                                                                                                                                                                                                                                                                               ; Pyramic_Array_audio_and_video_config_0                ; Pyramic_Array ;
;          |altera_up_av_config_auto_init:AV_Config_Auto_Init|                                                                            ; 12.7 (12.7)          ; 12.7 (12.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init                                                                                                                                                                                                                             ; altera_up_av_config_auto_init                         ; Pyramic_Array ;
;          |altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|                                                            ; 11.3 (8.0)           ; 11.3 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM                                                                                                                                                                                                             ; altera_up_av_config_auto_init_ob_de1_soc              ; Pyramic_Array ;
;             |altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|                                                              ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM                                                                                                                                                ; altera_up_av_config_auto_init_ob_adv7180              ; Pyramic_Array ;
;          |altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|                                                              ; 58.7 (50.4)          ; 58.8 (50.6)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 99 (83)             ; 83 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller                                                                                                                                                                                                               ; altera_up_av_config_serial_bus_controller             ; Pyramic_Array ;
;             |altera_up_slow_clock_generator:Serial_Config_Clock_Generator|                                                              ; 8.2 (8.2)            ; 8.2 (8.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator                                                                                                                                                  ; altera_up_slow_clock_generator                        ; Pyramic_Array ;
;       |Pyramic_Array_audio_controller:audio_controller|                                                                                 ; 75.0 (2.2)           ; 77.5 (2.4)                       ; 2.5 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 140 (3)             ; 109 (2)                   ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller                                                                                                                                                                                                                                                                                               ; Pyramic_Array_audio_controller                        ; Pyramic_Array ;
;          |altera_up_audio_out_serializer:Audio_Out_Serializer|                                                                          ; 71.6 (22.5)          ; 73.6 (22.7)                      ; 2.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 137 (42)            ; 103 (34)                  ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer                                                                                                                                                                                                                                           ; altera_up_audio_out_serializer                        ; Pyramic_Array ;
;             |altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|                                                                           ; 24.2 (0.0)           ; 24.7 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 34 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO                                                                                                                                                                                           ; altera_up_sync_fifo                                   ; Pyramic_Array ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 24.2 (0.0)           ; 24.7 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 34 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                          ; scfifo                                                ; work          ;
;                   |scfifo_9ba1:auto_generated|                                                                                          ; 24.2 (0.0)           ; 24.7 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 34 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated                                                                                                                                               ; scfifo_9ba1                                           ; work          ;
;                      |a_dpfifo_s2a1:dpfifo|                                                                                             ; 24.2 (13.6)          ; 24.7 (13.8)                      ; 0.4 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (24)             ; 34 (13)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo                                                                                                                          ; a_dpfifo_s2a1                                         ; work          ;
;                         |altsyncram_r3i1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram                                                                                                  ; altsyncram_r3i1                                       ; work          ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                      ; cntr_h2b                                              ; work          ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                          ; cntr_i2b                                              ; work          ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 3.5 (3.5)            ; 4.0 (4.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter                                                                                                   ; cntr_u27                                              ; work          ;
;             |altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|                                                                          ; 24.8 (0.0)           ; 26.2 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 35 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO                                                                                                                                                                                          ; altera_up_sync_fifo                                   ; Pyramic_Array ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 24.8 (0.0)           ; 26.2 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 35 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                         ; scfifo                                                ; work          ;
;                   |scfifo_9ba1:auto_generated|                                                                                          ; 24.8 (0.0)           ; 26.2 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 35 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated                                                                                                                                              ; scfifo_9ba1                                           ; work          ;
;                      |a_dpfifo_s2a1:dpfifo|                                                                                             ; 24.8 (14.8)          ; 26.2 (14.8)                      ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (25)             ; 35 (13)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo                                                                                                                         ; a_dpfifo_s2a1                                         ; work          ;
;                         |altsyncram_r3i1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram                                                                                                 ; altsyncram_r3i1                                       ; work          ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 3.0 (3.0)            ; 3.3 (3.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                     ; cntr_h2b                                              ; work          ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 3.5 (3.5)            ; 4.0 (4.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                         ; cntr_i2b                                              ; work          ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 3.5 (3.5)            ; 4.0 (4.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter                                                                                                  ; cntr_u27                                              ; work          ;
;          |altera_up_clock_edge:Bit_Clock_Edges|                                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_clock_edge:Bit_Clock_Edges                                                                                                                                                                                                                                                          ; altera_up_clock_edge                                  ; Pyramic_Array ;
;          |altera_up_clock_edge:DAC_Left_Right_Clock_Edges|                                                                              ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_clock_edge:DAC_Left_Right_Clock_Edges                                                                                                                                                                                                                                               ; altera_up_clock_edge                                  ; Pyramic_Array ;
;       |Pyramic_Array_audio_pll_0:audio_pll_0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_pll_0:audio_pll_0                                                                                                                                                                                                                                                                                                         ; Pyramic_Array_audio_pll_0                             ; Pyramic_Array ;
;          |Pyramic_Array_audio_pll_0_audio_pll:audio_pll|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_pll_0:audio_pll_0|Pyramic_Array_audio_pll_0_audio_pll:audio_pll                                                                                                                                                                                                                                                           ; Pyramic_Array_audio_pll_0_audio_pll                   ; Pyramic_Array ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_pll_0:audio_pll_0|Pyramic_Array_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                   ; altera_pll                                            ; work          ;
;       |Pyramic_Array_avalon_st_adapter:avalon_st_adapter|                                                                               ; 18.0 (0.0)           ; 26.0 (0.0)                       ; 8.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                                             ; Pyramic_Array_avalon_st_adapter                       ; Pyramic_Array ;
;          |Pyramic_Array_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|                                                  ; 18.0 (18.0)          ; 26.0 (26.0)                      ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter:avalon_st_adapter|Pyramic_Array_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0                                                                                                                                                                                                                 ; Pyramic_Array_avalon_st_adapter_data_format_adapter_0 ; Pyramic_Array ;
;       |Pyramic_Array_avalon_st_adapter:avalon_st_adapter_001|                                                                           ; 12.3 (0.0)           ; 25.5 (0.0)                       ; 13.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                                                                                         ; Pyramic_Array_avalon_st_adapter                       ; Pyramic_Array ;
;          |Pyramic_Array_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|                                                  ; 12.3 (12.3)          ; 25.5 (25.5)                      ; 13.2 (13.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter:avalon_st_adapter_001|Pyramic_Array_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0                                                                                                                                                                                                             ; Pyramic_Array_avalon_st_adapter_data_format_adapter_0 ; Pyramic_Array ;
;       |Pyramic_Array_hps_0:hps_0|                                                                                                       ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0                                                                                                                                                                                                                                                                                                                     ; Pyramic_Array_hps_0                                   ; Pyramic_Array ;
;          |Pyramic_Array_hps_0_fpga_interfaces:fpga_interfaces|                                                                          ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                 ; Pyramic_Array_hps_0_fpga_interfaces                   ; Pyramic_Array ;
;          |Pyramic_Array_hps_0_hps_io:hps_io|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                   ; Pyramic_Array_hps_0_hps_io                            ; Pyramic_Array ;
;             |Pyramic_Array_hps_0_hps_io_border:border|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; Pyramic_Array_hps_0_hps_io_border                     ; Pyramic_Array ;
;                |hps_sdram:hps_sdram_inst|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                             ; Pyramic_Array ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                            ; Pyramic_Array ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev     ; Pyramic_Array ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                            ; Pyramic_Array ;
;                   |hps_sdram_p0:p0|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                          ; Pyramic_Array ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                          ; Pyramic_Array ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                         ; Pyramic_Array ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads                   ; Pyramic_Array ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                           ; work          ;
;                                  |ddio_out_uqe:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                          ; work          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                  ; Pyramic_Array ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Pyramic_Array ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Pyramic_Array ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Pyramic_Array ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                  ; Pyramic_Array ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                     ; Pyramic_Array ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                             ; Pyramic_Array ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                             ; Pyramic_Array ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                             ; Pyramic_Array ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                             ; Pyramic_Array ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                 ; Pyramic_Array ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev           ; Pyramic_Array ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                 ; Pyramic_Array ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev           ; Pyramic_Array ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                 ; Pyramic_Array ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev           ; Pyramic_Array ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                 ; Pyramic_Array ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev           ; Pyramic_Array ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                                  ; Pyramic_Array ;
;                   |hps_sdram_pll:pll|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                         ; Pyramic_Array ;
;       |Pyramic_Array_jtag_uart_0:jtag_uart_0|                                                                                           ; 22.0 (-0.2)          ; 30.0 (0.2)                       ; 9.5 (0.5)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 50 (1)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                         ; Pyramic_Array_jtag_uart_0                             ; Pyramic_Array ;
;          |Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|                                                    ; 5.0 (0.0)            ; 5.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r                                                                                                                                                                                                                               ; Pyramic_Array_jtag_uart_0_scfifo_r                    ; Pyramic_Array ;
;             |scfifo:rfifo|                                                                                                              ; 5.0 (0.0)            ; 5.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                  ; scfifo                                                ; work          ;
;                |scfifo_3291:auto_generated|                                                                                             ; 5.0 (0.0)            ; 5.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                       ; scfifo_3291                                           ; work          ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 5.0 (0.0)            ; 5.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                  ; a_dpfifo_5771                                         ; work          ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 5.0 (2.0)            ; 5.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (4)              ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                          ; a_fefifo_7cf                                          ; work          ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                     ; cntr_vg7                                              ; work          ;
;          |Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w                                                                                                                                                                                                                               ; Pyramic_Array_jtag_uart_0_scfifo_w                    ; Pyramic_Array ;
;             |scfifo:wfifo|                                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                  ; scfifo                                                ; work          ;
;                |scfifo_3291:auto_generated|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                       ; scfifo_3291                                           ; work          ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                  ; a_dpfifo_5771                                         ; work          ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                          ; altsyncram_7pu1                                       ; work          ;
;          |alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|                                                                ; 17.3 (17.3)          ; 24.3 (24.3)                      ; 8.5 (8.5)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 25 (25)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                           ; alt_jtag_atlantic                                     ; work          ;
;       |Pyramic_Array_mm_interconnect_0:mm_interconnect_0|                                                                               ; 171.1 (0.0)          ; 252.5 (0.0)                      ; 81.9 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 244 (0)             ; 440 (0)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                             ; Pyramic_Array_mm_interconnect_0                       ; Pyramic_Array ;
;          |Pyramic_Array_mm_interconnect_0_cmd_mux:cmd_mux|                                                                              ; 22.7 (19.4)          ; 22.8 (19.7)                      ; 0.2 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (70)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                             ; Pyramic_Array_mm_interconnect_0_cmd_mux               ; Pyramic_Array ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                ; altera_merlin_arbitrator                              ; Pyramic_Array ;
;          |Pyramic_Array_mm_interconnect_0_rsp_demux:rsp_demux|                                                                          ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                         ; Pyramic_Array_mm_interconnect_0_rsp_demux             ; Pyramic_Array ;
;          |altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|                                                                 ; 18.1 (18.1)          ; 19.0 (19.0)                      ; 1.0 (1.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 30 (30)             ; 16 (16)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                 ; Pyramic_Array ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                           ; altsyncram                                            ; work          ;
;                |altsyncram_a3n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated                                                                                                                                                                            ; altsyncram_a3n1                                       ; work          ;
;          |altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|                                                                   ; 40.1 (40.1)          ; 47.7 (47.7)                      ; 7.9 (7.9)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 62 (62)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                 ; Pyramic_Array ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 13.3 (0.0)           ; 38.2 (0.0)                       ; 24.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 80 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser              ; Pyramic_Array ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 13.3 (13.0)          ; 38.2 (36.7)                      ; 24.8 (23.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 80 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser                        ; Pyramic_Array ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut                         ; Pyramic_Array ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut                         ; Pyramic_Array ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 39.9 (0.0)           ; 59.7 (0.0)                       ; 19.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 153 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                        ; altera_avalon_st_handshake_clock_crosser              ; Pyramic_Array ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 39.9 (38.8)          ; 59.7 (58.2)                      ; 19.8 (19.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 153 (149)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                               ; altera_avalon_st_clock_crosser                        ; Pyramic_Array ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                          ; altera_std_synchronizer_nocut                         ; Pyramic_Array ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                          ; altera_std_synchronizer_nocut                         ; Pyramic_Array ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 10.3 (0.0)           ; 36.0 (0.0)                       ; 25.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                        ; altera_avalon_st_handshake_clock_crosser              ; Pyramic_Array ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 10.3 (9.2)           ; 36.0 (34.2)                      ; 25.7 (25.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 70 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                               ; altera_avalon_st_clock_crosser                        ; Pyramic_Array ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                          ; altera_std_synchronizer_nocut                         ; Pyramic_Array ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                          ; altera_std_synchronizer_nocut                         ; Pyramic_Array ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 2.0 (0.0)            ; 3.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                        ; altera_avalon_st_handshake_clock_crosser              ; Pyramic_Array ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 2.0 (1.2)            ; 3.3 (1.8)                        ; 1.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 6 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                               ; altera_avalon_st_clock_crosser                        ; Pyramic_Array ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                          ; altera_std_synchronizer_nocut                         ; Pyramic_Array ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                          ; altera_std_synchronizer_nocut                         ; Pyramic_Array ;
;          |altera_merlin_master_agent:spi_system_0_avalon_master_agent|                                                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:spi_system_0_avalon_master_agent                                                                                                                                                                                                                                 ; altera_merlin_master_agent                            ; Pyramic_Array ;
;          |altera_merlin_master_translator:spi_system_0_avalon_master_translator|                                                        ; 21.7 (21.7)          ; 22.6 (22.6)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator                                                                                                                                                                                                                       ; altera_merlin_master_translator                       ; Pyramic_Array ;
;          |altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|                                                                        ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                             ; Pyramic_Array ;
;       |Pyramic_Array_mm_interconnect_1:mm_interconnect_1|                                                                               ; 566.5 (0.0)          ; 623.3 (0.0)                      ; 56.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 943 (0)             ; 696 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                             ; Pyramic_Array_mm_interconnect_1                       ; Pyramic_Array ;
;          |Pyramic_Array_mm_interconnect_1_cmd_demux:cmd_demux|                                                                          ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                         ; Pyramic_Array_mm_interconnect_1_cmd_demux             ; Pyramic_Array ;
;          |Pyramic_Array_mm_interconnect_1_cmd_demux:cmd_demux_001|                                                                      ; 3.7 (3.7)            ; 4.5 (4.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                     ; Pyramic_Array_mm_interconnect_1_cmd_demux             ; Pyramic_Array ;
;          |Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux|                                                                              ; 13.7 (12.3)          ; 14.1 (12.9)                      ; 0.5 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (39)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                             ; Pyramic_Array_mm_interconnect_1_cmd_mux               ; Pyramic_Array ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                ; altera_merlin_arbitrator                              ; Pyramic_Array ;
;          |Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux_001|                                                                          ; 20.5 (18.8)          ; 20.5 (18.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (62)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                         ; Pyramic_Array_mm_interconnect_1_cmd_mux               ; Pyramic_Array ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                            ; altera_merlin_arbitrator                              ; Pyramic_Array ;
;          |Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux_002|                                                                          ; 19.2 (17.8)          ; 19.8 (18.1)                      ; 0.6 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (61)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                         ; Pyramic_Array_mm_interconnect_1_cmd_mux               ; Pyramic_Array ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                            ; altera_merlin_arbitrator                              ; Pyramic_Array ;
;          |Pyramic_Array_mm_interconnect_1_router:router|                                                                                ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_router:router                                                                                                                                                                                                                                               ; Pyramic_Array_mm_interconnect_1_router                ; Pyramic_Array ;
;          |Pyramic_Array_mm_interconnect_1_router:router_001|                                                                            ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_router:router_001                                                                                                                                                                                                                                           ; Pyramic_Array_mm_interconnect_1_router                ; Pyramic_Array ;
;          |Pyramic_Array_mm_interconnect_1_rsp_demux:rsp_demux|                                                                          ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                         ; Pyramic_Array_mm_interconnect_1_rsp_demux             ; Pyramic_Array ;
;          |Pyramic_Array_mm_interconnect_1_rsp_demux:rsp_demux_001|                                                                      ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                     ; Pyramic_Array_mm_interconnect_1_rsp_demux             ; Pyramic_Array ;
;          |Pyramic_Array_mm_interconnect_1_rsp_demux:rsp_demux_002|                                                                      ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                     ; Pyramic_Array_mm_interconnect_1_rsp_demux             ; Pyramic_Array ;
;          |Pyramic_Array_mm_interconnect_1_rsp_mux:rsp_mux|                                                                              ; 8.3 (8.3)            ; 8.5 (8.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                             ; Pyramic_Array_mm_interconnect_1_rsp_mux               ; Pyramic_Array ;
;          |Pyramic_Array_mm_interconnect_1_rsp_mux:rsp_mux_001|                                                                          ; 34.8 (34.8)          ; 36.5 (36.5)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (92)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                         ; Pyramic_Array_mm_interconnect_1_rsp_mux               ; Pyramic_Array ;
;          |altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|                                       ; 12.0 (12.0)          ; 12.7 (12.7)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                 ; Pyramic_Array ;
;          |altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|                                         ; 20.8 (20.8)          ; 25.9 (25.9)                      ; 5.1 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                 ; Pyramic_Array ;
;          |altera_avalon_sc_fifo:output_switcher_cfg_avalon_agent_rdata_fifo|                                                            ; 28.8 (28.8)          ; 29.5 (29.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:output_switcher_cfg_avalon_agent_rdata_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                 ; Pyramic_Array ;
;          |altera_avalon_sc_fifo:output_switcher_cfg_avalon_agent_rsp_fifo|                                                              ; 21.5 (21.5)          ; 22.7 (22.7)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:output_switcher_cfg_avalon_agent_rsp_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                 ; Pyramic_Array ;
;          |altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rdata_fifo|                                                             ; 29.1 (29.1)          ; 29.5 (29.5)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rdata_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                 ; Pyramic_Array ;
;          |altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rsp_fifo|                                                               ; 21.8 (21.8)          ; 23.8 (23.8)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                 ; Pyramic_Array ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                                                                    ; 49.2 (28.2)          ; 50.2 (29.2)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 88 (52)             ; 15 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                                   ; altera_merlin_axi_master_ni                           ; Pyramic_Array ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 21.0 (21.0)          ; 21.0 (21.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                             ; altera_merlin_address_alignment                       ; Pyramic_Array ;
;          |altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|                                    ; 62.5 (0.0)           ; 67.5 (0.0)                       ; 5.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 87 (0)              ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter                                                                                                                                                                                                   ; altera_merlin_burst_adapter                           ; Pyramic_Array ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 62.5 (62.2)          ; 67.5 (67.3)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 87 (86)             ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                   ; altera_merlin_burst_adapter_13_1                      ; Pyramic_Array ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                             ; altera_merlin_address_alignment                       ; Pyramic_Array ;
;          |altera_merlin_burst_adapter:output_switcher_cfg_avalon_burst_adapter|                                                         ; 68.7 (0.0)           ; 70.1 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:output_switcher_cfg_avalon_burst_adapter                                                                                                                                                                                                                        ; altera_merlin_burst_adapter                           ; Pyramic_Array ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 68.7 (68.4)          ; 70.1 (69.8)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (88)             ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                        ; altera_merlin_burst_adapter_13_1                      ; Pyramic_Array ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                  ; altera_merlin_address_alignment                       ; Pyramic_Array ;
;          |altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|                                                          ; 66.3 (0.0)           ; 71.2 (0.0)                       ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (0)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                           ; Pyramic_Array ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 66.3 (66.1)          ; 71.2 (70.9)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (83)             ; 94 (94)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                         ; altera_merlin_burst_adapter_13_1                      ; Pyramic_Array ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                   ; altera_merlin_address_alignment                       ; Pyramic_Array ;
;          |altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|                                              ; 14.8 (5.0)           ; 16.3 (5.5)                       ; 1.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (9)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent                                                                                                                                                                                                             ; altera_merlin_slave_agent                             ; Pyramic_Array ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9.8 (9.8)            ; 10.8 (10.8)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                               ; altera_merlin_burst_uncompressor                      ; Pyramic_Array ;
;          |altera_merlin_slave_agent:output_switcher_cfg_avalon_agent|                                                                   ; 14.5 (4.7)           ; 14.8 (5.2)                       ; 0.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (9)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:output_switcher_cfg_avalon_agent                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                             ; Pyramic_Array ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:output_switcher_cfg_avalon_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                    ; altera_merlin_burst_uncompressor                      ; Pyramic_Array ;
;          |altera_merlin_slave_agent:spi_system_0_avalon_slave_agent|                                                                    ; 13.7 (4.0)           ; 16.2 (4.3)                       ; 2.5 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (9)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:spi_system_0_avalon_slave_agent                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                             ; Pyramic_Array ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9.7 (9.7)            ; 11.8 (11.8)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:spi_system_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                      ; Pyramic_Array ;
;          |altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator|                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator                                                                                                                                                                                                   ; altera_merlin_slave_translator                        ; Pyramic_Array ;
;          |altera_merlin_slave_translator:output_switcher_cfg_avalon_translator|                                                         ; 5.7 (5.7)            ; 17.3 (17.3)                      ; 11.6 (11.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:output_switcher_cfg_avalon_translator                                                                                                                                                                                                                        ; altera_merlin_slave_translator                        ; Pyramic_Array ;
;          |altera_merlin_slave_translator:spi_system_0_avalon_slave_translator|                                                          ; 3.1 (3.1)            ; 15.7 (15.7)                      ; 12.6 (12.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:spi_system_0_avalon_slave_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator                        ; Pyramic_Array ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                                                             ; 8.2 (8.2)            ; 9.3 (9.3)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                            ; altera_merlin_traffic_limiter                         ; Pyramic_Array ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                                                             ; 9.4 (9.4)            ; 9.4 (9.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                            ; altera_merlin_traffic_limiter                         ; Pyramic_Array ;
;       |SPI_System:spi_system_0|                                                                                                         ; 1138.2 (0.0)         ; 1347.2 (0.0)                     ; 211.6 (0.0)                                       ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 1554 (0)            ; 1778 (0)                  ; 0 (0)         ; 8192              ; 49    ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0                                                                                                                                                                                                                                                                                                                       ; SPI_System                                            ; pyramic_array ;
;          |SPI_Controller:Controller|                                                                                                    ; 980.3 (598.5)        ; 1148.5 (765.7)                   ; 170.7 (167.7)                                     ; 2.5 (0.5)                        ; 0.0 (0.0)            ; 1312 (592)          ; 1414 (881)                ; 0 (0)         ; 6144              ; 48    ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller                                                                                                                                                                                                                                                                                             ; SPI_Controller                                        ; work          ;
;             |FIFO_Mic:\G1:0:FIFO_Mic_inst|                                                                                              ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst                                                                                                                                                                                                                                                                ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                        ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                             ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                        ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 5.0 (3.5)            ; 5.0 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (6)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                                ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                           ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                                ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                  ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                        ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:10:FIFO_Mic_inst|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:10:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:10:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:10:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.0 (1.0)            ; 8.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (2)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:10:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.0 (2.5)            ; 4.0 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (4)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:10:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:10:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:10:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:10:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:10:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:11:FIFO_Mic_inst|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:11:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:11:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:11:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.0 (0.5)            ; 8.0 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:11:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.5 (3.0)            ; 4.5 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:11:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:11:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:11:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:11:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:11:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:12:FIFO_Mic_inst|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:12:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:12:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:12:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:12:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 5.0 (3.5)            ; 5.0 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (6)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:12:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:12:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:12:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:12:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:12:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:13:FIFO_Mic_inst|                                                                                             ; 7.8 (0.0)            ; 8.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:13:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 7.8 (0.0)            ; 8.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:13:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 7.8 (0.0)            ; 8.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:13:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 7.8 (0.3)            ; 8.0 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:13:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.5 (3.0)            ; 4.5 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:13:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:13:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:13:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:13:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:13:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:14:FIFO_Mic_inst|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:14:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:14:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:14:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.0 (0.5)            ; 8.0 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:14:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.5 (3.0)            ; 4.5 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:14:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:14:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:14:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:14:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:14:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:15:FIFO_Mic_inst|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:15:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:15:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:15:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.0 (1.0)            ; 8.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (2)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:15:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.0 (2.5)            ; 4.0 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (4)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:15:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:15:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:15:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:15:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:15:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:16:FIFO_Mic_inst|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:16:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:16:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:16:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:16:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 5.0 (3.5)            ; 5.0 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (6)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:16:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:16:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:16:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:16:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:16:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:17:FIFO_Mic_inst|                                                                                             ; 7.8 (0.0)            ; 7.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:17:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 7.8 (0.0)            ; 7.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:17:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 7.8 (0.0)            ; 7.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:17:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 7.8 (0.8)            ; 7.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (2)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:17:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.0 (2.5)            ; 4.0 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (4)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:17:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:17:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:17:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:17:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:17:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:18:FIFO_Mic_inst|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 12 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 12 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 12 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 12 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 5.0 (3.5)            ; 5.0 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (6)               ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:19:FIFO_Mic_inst|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:19:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:19:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:19:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:19:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 5.0 (3.5)            ; 5.0 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (6)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:19:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:19:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:19:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:19:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:19:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:1:FIFO_Mic_inst|                                                                                              ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 12 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst                                                                                                                                                                                                                                                                ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 12 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                        ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 12 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                             ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 12 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                        ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 5.0 (3.5)            ; 5.0 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (6)               ; 6 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                                ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                           ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                                ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                  ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                        ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:20:FIFO_Mic_inst|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:20:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:20:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:20:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.0 (0.5)            ; 8.0 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:20:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.5 (3.0)            ; 4.5 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:20:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:20:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:20:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:20:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:20:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:21:FIFO_Mic_inst|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:21:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:21:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:21:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.0 (0.3)            ; 8.0 (0.5)                        ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:21:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.5 (3.0)            ; 4.5 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:21:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:21:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:21:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:21:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:21:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:22:FIFO_Mic_inst|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:22:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:22:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:22:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:22:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 5.0 (3.5)            ; 5.0 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (6)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:22:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:22:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:22:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:22:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:22:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:23:FIFO_Mic_inst|                                                                                             ; 7.8 (0.0)            ; 8.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:23:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 7.8 (0.0)            ; 8.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:23:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 7.8 (0.0)            ; 8.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:23:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 7.8 (0.3)            ; 8.0 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:23:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.5 (3.0)            ; 4.5 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:23:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:23:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:23:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:23:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:23:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:24:FIFO_Mic_inst|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:24:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:24:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:24:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.0 (0.5)            ; 8.0 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:24:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.5 (3.0)            ; 4.5 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:24:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:24:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:24:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:24:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:24:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:25:FIFO_Mic_inst|                                                                                             ; 7.7 (0.0)            ; 8.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:25:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 7.7 (0.0)            ; 8.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:25:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 7.7 (0.0)            ; 8.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:25:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 7.7 (0.5)            ; 8.0 (0.5)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:25:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.2 (2.7)            ; 4.5 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:25:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:25:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:25:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:25:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:25:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:26:FIFO_Mic_inst|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:26:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:26:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:26:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.0 (1.0)            ; 8.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (2)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:26:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.0 (2.5)            ; 4.0 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (4)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:26:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:26:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:26:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:26:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:26:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:27:FIFO_Mic_inst|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:27:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:27:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:27:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.0 (0.5)            ; 8.0 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:27:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.5 (3.0)            ; 4.5 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:27:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:27:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:27:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:27:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:27:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:28:FIFO_Mic_inst|                                                                                             ; 7.7 (0.0)            ; 8.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:28:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 7.7 (0.0)            ; 8.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:28:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 7.7 (0.0)            ; 8.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:28:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 7.7 (0.5)            ; 8.0 (0.5)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:28:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.2 (2.7)            ; 4.5 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:28:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:28:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:28:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:28:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:28:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:29:FIFO_Mic_inst|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:29:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:29:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:29:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:29:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 5.0 (3.5)            ; 5.0 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (6)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:29:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:29:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:29:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:29:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:29:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:2:FIFO_Mic_inst|                                                                                              ; 8.5 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:2:FIFO_Mic_inst                                                                                                                                                                                                                                                                ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.5 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:2:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                        ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.5 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:2:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                             ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.5 (0.5)            ; 8.0 (0.5)                        ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:2:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                        ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.8 (3.1)            ; 4.5 (3.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.1)                        ; 0.0 (0.0)            ; 8 (5)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:2:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                                ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.7 (1.7)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:2:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                           ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:2:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                                ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:2:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                  ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.7 (1.7)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:2:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                        ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:30:FIFO_Mic_inst|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 12 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 12 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 12 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.0 (0.8)            ; 8.0 (1.0)                        ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (2)              ; 12 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.0 (2.5)            ; 4.0 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (4)               ; 6 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:31:FIFO_Mic_inst|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:31:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:31:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:31:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.0 (1.0)            ; 8.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (2)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:31:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.0 (2.5)            ; 4.0 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (4)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:31:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:31:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:31:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:31:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:31:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:32:FIFO_Mic_inst|                                                                                             ; 7.8 (0.0)            ; 8.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:32:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 7.8 (0.0)            ; 8.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:32:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 7.8 (0.0)            ; 8.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:32:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 7.8 (0.5)            ; 8.0 (0.5)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:32:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.3 (2.8)            ; 4.5 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:32:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:32:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:32:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:32:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:32:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:33:FIFO_Mic_inst|                                                                                             ; 7.8 (0.0)            ; 8.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:33:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 7.8 (0.0)            ; 8.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:33:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 7.8 (0.0)            ; 8.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:33:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 7.8 (0.5)            ; 8.0 (0.5)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:33:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.3 (2.8)            ; 4.5 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:33:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:33:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:33:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:33:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:33:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:34:FIFO_Mic_inst|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:34:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:34:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:34:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.0 (0.5)            ; 8.0 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:34:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.5 (3.0)            ; 4.5 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:34:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:34:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:34:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:34:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:34:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:35:FIFO_Mic_inst|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:35:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:35:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:35:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.0 (0.5)            ; 8.0 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:35:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.5 (3.0)            ; 4.5 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:35:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:35:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:35:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:35:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:35:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:36:FIFO_Mic_inst|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:36:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:36:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:36:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.0 (1.0)            ; 8.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (2)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:36:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.0 (2.5)            ; 4.0 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (4)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:36:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:36:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:36:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:36:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:36:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:37:FIFO_Mic_inst|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:37:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:37:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:37:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.0 (0.5)            ; 8.0 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:37:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.5 (3.0)            ; 4.5 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:37:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:37:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:37:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:37:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:37:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:38:FIFO_Mic_inst|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:38:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:38:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:38:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.0 (0.5)            ; 8.0 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:38:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.5 (3.0)            ; 4.5 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:38:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:38:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:38:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:38:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:38:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:39:FIFO_Mic_inst|                                                                                             ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:39:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:39:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:39:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 7.5 (0.8)            ; 7.5 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (2)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:39:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 3.7 (2.2)            ; 3.7 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (4)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:39:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:39:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:39:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:39:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:39:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:3:FIFO_Mic_inst|                                                                                              ; 7.5 (0.0)            ; 8.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:3:FIFO_Mic_inst                                                                                                                                                                                                                                                                ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 7.5 (0.0)            ; 8.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:3:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                        ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 7.5 (0.0)            ; 8.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:3:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                             ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 7.5 (0.5)            ; 8.0 (0.5)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:3:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                        ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.0 (2.5)            ; 4.5 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:3:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                                ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:3:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                           ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:3:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                                ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:3:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                  ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:3:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                        ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:40:FIFO_Mic_inst|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:40:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:40:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:40:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.0 (0.5)            ; 8.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 15 (2)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:40:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.3 (2.6)            ; 4.0 (2.5)                        ; 0.0 (0.0)                                         ; 0.3 (0.1)                        ; 0.0 (0.0)            ; 7 (4)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:40:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.7 (1.7)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:40:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:40:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:40:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.7 (1.7)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:40:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:41:FIFO_Mic_inst|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 12 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 12 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 12 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 12 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 5.0 (3.5)            ; 5.0 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (6)               ; 6 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:42:FIFO_Mic_inst|                                                                                             ; 8.0 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:42:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.0 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:42:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.0 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:42:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.0 (0.5)            ; 7.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:42:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.3 (2.6)            ; 4.0 (2.5)                        ; 0.0 (0.0)                                         ; 0.3 (0.1)                        ; 0.0 (0.0)            ; 8 (5)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:42:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.7 (1.7)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:42:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:42:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:42:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.7 (1.7)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:42:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:43:FIFO_Mic_inst|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:43:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:43:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:43:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.0 (0.8)            ; 8.0 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (2)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:43:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.2 (2.7)            ; 4.2 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (4)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:43:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:43:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:43:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:43:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:43:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:44:FIFO_Mic_inst|                                                                                             ; 7.5 (0.0)            ; 8.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:44:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 7.5 (0.0)            ; 8.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:44:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 7.5 (0.0)            ; 8.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:44:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 7.5 (0.0)            ; 8.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:44:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.5 (3.0)            ; 5.0 (3.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (6)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:44:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:44:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:44:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:44:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:44:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:45:FIFO_Mic_inst|                                                                                             ; 7.8 (0.0)            ; 8.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:45:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 7.8 (0.0)            ; 8.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:45:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 7.8 (0.0)            ; 8.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:45:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 7.8 (0.0)            ; 8.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:45:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.8 (3.3)            ; 5.0 (3.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (6)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:45:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:45:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:45:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:45:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:45:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:46:FIFO_Mic_inst|                                                                                             ; 7.5 (0.0)            ; 8.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:46:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 7.5 (0.0)            ; 8.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:46:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 7.5 (0.0)            ; 8.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:46:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 7.5 (0.5)            ; 8.0 (0.5)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:46:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.0 (2.5)            ; 4.5 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:46:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:46:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:46:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:46:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:46:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:47:FIFO_Mic_inst|                                                                                             ; 7.8 (0.0)            ; 8.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 12 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:47:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 7.8 (0.0)            ; 8.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 12 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:47:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 7.8 (0.0)            ; 8.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 12 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:47:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 7.8 (0.5)            ; 8.0 (0.5)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 12 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:47:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.3 (2.8)            ; 4.5 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 6 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:47:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:47:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:47:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:47:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:47:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:4:FIFO_Mic_inst|                                                                                              ; 7.8 (0.0)            ; 8.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:4:FIFO_Mic_inst                                                                                                                                                                                                                                                                ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 7.8 (0.0)            ; 8.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:4:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                        ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 7.8 (0.0)            ; 8.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:4:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                             ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 7.8 (0.8)            ; 8.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (2)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:4:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                        ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.0 (2.5)            ; 4.0 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (4)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:4:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                                ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:4:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                           ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:4:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                                ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:4:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                  ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:4:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                        ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:5:FIFO_Mic_inst|                                                                                              ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:5:FIFO_Mic_inst                                                                                                                                                                                                                                                                ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:5:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                        ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:5:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                             ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.0 (0.3)            ; 8.0 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:5:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                        ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.7 (3.2)            ; 4.7 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:5:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                                ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:5:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                           ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:5:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                                ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:5:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                  ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:5:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                        ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:6:FIFO_Mic_inst|                                                                                              ; 8.5 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:6:FIFO_Mic_inst                                                                                                                                                                                                                                                                ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.5 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:6:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                        ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.5 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:6:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                             ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.5 (0.5)            ; 8.0 (0.5)                        ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:6:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                        ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.8 (3.1)            ; 4.5 (3.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.1)                        ; 0.0 (0.0)            ; 8 (5)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:6:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                                ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.7 (1.7)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:6:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                           ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:6:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                                ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:6:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                  ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.7 (1.7)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:6:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                        ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:7:FIFO_Mic_inst|                                                                                              ; 7.8 (0.0)            ; 8.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:7:FIFO_Mic_inst                                                                                                                                                                                                                                                                ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 7.8 (0.0)            ; 8.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:7:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                        ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 7.8 (0.0)            ; 8.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:7:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                             ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 7.8 (0.5)            ; 8.0 (0.5)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:7:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                        ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 4.3 (2.8)            ; 4.5 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:7:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                                ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:7:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                           ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:7:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                                ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:7:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                  ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:7:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                        ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:8:FIFO_Mic_inst|                                                                                              ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:8:FIFO_Mic_inst                                                                                                                                                                                                                                                                ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:8:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                        ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:8:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                             ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:8:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                        ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 5.0 (3.5)            ; 5.0 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (6)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:8:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                                ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:8:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                           ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:8:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                                ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:8:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                  ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:8:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                        ; cntr_ggb                                              ; work          ;
;             |FIFO_Mic:\G1:9:FIFO_Mic_inst|                                                                                              ; 7.8 (0.0)            ; 8.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:9:FIFO_Mic_inst                                                                                                                                                                                                                                                                ; FIFO_Mic                                              ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 7.8 (0.0)            ; 8.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:9:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                        ; scfifo                                                ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 7.8 (0.0)            ; 8.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:9:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                             ; scfifo_ii81                                           ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 7.8 (1.0)            ; 8.0 (1.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (2)              ; 11 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:9:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                        ; a_dpfifo_po81                                         ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 3.8 (2.3)            ; 4.0 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (4)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:9:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                                ; a_fefifo_m4f                                          ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:9:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                           ; cntr_sg7                                              ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:9:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                                ; altsyncram_mns1                                       ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:9:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                  ; cntr_ggb                                              ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:9:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                        ; cntr_ggb                                              ; work          ;
;          |SPI_DMA:DMA|                                                                                                                  ; 86.1 (86.1)          ; 90.8 (90.8)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 160 (160)           ; 136 (136)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA                                                                                                                                                                                                                                                                                                           ; SPI_DMA                                               ; work          ;
;          |SPI_Slave:Slave|                                                                                                              ; 31.0 (31.0)          ; 45.8 (45.8)                      ; 14.8 (14.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 102 (102)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Slave:Slave                                                                                                                                                                                                                                                                                                       ; SPI_Slave                                             ; work          ;
;          |SPI_Streaming:Streaming|                                                                                                      ; 40.7 (10.4)          ; 62.1 (21.2)                      ; 21.3 (10.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (21)             ; 126 (37)                  ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming                                                                                                                                                                                                                                                                                               ; SPI_Streaming                                         ; work          ;
;             |FIFO_Streaming:FIFO_Streaming_inst|                                                                                        ; 30.3 (0.0)           ; 40.8 (0.0)                       ; 10.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 89 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst                                                                                                                                                                                                                                                            ; FIFO_Streaming                                        ; work          ;
;                |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                      ; 30.3 (0.0)           ; 40.8 (0.0)                       ; 10.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 89 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                          ; dcfifo_mixed_widths                                   ; work          ;
;                   |dcfifo_ucm1:auto_generated|                                                                                          ; 30.3 (6.4)           ; 40.8 (10.0)                      ; 10.5 (3.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (11)             ; 89 (22)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated                                                                                                                                                                               ; dcfifo_ucm1                                           ; work          ;
;                      |a_gray2bin_e9b:wrptr_g_gray2bin|                                                                                  ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|a_gray2bin_e9b:wrptr_g_gray2bin                                                                                                                                               ; a_gray2bin_e9b                                        ; work          ;
;                      |a_gray2bin_e9b:ws_dgrp_gray2bin|                                                                                  ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|a_gray2bin_e9b:ws_dgrp_gray2bin                                                                                                                                               ; a_gray2bin_e9b                                        ; work          ;
;                      |a_graycounter_7ub:wrptr_g1p|                                                                                      ; 5.7 (5.7)            ; 5.7 (5.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|a_graycounter_7ub:wrptr_g1p                                                                                                                                                   ; a_graycounter_7ub                                     ; work          ;
;                      |a_graycounter_ag6:rdptr_g1p|                                                                                      ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|a_graycounter_ag6:rdptr_g1p                                                                                                                                                   ; a_graycounter_ag6                                     ; work          ;
;                      |alt_synch_pipe_f9l:rs_dgwp|                                                                                       ; 1.9 (0.0)            ; 3.5 (0.0)                        ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_f9l:rs_dgwp                                                                                                                                                    ; alt_synch_pipe_f9l                                    ; work          ;
;                         |dffpipe_0v8:dffpipe12|                                                                                         ; 1.9 (1.9)            ; 3.5 (3.5)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12                                                                                                                              ; dffpipe_0v8                                           ; work          ;
;                      |alt_synch_pipe_g9l:ws_dgrp|                                                                                       ; -0.6 (0.0)           ; 4.5 (0.0)                        ; 5.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_g9l:ws_dgrp                                                                                                                                                    ; alt_synch_pipe_g9l                                    ; work          ;
;                         |dffpipe_1v8:dffpipe16|                                                                                         ; -0.6 (-0.6)          ; 4.5 (4.5)                        ; 5.1 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe16                                                                                                                              ; dffpipe_1v8                                           ; work          ;
;                      |altsyncram_j671:fifo_ram|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|altsyncram_j671:fifo_ram                                                                                                                                                      ; altsyncram_j671                                       ; work          ;
;                      |cmpr_vu5:rdempty_eq_comp|                                                                                         ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|cmpr_vu5:rdempty_eq_comp                                                                                                                                                      ; cmpr_vu5                                              ; work          ;
;                      |cmpr_vu5:wrfull_eq_comp|                                                                                          ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|cmpr_vu5:wrfull_eq_comp                                                                                                                                                       ; cmpr_vu5                                              ; work          ;
;                      |cntr_aed:cntr_b|                                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|cntr_aed:cntr_b                                                                                                                                                               ; cntr_aed                                              ; work          ;
;                      |dffpipe_vu8:ws_brp|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|dffpipe_vu8:ws_brp                                                                                                                                                            ; dffpipe_vu8                                           ; work          ;
;                      |dffpipe_vu8:ws_bwp|                                                                                               ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|dffpipe_vu8:ws_bwp                                                                                                                                                            ; dffpipe_vu8                                           ; work          ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0.2 (0.0)            ; 1.5 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                        ; altera_reset_controller                               ; Pyramic_Array ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                             ; altera_reset_synchronizer                             ; Pyramic_Array ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                    ; altera_reset_controller                               ; Pyramic_Array ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                             ; Pyramic_Array ;
;       |altera_reset_controller:rst_controller_003|                                                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                    ; altera_reset_controller                               ; Pyramic_Array ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                             ; Pyramic_Array ;
;    |sld_hub:auto_hub|                                                                                                                   ; 83.0 (0.5)           ; 88.0 (0.5)                       ; 5.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 106 (1)             ; 111 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                               ; sld_hub                                               ; altera_sld    ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 82.5 (0.0)           ; 87.5 (0.0)                       ; 5.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 105 (0)             ; 111 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                               ; alt_sld_fab_with_jtag_input                           ; altera_sld    ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 82.5 (0.0)           ; 87.5 (0.0)                       ; 5.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 105 (0)             ; 111 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                            ; alt_sld_fab                                           ; alt_sld_fab   ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 82.5 (2.5)           ; 87.5 (3.0)                       ; 5.5 (0.5)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 105 (1)             ; 111 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                        ; alt_sld_fab_alt_sld_fab                               ; alt_sld_fab   ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 80.0 (0.0)           ; 84.5 (0.0)                       ; 5.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 104 (0)             ; 105 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                            ; alt_sld_fab_alt_sld_fab_sldfabric                     ; alt_sld_fab   ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 80.0 (57.8)          ; 84.5 (61.9)                      ; 5.0 (4.4)                                         ; 0.5 (0.3)                        ; 0.0 (0.0)            ; 104 (67)            ; 105 (74)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                               ; sld_jtag_hub                                          ; work          ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 11.7 (11.7)          ; 11.7 (11.7)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 17 (17)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                       ; sld_rom_sr                                            ; work          ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.5 (10.5)          ; 10.9 (10.9)                      ; 0.6 (0.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 20 (20)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                     ; sld_shadow_jsm                                        ; altera_sld    ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 791.0 (68.0)         ; 1377.0 (165.4)                   ; 586.5 (97.4)                                      ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 486 (2)             ; 2775 (398)                ; 0 (0)         ; 815104            ; 100   ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                 ; sld_signaltap                                         ; work          ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 723.0 (0.0)          ; 1211.6 (0.0)                     ; 489.1 (0.0)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 484 (0)             ; 2377 (0)                  ; 0 (0)         ; 815104            ; 100   ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                           ; sld_signaltap_impl                                    ; work          ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 723.0 (89.1)         ; 1211.6 (414.9)                   ; 489.1 (325.8)                                     ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 484 (68)            ; 2377 (880)                ; 0 (0)         ; 815104            ; 100   ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                    ; sld_signaltap_implb                                   ; work          ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 26.3 (25.7)          ; 32.2 (31.3)                      ; 6.4 (6.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 2 (0)               ; 76 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                     ; altdpram                                              ; work          ;
;                |lpm_decode:wdecoder|                                                                                                    ; 0.6 (0.0)            ; 0.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                 ; lpm_decode                                            ; work          ;
;                   |decode_vnf:auto_generated|                                                                                           ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                       ; decode_vnf                                            ; work          ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 815104            ; 100   ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                    ; altsyncram                                            ; work          ;
;                |altsyncram_fb84:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 815104            ; 100   ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fb84:auto_generated                                                                                                                                                                     ; altsyncram_fb84                                       ; work          ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 3.1 (3.1)            ; 3.1 (3.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                     ; lpm_shiftreg                                          ; work          ;
;             |lpm_shiftreg:status_register|                                                                                              ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                       ; lpm_shiftreg                                          ; work          ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 3.8 (3.8)            ; 6.2 (6.2)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                            ; serial_crc_16                                         ; work          ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 46.8 (46.8)          ; 56.0 (56.0)                      ; 9.2 (9.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (84)             ; 71 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                         ; sld_buffer_manager                                    ; work          ;
;             |sld_ela_control:ela_control|                                                                                               ; 377.4 (0.7)          ; 522.9 (0.8)                      ; 145.5 (0.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 243 (1)             ; 1022 (1)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                        ; sld_ela_control                                       ; work          ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0.9 (0.9)            ; 1.6 (1.6)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                ; lpm_shiftreg                                          ; work          ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 347.5 (0.0)          ; 487.2 (0.0)                      ; 139.7 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 199 (0)             ; 1005 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                 ; sld_ela_basic_multi_level_trigger                     ; work          ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 146.2 (146.2)        ; 273.3 (273.3)                    ; 127.1 (127.1)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 607 (607)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                      ; lpm_shiftreg                                          ; work          ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 201.3 (0.0)          ; 214.0 (0.0)                      ; 12.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 199 (0)             ; 398 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                  ; sld_mbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                            ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1.1 (1.1)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1                          ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                            ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                            ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                            ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                            ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                            ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                            ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                            ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                            ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                           ; sld_sbpmg                                             ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                            ; sld_sbpmg                                             ; work          ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 28.3 (28.2)          ; 33.2 (28.2)                      ; 4.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 12 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                          ; sld_ela_trigger_flow_mgr                              ; work          ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0.0 (0.0)            ; 5.0 (5.0)                        ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                  ; lpm_shiftreg                                          ; work          ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 152.5 (6.3)          ; 152.5 (6.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (12)             ; 277 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                   ; sld_offload_buffer_mgr                                ; work          ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8.2 (0.0)            ; 8.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                         ; lpm_counter                                           ; work          ;
;                   |cntr_1bi:auto_generated|                                                                                             ; 8.2 (8.2)            ; 8.2 (8.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1bi:auto_generated                                                                                 ; cntr_1bi                                              ; work          ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                  ; lpm_counter                                           ; work          ;
;                   |cntr_82j:auto_generated|                                                                                             ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated                                                                                                          ; cntr_82j                                              ; work          ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                        ; lpm_counter                                           ; work          ;
;                   |cntr_29i:auto_generated|                                                                                             ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated                                                                                                ; cntr_29i                                              ; work          ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                           ; lpm_counter                                           ; work          ;
;                   |cntr_kri:auto_generated|                                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                   ; cntr_kri                                              ; work          ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 12.5 (12.5)          ; 12.5 (12.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                  ; lpm_shiftreg                                          ; work          ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 99.5 (99.5)          ; 99.5 (99.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 199 (199)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                   ; lpm_shiftreg                                          ; work          ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 13.0 (13.0)          ; 13.0 (13.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                ; lpm_shiftreg                                          ; work          ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 14.5 (14.5)          ; 15.0 (15.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                              ; sld_rom_sr                                            ; work          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                    ;
+---------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4   ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; ADC_CS_n            ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_DIN             ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_DOUT            ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_SCLK            ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCDAT          ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; AUD_DACDAT          ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_XCK             ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SCLK       ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; KEY_N[0]            ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; KEY_N[1]            ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; KEY_N[2]            ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; KEY_N[3]            ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; LEDR[0]             ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]             ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]             ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]             ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]             ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]             ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]             ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]             ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]             ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]             ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[0]               ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]               ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]               ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]               ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[4]               ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[5]               ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[6]               ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[7]               ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[8]               ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[9]               ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]    ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]    ; Output   ; --   ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]    ; Output   ; --   ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]    ; Output   ; --   ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]    ; Output   ; --   ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]    ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]    ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]    ; Output   ; --   ; --   ; --   ; --   ; (8)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]    ; Output   ; --   ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10]   ; Output   ; --   ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11]   ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12]   ; Output   ; --   ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13]   ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14]   ; Output   ; --   ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]      ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]      ; Output   ; --   ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]      ; Output   ; --   ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N      ; Output   ; --   ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N       ; Output   ; --   ; --   ; --   ; --   ; (2)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P       ; Output   ; --   ; --   ; --   ; --   ; (2)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE        ; Output   ; --   ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N       ; Output   ; --   ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]      ; Output   ; --   ; --   ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]      ; Output   ; --   ; --   ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]      ; Output   ; --   ; --   ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]      ; Output   ; --   ; --   ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT        ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N      ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N       ; Output   ; --   ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_GTX_CLK    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDC        ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[0] ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[1] ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[2] ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[3] ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_EN      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CLK          ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_UART_TX         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCLRCK         ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[0]           ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[1]           ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[2]           ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[3]           ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[4]           ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[5]           ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[6]           ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[7]           ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[9]           ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[30]          ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[31]          ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[32]          ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[33]          ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[34]          ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[35]          ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_CONV_USB_N      ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_GPIO[0]         ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_GPIO[1]         ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_GSENSOR_INT     ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C_CONTROL     ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SCLK       ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SDAT       ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SCLK       ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SDAT       ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_BCLK            ; Bidir    ; --   ; --   ; (0)  ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACLRCK         ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SDAT       ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[8]           ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[10]          ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[11]          ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[12]          ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[13]          ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[14]          ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[15]          ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[16]          ; Bidir    ; --   ; --   ; (0)  ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[17]          ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[18]          ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[19]          ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[20]          ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[21]          ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[22]          ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[23]          ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[24]          ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[25]          ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[26]          ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[27]          ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[28]          ; Bidir    ; --   ; --   ; (0)  ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[29]          ; Bidir    ; --   ; --   ; (0)  ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]      ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]      ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]      ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]      ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]      ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]      ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]      ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]      ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]      ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]      ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]     ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]     ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]     ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]     ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]     ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]     ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]     ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]     ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]     ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]     ; Bidir    ; (6)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]     ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]     ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (8)  ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]     ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]     ; Bidir    ; (6)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]     ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]     ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]     ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]     ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]     ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]     ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]     ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]     ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_ENET_INT_N      ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDIO       ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_KEY_N           ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_LED             ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CMD          ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[0]      ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[1]      ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[2]      ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[3]      ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[0] ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[1] ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[2] ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[3] ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_CLK     ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DV      ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_UART_RX         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ        ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50            ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
+---------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ADC_DOUT                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; KEY_N[0]                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; KEY_N[1]                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; KEY_N[2]                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; KEY_N[3]                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[4]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[5]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[6]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[7]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[8]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[9]                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_GPIO[0]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_GPIO[1]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; AUD_BCLK                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_clock_edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
; AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_clock_edge:DAC_Left_Right_Clock_Edges|cur_test_clk~feeder                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|new_data~0                                                                                                                                                                                                                 ; 0                 ; 0       ;
; GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|busy_sig1~0                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
; GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[1][0]                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[3][0]                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[5][0]                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[6][0]                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[2][0]                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[4][0]                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[7][0]~feeder                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[0][0]~feeder                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
; GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[13][0]                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[15][0]                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[8][0]                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[10][0]                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[12][0]                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[14][0]                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[11][0]~feeder                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[9][0]~feeder                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
; GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|busy_sig1~0                                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
; GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[17][0]                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[23][0]                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[18][0]                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[22][0]                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[19][0]~feeder                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[16][0]~feeder                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[21][0]~feeder                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[20][0]~feeder                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
; GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[31][0]                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[25][0]                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[27][0]                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[29][0]                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[30][0]                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[26][0]                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[28][0]                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[24][0]~feeder                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
; GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|busy_sig1~0                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
; GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[39][0]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[35][0]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[37][0]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[38][0]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[32][0]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[34][0]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[36][0]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[33][0]~feeder                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
; GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[47][0]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[43][0]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[45][0]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[46][0]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[42][0]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[44][0]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[40][0]~feeder                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|po[41][0]~feeder                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_KEY_N                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                    ; Location                                     ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                ; PIN_AF14                                     ; 1849    ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; Pyramic_Array:u0|Beamformer_Adder:beamformer_left|Audio_data[16]~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X18_Y33_N42                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Beamformer_Adder:beamformer_left|FIR_Acq.s_beamformer~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X27_Y30_N42                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Beamformer_Adder:beamformer_left|FIR_Output[2][0]~2                                                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y30_N12                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Beamformer_Adder:beamformer_right|Audio_data[16]~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X27_Y30_N51                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Beamformer_Adder:beamformer_right|FIR_Acq.s_beamformer~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X27_Y30_N0                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Beamformer_Adder:beamformer_right|FIR_Output[2][0]~2                                                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y30_N30                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Output_Buffer_Driver:output_switcher|Cfg_Avalon_ReadData[0]~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X37_Y46_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Output_Buffer_Driver:output_switcher|DMA_Addr[27]~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y40_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Output_Buffer_Driver:output_switcher|SndAddr[0]~2                                                                                                                                                                                                                                                                                                                      ; LABCELL_X37_Y41_N0                           ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Output_Buffer_Driver:output_switcher|SndAddr[0]~3                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X39_Y36_N36                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Output_Buffer_Driver:output_switcher|SndAddr[22]~4                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X39_Y36_N12                         ; 30      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Output_Buffer_Driver:output_switcher|Use_Memory                                                                                                                                                                                                                                                                                                                        ; FF_X42_Y45_N26                               ; 88      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Output_Buffer_Driver:output_switcher|base_read_addr[0]~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X42_Y45_N48                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Output_Buffer_Driver:output_switcher|signal_holder_DMA[0]~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X29_Y41_N30                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Output_Buffer_Driver:output_switcher|signal_holder_L[0]~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X22_Y34_N15                          ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Output_Buffer_Driver:output_switcher|signal_holder_R[0]~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X22_Y34_N30                          ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Output_Buffer_Driver:output_switcher|sound_len[0]~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X42_Y45_N51                          ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Output_Buffer_Driver:output_switcher|sound_len[0]~1                                                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y39_N0                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Output_Buffer_Driver:output_switcher|stateDMA.s_read_memory~1                                                                                                                                                                                                                                                                                                          ; LABCELL_X37_Y41_N36                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Output_Buffer_Driver:output_switcher|stateDMA.s_wait_memory~1                                                                                                                                                                                                                                                                                                          ; LABCELL_X37_Y41_N6                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[12]                                                                                                                                                               ; FF_X30_Y29_N38                               ; 88      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_14_sticky_ena_q[0]                                                                                                                                                                                 ; FF_X33_Y27_N52                               ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14|delay_signals[0][0]                                                                                                                                           ; FF_X18_Y32_N53                               ; 28      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]                                                                                                                                                   ; FF_X21_Y33_N26                               ; 31      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_17|delay_signals[0][0]                                                                                                                                                   ; FF_X30_Y27_N47                               ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_18|delay_signals[0][0]                                                                                                                                                   ; FF_X27_Y29_N20                               ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_19|delay_signals[0][0]                                                                                                                                                   ; FF_X29_Y29_N38                               ; 117     ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_14|delay_signals[0][0]                                                                                                                                                   ; FF_X16_Y29_N44                               ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_15|delay_signals[0][0]                                                                                                                                                   ; FF_X17_Y29_N17                               ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                                                                                                                                                          ; FF_X21_Y33_N44                               ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                                                                                                                                                          ; FF_X17_Y31_N29                               ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_i[0]~0                                                                                                                                                                                       ; MLABCELL_X21_Y36_N18                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_gated_reg_q[0]                                                                                                                                                                              ; FF_X30_Y29_N47                               ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_clkproc~0                                                                                                                                                                                    ; LABCELL_X27_Y31_N57                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_preEnaQ[0]                                                                                                                                                                                   ; LABCELL_X27_Y31_N54                          ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_i[4]~0                                                                                                                                                                         ; LABCELL_X12_Y29_N51                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_i[5]~0                                                                                                                                                                         ; LABCELL_X16_Y32_N51                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_lookup_e[0]                                                                                                                                                                           ; FF_X12_Y32_N41                               ; 18      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|count[0]~1                                                                                                                                                                                                                       ; LABCELL_X33_Y28_N45                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_14_sticky_ena_q[0]                                                                                                                                                                                ; FF_X35_Y27_N52                               ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_16|delay_signals[0][0]                                                                                                                                          ; FF_X25_Y24_N50                               ; 30      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_i[0]~0                                                                                                                                                                                      ; MLABCELL_X21_Y33_N48                         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_i[4]~0                                                                                                                                                                        ; LABCELL_X16_Y29_N39                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_i[5]~0                                                                                                                                                                        ; MLABCELL_X34_Y26_N12                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_lookup_e[0]                                                                                                                                                                          ; FF_X30_Y27_N50                               ; 19      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|count[5]~1                                                                                                                                                                                                                      ; LABCELL_X30_Y28_N9                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_Secondary_PLL:secondary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X0_Y34_N1                   ; 4480    ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_Secondary_PLL:secondary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]                                                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X0_Y31_N1                   ; 240     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|address_reg[6]~1                                                                                                                                                                                                                                                                                       ; LABCELL_X37_Y47_N3                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[4]~1                                                                                                                                                                                                                                     ; LABCELL_X33_Y48_N51                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE                                                                                                                                                                                                   ; FF_X33_Y49_N11                               ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_data~2                                                                                                                                                                                                                          ; LABCELL_X33_Y49_N39                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[13]~15                                                                                                                                                                                                                   ; LABCELL_X35_Y47_N27                          ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[19]~0                                                                                                                                                                                                                    ; LABCELL_X33_Y49_N33                          ; 61      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|control_reg[17]~3                                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y48_N36                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|control_reg[2]~6                                                                                                                                                                                                                                                                                       ; LABCELL_X37_Y47_N27                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|data_reg[3]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X37_Y47_N42                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0]~1                                                                                                                                                                                                                                                                               ; MLABCELL_X34_Y47_N54                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|internal_reset                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y47_N57                         ; 151     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|readdata[3]~4                                                                                                                                                                                                                                                                                          ; MLABCELL_X39_Y47_N33                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|start_external_transfer~0                                                                                                                                                                                                                                                                              ; MLABCELL_X34_Y47_N3                          ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|start_external_transfer~1                                                                                                                                                                                                                                                                              ; MLABCELL_X34_Y47_N42                         ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                                                           ; LABCELL_X13_Y38_N36                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                                                               ; MLABCELL_X15_Y37_N27                         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|_~0                                                                                                                        ; LABCELL_X16_Y37_N57                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1                                                                                                                                      ; LABCELL_X16_Y38_N27                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                                                          ; MLABCELL_X15_Y38_N6                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                                                              ; LABCELL_X12_Y38_N54                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|_~0                                                                                                                       ; LABCELL_X18_Y37_N51                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1                                                                                                                                     ; MLABCELL_X15_Y40_N0                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~0                                                                                                                                                                                                                                                             ; MLABCELL_X15_Y37_N54                         ; 14      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~1                                                                                                                                                                                                                                                             ; LABCELL_X19_Y37_N30                          ; 14      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[14]~1                                                                                                                                                                                                                                           ; LABCELL_X17_Y38_N27                          ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[14]~3                                                                                                                                                                                                                                           ; MLABCELL_X15_Y40_N21                         ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter:avalon_st_adapter_001|Pyramic_Array_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|always4~0                                                                                                                                                                                                                            ; LABCELL_X22_Y34_N9                           ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter:avalon_st_adapter_001|Pyramic_Array_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|in_ready                                                                                                                                                                                                                             ; MLABCELL_X25_Y28_N18                         ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter:avalon_st_adapter_001|Pyramic_Array_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|state_register[0]                                                                                                                                                                                                                    ; FF_X25_Y29_N2                                ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter:avalon_st_adapter|Pyramic_Array_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|always4~0                                                                                                                                                                                                                                ; MLABCELL_X21_Y34_N33                         ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter:avalon_st_adapter|Pyramic_Array_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|in_ready                                                                                                                                                                                                                                 ; LABCELL_X18_Y34_N54                          ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter:avalon_st_adapter|Pyramic_Array_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|state_register[0]                                                                                                                                                                                                                        ; FF_X22_Y34_N5                                ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                        ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                             ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 10      ; Async. clear               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7                    ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7                    ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111                     ; 98      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111                     ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X77_Y39_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0                                                                                                                                                     ; MLABCELL_X15_Y24_N51                         ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                                      ; LABCELL_X12_Y24_N42                          ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                    ; LABCELL_X12_Y24_N33                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                   ; MLABCELL_X47_Y57_N0                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                       ; LABCELL_X43_Y57_N27                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|internal_out_ready~1                                                                                                                                                                                                                                    ; MLABCELL_X39_Y56_N39                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|write                                                                                                                                                                                                                                                   ; LABCELL_X40_Y57_N51                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y57_N39                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always10~0                                                                                                                                                                                                                                                ; MLABCELL_X39_Y57_N33                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always11~0                                                                                                                                                                                                                                                ; MLABCELL_X39_Y57_N27                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always12~0                                                                                                                                                                                                                                                ; LABCELL_X40_Y56_N0                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always13~0                                                                                                                                                                                                                                                ; MLABCELL_X39_Y56_N27                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y57_N3                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y57_N57                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y57_N12                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y57_N15                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y57_N6                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y57_N9                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always7~0                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y57_N24                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always8~0                                                                                                                                                                                                                                                 ; LABCELL_X42_Y56_N51                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always9~0                                                                                                                                                                                                                                                 ; LABCELL_X42_Y56_N54                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[13]~2                                                                                                                                                                                                                                            ; MLABCELL_X47_Y57_N30                         ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|write~1                                                                                                                                                                                                                                                   ; MLABCELL_X47_Y57_N45                         ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                           ; MLABCELL_X47_Y56_N33                         ; 74      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                         ; LABCELL_X45_Y57_N15                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                               ; LABCELL_X37_Y41_N42                          ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|address_register[28]~0                                                                                                                                                                                                                         ; LABCELL_X46_Y54_N15                          ; 42      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|address_register[28]~1                                                                                                                                                                                                                         ; LABCELL_X46_Y54_N33                          ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|internal_beginbursttransfer~0                                                                                                                                                                                                                  ; LABCELL_X46_Y54_N12                          ; 64      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                               ; LABCELL_X43_Y44_N3                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                   ; LABCELL_X40_Y44_N21                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                               ; LABCELL_X35_Y46_N12                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                                   ; LABCELL_X36_Y44_N30                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                   ; LABCELL_X37_Y45_N27                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                       ; LABCELL_X37_Y44_N30                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                     ; LABCELL_X40_Y43_N36                          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                       ; LABCELL_X35_Y45_N21                          ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|read~0                                                                                                                                                                                                                          ; LABCELL_X40_Y43_N21                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:output_switcher_cfg_avalon_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                          ; LABCELL_X37_Y43_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:output_switcher_cfg_avalon_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                            ; LABCELL_X36_Y43_N39                          ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:output_switcher_cfg_avalon_agent_rsp_fifo|read~0                                                                                                                                                                                                                                               ; LABCELL_X37_Y43_N3                           ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                           ; MLABCELL_X39_Y42_N42                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                             ; MLABCELL_X39_Y42_N51                         ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                ; MLABCELL_X39_Y42_N57                         ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                         ; LABCELL_X37_Y44_N6                           ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                          ; LABCELL_X36_Y45_N42                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                              ; LABCELL_X36_Y44_N15                          ; 61      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                         ; FF_X40_Y46_N29                               ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                               ; LABCELL_X35_Y46_N51                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                               ; LABCELL_X40_Y44_N0                           ; 61      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                          ; FF_X45_Y47_N14                               ; 37      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                ; MLABCELL_X39_Y44_N9                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~0                                                                                                                                                                                                                                    ; MLABCELL_X39_Y43_N39                         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0                                                                                                                                                                                                                         ; LABCELL_X40_Y43_N57                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|internal_valid~0                                                                                                                                                                                                                                    ; LABCELL_X45_Y44_N30                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                                                                                                                                                            ; LABCELL_X37_Y44_N36                          ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0                                                                                                                                                                                                                         ; LABCELL_X40_Y42_N54                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|CntBit[3]~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X62_Y20_N27                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|Data[0]~12                                                                                                                                                                                                                                                                                                           ; LABCELL_X63_Y20_N51                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|Decoder0~0                                                                                                                                                                                                                                                                                                           ; LABCELL_X61_Y19_N15                          ; 105     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|Decoder0~1                                                                                                                                                                                                                                                                                                           ; LABCELL_X61_Y19_N6                           ; 100     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|Decoder0~2                                                                                                                                                                                                                                                                                                           ; LABCELL_X61_Y19_N51                          ; 104     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|Decoder0~3                                                                                                                                                                                                                                                                                                           ; LABCELL_X61_Y19_N54                          ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|Decoder0~4                                                                                                                                                                                                                                                                                                           ; LABCELL_X61_Y19_N36                          ; 100     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|Decoder0~5                                                                                                                                                                                                                                                                                                           ; LABCELL_X61_Y19_N33                          ; 102     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|Decoder0~6                                                                                                                                                                                                                                                                                                           ; LABCELL_X61_Y19_N24                          ; 96      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|Decoder0~7                                                                                                                                                                                                                                                                                                           ; LABCELL_X61_Y19_N18                          ; 100     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                     ; MLABCELL_X47_Y13_N27                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_rreq                                                                                                                                                                              ; MLABCELL_X47_Y13_N57                         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_wreq                                                                                                                                                                              ; MLABCELL_X47_Y13_N45                         ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:10:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; LABCELL_X60_Y13_N27                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:10:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_rreq                                                                                                                                                                                                     ; LABCELL_X60_Y13_N42                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:10:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_wreq                                                                                                                                                                                                     ; LABCELL_X60_Y13_N54                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:11:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; MLABCELL_X59_Y18_N57                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:11:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_rreq                                                                                                                                                                             ; MLABCELL_X59_Y18_N36                         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:11:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_wreq                                                                                                                                                                                                     ; MLABCELL_X59_Y18_N51                         ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:12:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; MLABCELL_X59_Y17_N6                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:12:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_rreq                                                                                                                                                                             ; LABCELL_X57_Y16_N54                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:12:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_wreq                                                                                                                                                                             ; LABCELL_X57_Y16_N18                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:13:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; LABCELL_X57_Y16_N21                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:13:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_wreq                                                                                                                                                                             ; LABCELL_X57_Y16_N51                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:13:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_rreq                                                                                                                                                                                                     ; LABCELL_X56_Y15_N27                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:14:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; MLABCELL_X59_Y19_N57                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:14:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_wreq                                                                                                                                                                             ; MLABCELL_X59_Y19_N42                         ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:14:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_rreq                                                                                                                                                                                                     ; LABCELL_X53_Y19_N12                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:15:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; MLABCELL_X52_Y18_N54                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:15:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_rreq                                                                                                                                                                                                     ; MLABCELL_X52_Y18_N12                         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:15:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_wreq                                                                                                                                                                                                     ; MLABCELL_X52_Y18_N51                         ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:16:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; MLABCELL_X59_Y22_N54                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:16:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_rreq                                                                                                                                                                             ; MLABCELL_X59_Y22_N42                         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:16:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_wreq                                                                                                                                                                             ; MLABCELL_X59_Y22_N57                         ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:17:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; LABCELL_X48_Y21_N24                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:17:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_rreq                                                                                                                                                                                                     ; LABCELL_X50_Y22_N48                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:17:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_wreq                                                                                                                                                                                                     ; MLABCELL_X47_Y22_N24                         ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; LABCELL_X61_Y20_N54                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_rreq                                                                                                                                                                             ; LABCELL_X61_Y20_N15                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_wreq                                                                                                                                                                             ; LABCELL_X55_Y20_N42                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:19:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; LABCELL_X51_Y18_N27                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:19:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_rreq                                                                                                                                                                             ; LABCELL_X53_Y19_N0                           ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:19:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_wreq                                                                                                                                                                             ; LABCELL_X51_Y19_N12                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                     ; LABCELL_X60_Y16_N45                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_rreq                                                                                                                                                                              ; LABCELL_X60_Y16_N57                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_wreq                                                                                                                                                                              ; LABCELL_X60_Y16_N21                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:20:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; MLABCELL_X52_Y19_N54                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:20:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_rreq                                                                                                                                                                             ; MLABCELL_X52_Y19_N18                         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:20:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_wreq                                                                                                                                                                                                     ; MLABCELL_X52_Y19_N57                         ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:21:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; MLABCELL_X47_Y22_N48                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:21:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_wreq                                                                                                                                                                             ; MLABCELL_X47_Y22_N51                         ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:21:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_rreq                                                                                                                                                                                                     ; LABCELL_X53_Y24_N21                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:22:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; LABCELL_X50_Y23_N48                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:22:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_rreq                                                                                                                                                                             ; LABCELL_X50_Y23_N18                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:22:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_wreq                                                                                                                                                                             ; LABCELL_X50_Y23_N45                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:23:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; LABCELL_X53_Y24_N54                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:23:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_rreq                                                                                                                                                                             ; LABCELL_X53_Y24_N12                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:23:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_wreq                                                                                                                                                                                                     ; LABCELL_X53_Y24_N51                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:24:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; LABCELL_X62_Y25_N27                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:24:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_wreq                                                                                                                                                                             ; LABCELL_X62_Y25_N30                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:24:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_rreq                                                                                                                                                                                                     ; LABCELL_X62_Y25_N42                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:25:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; LABCELL_X68_Y25_N54                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:25:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_wreq                                                                                                                                                                             ; LABCELL_X62_Y25_N39                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:25:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_rreq                                                                                                                                                                                                     ; LABCELL_X68_Y25_N51                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:26:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; LABCELL_X57_Y23_N27                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:26:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_rreq                                                                                                                                                                                                     ; LABCELL_X57_Y23_N42                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:26:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_wreq                                                                                                                                                                                                     ; LABCELL_X57_Y23_N57                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:27:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; LABCELL_X71_Y19_N3                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:27:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_wreq                                                                                                                                                                             ; LABCELL_X71_Y19_N9                           ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:27:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_rreq                                                                                                                                                                                                     ; LABCELL_X71_Y19_N57                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:28:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; LABCELL_X53_Y23_N45                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:28:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_wreq                                                                                                                                                                             ; LABCELL_X53_Y23_N15                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:28:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_rreq                                                                                                                                                                                                     ; LABCELL_X53_Y23_N51                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:29:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; LABCELL_X60_Y22_N54                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:29:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_rreq                                                                                                                                                                             ; LABCELL_X60_Y22_N15                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:29:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_wreq                                                                                                                                                                             ; LABCELL_X60_Y22_N51                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:2:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                     ; LABCELL_X48_Y16_N51                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:2:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_wreq                                                                                                                                                                              ; LABCELL_X48_Y16_N42                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:2:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_rreq                                                                                                                                                                                                      ; LABCELL_X48_Y16_N54                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; LABCELL_X66_Y21_N27                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_rreq                                                                                                                                                                                                     ; LABCELL_X66_Y21_N21                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_wreq                                                                                                                                                                                                     ; LABCELL_X66_Y21_N42                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:31:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; LABCELL_X67_Y19_N27                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:31:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_rreq                                                                                                                                                                                                     ; LABCELL_X67_Y19_N18                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:31:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_wreq                                                                                                                                                                                                     ; LABCELL_X67_Y19_N54                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:32:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; LABCELL_X64_Y19_N27                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:32:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_rreq                                                                                                                                                                             ; LABCELL_X64_Y19_N18                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:32:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_wreq                                                                                                                                                                                                     ; LABCELL_X64_Y19_N6                           ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:33:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; LABCELL_X74_Y15_N6                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:33:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_rreq                                                                                                                                                                             ; LABCELL_X73_Y15_N18                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:33:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_wreq                                                                                                                                                                                                     ; LABCELL_X73_Y15_N48                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:34:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; LABCELL_X75_Y17_N48                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:34:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_wreq                                                                                                                                                                             ; LABCELL_X75_Y17_N57                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:34:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_rreq                                                                                                                                                                                                     ; LABCELL_X75_Y17_N21                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:35:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; LABCELL_X68_Y16_N54                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:35:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_wreq                                                                                                                                                                             ; LABCELL_X68_Y16_N18                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:35:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_rreq                                                                                                                                                                                                     ; LABCELL_X68_Y16_N57                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:36:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; LABCELL_X75_Y16_N48                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:36:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_rreq                                                                                                                                                                                                     ; LABCELL_X75_Y16_N21                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:36:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_wreq                                                                                                                                                                                                     ; LABCELL_X75_Y16_N57                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:37:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; LABCELL_X73_Y15_N51                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:37:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_rreq                                                                                                                                                                             ; LABCELL_X73_Y15_N42                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:37:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_wreq                                                                                                                                                                                                     ; LABCELL_X70_Y16_N51                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:38:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; LABCELL_X75_Y18_N54                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:38:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_wreq                                                                                                                                                                             ; LABCELL_X75_Y18_N42                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:38:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_rreq                                                                                                                                                                                                     ; LABCELL_X75_Y18_N45                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:39:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; LABCELL_X71_Y20_N57                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:39:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_rreq                                                                                                                                                                                                     ; LABCELL_X68_Y18_N57                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:39:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_wreq                                                                                                                                                                                                     ; LABCELL_X68_Y18_N48                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:3:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                     ; LABCELL_X61_Y20_N21                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:3:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_rreq                                                                                                                                                                              ; MLABCELL_X59_Y20_N27                         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:3:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_wreq                                                                                                                                                                                                      ; LABCELL_X61_Y20_N24                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:40:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; LABCELL_X74_Y19_N54                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:40:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_rreq                                                                                                                                                                                                     ; LABCELL_X74_Y19_N18                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:40:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_wreq                                                                                                                                                                                                     ; LABCELL_X74_Y19_N57                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; LABCELL_X67_Y23_N27                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_rreq                                                                                                                                                                             ; LABCELL_X67_Y23_N45                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_wreq                                                                                                                                                                             ; LABCELL_X67_Y23_N21                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:42:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; LABCELL_X75_Y20_N27                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:42:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_rreq                                                                                                                                                                             ; LABCELL_X75_Y20_N18                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:42:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_wreq                                                                                                                                                                                                     ; LABCELL_X75_Y20_N24                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:43:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; LABCELL_X74_Y23_N51                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:43:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_rreq                                                                                                                                                                                                     ; LABCELL_X74_Y23_N45                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:43:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_wreq                                                                                                                                                                                                     ; LABCELL_X74_Y23_N12                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:44:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; LABCELL_X75_Y22_N57                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:44:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_rreq                                                                                                                                                                             ; LABCELL_X75_Y22_N42                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:44:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_wreq                                                                                                                                                                             ; LABCELL_X75_Y22_N54                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:45:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; MLABCELL_X72_Y23_N21                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:45:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_rreq                                                                                                                                                                             ; MLABCELL_X72_Y23_N3                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:45:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_wreq                                                                                                                                                                             ; LABCELL_X74_Y23_N48                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:46:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; LABCELL_X66_Y20_N54                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:46:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_rreq                                                                                                                                                                             ; LABCELL_X66_Y20_N42                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:46:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_wreq                                                                                                                                                                                                     ; LABCELL_X66_Y20_N57                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:47:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                    ; LABCELL_X68_Y22_N48                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:47:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_rreq                                                                                                                                                                             ; LABCELL_X68_Y22_N42                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:47:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_wreq                                                                                                                                                                                                     ; LABCELL_X68_Y22_N57                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:4:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                     ; LABCELL_X55_Y14_N42                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:4:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_rreq                                                                                                                                                                                                      ; LABCELL_X55_Y14_N54                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:4:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_wreq                                                                                                                                                                                                      ; LABCELL_X55_Y14_N51                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:5:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                     ; LABCELL_X60_Y20_N57                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:5:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_wreq                                                                                                                                                                              ; MLABCELL_X59_Y18_N18                         ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:5:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_rreq                                                                                                                                                                                                      ; MLABCELL_X59_Y18_N15                         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:6:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                     ; LABCELL_X53_Y16_N54                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:6:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_wreq                                                                                                                                                                              ; LABCELL_X53_Y16_N21                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:6:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_rreq                                                                                                                                                                                                      ; LABCELL_X53_Y19_N21                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:7:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                     ; MLABCELL_X52_Y13_N24                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:7:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_wreq                                                                                                                                                                              ; LABCELL_X63_Y13_N15                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:7:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_rreq                                                                                                                                                                                                      ; LABCELL_X63_Y13_N51                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:8:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                     ; LABCELL_X63_Y13_N57                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:8:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_rreq                                                                                                                                                                              ; LABCELL_X63_Y13_N18                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:8:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|valid_wreq                                                                                                                                                                              ; LABCELL_X63_Y13_N54                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:9:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|_~0                                                                                                                                                                                     ; LABCELL_X55_Y16_N45                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:9:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_rreq                                                                                                                                                                                                      ; LABCELL_X55_Y16_N21                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:9:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|valid_wreq                                                                                                                                                                                                      ; LABCELL_X55_Y16_N33                          ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|LessThan4~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X60_Y21_N36                          ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|rdreq[0]                                                                                                                                                                                                                                                                                                             ; FF_X53_Y23_N56                               ; 145     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|tickCount[5]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X62_Y4_N21                           ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|CntLgt[19]~1                                                                                                                                                                                                                                                                                                                       ; LABCELL_X46_Y49_N42                          ; 69      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|CntLgt[19]~2                                                                                                                                                                                                                                                                                                                       ; LABCELL_X46_Y49_N39                          ; 69      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|CntLgt[2]~3                                                                                                                                                                                                                                                                                                                        ; LABCELL_X46_Y49_N33                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|Selector7~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X42_Y55_N21                          ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|Stop_sig                                                                                                                                                                                                                                                                                                                           ; FF_X47_Y29_N50                               ; 21      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Slave:Slave|AS_ReadData[0]~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X43_Y46_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Slave:Slave|AS_ReadData[11]~3                                                                                                                                                                                                                                                                                                              ; LABCELL_X46_Y46_N45                          ; 31      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Slave:Slave|sig_BaseAddress[0]~0                                                                                                                                                                                                                                                                                                           ; LABCELL_X46_Y46_N39                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Slave:Slave|sig_length[2]~1                                                                                                                                                                                                                                                                                                                ; LABCELL_X46_Y46_N18                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|_~0                                                                                                                                                                                                    ; LABCELL_X46_Y27_N57                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|valid_rdreq~0                                                                                                                                                                                          ; MLABCELL_X47_Y27_N54                         ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|valid_wrreq~0                                                                                                                                                                                          ; LABCELL_X45_Y27_N51                          ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|Source_Data[18]~0                                                                                                                                                                                                                                                                                                      ; LABCELL_X37_Y27_N30                          ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|Source_Valid                                                                                                                                                                                                                                                                                                           ; FF_X37_Y27_N20                               ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|StateM.s_transmit2~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y27_N57                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|StateM.s_transmit3                                                                                                                                                                                                                                                                                                     ; FF_X37_Y27_N56                               ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                          ; FF_X46_Y57_N41                               ; 236     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                          ; FF_X40_Y48_N56                               ; 27      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; Pyramic_Array:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                              ; FF_X36_Y27_N14                               ; 3230    ; Async. clear               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; Pyramic_Array:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                              ; FF_X36_Y27_N14                               ; 125     ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                            ; JTAG_X0_Y2_N3                                ; 1265    ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                            ; JTAG_X0_Y2_N3                                ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                ; FF_X13_Y26_N2                                ; 69      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3                                                   ; MLABCELL_X15_Y25_N0                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                        ; FF_X16_Y27_N2                                ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                                        ; LABCELL_X13_Y25_N42                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6                                                        ; LABCELL_X13_Y27_N3                           ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                                                          ; FF_X16_Y27_N59                               ; 108     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                                                          ; FF_X16_Y27_N53                               ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3                                                          ; MLABCELL_X15_Y27_N33                         ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~4                                                          ; LABCELL_X16_Y27_N18                          ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1                                           ; MLABCELL_X15_Y25_N54                         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                             ; LABCELL_X13_Y27_N48                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~2                                                 ; LABCELL_X16_Y27_N42                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~2                                   ; LABCELL_X11_Y27_N24                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~1                              ; MLABCELL_X15_Y25_N3                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                     ; FF_X13_Y26_N47                               ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                    ; FF_X15_Y26_N53                               ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                     ; FF_X13_Y26_N32                               ; 72      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                     ; FF_X15_Y25_N50                               ; 64      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0                                      ; LABCELL_X13_Y27_N6                           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                              ; MLABCELL_X15_Y26_N24                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                    ; FF_X15_Y26_N44                               ; 63      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                  ; MLABCELL_X15_Y25_N57                         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1                                                                                                                                                   ; MLABCELL_X21_Y31_N54                         ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0                                                                                                                                                   ; MLABCELL_X21_Y31_N12                         ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                                                    ; FF_X21_Y27_N35                               ; 25      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                                 ; FF_X21_Y31_N44                               ; 104     ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                                                                                                       ; LABCELL_X23_Y29_N30                          ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                                                ; MLABCELL_X21_Y31_N21                         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                                                 ; LABCELL_X23_Y29_N21                          ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                                                 ; LABCELL_X23_Y29_N18                          ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                                                   ; FF_X17_Y27_N8                                ; 949     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y31_N57                         ; 25      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]~1                                                                                                                                                                                                                          ; LABCELL_X23_Y29_N54                          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]~1                                                                                                                                                                                                                     ; MLABCELL_X21_Y35_N6                          ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                                                                                                              ; MLABCELL_X21_Y31_N18                         ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                                               ; MLABCELL_X21_Y31_N36                         ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                                                              ; MLABCELL_X21_Y31_N30                         ; 38      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                                                   ; MLABCELL_X21_Y27_N21                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                                                         ; MLABCELL_X21_Y27_N54                         ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1bi:auto_generated|cout_actual                                                                                              ; LABCELL_X31_Y29_N51                          ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated|cout_actual                                                                                                             ; MLABCELL_X21_Y27_N24                         ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual                                                                                                                ; LABCELL_X23_Y29_N6                           ; 2       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                                                          ; LABCELL_X23_Y29_N36                          ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                                                             ; LABCELL_X23_Y29_N45                          ; 198     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                                               ; MLABCELL_X21_Y27_N30                         ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset                                                                                                                                                                      ; MLABCELL_X21_Y27_N39                         ; 2       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                                                                                                                   ; MLABCELL_X21_Y27_N27                         ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load                                                                                                                                                                      ; MLABCELL_X21_Y27_N36                         ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~5                                                                                                                                                                                                                                          ; LABCELL_X18_Y27_N33                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~1                                                                                                                                                                                                                                     ; LABCELL_X18_Y27_N30                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                                                       ; LABCELL_X19_Y29_N12                          ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_gen~0                                                                                                                                                                                                                                                               ; LABCELL_X23_Y29_N48                          ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]~0                                                                                                                                                                                                                                                       ; LABCELL_X23_Y29_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~0                                                                                                                                                                                                                                                  ; LABCELL_X23_Y29_N51                          ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                                           ; MLABCELL_X21_Y31_N27                         ; 634     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                             ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                         ; PIN_AF14                              ; 1849    ; Global Clock         ; GCLK7            ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_Primary_PLL:primary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fboutclk_wire[0] ; FRACTIONALPLL_X0_Y15_N0               ; 1       ; Global Clock         ; --               ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_Primary_PLL:primary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                        ; PLLOUTPUTCOUNTER_X0_Y22_N1            ; 1       ; Global Clock         ; GCLK6            ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_Secondary_PLL:secondary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                    ; PLLOUTPUTCOUNTER_X0_Y34_N1            ; 4480    ; Global Clock         ; GCLK1            ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_Secondary_PLL:secondary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]                                    ; PLLOUTPUTCOUNTER_X0_Y31_N1            ; 240     ; Global Clock         ; GCLK3            ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_audio_pll_0:audio_pll_0|Pyramic_Array_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i|outclk_wire[0]                      ; PLLOUTPUTCOUNTER_X0_Y61_N1            ; 1       ; Global Clock         ; GCLK14           ; --                        ;
; Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                      ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 10      ; Global Clock         ; GCLK8            ; --                        ;
; Pyramic_Array:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; FF_X36_Y27_N14                        ; 3230    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                     ; JTAG_X0_Y2_N3                         ; 1265    ; Global Clock         ; GCLK0            ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                          ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all         ; 949     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena ; 634     ;
+-------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                               ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                                      ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|ALTDPRAM_INSTANCE   ; MLAB       ; Simple Dual Port ; Single Clock ; 3            ; 16           ; 3            ; 16           ; yes                    ; no                      ; no                     ; yes                     ; 48     ; 3                           ; 16                          ; 3                           ; 16                          ; 48                  ; 0           ; 16         ; None                                                     ; LAB_X28_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                      ;                 ;                 ;          ;                        ;                                             ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem|altera_syncram_6pu3:auto_generated|altsyncram_9tb4:altsyncram1|ALTSYNCRAM    ; M10K block ; Simple Dual Port ; Single Clock ; 46           ; 39           ; 46           ; 39           ; yes                    ; no                      ; yes                    ; yes                     ; 1794   ; 46                          ; 39                          ; 46                          ; 39                          ; 1794                ; 1           ; 0          ; None                                                     ; M10K_X14_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM            ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem|altera_syncram_als3:auto_generated|altsyncram_dp94:altsyncram1|ALTSYNCRAM    ; M10K block ; Simple Dual Port ; Single Clock ; 144          ; 6            ; 144          ; 6            ; yes                    ; no                      ; yes                    ; yes                     ; 864    ; 144                         ; 6                           ; 144                         ; 6                           ; 864                 ; 1           ; 0          ; None                                                     ; M10K_X14_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM            ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|altera_syncram_3h34:auto_generated|altsyncram_h6e4:altsyncram1|ALTSYNCRAM    ; M10K block ; ROM              ; Single Clock ; 3056         ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 48896  ; 3056                        ; 16                          ; --                          ; --                          ; 48896               ; 8           ; 0          ; Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm0_lutmem.hex ; M10K_X14_Y44_N0, M10K_X5_Y45_N0, M10K_X5_Y36_N0, M10K_X14_Y36_N0, M10K_X5_Y41_N0, M10K_X14_Y46_N0, M10K_X14_Y37_N0, M10K_X5_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem|altera_syncram_4h34:auto_generated|altsyncram_i6e4:altsyncram1|ALTSYNCRAM    ; M10K block ; ROM              ; Single Clock ; 3056         ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 48896  ; 3056                        ; 16                          ; --                          ; --                          ; 48896               ; 8           ; 0          ; Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm1_lutmem.hex ; M10K_X5_Y44_N0, M10K_X14_Y47_N0, M10K_X5_Y37_N0, M10K_X5_Y40_N0, M10K_X14_Y41_N0, M10K_X14_Y45_N0, M10K_X14_Y49_N0, M10K_X14_Y48_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem|altera_syncram_5h34:auto_generated|altsyncram_j6e4:altsyncram1|ALTSYNCRAM    ; M10K block ; ROM              ; Single Clock ; 3056         ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 48896  ; 3056                        ; 16                          ; --                          ; --                          ; 48896               ; 8           ; 0          ; Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm2_lutmem.hex ; M10K_X14_Y43_N0, M10K_X14_Y39_N0, M10K_X5_Y39_N0, M10K_X5_Y43_N0, M10K_X26_Y49_N0, M10K_X26_Y48_N0, M10K_X26_Y47_N0, M10K_X5_Y42_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_aus3:auto_generated|altsyncram_d2a4:altsyncram1|ALTSYNCRAM  ; M10K block ; Simple Dual Port ; Single Clock ; 2048         ; 16           ; 2048         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 32768  ; 2048                        ; 16                          ; 2048                        ; 16                          ; 32768               ; 4           ; 0          ; None                                                     ; M10K_X14_Y29_N0, M10K_X14_Y30_N0, M10K_X14_Y27_N0, M10K_X14_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem|altera_syncram_6us3:auto_generated|altsyncram_92a4:altsyncram1|ALTSYNCRAM  ; M10K block ; Simple Dual Port ; Single Clock ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 65536  ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 7           ; 0          ; None                                                     ; M10K_X14_Y34_N0, M10K_X5_Y35_N0, M10K_X14_Y35_N0, M10K_X14_Y32_N0, M10K_X5_Y32_N0, M10K_X5_Y33_N0, M10K_X5_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|ALTDPRAM_INSTANCE  ; MLAB       ; Simple Dual Port ; Single Clock ; 3            ; 16           ; 3            ; 16           ; yes                    ; no                      ; no                     ; yes                     ; 48     ; 3                           ; 16                          ; 3                           ; 16                          ; 48                  ; 0           ; 16         ; None                                                     ; LAB_X34_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                      ;                 ;                 ;          ;                        ;                                             ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem|altera_syncram_6pu3:auto_generated|altsyncram_9tb4:altsyncram1|ALTSYNCRAM   ; M10K block ; Simple Dual Port ; Single Clock ; 46           ; 39           ; 46           ; 39           ; yes                    ; no                      ; yes                    ; yes                     ; 1794   ; 46                          ; 39                          ; 46                          ; 39                          ; 1794                ; 1           ; 0          ; None                                                     ; M10K_X26_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM            ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem|altera_syncram_als3:auto_generated|altsyncram_dp94:altsyncram1|ALTSYNCRAM   ; M10K block ; Simple Dual Port ; Single Clock ; 144          ; 6            ; 144          ; 6            ; yes                    ; no                      ; yes                    ; yes                     ; 864    ; 144                         ; 6                           ; 144                         ; 6                           ; 864                 ; 1           ; 0          ; None                                                     ; M10K_X26_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM            ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|altera_syncram_3h34:auto_generated|altsyncram_h6e4:altsyncram1|ALTSYNCRAM   ; M10K block ; ROM              ; Single Clock ; 3056         ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 48896  ; 3056                        ; 16                          ; --                          ; --                          ; 48896               ; 8           ; 0          ; Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm0_lutmem.hex ; M10K_X38_Y17_N0, M10K_X14_Y22_N0, M10K_X38_Y20_N0, M10K_X26_Y15_N0, M10K_X38_Y15_N0, M10K_X38_Y19_N0, M10K_X14_Y19_N0, M10K_X38_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem|altera_syncram_4h34:auto_generated|altsyncram_i6e4:altsyncram1|ALTSYNCRAM   ; M10K block ; ROM              ; Single Clock ; 3056         ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 48896  ; 3056                        ; 16                          ; --                          ; --                          ; 48896               ; 8           ; 0          ; Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm1_lutmem.hex ; M10K_X26_Y19_N0, M10K_X38_Y18_N0, M10K_X26_Y18_N0, M10K_X41_Y19_N0, M10K_X26_Y22_N0, M10K_X26_Y17_N0, M10K_X14_Y18_N0, M10K_X41_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem|altera_syncram_5h34:auto_generated|altsyncram_j6e4:altsyncram1|ALTSYNCRAM   ; M10K block ; ROM              ; Single Clock ; 3056         ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 48896  ; 3056                        ; 16                          ; --                          ; --                          ; 48896               ; 8           ; 0          ; Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm2_lutmem.hex ; M10K_X14_Y17_N0, M10K_X14_Y21_N0, M10K_X41_Y20_N0, M10K_X26_Y20_N0, M10K_X26_Y16_N0, M10K_X41_Y17_N0, M10K_X14_Y20_N0, M10K_X26_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_aus3:auto_generated|altsyncram_d2a4:altsyncram1|ALTSYNCRAM ; M10K block ; Simple Dual Port ; Single Clock ; 2048         ; 16           ; 2048         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 32768  ; 2048                        ; 16                          ; 2048                        ; 16                          ; 32768               ; 4           ; 0          ; None                                                     ; M10K_X41_Y25_N0, M10K_X38_Y25_N0, M10K_X41_Y24_N0, M10K_X38_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem|altera_syncram_6us3:auto_generated|altsyncram_92a4:altsyncram1|ALTSYNCRAM ; M10K block ; Simple Dual Port ; Single Clock ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 65536  ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 7           ; 0          ; None                                                     ; M10K_X41_Y22_N0, M10K_X38_Y24_N0, M10K_X38_Y23_N0, M10K_X41_Y21_N0, M10K_X38_Y22_N0, M10K_X41_Y23_N0, M10K_X38_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM                           ; AUTO       ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 2048   ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1           ; 0          ; None                                                     ; M10K_X14_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM                          ; AUTO       ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 2048   ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1           ; 0          ; None                                                     ; M10K_X14_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                   ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 2                           ; 8                           ; 2                           ; 8                           ; 16                  ; 1           ; 0          ; None                                                     ; M10K_X14_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Grounded Input Enables                 ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048   ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1           ; 0          ; None                                                     ; M10K_X41_Y57_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                         ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X49_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:10:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X58_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:11:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X58_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:12:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X58_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:13:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X58_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:14:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X58_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:15:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X58_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:16:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X58_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:17:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X49_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X58_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:19:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X49_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                         ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X49_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:20:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X49_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:21:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X49_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:22:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X49_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:23:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X58_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:24:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X58_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:25:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X69_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:26:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X58_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:27:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X69_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:28:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X58_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:29:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X58_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:2:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                         ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X49_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X69_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:31:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X69_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:32:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X69_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:33:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X76_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:34:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X76_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:35:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X69_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:36:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X76_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:37:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X69_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:38:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X76_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:39:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X69_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:3:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                         ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X49_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:40:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X76_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X76_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:42:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X76_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:43:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X76_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:44:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X76_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:45:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X69_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:46:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X69_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:47:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X69_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:4:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                         ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X49_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:5:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                         ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X49_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:6:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                         ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X58_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:7:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                         ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X49_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:8:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                         ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X69_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:9:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                         ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                     ; M10K_X58_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|altsyncram_j671:fifo_ram|ALTSYNCRAM                                                                               ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 2048   ; 64                          ; 32                          ; 128                         ; 16                          ; 2048                ; 1           ; 0          ; None                                                     ; M10K_X49_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Mixed Width                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fb84:auto_generated|ALTSYNCRAM                                                                                              ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 4096         ; 199          ; 4096         ; 199          ; yes                    ; no                      ; yes                    ; no                      ; 815104 ; 4096                        ; 199                         ; 4096                        ; 199                         ; 815104              ; 100         ; 0          ; None                                                     ; M10K_X41_Y42_N0, M10K_X41_Y46_N0, M10K_X49_Y39_N0, M10K_X41_Y40_N0, M10K_X49_Y43_N0, M10K_X41_Y47_N0, M10K_X58_Y36_N0, M10K_X49_Y40_N0, M10K_X49_Y47_N0, M10K_X49_Y42_N0, M10K_X41_Y48_N0, M10K_X49_Y44_N0, M10K_X49_Y36_N0, M10K_X49_Y41_N0, M10K_X38_Y41_N0, M10K_X41_Y49_N0, M10K_X41_Y41_N0, M10K_X49_Y45_N0, M10K_X38_Y40_N0, M10K_X38_Y43_N0, M10K_X26_Y33_N0, M10K_X26_Y31_N0, M10K_X26_Y27_N0, M10K_X26_Y28_N0, M10K_X26_Y29_N0, M10K_X26_Y45_N0, M10K_X26_Y30_N0, M10K_X41_Y44_N0, M10K_X41_Y38_N0, M10K_X38_Y44_N0, M10K_X26_Y44_N0, M10K_X38_Y47_N0, M10K_X26_Y42_N0, M10K_X38_Y42_N0, M10K_X38_Y46_N0, M10K_X41_Y30_N0, M10K_X38_Y28_N0, M10K_X58_Y28_N0, M10K_X41_Y26_N0, M10K_X49_Y26_N0, M10K_X38_Y29_N0, M10K_X41_Y28_N0, M10K_X38_Y27_N0, M10K_X41_Y27_N0, M10K_X49_Y27_N0, M10K_X58_Y33_N0, M10K_X49_Y33_N0, M10K_X38_Y33_N0, M10K_X58_Y32_N0, M10K_X41_Y39_N0, M10K_X58_Y30_N0, M10K_X38_Y38_N0, M10K_X41_Y33_N0, M10K_X49_Y30_N0, M10K_X49_Y38_N0, M10K_X49_Y28_N0, M10K_X41_Y32_N0, M10K_X49_Y34_N0, M10K_X38_Y30_N0, M10K_X38_Y32_N0, M10K_X41_Y37_N0, M10K_X58_Y34_N0, M10K_X26_Y26_N0, M10K_X41_Y36_N0, M10K_X38_Y36_N0, M10K_X41_Y31_N0, M10K_X41_Y34_N0, M10K_X38_Y35_N0, M10K_X26_Y41_N0, M10K_X26_Y32_N0, M10K_X26_Y34_N0, M10K_X26_Y36_N0, M10K_X14_Y42_N0, M10K_X26_Y37_N0, M10K_X26_Y40_N0, M10K_X26_Y38_N0, M10K_X26_Y46_N0, M10K_X26_Y39_N0, M10K_X38_Y48_N0, M10K_X26_Y43_N0, M10K_X14_Y26_N0, M10K_X26_Y35_N0, M10K_X38_Y49_N0, M10K_X38_Y39_N0, M10K_X41_Y35_N0, M10K_X38_Y34_N0, M10K_X58_Y35_N0, M10K_X41_Y43_N0, M10K_X49_Y35_N0, M10K_X58_Y29_N0, M10K_X41_Y29_N0, M10K_X49_Y31_N0, M10K_X38_Y37_N0, M10K_X49_Y29_N0, M10K_X49_Y32_N0, M10K_X41_Y45_N0, M10K_X58_Y31_N0, M10K_X38_Y31_N0, M10K_X38_Y45_N0, M10K_X58_Y27_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------+
; Fitter DSP Block Usage Summary              ;
+-------------------------------+-------------+
; Statistic                     ; Number Used ;
+-------------------------------+-------------+
; Two Independent 18x18         ; 2           ;
; Sum of two 18x18              ; 2           ;
; Total number of DSP blocks    ; 4           ;
;                               ;             ;
; Fixed Point Signed Multiplier ; 6           ;
+-------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                    ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|Mult2~mac  ; Two Independent 18x18 ; DSP_X20_Y35_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|Add35~mac  ; Sum of two 18x18      ; DSP_X20_Y33_N0 ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|Mult2~mac ; Two Independent 18x18 ; DSP_X32_Y24_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|Add35~mac ; Sum of two 18x18      ; DSP_X32_Y22_N0 ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 16,199 / 289,320 ( 6 % )  ;
; C12 interconnects                           ; 270 / 13,420 ( 2 % )      ;
; C2 interconnects                            ; 5,921 / 119,108 ( 5 % )   ;
; C4 interconnects                            ; 3,829 / 56,300 ( 7 % )    ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 1,522 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 8 / 16 ( 50 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 75 / 852 ( 9 % )          ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 34 / 408 ( 8 % )          ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 98 / 156 ( 63 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 3,561 / 84,580 ( 4 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 268 / 12,676 ( 2 % )      ;
; R14/C12 interconnect drivers                ; 446 / 20,720 ( 2 % )      ;
; R3 interconnects                            ; 7,354 / 130,992 ( 6 % )   ;
; R6 interconnects                            ; 10,408 / 266,960 ( 4 % )  ;
; Spine clocks                                ; 40 / 360 ( 11 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass          ; 0            ; 98           ; 98           ; 0            ; 32           ; 183       ; 98           ; 0            ; 0            ; 0            ; 0            ; 36           ; 46           ; 71           ; 0            ; 0            ; 0            ; 0            ; 46           ; 25           ; 0            ; 0            ; 0            ; 46           ; 25           ; 183       ; 183       ; 94           ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable  ; 183          ; 85           ; 85           ; 183          ; 151          ; 0         ; 85           ; 183          ; 183          ; 183          ; 183          ; 147          ; 137          ; 112          ; 183          ; 183          ; 183          ; 183          ; 137          ; 158          ; 183          ; 183          ; 183          ; 137          ; 158          ; 0         ; 0         ; 89           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; ADC_CS_n            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ADC_DIN             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ADC_DOUT            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ADC_SCLK            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; AUD_ADCDAT          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; AUD_DACDAT          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; AUD_XCK             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; FPGA_I2C_SCLK       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; KEY_N[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY_N[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY_N[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY_N[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[7]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[8]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[9]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; SW[0]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[1]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[2]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[3]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[4]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[5]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[6]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[7]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[8]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[9]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CK_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_CK_P       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_CKE        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CS_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ODT        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RESET_N    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_WE_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_GTX_CLK    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_MDC        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[0] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[1] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[2] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[3] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_EN      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_CLK          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_UART_TX         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; AUD_ADCLRCK         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[0]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[1]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[2]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[3]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[4]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[5]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[6]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[7]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[9]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[30]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[31]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[32]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[33]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[34]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[35]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_CONV_USB_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_GPIO[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_GPIO[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_GSENSOR_INT     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C_CONTROL     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C1_SCLK       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C1_SDAT       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C2_SCLK       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C2_SDAT       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; AUD_BCLK            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; AUD_DACLRCK         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; FPGA_I2C_SDAT       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[8]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[10]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[11]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[12]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[13]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[14]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[15]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[16]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[17]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[18]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[19]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[20]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[21]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[22]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[23]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[24]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[25]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[26]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[27]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[28]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[29]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQ[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQS_N[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_INT_N      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_MDIO       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_KEY_N           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_LED             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_CMD          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[0]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[1]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[2]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[3]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_RX_DATA[0] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DATA[1] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DATA[2] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DATA[3] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_CLK     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DV      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_UART_RX         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RZQ        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK_50            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 1554.1            ;
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 268.9             ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                      ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                               ; 5.953             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                               ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                               ; 5.953             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                               ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                               ; 5.953             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; 5.885             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; 5.885             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; 5.885             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; 5.621             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; 5.621             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; 5.621             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; 5.621             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; 5.621             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; 5.621             ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                     ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                         ; 5.392             ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                         ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                         ; 5.392             ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                               ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                         ; 5.392             ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                            ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                         ; 5.392             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                         ; 5.392             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]                    ; 5.113             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; 4.568             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; 4.568             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; 4.568             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; 4.568             ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                           ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                         ; 4.464             ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                         ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                         ; 4.464             ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                            ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                         ; 4.464             ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                              ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                         ; 4.464             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                           ; 4.328             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                           ; 4.328             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                           ; 4.328             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; 4.230             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; 4.230             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[436]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[435]                                                                      ; 1.355             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150]                                                                      ; 1.251             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.210             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated|counter_reg_bit[4]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fb84:auto_generated|ram_block1a125~portb_address_reg0                                                                                                                             ; 1.180             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated|counter_reg_bit[5]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fb84:auto_generated|ram_block1a125~portb_address_reg0                                                                                                                             ; 1.177             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated|counter_reg_bit[6]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fb84:auto_generated|ram_block1a125~portb_address_reg0                                                                                                                             ; 1.176             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated|counter_reg_bit[7]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fb84:auto_generated|ram_block1a125~portb_address_reg0                                                                                                                             ; 1.157             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated|counter_reg_bit[9]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fb84:auto_generated|ram_block1a125~portb_address_reg0                                                                                                                             ; 1.154             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated|counter_reg_bit[8]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fb84:auto_generated|ram_block1a125~portb_address_reg0                                                                                                                             ; 1.146             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated|counter_reg_bit[10]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fb84:auto_generated|ram_block1a125~portb_address_reg0                                                                                                                             ; 1.139             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                  ; 1.133             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated|counter_reg_bit[3]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fb84:auto_generated|ram_block1a125~portb_address_reg0                                                                                                                             ; 1.127             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.126             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ; 1.125             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated|counter_reg_bit[2]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fb84:auto_generated|ram_block1a125~portb_address_reg0                                                                                                                             ; 1.122             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.121             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; 1.104             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ; 1.091             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.091             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ; 1.090             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.090             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; 1.090             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; 1.089             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[461]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[460]                                                                      ; 1.088             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                  ; 1.086             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; 1.082             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; 1.082             ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                         ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                         ; 1.081             ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                         ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                         ; 1.081             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                             ; 1.080             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ; 1.079             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                             ; 1.079             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ; 1.078             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; 1.078             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; 1.077             ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                            ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                            ; 1.077             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated|counter_reg_bit[11]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fb84:auto_generated|ram_block1a125~portb_address_reg0                                                                                                                             ; 1.076             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ; 1.074             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; 1.073             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated|counter_reg_bit[1]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fb84:auto_generated|ram_block1a125~portb_address_reg0                                                                                                                             ; 1.072             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                         ; 1.070             ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                         ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                         ; 1.069             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.060             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                         ; 1.055             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                        ; 1.055             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; 1.055             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                             ; 1.049             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                             ; 1.049             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                             ; 1.049             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                             ; 1.049             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[360]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[359]                                                                      ; 1.049             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                             ; 1.049             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                             ; 1.049             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                             ; 1.049             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                             ; 1.049             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                             ; 1.049             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                             ; 1.049             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][8]                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                             ; 1.049             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                             ; 1.049             ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                         ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                     ; 1.049             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.048             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; 1.047             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; 1.047             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                         ; 1.046             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; 1.043             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; 1.042             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; 1.038             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.037             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.035             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "Pyramic_Array"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning: RST port on the PLL is not properly connected on instance Pyramic_Array:u0|Pyramic_Array_audio_pll_0:audio_pll_0|Pyramic_Array_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /opt/altera/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "Pyramic_Array:u0|Pyramic_Array_audio_pll_0:audio_pll_0|Pyramic_Array_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ram_block1a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 81 pins of 179 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 125
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL Pyramic_Array:u0|Pyramic_Array_Primary_PLL:primary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll
Info (11178): Promoted 6 clocks (6 global)
    Info (11162): Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 10 fanout uses global clock CLKCTRL_G8
    Info (11162): Pyramic_Array:u0|Pyramic_Array_Secondary_PLL:secondary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 6660 fanout uses global clock CLKCTRL_G1
    Info (11162): Pyramic_Array:u0|Pyramic_Array_Secondary_PLL:secondary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]~CLKENA0 with 305 fanout uses global clock CLKCTRL_G3
    Info (11162): Pyramic_Array:u0|Pyramic_Array_Primary_PLL:primary_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G6
    Info (11162): Pyramic_Array:u0|Pyramic_Array_audio_pll_0:audio_pll_0|Pyramic_Array_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G14
    Info (11162): altera_internal_jtag~TCKUTAPCLKENA0 with 1343 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): CLOCK_50~inputCLKENA0 with 1946 fanout uses global clock CLKCTRL_G7
    Info (11162): Pyramic_Array:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 with 3462 fanout uses global clock CLKCTRL_G0
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:02
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity dcfifo_ucm1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_1v8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *|alt_jtag_atlantic:*|jupdate could not be matched with a register File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *|alt_jtag_atlantic:*|jupdate1* could not be matched with a register File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is an empty collection File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *|alt_jtag_atlantic:*|read could not be matched with a register File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *|alt_jtag_atlantic:*|read1* could not be matched with a register File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is an empty collection File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *|alt_jtag_atlantic:*|read_req could not be matched with a register File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *|alt_jtag_atlantic:*|rvalid0* could not be matched with a register File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is an empty collection File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *|alt_jtag_atlantic:*|wdata[*] could not be matched with a register File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *|alt_jtag_atlantic:*|t_pause* could not be matched with a register File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is an empty collection File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: /opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Info (332104): Reading SDC File: '/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc'
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(4): *fpga_interfaces|f2sdram~FF_3769 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 4
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(4): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 4
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3769}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 4
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(5): *fpga_interfaces|f2sdram~FF_3770 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 5
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(5): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 5
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3770}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 5
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(6): *fpga_interfaces|f2sdram~FF_3771 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 6
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(6): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 6
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3771}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 6
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(8): *fpga_interfaces|f2sdram~FF_3774 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 8
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(8): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 8
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3774}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 8
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(9): *fpga_interfaces|f2sdram~FF_3775 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 9
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(9): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 9
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3775}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 9
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(10): *fpga_interfaces|f2sdram~FF_3776 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 10
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(10): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 10
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3776}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 10
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(12): *fpga_interfaces|f2sdram~FF_3779 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 12
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(12): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 12
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3779}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 12
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(13): *fpga_interfaces|f2sdram~FF_3780 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 13
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(13): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 13
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3780}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 13
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(14): *fpga_interfaces|f2sdram~FF_3781 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 14
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(14): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 14
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3781}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 14
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(20): *fpga_interfaces|f2sdram~FF_3792 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 20
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(20): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 20
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3792}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 20
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(21): *fpga_interfaces|f2sdram~FF_3793 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 21
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(21): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 21
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3793}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 21
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(22): *fpga_interfaces|f2sdram~FF_3795 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 22
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(22): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 22
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3795}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 22
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(23): *fpga_interfaces|f2sdram~FF_3796 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 23
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(23): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 23
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3796}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 23
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(24): *fpga_interfaces|f2sdram~FF_3797 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 24
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(24): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 24
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3797}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 24
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(26): *fpga_interfaces|f2sdram~FF_3799 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 26
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(26): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 26
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3799}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 26
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(27): *fpga_interfaces|f2sdram~FF_3800 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 27
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(27): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 27
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3800}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 27
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(29): *fpga_interfaces|f2sdram~FF_3803 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 29
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(29): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 29
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3803}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 29
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(30): *fpga_interfaces|f2sdram~FF_3805 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 30
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(30): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 30
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3805}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 30
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(32): *fpga_interfaces|f2sdram~FF_3808 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 32
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(32): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 32
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3808}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 32
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(33): *fpga_interfaces|f2sdram~FF_3809 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 33
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(33): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 33
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3809}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 33
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(38): *fpga_interfaces|f2sdram~FF_3816 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 38
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(38): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 38
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3816}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 38
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(39): *fpga_interfaces|f2sdram~FF_3817 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 39
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(39): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 39
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3817}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 39
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(40): *fpga_interfaces|f2sdram~FF_3818 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 40
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(40): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 40
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3818}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 40
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(42): *fpga_interfaces|f2sdram~FF_3821 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 42
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(42): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 42
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3821}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 42
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(43): *fpga_interfaces|f2sdram~FF_3822 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 43
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(43): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 43
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3822}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 43
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(44): *fpga_interfaces|f2sdram~FF_3823 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 44
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(44): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 44
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3823}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 44
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(46): *fpga_interfaces|f2sdram~FF_3831 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 46
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(46): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 46
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3831}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 46
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(47): *fpga_interfaces|f2sdram~FF_3832 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 47
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(47): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 47
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3832}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 47
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(49): *fpga_interfaces|f2sdram~FF_3835 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 49
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(49): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 49
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3835}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 49
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(50): *fpga_interfaces|f2sdram~FF_3837 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 50
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(50): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 50
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3837}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 50
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(65): *fpga_interfaces|f2sdram~FF_1055 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 65
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(65): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 65
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1055}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 65
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(66): *fpga_interfaces|f2sdram~FF_1056 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 66
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(66): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 66
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1056}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 66
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(67): *fpga_interfaces|f2sdram~FF_1057 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 67
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(67): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 67
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1057}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 67
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(69): *fpga_interfaces|f2sdram~FF_1119 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 69
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(69): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 69
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1119}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 69
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(70): *fpga_interfaces|f2sdram~FF_1120 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 70
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(70): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 70
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1120}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 70
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(71): *fpga_interfaces|f2sdram~FF_1121 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 71
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(71): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 71
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1121}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 71
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(72): *fpga_interfaces|f2sdram~FF_3405 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 72
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(72): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 72
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3405}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 72
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(73): *fpga_interfaces|f2sdram~FF_3408 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 73
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(73): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 73
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3408}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 73
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(74): *fpga_interfaces|f2sdram~FF_3409 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 74
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(74): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 74
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3409}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 74
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(75): *fpga_interfaces|f2sdram~FF_3410 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 75
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(75): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 75
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3410}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 75
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(76): *fpga_interfaces|f2sdram~FF_3414 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 76
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(76): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 76
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3414}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 76
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(77): *fpga_interfaces|f2sdram~FF_3417 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 77
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(77): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 77
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3417}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 77
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(78): *fpga_interfaces|f2sdram~FF_3418 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 78
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(78): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 78
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3418}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 78
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(79): *fpga_interfaces|f2sdram~FF_3419 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 79
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(79): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 79
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3419}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 79
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(85): *fpga_interfaces|f2sdram~FF_863 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 85
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(85): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 85
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_863}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 85
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(86): *fpga_interfaces|f2sdram~FF_864 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 86
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(86): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 86
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_864}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 86
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(87): *fpga_interfaces|f2sdram~FF_865 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 87
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(87): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 87
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_865}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 87
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(89): *fpga_interfaces|f2sdram~FF_927 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 89
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(89): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 89
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_927}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 89
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(90): *fpga_interfaces|f2sdram~FF_928 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 90
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(90): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 90
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_928}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 90
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(91): *fpga_interfaces|f2sdram~FF_929 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 91
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(91): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 91
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_929}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 91
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(93): *fpga_interfaces|f2sdram~FF_991 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 93
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(93): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 93
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_991}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 93
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(94): *fpga_interfaces|f2sdram~FF_992 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 94
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(94): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 94
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_992}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 94
Warning (332174): Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(95): *fpga_interfaces|f2sdram~FF_993 could not be matched with a register File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 95
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(95): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 95
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_993}] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc Line: 95
Info (332104): Reading SDC File: '/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc'
Warning (332174): Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 22
Warning (332174): Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 26
Warning (332174): Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(27): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 27
Warning (332174): Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(28): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 28
Warning (332174): Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(29): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO35] -to * File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO35] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 30
Warning (332174): Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(31): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to * File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(33): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO54] -to * File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO54] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc Line: 34
Info (332104): Reading SDC File: '/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: '/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps_sdram_p0.sdc Line: 552
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3764 is being clocked by CLOCK_50
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|secondary_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.833
    Warning (332056): Node: u0|primary_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u0|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.833
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 18 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):    2.500 Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 32 registers into blocks of type Block RAM
    Extra Info (176218): Packed 322 registers into blocks of type DSP block
    Extra Info (176218): Packed 32 registers into blocks of type MLAB cell
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK4_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_16" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_17" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_18" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_19" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_20" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_21" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_22" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_23" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_24" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_26" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_28" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_29" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_30" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_31" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_32" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_33" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_34" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_35" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_16" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_17" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_18" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_19" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_20" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_21" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_22" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_23" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_24" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_26" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_28" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_29" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_30" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_31" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_32" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_33" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_34" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_35" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:32
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:14
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:14
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:12
Info (11888): Total time spent on timing analysis during the Fitter is 6.64 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:27
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 48 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin AUD_ADCLRCK has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 30
    Info (169065): Pin GPIO_0[0] has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[1] has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[2] has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[3] has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[4] has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[5] has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[6] has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[7] has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[9] has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[30] has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[31] has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[32] has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[33] has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[34] has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[35] has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin HPS_CONV_USB_N has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 110
    Info (169065): Pin HPS_GPIO[0] has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 139
    Info (169065): Pin HPS_GPIO[1] has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 139
    Info (169065): Pin HPS_GSENSOR_INT has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 140
    Info (169065): Pin HPS_I2C_CONTROL has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 141
    Info (169065): Pin HPS_I2C1_SCLK has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 142
    Info (169065): Pin HPS_I2C1_SDAT has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 143
    Info (169065): Pin HPS_I2C2_SCLK has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 144
    Info (169065): Pin HPS_I2C2_SDAT has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 145
    Info (169065): Pin AUD_BCLK has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 31
    Info (169065): Pin AUD_DACLRCK has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 33
    Info (169065): Pin GPIO_0[8] has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[10] has a permanently enabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[11] has a permanently enabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[12] has a permanently enabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[13] has a permanently enabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[14] has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[15] has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[16] has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[17] has a permanently enabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[18] has a permanently enabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[19] has a permanently enabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[20] has a permanently enabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[21] has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[22] has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[23] has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[24] has a permanently enabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[25] has a permanently enabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[26] has a permanently enabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[27] has a permanently enabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[28] has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Info (169065): Pin GPIO_0[29] has a permanently disabled output enable File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 121
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 121
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 121
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 121
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 120
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 120
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 120
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 120
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard File: /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
Info (144001): Generated suppressed messages file /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/output_files/Pyramic_Array.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 577 warnings
    Info: Peak virtual memory: 4020 megabytes
    Info: Processing ended: Wed Dec 14 14:29:18 2016
    Info: Elapsed time: 00:02:15
    Info: Total CPU time (on all processors): 00:04:11


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/output_files/Pyramic_Array.fit.smsg.


