<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="ConceptTopic" />
<meta name="DC.Title" content="Handling Negative Timing Check Limits" />
<meta name="abstract" content="You can specify the way the simulator handles negative timing checks, including conditional negative timing checks, to achieve the best timing results." />
<meta name="description" content="You can specify the way the simulator handles negative timing checks, including conditional negative timing checks, to achieve the best timing results." />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id56f01775-835a-407d-82cc-377d6c8cee28" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Handling Negative Timing Check Limits</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Handling Negative Timing Check Limits" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id56f01775-835a-407d-82cc-377d6c8cee28">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Handling Negative Timing
Check Limits</h1>
<div class="body conbody ConceptBody"><div class="abstract ConceptAbstract"><span class="shortdesc">You can specify the
way the simulator handles negative timing checks, including conditional negative
timing checks, to achieve the best timing results.</span>
</div>
<p class="p">By default, the
simulator complies with the SystemVerilog IEEE 1800-2012 standard
by incrementally zeroing negative timing check limits in cases where
a timing solution can not yet be found. However, each iteration
of this type creates an increasingly pessimistic timing specification.
This behavior is not always useful, especially when dealing with
condition dependent timing. Passing different options to the -glsnegtchk
argument to vsim enables you to choose the tool behavior that best
suits your needs. Use the appropriate option when encountering vsim
warnings, such as messages 3004 or 3316, about problems calculating
delay net solutions.</p>
<ul class="ul"><li class="li" id="id56f01775-835a-407d-82cc-377d6c8cee28__idd465835c-9938-4c76-8709-5ed143c14892"><p class="p">level0 - This option is equivalent to +no_neg_tchk.
It disables the negative delay solver, causing the simulator to
zero all negative timing checks. This option is best suited for cell
libraries not written for use with negative timing checks. In this
mode, any delayed net is a copy of its un-delayed version.</p>
</li>
<li class="li" id="id56f01775-835a-407d-82cc-377d6c8cee28__id4f7143d1-dd1c-4dbf-ab6c-b74ec929024e"><p class="p">level1- This option is equivalent to -no_risefall_delaynets.
It solves rising and falling edge delays for the same net as one
set, calculating a single delay for each delayed net.</p>
</li>
<li class="li" id="id56f01775-835a-407d-82cc-377d6c8cee28__idb6e1dcd1-d0a1-402b-a78a-d9fac5fb06ed"><p class="p">level2 - This option enables the default, LRM-compliant
negative timing check solver. It considers rising and falling edge
delays for the same net as two sets, and seeks separate solutions
for rise and fall delays. This option is suitable for designs with
unique posedge and negedge timing check specifications.</p>
</li>
<li class="li" id="id56f01775-835a-407d-82cc-377d6c8cee28__id4164be94-8d77-4647-8193-0d14f1847e66"><p class="p">level3 - This option enables you to handle conditional
negative timing checks using a model outside of the SystemVerilog
LRM. In this mode, the simulator calculates separate rise and fall
delays for each condition independently. Ideally, only one condition
can be active at one time, but if several conditions are true simultaneously
the simulator will issue a warning and choose the minimum rise and
fall delays.</p>
<p class="p">An additional difference between the default behavior
and -glsnegtchk level3 is that the simulator relaxes the LRM requirement
that delayed signals must straddle reference events.</p>
</li>
</ul>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_VerilogSimulation_idc8760065.html" title="A Verilog design is ready for simulation after you compile it with vlog and, if desired, you optimize it with vopt. You can then invoke the simulator with the names of the top-level modules (many designs contain only one top-level module) or the name(s) you assigned to the optimized version(s) of the design.">Verilog Simulation</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "Handling Negative Timing Check Limits"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Concept_ConditionalNegativeTimingChecks_id56f01775.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>