FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
/* bench 20746.2.0 e3a931df3aab */
/* bench 20746.2.1 f9aaa85fb4fc */
/* bench 20746.2.2 c92b7e4b2038 */
/* bench 20746.2.3 1c931dd576b4 */
/* bench 28255.1.0 60d9bb3eb0ec */
/* bench 28255.1.1 f713279a417e */
/* bench 28255.1.2 c4e0468405a9 */
/* bench 28255.1.3 f61ba9aa919a */
/* bench 28255.1.4 2281a9ad5e72 */
/* bench 28255.1.5 80aced759719 */
/* bench 28255.1.6 a2135dd5e688 */
/* bench 28255.1.7 51d26e6d3f17 */
/* bench 28255.1.8 d343ab1bb391 */
/* bench 28255.1.9 6c128b0c4c4a */
/* bench 28255.1.10 600a57918d5f */
#ifndef __TEGRA_ASOC_UTILS_H__
#define __TEGRA_ASOC_UTILS_H__

struct clk;
struct device;

enum tegra_asoc_utils_soc {
	TEGRA_ASOC_UTILS_SOC_TEGRA20,
	TEGRA_ASOC_UTILS_SOC_TEGRA30,
	TEGRA_ASOC_UTILS_SOC_TEGRA114,
	TEGRA_ASOC_UTILS_SOC_TEGRA124,
};

struct tegra_asoc_utils_data {
	struct device *dev;
	enum tegra_asoc_utils_soc soc;
	struct clk *clk_pll_a;
	struct clk *clk_pll_a_out0;
	struct clk *clk_cdev1;
	int set_baseclock;
	int set_mclk;
};

int tegra_asoc_utils_set_rate(struct tegra_asoc_utils_data *data, int srate,
			      int mclk);
int tegra_asoc_utils_set_ac97_rate(struct tegra_asoc_utils_data *data);
int tegra_asoc_utils_init(struct tegra_asoc_utils_data *data,
			  struct device *dev);

#endif
