# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../EN525.742_Project_4.srcs/sources_1/ip/fir_compiler_1/sim/fir_compiler_1.vhd" \
"../../../../EN525.742_Project_4.srcs/sources_1/ip/fir_compiler_0/sim/fir_compiler_0.vhd" \
"../../../../EN525.742_Project_4.srcs/sources_1/ip/dds_compiler_0/sim/dds_compiler_0.vhd" \
"../../../../EN525.742_Project_4.srcs/sim_1/imports/EN525.742_Project_4/dds_fir_tb.vhd" \

# Do not sort compile order
nosort
