#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Dec 14 00:55:12 2023
# Process ID: 911
# Current directory: /home/fpga
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/vivado.log
# Journal file: /home/fpga/vivado.jou
# Running On: worker, OS: Linux, CPU Frequency: 2100.000 MHz, CPU Physical cores: 1, Host memory: 6218 MB
#-----------------------------------------------------------
source build.tcl
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# read_verilog -sv [ glob ./hdl/*.sv ]
# read_verilog  [ glob ./hdl/*.v ]
# read_xdc ./xdc/top_level.xdc
# read_mem [ glob ./data/*.mem ]
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 920
WARNING: [Synth 8-6901] identifier 'change_audio' is used before its declaration [/home/fpga/hdl/top_level.sv:747]
WARNING: [Synth 8-6901] identifier 'pcm_index' is used before its declaration [/home/fpga/hdl/top_level.sv:756]
WARNING: [Synth 8-6901] identifier 'change_audio' is used before its declaration [/home/fpga/hdl/top_level.sv:807]
WARNING: [Synth 8-6901] identifier 'change_audio' is used before its declaration [/home/fpga/hdl/top_level.sv:831]
WARNING: [Synth 8-6901] identifier 'btn1_counter' is used before its declaration [/home/fpga/hdl/top_level.sv:904]
WARNING: [Synth 8-6901] identifier 'both_buttons_counter' is used before its declaration [/home/fpga/hdl/top_level.sv:963]
WARNING: [Synth 8-6901] identifier 'both_buttons_counter' is used before its declaration [/home/fpga/hdl/top_level.sv:964]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'pixel_out' is not allowed [/home/fpga/hdl/jpeg_recovery.sv:33]
WARNING: [Synth 8-6901] identifier 'TOTAL_PIXELS' is used before its declaration [/home/fpga/hdl/video_sig_gen.sv:14]
WARNING: [Synth 8-6901] identifier 'TOTAL_LINES' is used before its declaration [/home/fpga/hdl/video_sig_gen.sv:15]
WARNING: [Synth 8-11065] parameter 'COUNTER_MAX' becomes localparam in 'debouncer' with formal parameter declaration list [/home/fpga/hdl/debouncer.sv:13]
WARNING: [Synth 8-11065] parameter 'COUNTER_SIZE' becomes localparam in 'debouncer' with formal parameter declaration list [/home/fpga/hdl/debouncer.sv:14]
WARNING: [Synth 8-6901] identifier 'colors_out' is used before its declaration [/home/fpga/hdl/image_sprite_2.sv:58]
WARNING: [Synth 8-6901] identifier 'colors_out' is used before its declaration [/home/fpga/hdl/image_sprite_2.sv:59]
WARNING: [Synth 8-6901] identifier 'colors_out' is used before its declaration [/home/fpga/hdl/image_sprite_2.sv:60]
WARNING: [Synth 8-6901] identifier 'colors_out' is used before its declaration [/home/fpga/hdl/image_sprite.sv:52]
WARNING: [Synth 8-6901] identifier 'colors_out' is used before its declaration [/home/fpga/hdl/image_sprite.sv:53]
WARNING: [Synth 8-6901] identifier 'colors_out' is used before its declaration [/home/fpga/hdl/image_sprite.sv:54]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'image_sprite' [/home/fpga/hdl/image_sprite.sv:104]
INFO: [Synth 8-9937] previous definition of design element 'image_sprite' is here [/home/fpga/hdl/image_sprite_2.sv:110]
WARNING: [Synth 8-6901] identifier 'bto7s_led_out' is used before its declaration [/home/fpga/hdl/lab05_ssc.sv:53]
WARNING: [Synth 8-6901] identifier 'bto7s_led_out' is used before its declaration [/home/fpga/hdl/lab05_ssc.sv:54]
WARNING: [Synth 8-6901] identifier 'bto7s_led_out' is used before its declaration [/home/fpga/hdl/lab05_ssc.sv:56]
WARNING: [Synth 8-6901] identifier 'bto7s_led_out' is used before its declaration [/home/fpga/hdl/lab05_ssc.sv:57]
WARNING: [Synth 8-6901] identifier 'routed_vals' is used before its declaration [/home/fpga/hdl/lab05_ssc.sv:64]
WARNING: [Synth 8-6901] identifier 'routed_vals' is used before its declaration [/home/fpga/hdl/lab05_ssc.sv:65]
WARNING: [Synth 8-6901] identifier 'routed_vals' is used before its declaration [/home/fpga/hdl/lab05_ssc.sv:66]
WARNING: [Synth 8-6901] identifier 'routed_vals' is used before its declaration [/home/fpga/hdl/lab05_ssc.sv:67]
WARNING: [Synth 8-6901] identifier 'routed_vals' is used before its declaration [/home/fpga/hdl/lab05_ssc.sv:68]
WARNING: [Synth 8-6901] identifier 'routed_vals' is used before its declaration [/home/fpga/hdl/lab05_ssc.sv:69]
WARNING: [Synth 8-6901] identifier 'routed_vals' is used before its declaration [/home/fpga/hdl/lab05_ssc.sv:70]
WARNING: [Synth 8-6901] identifier 'routed_vals' is used before its declaration [/home/fpga/hdl/lab05_ssc.sv:71]
WARNING: [Synth 8-6901] identifier 'routed_vals' is used before its declaration [/home/fpga/hdl/lab05_ssc.sv:72]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'bto7s' [/home/fpga/hdl/lab05_ssc.sv:144]
INFO: [Synth 8-9937] previous definition of design element 'bto7s' is here [/home/fpga/hdl/seven_segment_controller.sv:96]
CRITICAL WARNING: [Synth 8-9339] data object 'deb_btn4' is already declared [/home/fpga/hdl/display_control.sv:39]
INFO: [Synth 8-6826] previous declaration of 'deb_btn4' is from here [/home/fpga/hdl/display_control.sv:22]
CRITICAL WARNING: [Synth 8-11152] second declaration of 'deb_btn4' is ignored [/home/fpga/hdl/display_control.sv:39]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1992.438 ; gain = 380.770 ; free physical = 3362 ; free virtual = 8844
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'hdmi_clk_wiz_720p' [/home/fpga/hdl/clock_wizard.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80311]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 30 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80311]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_clk_wiz_720p' (0#1) [/home/fpga/hdl/clock_wizard.v:68]
INFO: [Synth 8-6157] synthesizing module 'video_sig_gen' [/home/fpga/hdl/video_sig_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'video_sig_gen' (0#1) [/home/fpga/hdl/video_sig_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'camera' [/home/fpga/hdl/camera.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/hdl/camera.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'camera' (0#1) [/home/fpga/hdl/camera.sv:4]
INFO: [Synth 8-6157] synthesizing module 'recover' [/home/fpga/hdl/recover.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'recover' (0#1) [/home/fpga/hdl/recover.sv:1]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/fpga/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 76800 - type: integer 
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/home/fpga/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:55]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/home/fpga/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:61]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/home/fpga/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (17) of module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/fpga/hdl/top_level.sv:239]
INFO: [Synth 8-6157] synthesizing module 'scale' [/home/fpga/hdl/scale.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'scale' (0#1) [/home/fpga/hdl/scale.sv:4]
INFO: [Synth 8-6157] synthesizing module 'rotate' [/home/fpga/hdl/rotate.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'rotate' (0#1) [/home/fpga/hdl/rotate.sv:4]
INFO: [Synth 8-6157] synthesizing module 'rgb_to_ycrcb' [/home/fpga/hdl/rgb_to_ycrcb.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'rgb_to_ycrcb' (0#1) [/home/fpga/hdl/rgb_to_ycrcb.sv:59]
INFO: [Synth 8-6157] synthesizing module 'channel_select' [/home/fpga/hdl/channel_select.sv:6]
INFO: [Synth 8-226] default block is never used [/home/fpga/hdl/channel_select.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'channel_select' (0#1) [/home/fpga/hdl/channel_select.sv:6]
INFO: [Synth 8-6157] synthesizing module 'threshold' [/home/fpga/hdl/threshold.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'threshold' (0#1) [/home/fpga/hdl/threshold.sv:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detection' [/home/fpga/hdl/edge_detection.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/hdl/edge_detection.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'edge_detection' (0#1) [/home/fpga/hdl/edge_detection.sv:4]
INFO: [Synth 8-6157] synthesizing module 'center_of_mass' [/home/fpga/hdl/center_of_mass.sv:4]
INFO: [Synth 8-6157] synthesizing module 'divider' [/home/fpga/hdl/divider.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [/home/fpga/hdl/divider.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/hdl/center_of_mass.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'center_of_mass' (0#1) [/home/fpga/hdl/center_of_mass.sv:4]
INFO: [Synth 8-6157] synthesizing module 'angle_division' [/home/fpga/hdl/angle_division.sv:4]
INFO: [Synth 8-6157] synthesizing module 'divider__parameterized0' [/home/fpga/hdl/divider.sv:4]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider__parameterized0' (0#1) [/home/fpga/hdl/divider.sv:4]
WARNING: [Synth 8-7071] port 'remainder_out' of module 'divider' is unconnected for instance 'division' [/home/fpga/hdl/angle_division.sv:39]
WARNING: [Synth 8-7023] instance 'division' of module 'divider' has 10 connections declared, but only 9 given [/home/fpga/hdl/angle_division.sv:39]
INFO: [Synth 8-6157] synthesizing module 'Angles_Lookup' [/home/fpga/hdl/Angles_Lookup.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Angles_Lookup' (0#1) [/home/fpga/hdl/Angles_Lookup.sv:1]
WARNING: [Synth 8-689] width (9) of port connection 'sun_angle_val' does not match port width (8) of module 'Angles_Lookup' [/home/fpga/hdl/angle_division.sv:53]
WARNING: [Synth 8-689] width (9) of port connection 'clock_angle_val' does not match port width (8) of module 'Angles_Lookup' [/home/fpga/hdl/angle_division.sv:54]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/hdl/angle_division.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'angle_division' (0#1) [/home/fpga/hdl/angle_division.sv:4]
INFO: [Synth 8-6157] synthesizing module 'length' [/home/fpga/hdl/length.sv:4]
INFO: [Synth 8-6157] synthesizing module 'Sqrt_Lookup' [/home/fpga/hdl/Sqrt_Lookup.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Sqrt_Lookup' (0#1) [/home/fpga/hdl/Sqrt_Lookup.sv:1]
WARNING: [Synth 8-7071] port 'remainder_out' of module 'divider' is unconnected for instance 'division' [/home/fpga/hdl/length.sv:60]
WARNING: [Synth 8-7023] instance 'division' of module 'divider' has 10 connections declared, but only 9 given [/home/fpga/hdl/length.sv:60]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/hdl/length.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'length' (0#1) [/home/fpga/hdl/length.sv:4]
INFO: [Synth 8-6157] synthesizing module 'image_sprite' [/home/fpga/hdl/image_sprite.sv:10]
	Parameter WIDTH bound to: 256 - type: integer 
	Parameter HEIGHT bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first' [/home/fpga/hdl/xilinx_single_port_ram_read_first.sv:9]
	Parameter RAM_WIDTH bound to: 4'b1000 
	Parameter RAM_DEPTH bound to: 65536 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: image.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'image.mem' is read successfully [/home/fpga/hdl/xilinx_single_port_ram_read_first.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first' (0#1) [/home/fpga/hdl/xilinx_single_port_ram_read_first.sv:9]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' [/home/fpga/hdl/xilinx_single_port_ram_read_first.sv:9]
	Parameter RAM_WIDTH bound to: 25'b0000000010000000000000000 
	Parameter RAM_DEPTH bound to: 9'b100000000 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: palette.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'palette.mem' is read successfully [/home/fpga/hdl/xilinx_single_port_ram_read_first.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' (0#1) [/home/fpga/hdl/xilinx_single_port_ram_read_first.sv:9]
WARNING: [Synth 8-689] width (24) of port connection 'douta' does not match port width (65536) of module 'xilinx_single_port_ram_read_first__parameterized0' [/home/fpga/hdl/image_sprite.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'image_sprite' (0#1) [/home/fpga/hdl/image_sprite.sv:10]
WARNING: [Synth 8-689] width (32) of port connection 'x_in' does not match port width (11) of module 'image_sprite' [/home/fpga/hdl/top_level.sv:632]
WARNING: [Synth 8-689] width (32) of port connection 'y_in' does not match port width (10) of module 'image_sprite' [/home/fpga/hdl/top_level.sv:633]
INFO: [Synth 8-6157] synthesizing module 'word_sprite' [/home/fpga/hdl/word_sprite.sv:10]
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter HEIGHT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized1' [/home/fpga/hdl/xilinx_single_port_ram_read_first.sv:9]
	Parameter RAM_WIDTH bound to: 2'b10 
	Parameter RAM_DEPTH bound to: 4096 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: word_image.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'word_image.mem' is read successfully [/home/fpga/hdl/xilinx_single_port_ram_read_first.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized1' (0#1) [/home/fpga/hdl/xilinx_single_port_ram_read_first.sv:9]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized2' [/home/fpga/hdl/xilinx_single_port_ram_read_first.sv:9]
	Parameter RAM_WIDTH bound to: 5'b11000 
	Parameter RAM_DEPTH bound to: 2'b10 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: word_palette.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'word_palette.mem' is read successfully [/home/fpga/hdl/xilinx_single_port_ram_read_first.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized2' (0#1) [/home/fpga/hdl/xilinx_single_port_ram_read_first.sv:9]
WARNING: [Synth 8-689] width (2) of port connection 'addra' does not match port width (1) of module 'xilinx_single_port_ram_read_first__parameterized2' [/home/fpga/hdl/word_sprite.sv:93]
INFO: [Synth 8-6155] done synthesizing module 'word_sprite' (0#1) [/home/fpga/hdl/word_sprite.sv:10]
WARNING: [Synth 8-7071] port 'pop_in' of module 'word_sprite' is unconnected for instance 'angle_sprite' [/home/fpga/hdl/top_level.sv:643]
WARNING: [Synth 8-7023] instance 'angle_sprite' of module 'word_sprite' has 10 connections declared, but only 9 given [/home/fpga/hdl/top_level.sv:643]
INFO: [Synth 8-6157] synthesizing module 'angle_number_sprite' [/home/fpga/hdl/angle_number_sprite.sv:10]
	Parameter NUMWIDTH bound to: 32 - type: integer 
	Parameter NUMBERS bound to: 3 - type: integer 
	Parameter HEIGHT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized3' [/home/fpga/hdl/xilinx_single_port_ram_read_first.sv:9]
	Parameter RAM_WIDTH bound to: 2'b10 
	Parameter RAM_DEPTH bound to: 10240 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: num_image.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'num_image.mem' is read successfully [/home/fpga/hdl/xilinx_single_port_ram_read_first.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized3' (0#1) [/home/fpga/hdl/xilinx_single_port_ram_read_first.sv:9]
WARNING: [Synth 8-689] width (2) of port connection 'addra' does not match port width (1) of module 'xilinx_single_port_ram_read_first__parameterized2' [/home/fpga/hdl/angle_number_sprite.sv:123]
WARNING: [Synth 8-689] width (2) of port connection 'addra' does not match port width (1) of module 'xilinx_single_port_ram_read_first__parameterized2' [/home/fpga/hdl/angle_number_sprite.sv:156]
WARNING: [Synth 8-689] width (2) of port connection 'addra' does not match port width (1) of module 'xilinx_single_port_ram_read_first__parameterized2' [/home/fpga/hdl/angle_number_sprite.sv:189]
INFO: [Synth 8-6155] done synthesizing module 'angle_number_sprite' (0#1) [/home/fpga/hdl/angle_number_sprite.sv:10]
INFO: [Synth 8-6157] synthesizing module 'length_number_sprite' [/home/fpga/hdl/length_number_sprite.sv:10]
	Parameter NUMWIDTH bound to: 32 - type: integer 
	Parameter NUMBERS bound to: 4 - type: integer 
	Parameter HEIGHT bound to: 32 - type: integer 
WARNING: [Synth 8-689] width (2) of port connection 'addra' does not match port width (1) of module 'xilinx_single_port_ram_read_first__parameterized2' [/home/fpga/hdl/length_number_sprite.sv:131]
WARNING: [Synth 8-689] width (2) of port connection 'addra' does not match port width (1) of module 'xilinx_single_port_ram_read_first__parameterized2' [/home/fpga/hdl/length_number_sprite.sv:164]
WARNING: [Synth 8-689] width (2) of port connection 'addra' does not match port width (1) of module 'xilinx_single_port_ram_read_first__parameterized2' [/home/fpga/hdl/length_number_sprite.sv:197]
WARNING: [Synth 8-689] width (2) of port connection 'addra' does not match port width (1) of module 'xilinx_single_port_ram_read_first__parameterized2' [/home/fpga/hdl/length_number_sprite.sv:231]
INFO: [Synth 8-6155] done synthesizing module 'length_number_sprite' (0#1) [/home/fpga/hdl/length_number_sprite.sv:10]
WARNING: [Synth 8-689] width (64) of port connection 'num_in' does not match port width (12) of module 'length_number_sprite' [/home/fpga/hdl/top_level.sv:684]
INFO: [Synth 8-6157] synthesizing module 'sd_controller' [/home/fpga/hdl/sd_controller.sv:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/hdl/sd_controller.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'sd_controller' (0#1) [/home/fpga/hdl/sd_controller.sv:6]
INFO: [Synth 8-6157] synthesizing module 'pwm' [/home/fpga/hdl/pwm.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'pwm' (0#1) [/home/fpga/hdl/pwm.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pdm' [/home/fpga/hdl/pdm.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'pdm' (0#1) [/home/fpga/hdl/pdm.sv:4]
INFO: [Synth 8-6157] synthesizing module 'volume_control' [/home/fpga/hdl/volume_control.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'volume_control' (0#1) [/home/fpga/hdl/volume_control.sv:6]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized0' [/home/fpga/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized0' (0#1) [/home/fpga/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-226] default block is never used [/home/fpga/hdl/top_level.sv:904]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/fpga/hdl/debouncer.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [/home/fpga/hdl/debouncer.sv:6]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [/home/fpga/hdl/edge_detector.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (0#1) [/home/fpga/hdl/edge_detector.sv:1]
INFO: [Synth 8-6157] synthesizing module 'display_control' [/home/fpga/hdl/display_control.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/hdl/display_control.sv:81]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_controller' [/home/fpga/hdl/seven_segment_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'digit_extractor' [/home/fpga/hdl/seven_segment_controller.sv:98]
INFO: [Synth 8-6155] done synthesizing module 'digit_extractor' (0#1) [/home/fpga/hdl/seven_segment_controller.sv:98]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [/home/fpga/hdl/lab05_ssc.sv:96]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [/home/fpga/hdl/lab05_ssc.sv:96]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_controller' (0#1) [/home/fpga/hdl/seven_segment_controller.sv:3]
WARNING: [Synth 8-689] width (4) of port connection 'an_out' does not match port width (8) of module 'seven_segment_controller' [/home/fpga/hdl/display_control.sv:137]
WARNING: [Synth 8-689] width (4) of port connection 'an_out' does not match port width (8) of module 'seven_segment_controller' [/home/fpga/hdl/display_control.sv:145]
INFO: [Synth 8-6155] done synthesizing module 'display_control' (0#1) [/home/fpga/hdl/display_control.sv:4]
INFO: [Synth 8-6157] synthesizing module 'video_mux' [/home/fpga/hdl/video_mux.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'video_mux' (0#1) [/home/fpga/hdl/video_mux.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder' [/home/fpga/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_choice' [/home/fpga/hdl/tmds_choice.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tmds_choice' (0#1) [/home/fpga/hdl/tmds_choice.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder' (0#1) [/home/fpga/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_serializer' [/home/fpga/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:95372]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:95372]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:95372]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:95372]
INFO: [Synth 8-6155] done synthesizing module 'tmds_serializer' (0#1) [/home/fpga/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:91135]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:91135]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/hdl/top_level.sv:4]
WARNING: [Synth 8-6014] Unused sequential element x_done_reg was removed.  [/home/fpga/hdl/edge_detection.sv:40]
WARNING: [Synth 8-6014] Unused sequential element y_done_reg was removed.  [/home/fpga/hdl/edge_detection.sv:41]
WARNING: [Synth 8-6014] Unused sequential element quadrant_reg was removed.  [/home/fpga/hdl/length.sv:116]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg' and it is trimmed from '32' to '4' bits. [/home/fpga/hdl/seven_segment_controller.sv:141]
WARNING: [Synth 8-6014] Unused sequential element num1_reg was removed.  [/home/fpga/hdl/tmds_encoder.sv:39]
WARNING: [Synth 8-6014] Unused sequential element diff_reg was removed.  [/home/fpga/hdl/tmds_encoder.sv:40]
WARNING: [Synth 8-6014] Unused sequential element error_state_reg was removed.  [/home/fpga/hdl/tmds_encoder.sv:48]
WARNING: [Synth 8-6014] Unused sequential element new_frame_pipe_reg[6] was removed.  [/home/fpga/hdl/top_level.sv:384]
WARNING: [Synth 8-6014] Unused sequential element new_frame_pipe_reg[5] was removed.  [/home/fpga/hdl/top_level.sv:384]
WARNING: [Synth 8-6014] Unused sequential element new_frame_pipe_reg[4] was removed.  [/home/fpga/hdl/top_level.sv:384]
WARNING: [Synth 8-6014] Unused sequential element new_frame_pipe_reg[3] was removed.  [/home/fpga/hdl/top_level.sv:384]
WARNING: [Synth 8-6014] Unused sequential element new_frame_pipe_reg[2] was removed.  [/home/fpga/hdl/top_level.sv:384]
WARNING: [Synth 8-6014] Unused sequential element new_frame_pipe_reg[1] was removed.  [/home/fpga/hdl/top_level.sv:384]
WARNING: [Synth 8-6014] Unused sequential element new_frame_pipe_reg[0] was removed.  [/home/fpga/hdl/top_level.sv:384]
WARNING: [Synth 8-6014] Unused sequential element frame_count_pipe_reg[6] was removed.  [/home/fpga/hdl/top_level.sv:385]
WARNING: [Synth 8-6014] Unused sequential element frame_count_pipe_reg[5] was removed.  [/home/fpga/hdl/top_level.sv:385]
WARNING: [Synth 8-6014] Unused sequential element frame_count_pipe_reg[4] was removed.  [/home/fpga/hdl/top_level.sv:385]
WARNING: [Synth 8-6014] Unused sequential element frame_count_pipe_reg[3] was removed.  [/home/fpga/hdl/top_level.sv:385]
WARNING: [Synth 8-6014] Unused sequential element frame_count_pipe_reg[2] was removed.  [/home/fpga/hdl/top_level.sv:385]
WARNING: [Synth 8-6014] Unused sequential element frame_count_pipe_reg[1] was removed.  [/home/fpga/hdl/top_level.sv:385]
WARNING: [Synth 8-6014] Unused sequential element frame_count_pipe_reg[0] was removed.  [/home/fpga/hdl/top_level.sv:385]
WARNING: [Synth 8-6014] Unused sequential element clock_angle_reg was removed.  [/home/fpga/hdl/top_level.sv:578]
WARNING: [Synth 8-6014] Unused sequential element ch_green_pipe_reg[6] was removed.  [/home/fpga/hdl/top_level.sv:387]
WARNING: [Synth 8-6014] Unused sequential element ch_green_pipe_reg[5] was removed.  [/home/fpga/hdl/top_level.sv:387]
WARNING: [Synth 8-6014] Unused sequential element ch_green_pipe_reg[4] was removed.  [/home/fpga/hdl/top_level.sv:387]
WARNING: [Synth 8-6014] Unused sequential element ch_green_pipe_reg[3] was removed.  [/home/fpga/hdl/top_level.sv:387]
WARNING: [Synth 8-6014] Unused sequential element ch_green_pipe_reg[2] was removed.  [/home/fpga/hdl/top_level.sv:387]
WARNING: [Synth 8-6014] Unused sequential element ch_green_pipe_reg[1] was removed.  [/home/fpga/hdl/top_level.sv:387]
WARNING: [Synth 8-6014] Unused sequential element ch_green_pipe_reg[0] was removed.  [/home/fpga/hdl/top_level.sv:387]
WARNING: [Synth 8-6014] Unused sequential element ch_blue_pipe_reg[6] was removed.  [/home/fpga/hdl/top_level.sv:388]
WARNING: [Synth 8-6014] Unused sequential element ch_blue_pipe_reg[5] was removed.  [/home/fpga/hdl/top_level.sv:388]
WARNING: [Synth 8-6014] Unused sequential element ch_blue_pipe_reg[4] was removed.  [/home/fpga/hdl/top_level.sv:388]
WARNING: [Synth 8-6014] Unused sequential element ch_blue_pipe_reg[3] was removed.  [/home/fpga/hdl/top_level.sv:388]
WARNING: [Synth 8-6014] Unused sequential element ch_blue_pipe_reg[2] was removed.  [/home/fpga/hdl/top_level.sv:388]
WARNING: [Synth 8-6014] Unused sequential element ch_blue_pipe_reg[1] was removed.  [/home/fpga/hdl/top_level.sv:388]
WARNING: [Synth 8-6014] Unused sequential element ch_blue_pipe_reg[0] was removed.  [/home/fpga/hdl/top_level.sv:388]
WARNING: [Synth 8-6014] Unused sequential element ch_green2_pipe_reg[6] was removed.  [/home/fpga/hdl/top_level.sv:390]
WARNING: [Synth 8-6014] Unused sequential element ch_green2_pipe_reg[5] was removed.  [/home/fpga/hdl/top_level.sv:390]
WARNING: [Synth 8-6014] Unused sequential element ch_green2_pipe_reg[4] was removed.  [/home/fpga/hdl/top_level.sv:390]
WARNING: [Synth 8-6014] Unused sequential element ch_green2_pipe_reg[3] was removed.  [/home/fpga/hdl/top_level.sv:390]
WARNING: [Synth 8-6014] Unused sequential element ch_green2_pipe_reg[2] was removed.  [/home/fpga/hdl/top_level.sv:390]
WARNING: [Synth 8-6014] Unused sequential element ch_green2_pipe_reg[1] was removed.  [/home/fpga/hdl/top_level.sv:390]
WARNING: [Synth 8-6014] Unused sequential element ch_green2_pipe_reg[0] was removed.  [/home/fpga/hdl/top_level.sv:390]
WARNING: [Synth 8-6014] Unused sequential element ch_blue2_pipe_reg[6] was removed.  [/home/fpga/hdl/top_level.sv:391]
WARNING: [Synth 8-6014] Unused sequential element ch_blue2_pipe_reg[5] was removed.  [/home/fpga/hdl/top_level.sv:391]
WARNING: [Synth 8-6014] Unused sequential element ch_blue2_pipe_reg[4] was removed.  [/home/fpga/hdl/top_level.sv:391]
WARNING: [Synth 8-6014] Unused sequential element ch_blue2_pipe_reg[3] was removed.  [/home/fpga/hdl/top_level.sv:391]
WARNING: [Synth 8-6014] Unused sequential element ch_blue2_pipe_reg[2] was removed.  [/home/fpga/hdl/top_level.sv:391]
WARNING: [Synth 8-6014] Unused sequential element ch_blue2_pipe_reg[1] was removed.  [/home/fpga/hdl/top_level.sv:391]
WARNING: [Synth 8-6014] Unused sequential element ch_blue2_pipe_reg[0] was removed.  [/home/fpga/hdl/top_level.sv:391]
WARNING: [Synth 8-3848] Net wr in module/entity top_level does not have driver. [/home/fpga/hdl/top_level.sv:705]
WARNING: [Synth 8-3848] Net din in module/entity top_level does not have driver. [/home/fpga/hdl/top_level.sv:706]
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port sd_dat[2] driven by constant 1
WARNING: [Synth 8-3917] design top_level has port sd_dat[1] driven by constant 1
WARNING: [Synth 8-7129] Port pop_in in module word_sprite is either unconnected or has no load
WARNING: [Synth 8-7129] Port hcount_in[10] in module rotate is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2318.320 ; gain = 706.652 ; free physical = 2978 ; free virtual = 8468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2318.320 ; gain = 706.652 ; free physical = 2978 ; free virtual = 8468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2318.320 ; gain = 706.652 ; free physical = 2978 ; free virtual = 8468
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2326.320 ; gain = 0.000 ; free physical = 2968 ; free virtual = 8459
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: <const1>.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'mic_clk'. [/home/fpga/xdc/top_level.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mic_data'. [/home/fpga/xdc/top_level.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mic*'. [/home/fpga/xdc/top_level.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_cd'. [/home/fpga/xdc/top_level.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.605 ; gain = 0.000 ; free physical = 2672 ; free virtual = 8179
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2682.605 ; gain = 0.000 ; free physical = 2672 ; free virtual = 8179
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2682.605 ; gain = 1070.938 ; free physical = 2668 ; free virtual = 8175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2682.605 ; gain = 1070.938 ; free physical = 2668 ; free virtual = 8175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2682.605 ; gain = 1070.938 ; free physical = 2668 ; free virtual = 8175
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'video_sig_gen'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'camera'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'center_of_mass'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                           000001 | 00000000000000000000000000000101
                  ACTIVE |                           000010 | 00000000000000000000000000000001
                   QUIET |                           000100 | 00000000000000000000000000000000
                   HSYNC |                           001000 | 00000000000000000000000000000010
                   VSYNC |                           010000 | 00000000000000000000000000000011
                 HV_SYNC |                           100000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'video_sig_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        WAIT_FRAME_START |                                0 | 00000000000000000000000000000000
             ROW_CAPTURE |                                1 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'camera'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  ADDING |                               00 | 00000000000000000000000000000000
                 WAITING |                               01 | 00000000000000000000000000000001
                DIVIDING |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'center_of_mass'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram__parameterized0:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2682.605 ; gain = 1070.938 ; free physical = 2661 ; free virtual = 8173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   64 Bit       Adders := 9     
	   2 Input   64 Bit       Adders := 5     
	   2 Input   32 Bit       Adders := 6     
	   3 Input   32 Bit       Adders := 2     
	   4 Input   24 Bit       Adders := 1     
	   4 Input   22 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 3     
	   3 Input   14 Bit       Adders := 2     
	   3 Input   13 Bit       Adders := 5     
	   3 Input   12 Bit       Adders := 8     
	   2 Input   12 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 10    
	   3 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 15    
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   5 Input    5 Bit       Adders := 6     
	   2 Input    5 Bit       Adders := 3     
	   9 Input    5 Bit       Adders := 3     
	   8 Input    5 Bit       Adders := 3     
	   4 Input    5 Bit       Adders := 3     
	   8 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 4     
	   4 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	            65536 Bit    Registers := 2     
	               64 Bit    Registers := 21    
	               56 Bit    Registers := 1     
	               32 Bit    Registers := 18    
	               24 Bit    Registers := 16    
	               22 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 11    
	               11 Bit    Registers := 33    
	               10 Bit    Registers := 44    
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 78    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 95    
+---Multipliers : 
	               7x64  Multipliers := 2     
	               4x64  Multipliers := 1     
	              64x64  Multipliers := 3     
	               5x64  Multipliers := 1     
	              32x64  Multipliers := 1     
	              32x32  Multipliers := 1     
	               8x32  Multipliers := 1     
+---RAMs : 
	           16384K Bit	(256 X 65536 bit)          RAMs := 1     
	            1200K Bit	(76800 X 16 bit)          RAMs := 1     
	             512K Bit	(65536 X 8 bit)          RAMs := 1     
	              20K Bit	(10240 X 2 bit)          RAMs := 7     
	               8K Bit	(4096 X 2 bit)          RAMs := 1     
	               8K Bit	(1024 X 8 bit)          RAMs := 1     
	               48 Bit	(2 X 24 bit)          RAMs := 8     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 11    
	   7 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 20    
	   7 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 5     
	   3 Input   32 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 10    
	   4 Input   24 Bit        Muxes := 2     
	   4 Input   23 Bit        Muxes := 2     
	  50 Input   16 Bit        Muxes := 2     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 6     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 9     
	   6 Input   11 Bit        Muxes := 1     
	   6 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 17    
	  20 Input   10 Bit        Muxes := 2     
	   5 Input   10 Bit        Muxes := 3     
	   4 Input    9 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 16    
	   7 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 16    
	  46 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 9     
	   6 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 11    
	  20 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 1     
	  20 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 12    
	   3 Input    2 Bit        Muxes := 1     
	  20 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 170   
	   3 Input    1 Bit        Muxes := 18    
	   7 Input    1 Bit        Muxes := 16    
	   5 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 13    
	  20 Input    1 Bit        Muxes := 12    
	   8 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: PCIN+A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: PCIN+A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: PCIN+A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: PCIN+A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: PCIN+A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: PCIN+A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: PCIN+A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: PCIN+A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: PCIN+A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: PCIN+A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: PCIN+A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: PCIN+A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP r_sqrt_arg1, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: register r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: operator r_sqrt_arg1 is absorbed into DSP r_sqrt_arg1.
DSP Report: Generating DSP min_four_ac0, operation Mode is: A*B.
DSP Report: operator min_four_ac0 is absorbed into DSP min_four_ac0.
DSP Report: operator min_four_ac0 is absorbed into DSP min_four_ac0.
DSP Report: Generating DSP min_four_ac_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register min_four_ac_reg is absorbed into DSP min_four_ac_reg.
DSP Report: operator min_four_ac0 is absorbed into DSP min_four_ac_reg.
DSP Report: operator min_four_ac0 is absorbed into DSP min_four_ac_reg.
DSP Report: Generating DSP min_four_ac0, operation Mode is: A*B.
DSP Report: operator min_four_ac0 is absorbed into DSP min_four_ac0.
DSP Report: operator min_four_ac0 is absorbed into DSP min_four_ac0.
DSP Report: Generating DSP min_four_ac_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register min_four_ac_reg is absorbed into DSP min_four_ac_reg.
DSP Report: operator min_four_ac0 is absorbed into DSP min_four_ac_reg.
DSP Report: operator min_four_ac0 is absorbed into DSP min_four_ac_reg.
DSP Report: Generating DSP min_four_ac0, operation Mode is: A*B.
DSP Report: operator min_four_ac0 is absorbed into DSP min_four_ac0.
DSP Report: operator min_four_ac0 is absorbed into DSP min_four_ac0.
DSP Report: Generating DSP min_four_ac_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register min_four_ac_reg is absorbed into DSP min_four_ac_reg.
DSP Report: operator min_four_ac0 is absorbed into DSP min_four_ac_reg.
DSP Report: operator min_four_ac0 is absorbed into DSP min_four_ac_reg.
DSP Report: Generating DSP min_four_ac0, operation Mode is: A*B.
DSP Report: operator min_four_ac0 is absorbed into DSP min_four_ac0.
DSP Report: operator min_four_ac0 is absorbed into DSP min_four_ac0.
DSP Report: Generating DSP min_four_ac_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register min_four_ac_reg is absorbed into DSP min_four_ac_reg.
DSP Report: operator min_four_ac0 is absorbed into DSP min_four_ac_reg.
DSP Report: operator min_four_ac0 is absorbed into DSP min_four_ac_reg.
DSP Report: Generating DSP b_squared0, operation Mode is: A*B.
DSP Report: operator b_squared0 is absorbed into DSP b_squared0.
DSP Report: operator b_squared0 is absorbed into DSP b_squared0.
DSP Report: Generating DSP b_squared_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register b_squared_reg is absorbed into DSP b_squared_reg.
DSP Report: operator b_squared0 is absorbed into DSP b_squared_reg.
DSP Report: operator b_squared0 is absorbed into DSP b_squared_reg.
DSP Report: Generating DSP b_squared0, operation Mode is: A*B.
DSP Report: operator b_squared0 is absorbed into DSP b_squared0.
DSP Report: operator b_squared0 is absorbed into DSP b_squared0.
DSP Report: Generating DSP b_squared_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register b_squared_reg is absorbed into DSP b_squared_reg.
DSP Report: operator b_squared0 is absorbed into DSP b_squared_reg.
DSP Report: operator b_squared0 is absorbed into DSP b_squared_reg.
DSP Report: Generating DSP b_squared0, operation Mode is: A*B.
DSP Report: operator b_squared0 is absorbed into DSP b_squared0.
DSP Report: operator b_squared0 is absorbed into DSP b_squared0.
DSP Report: Generating DSP b_squared_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register b_squared_reg is absorbed into DSP b_squared_reg.
DSP Report: operator b_squared0 is absorbed into DSP b_squared_reg.
DSP Report: operator b_squared0 is absorbed into DSP b_squared_reg.
DSP Report: Generating DSP b_squared0, operation Mode is: A*B.
DSP Report: operator b_squared0 is absorbed into DSP b_squared0.
DSP Report: operator b_squared0 is absorbed into DSP b_squared0.
DSP Report: Generating DSP b_squared_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register b_squared_reg is absorbed into DSP b_squared_reg.
DSP Report: operator b_squared0 is absorbed into DSP b_squared_reg.
DSP Report: operator b_squared0 is absorbed into DSP b_squared_reg.
DSP Report: Generating DSP b_squared0, operation Mode is: A*B.
DSP Report: operator b_squared0 is absorbed into DSP b_squared0.
DSP Report: operator b_squared0 is absorbed into DSP b_squared0.
DSP Report: Generating DSP b_squared_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register b_squared_reg is absorbed into DSP b_squared_reg.
DSP Report: operator b_squared0 is absorbed into DSP b_squared_reg.
DSP Report: operator b_squared0 is absorbed into DSP b_squared_reg.
DSP Report: Generating DSP b_squared0, operation Mode is: A*B.
DSP Report: operator b_squared0 is absorbed into DSP b_squared0.
DSP Report: operator b_squared0 is absorbed into DSP b_squared0.
DSP Report: Generating DSP b_squared_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register b_squared_reg is absorbed into DSP b_squared_reg.
DSP Report: operator b_squared0 is absorbed into DSP b_squared_reg.
DSP Report: operator b_squared0 is absorbed into DSP b_squared_reg.
DSP Report: Generating DSP b_squared0, operation Mode is: A*B.
DSP Report: operator b_squared0 is absorbed into DSP b_squared0.
DSP Report: operator b_squared0 is absorbed into DSP b_squared0.
DSP Report: Generating DSP b_squared_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register b_squared_reg is absorbed into DSP b_squared_reg.
DSP Report: operator b_squared0 is absorbed into DSP b_squared_reg.
DSP Report: operator b_squared0 is absorbed into DSP b_squared_reg.
DSP Report: Generating DSP b_squared0, operation Mode is: A*B.
DSP Report: operator b_squared0 is absorbed into DSP b_squared0.
DSP Report: operator b_squared0 is absorbed into DSP b_squared0.
DSP Report: Generating DSP b_squared_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register b_squared_reg is absorbed into DSP b_squared_reg.
DSP Report: operator b_squared0 is absorbed into DSP b_squared_reg.
DSP Report: operator b_squared0 is absorbed into DSP b_squared_reg.
DSP Report: Generating DSP yb_reg, operation Mode is: (A*(B:0x74))'.
DSP Report: register yb_reg is absorbed into DSP yb_reg.
DSP Report: operator yb0 is absorbed into DSP yb_reg.
DSP Report: Generating DSP y10, operation Mode is: PCIN+(A*(B:0x132))'.
DSP Report: register yr_reg is absorbed into DSP y10.
DSP Report: operator y10 is absorbed into DSP y10.
DSP Report: operator yr0 is absorbed into DSP y10.
DSP Report: Generating DSP y1_reg, operation Mode is: (PCIN+((A:0x259)*B)')'.
DSP Report: register y1_reg is absorbed into DSP y1_reg.
DSP Report: register yg_reg is absorbed into DSP y1_reg.
DSP Report: operator y10 is absorbed into DSP y1_reg.
DSP Report: operator yg0 is absorbed into DSP y1_reg.
DSP Report: Generating DSP crg_reg, operation Mode is: (A*(B:0x1ad))'.
DSP Report: register crg_reg is absorbed into DSP crg_reg.
DSP Report: operator crg0 is absorbed into DSP crg_reg.
DSP Report: Generating DSP crb_reg, operation Mode is: (A*(B:0x53))'.
DSP Report: register crb_reg is absorbed into DSP crb_reg.
DSP Report: operator crb0 is absorbed into DSP crb_reg.
DSP Report: Generating DSP cbr_reg, operation Mode is: (A*(B:0xad))'.
DSP Report: register cbr_reg is absorbed into DSP cbr_reg.
DSP Report: operator cbr0 is absorbed into DSP cbr_reg.
DSP Report: Generating DSP cbg_reg, operation Mode is: (A*(B:0x153))'.
DSP Report: register cbg_reg is absorbed into DSP cbg_reg.
DSP Report: operator cbg0 is absorbed into DSP cbg_reg.
DSP Report: Generating DSP mass_out2, operation Mode is: A*B.
DSP Report: operator mass_out2 is absorbed into DSP mass_out2.
DSP Report: operator mass_out2 is absorbed into DSP mass_out2.
DSP Report: Generating DSP mass_out2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mass_out2 is absorbed into DSP mass_out2.
DSP Report: operator mass_out2 is absorbed into DSP mass_out2.
DSP Report: Generating DSP mass_out2, operation Mode is: A*B.
DSP Report: operator mass_out2 is absorbed into DSP mass_out2.
DSP Report: operator mass_out2 is absorbed into DSP mass_out2.
DSP Report: Generating DSP mass_out2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mass_out2 is absorbed into DSP mass_out2.
DSP Report: operator mass_out2 is absorbed into DSP mass_out2.
DSP Report: Generating DSP addra0, operation Mode is: C+A*(B:0x140).
DSP Report: operator addra0 is absorbed into DSP addra0.
DSP Report: operator addra1 is absorbed into DSP addra0.
DSP Report: Generating DSP rotate_m/pixel_addr_out_reg, operation Mode is: C+A*(B:0x140).
DSP Report: register rotate_m/pixel_addr_out_reg is absorbed into DSP rotate_m/pixel_addr_out_reg.
DSP Report: operator rotate_m/pixel_addr_out0 is absorbed into DSP rotate_m/pixel_addr_out_reg.
DSP Report: operator rotate_m/pixel_addr_out1 is absorbed into DSP rotate_m/pixel_addr_out_reg.
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port sd_dat[2] driven by constant 1
WARNING: [Synth 8-3917] design top_level has port sd_dat[1] driven by constant 1
WARNING: [Synth 8-6014] Unused sequential element BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element audio_buffer/BRAM_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__0) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__1) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__2) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__3) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__4) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__5) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__6) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__7) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__8) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__9) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__10) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__11) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__12) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__13) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__14) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__0) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__1) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__2) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__3) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__4) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__5) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__6) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__7) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__8) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__9) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__10) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__11) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__12) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__13) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__14) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (mass_out_reg__25) is unused and will be removed from module edge_detection.
WARNING: [Synth 8-3332] Sequential element (mass_out_reg__26) is unused and will be removed from module edge_detection.
WARNING: [Synth 8-3332] Sequential element (mass_out_reg__27) is unused and will be removed from module edge_detection.
WARNING: [Synth 8-3332] Sequential element (mass_out_reg__28) is unused and will be removed from module edge_detection.
WARNING: [Synth 8-3332] Sequential element (mass_out_reg__29) is unused and will be removed from module edge_detection.
WARNING: [Synth 8-3332] Sequential element (mass_out_reg__30) is unused and will be removed from module edge_detection.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 2682.605 ; gain = 1070.938 ; free physical = 2541 ; free virtual = 8157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------+----------------+---------------+----------------+
|Module Name   | RTL Object     | Depth x Width | Implemented As | 
+--------------+----------------+---------------+----------------+
|Angles_Lookup | sun_angle_val0 | 256x6         | LUT            | 
|top_level     | sun_angle_val0 | 256x6         | LUT            | 
+--------------+----------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------+-----------------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object            | PORT A (Depth x Width)  | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+-----------------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level                                          | BRAM_reg              | 256 x 65536(READ_FIRST) | W | R |                        |   |   | Port A           | 1      | 910    | 
|xilinx_single_port_ram_read_first:                 | BRAM_reg              | 64 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 16     | 
|i_0/frame_buffer                                   | BRAM_reg              | 75 K x 16(READ_FIRST)   | W | R | 75 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 48     | 
|xilinx_single_port_ram_read_first__parameterized1: | BRAM_reg              | 4 K x 2(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized3: | BRAM_reg              | 10 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|xilinx_single_port_ram_read_first__parameterized3: | BRAM_reg              | 10 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|xilinx_single_port_ram_read_first__parameterized3: | BRAM_reg              | 10 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|xilinx_single_port_ram_read_first__parameterized3: | BRAM_reg              | 10 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|xilinx_single_port_ram_read_first__parameterized3: | BRAM_reg              | 10 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|xilinx_single_port_ram_read_first__parameterized3: | BRAM_reg              | 10 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|xilinx_single_port_ram_read_first__parameterized3: | BRAM_reg              | 10 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|top_level                                          | audio_buffer/BRAM_reg | 1 K x 8(READ_FIRST)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+---------------------------------------------------+-----------------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------+-----------------------+-----------+----------------------+----------------+
|Module Name       | RTL Object            | Inference | Size (Depth x Width) | Primitives     | 
+------------------+-----------------------+-----------+----------------------+----------------+
|i_0/angle_sprite  | palette/BRAM_reg      | Implied   | 2 x 24               | RAM16X1S x 24  | 
|i_0/angle_number  | num3_palette/BRAM_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|i_0/angle_number  | num2_palette/BRAM_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|i_0/angle_number  | num1_palette/BRAM_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|i_0/length_number | num1_palette/BRAM_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|i_0/length_number | num2_palette/BRAM_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|i_0/length_number | num3_palette/BRAM_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|i_0/length_number | num4_palette/BRAM_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
+------------------+-----------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_level      | A2*B2                  | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | (PCIN>>17)+A2*B2       | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | PCIN+A2*B2             | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | (PCIN>>17)+A2*B2       | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | A2*B2                  | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | PCIN+A2*B2             | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | (PCIN>>17)+A2*B2       | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | PCIN+A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | A2*B2                  | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | PCIN+A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | (PCIN>>17)+A2*B2       | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | PCIN+A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | A2*B2                  | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | (PCIN>>17)+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | PCIN+A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | (PCIN>>17)+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | A2*B2                  | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | (PCIN>>17)+A2*B2       | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | PCIN+A2*B2             | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | (PCIN>>17)+A2*B2       | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | A2*B2                  | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | PCIN+A2*B2             | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | (PCIN>>17)+A2*B2       | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | PCIN+A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | A2*B2                  | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | PCIN+A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | (PCIN>>17)+A2*B2       | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | PCIN+A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | A2*B2                  | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | (PCIN>>17)+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | PCIN+A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | (PCIN>>17)+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | A*B                    | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_level      | (PCIN>>17)+A*B         | 16     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top_level      | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_level      | (PCIN>>17)+A*B         | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top_level      | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_level      | (PCIN>>17)+A*B         | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top_level      | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_level      | (PCIN>>17)+A*B         | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top_level      | A*B                    | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_level      | (PCIN>>17)+A*B         | 14     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top_level      | A*B                    | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_level      | (PCIN>>17)+A*B         | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top_level      | A*B                    | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_level      | (PCIN+A*B)'            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top_level      | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_level      | (PCIN+A*B)'            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top_level      | A*B                    | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_level      | (PCIN+A*B)'            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top_level      | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_level      | (PCIN+A*B)'            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top_level      | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_level      | (PCIN>>17)+A*B         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top_level      | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_level      | (PCIN>>17)+A*B         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb   | (A*(B:0x74))'          | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb   | PCIN+(A*(B:0x132))'    | 10     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb   | (PCIN+((A:0x259)*B)')' | 10     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|rgb_to_ycrcb   | (A*(B:0x1ad))'         | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb   | (A*(B:0x53))'          | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb   | (A*(B:0xad))'          | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb   | (A*(B:0x153))'         | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|edge_detection | A*B                    | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detection | (PCIN>>17)+A*B         | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detection | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detection | (PCIN>>17)+A*B         | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_level      | C+A*(B:0x140)          | 10     | 9      | 11     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|rotate         | C+A*(B:0x140)          | 10     | 9      | 11     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+---------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 2682.605 ; gain = 1070.938 ; free physical = 2533 ; free virtual = 8157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 2682.605 ; gain = 1070.938 ; free physical = 2528 ; free virtual = 8153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------------------------+-----------------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object            | PORT A (Depth x Width)  | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+-----------------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level                                          | BRAM_reg              | 256 x 65536(READ_FIRST) | W | R |                        |   |   | Port A           | 1      | 910    | 
|xilinx_single_port_ram_read_first:                 | BRAM_reg              | 64 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 16     | 
|i_0/frame_buffer                                   | BRAM_reg              | 75 K x 16(READ_FIRST)   | W | R | 75 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 48     | 
|xilinx_single_port_ram_read_first__parameterized1: | BRAM_reg              | 4 K x 2(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized3: | BRAM_reg              | 10 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|xilinx_single_port_ram_read_first__parameterized3: | BRAM_reg              | 10 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|xilinx_single_port_ram_read_first__parameterized3: | BRAM_reg              | 10 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|xilinx_single_port_ram_read_first__parameterized3: | BRAM_reg              | 10 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|xilinx_single_port_ram_read_first__parameterized3: | BRAM_reg              | 10 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|xilinx_single_port_ram_read_first__parameterized3: | BRAM_reg              | 10 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|xilinx_single_port_ram_read_first__parameterized3: | BRAM_reg              | 10 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|top_level                                          | audio_buffer/BRAM_reg | 1 K x 8(READ_FIRST)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+---------------------------------------------------+-----------------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------------+-----------------------+-----------+----------------------+----------------+
|Module Name       | RTL Object            | Inference | Size (Depth x Width) | Primitives     | 
+------------------+-----------------------+-----------+----------------------+----------------+
|i_0/angle_sprite  | palette/BRAM_reg      | Implied   | 2 x 24               | RAM16X1S x 24  | 
|i_0/angle_number  | num3_palette/BRAM_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|i_0/angle_number  | num2_palette/BRAM_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|i_0/angle_number  | num1_palette/BRAM_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|i_0/length_number | num1_palette/BRAM_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|i_0/length_number | num2_palette/BRAM_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|i_0/length_number | num3_palette/BRAM_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|i_0/length_number | num4_palette/BRAM_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
+------------------+-----------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_8__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_9__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_10__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_11__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_12__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_13__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_14__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_15__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:01:00 . Memory (MB): peak = 2682.605 ; gain = 1070.938 ; free physical = 2528 ; free virtual = 8153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:02 . Memory (MB): peak = 2682.605 ; gain = 1070.938 ; free physical = 2528 ; free virtual = 8153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:02 . Memory (MB): peak = 2682.605 ; gain = 1070.938 ; free physical = 2528 ; free virtual = 8153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 2682.605 ; gain = 1070.938 ; free physical = 2527 ; free virtual = 8153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 2682.605 ; gain = 1070.938 ; free physical = 2527 ; free virtual = 8153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 2682.605 ; gain = 1070.938 ; free physical = 2527 ; free virtual = 8153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 2682.605 ; gain = 1070.938 ; free physical = 2527 ; free virtual = 8153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | com_sprite_m/y_in_pipe_reg[3][9]   | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|top_level   | com_sprite_m/x_in_pipe_reg[3][10]  | 4      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|top_level   | hor_sync_pipe_reg[6]               | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | vert_sync_pipe_reg[6]              | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | active_draw_pipe_reg[6]            | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | ch_red_pipe_reg[6][7]              | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | ch_red2_pipe_reg[6][7]             | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | length_number_blue_pipe_reg[2][7]  | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top_level   | length_number_green_pipe_reg[2][7] | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top_level   | length_number_red_pipe_reg[2][7]   | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top_level   | hcount_pipe_reg[6][10]             | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|top_level   | vcount_pipe_reg[6][9]              | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
+------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_level      | C'+A'*B          | 10     | 9      | 11     | -      | 17     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|edge_detection | A*B              | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detection | A*B              | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detection | PCIN>>17+A*B     | 0      | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_level      | A*B              | 6      | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_level      | (PCIN+A*B)'      | 0      | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top_level      | A*B              | 6      | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_level      | (PCIN>>17+A*B)'  | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top_level      | (PCIN>>17+A*B)'  | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top_level      | A'*B'            | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | PCIN+A'*B'       | 17     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | A'*B'            | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | PCIN+A'*B'       | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | PCIN>>17+A'*B'   | 17     | 13     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | PCIN+(A*B)'      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|top_level      | A'*B'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | PCIN>>17+A'*B'   | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | PCIN+A'*B'       | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | PCIN>>17+(A*B)'  | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|top_level      | A'*B'            | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | PCIN+A'*B'       | 17     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | A'*B'            | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | PCIN+A'*B'       | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | PCIN>>17+A'*B'   | 17     | 13     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | PCIN+(A*B)'      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|top_level      | A'*B'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | PCIN>>17+A'*B'   | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | PCIN+A'*B'       | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | PCIN>>17+(A*B)'  | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|top_level      | (A'*B)'          | 17     | 0      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|top_level      | A*B'             | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | (PCIN>>17+A*B')' | 0      | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|top_level      | A*B'             | 4      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | (PCIN>>17+A*B')' | 0      | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|top_level      | A*B'             | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_level      | (PCIN>>17+A*B')' | 17     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|top_level      | A*B              | 0      | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_level      | (PCIN+A*B)'      | 16     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top_level      | A*B              | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_level      | (PCIN+A*B)'      | 6      | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top_level      | A*B              | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rgb_to_ycrcb   | (A*B)'           | 8      | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb   | PCIN+(A*B)'      | 8      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb   | (PCIN+(A*B)')'   | 10     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|rgb_to_ycrcb   | (A*B)'           | 8      | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb   | (A*B)'           | 8      | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb   | (A*B)'           | 8      | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb   | (A*B)'           | 8      | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|rotate         | (C+A*B)'         | 10     | 9      | 11     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+---------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     4|
|2     |CARRY4     |  2932|
|3     |DSP48E1    |    49|
|16    |LUT1       |   566|
|17    |LUT2       | 14739|
|18    |LUT3       |   635|
|19    |LUT4       |  1406|
|20    |LUT5       |   492|
|21    |LUT6       |  1160|
|22    |MMCME2_ADV |     1|
|23    |MUXF7      |    20|
|24    |OSERDESE2  |     6|
|26    |RAM16X1S   |    72|
|27    |RAMB18E1   |     2|
|29    |RAMB36E1   |    69|
|51    |SRL16E     |    56|
|52    |FDRE       |  2451|
|53    |FDSE       |    85|
|54    |IBUF       |    33|
|55    |OBUF       |    53|
|56    |OBUFDS     |     4|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 2682.605 ; gain = 1070.938 ; free physical = 2527 ; free virtual = 8153
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 47 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 2682.605 ; gain = 706.652 ; free physical = 2527 ; free virtual = 8153
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 2682.613 ; gain = 1070.938 ; free physical = 2527 ; free virtual = 8153
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2682.613 ; gain = 0.000 ; free physical = 2804 ; free virtual = 8432
INFO: [Netlist 29-17] Analyzing 3149 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'mic_clk'. [/home/fpga/xdc/top_level.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mic_data'. [/home/fpga/xdc/top_level.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mic*'. [/home/fpga/xdc/top_level.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_cd'. [/home/fpga/xdc/top_level.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.613 ; gain = 0.000 ; free physical = 2803 ; free virtual = 8433
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  OBUFDS => OBUFDS: 4 instances
  RAM16X1S => RAM32X1S (RAMS32): 72 instances

Synth Design complete | Checksum: 20098775
INFO: [Common 17-83] Releasing license: Synthesis
173 Infos, 172 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 2682.613 ; gain = 1388.945 ; free physical = 2804 ; free virtual = 8433
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2479.858; main = 2186.853; forked = 432.462
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3657.410; main = 2682.609; forked = 974.801
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.625 ; gain = 0.000 ; free physical = 2779 ; free virtual = 8433
INFO: [Common 17-1381] The checkpoint '/home/fpga/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
# report_utilization -file $outputDir/post_synth_util.rpt
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors, 4 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2738.633 ; gain = 8.004 ; free physical = 2776 ; free virtual = 8425

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1ad512747

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2738.633 ; gain = 0.000 ; free physical = 2776 ; free virtual = 8425

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 29 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 32 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a16da20c

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2748.539 ; gain = 0.000 ; free physical = 2732 ; free virtual = 8382
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 18 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 229079ecf

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2748.539 ; gain = 0.000 ; free physical = 2732 ; free virtual = 8382
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 1 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 239937318

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2748.539 ; gain = 0.000 ; free physical = 2732 ; free virtual = 8382
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 239937318

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2772.551 ; gain = 24.012 ; free physical = 2732 ; free virtual = 8382
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 14d02b05b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2772.551 ; gain = 24.012 ; free physical = 2732 ; free virtual = 8382
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14d02b05b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2772.551 ; gain = 24.012 ; free physical = 2732 ; free virtual = 8382
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              18  |                                              1  |
|  Constant propagation         |               0  |               1  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.551 ; gain = 0.000 ; free physical = 2732 ; free virtual = 8382
Ending Logic Optimization Task | Checksum: 14d02b05b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2772.551 ; gain = 24.012 ; free physical = 2732 ; free virtual = 8382

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 71 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 17 WE to EN ports
Number of BRAM Ports augmented: 48 newly gated: 25 Total Ports: 142
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 16b3e4485

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2651 ; free virtual = 8306
Ending Power Optimization Task | Checksum: 16b3e4485

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2908.555 ; gain = 136.004 ; free physical = 2651 ; free virtual = 8306

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1481d68ce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2649 ; free virtual = 8305
Ending Final Cleanup Task | Checksum: 1481d68ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2649 ; free virtual = 8305

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2649 ; free virtual = 8305
Ending Netlist Obfuscation Task | Checksum: 1481d68ce

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2649 ; free virtual = 8305
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2908.555 ; gain = 177.926 ; free physical = 2649 ; free virtual = 8305
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2650 ; free virtual = 8307
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f7ffc45d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2650 ; free virtual = 8307
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2650 ; free virtual = 8307

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e205cda3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2647 ; free virtual = 8307

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b2804f68

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2646 ; free virtual = 8307

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b2804f68

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2646 ; free virtual = 8307
Phase 1 Placer Initialization | Checksum: 1b2804f68

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2645 ; free virtual = 8307

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 137a5df7b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2645 ; free virtual = 8307

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ce7faa5c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2645 ; free virtual = 8307

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ce7faa5c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2645 ; free virtual = 8306

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 168331752

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2644 ; free virtual = 8307

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 100 LUTNM shape to break, 271 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 22, two critical 78, total 100, new lutff created 2
INFO: [Physopt 32-1138] End 1 Pass. Optimized 221 nets or LUTs. Breaked 100 LUTs, combined 121 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 9 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell length_module/b_squared_reg__3. No change.
INFO: [Physopt 32-666] Processed cell length_module/b_squared_reg__1. No change.
INFO: [Physopt 32-666] Processed cell length_module/b_squared_reg__2. No change.
INFO: [Physopt 32-666] Processed cell length_module/b_squared_reg__0. No change.
INFO: [Physopt 32-666] Processed cell length_module/min_four_ac_reg__0. No change.
INFO: [Physopt 32-665] Processed cell length_module/b_squared_reg. 13 registers were pushed out.
INFO: [Physopt 32-666] Processed cell length_module/min_four_ac_reg__1. No change.
INFO: [Physopt 32-665] Processed cell length_module/min_four_ac0. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell length_module/min_four_ac_reg. 13 registers were pushed out.
INFO: [Physopt 32-457] Pass 2. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-457] Pass 2. Identified 6 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell length_module/b_squared_reg. No change.
INFO: [Physopt 32-666] Processed cell length_module/b_squared_reg__3. No change.
INFO: [Physopt 32-666] Processed cell length_module/b_squared_reg__1. No change.
INFO: [Physopt 32-666] Processed cell length_module/b_squared_reg__2. No change.
INFO: [Physopt 32-666] Processed cell length_module/b_squared_reg__0. No change.
INFO: [Physopt 32-666] Processed cell length_module/min_four_ac_reg__0. No change.
INFO: [Physopt 32-666] Processed cell length_module/min_four_ac_reg__1. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 3 nets or cells. Created 39 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2642 ; free virtual = 8307
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2642 ; free virtual = 8307

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          100  |            121  |                   221  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           39  |              0  |                     3  |           0  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          139  |            121  |                   224  |           0  |           9  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 155b6f5ad

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2642 ; free virtual = 8307
Phase 2.4 Global Placement Core | Checksum: bf3e6dcf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2642 ; free virtual = 8307
Phase 2 Global Placement | Checksum: bf3e6dcf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2642 ; free virtual = 8307

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: acd2cee4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2642 ; free virtual = 8307

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 132b77bbc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2642 ; free virtual = 8307

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 107644d60

Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2642 ; free virtual = 8307

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14f61ad5a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2641 ; free virtual = 8307

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 163bb6e0c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2641 ; free virtual = 8307

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1eb4ab632

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2641 ; free virtual = 8307

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 11a3d4c5d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2641 ; free virtual = 8307

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 15e987784

Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2641 ; free virtual = 8307

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1609bba01

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2640 ; free virtual = 8306
Phase 3 Detail Placement | Checksum: 1609bba01

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2640 ; free virtual = 8306

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20a82884c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 1 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.459 | TNS=-2511.324 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f9d0b200

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2640 ; free virtual = 8306
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1f9d0b200

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2640 ; free virtual = 8306
Phase 4.1.1.1 BUFG Insertion | Checksum: 20a82884c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2640 ; free virtual = 8306

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.905. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 198f8a4b6

Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2640 ; free virtual = 8306

Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2640 ; free virtual = 8306
Phase 4.1 Post Commit Optimization | Checksum: 198f8a4b6

Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2640 ; free virtual = 8306

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 198f8a4b6

Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2640 ; free virtual = 8306

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                2x2|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 198f8a4b6

Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2640 ; free virtual = 8306
Phase 4.3 Placer Reporting | Checksum: 198f8a4b6

Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2640 ; free virtual = 8306

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2640 ; free virtual = 8306

Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2640 ; free virtual = 8306
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ef983887

Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2640 ; free virtual = 8306
Ending Placer Task | Checksum: ac4f8040

Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2640 ; free virtual = 8306
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2908.555 ; gain = 0.000 ; free physical = 2640 ; free virtual = 8306
# report_clock_utilization -file $outputDir/clock_util.rpt
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
Found setup timing violations => running physical optimization
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.05s |  WALL: 0.04s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2639 ; free virtual = 8305

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 1 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.905 | TNS=-2256.643 |
Phase 1 Physical Synthesis Initialization | Checksum: 115aac8bf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2639 ; free virtual = 8305
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.905 | TNS=-2256.643 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 6 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell length_module/b_squared_reg__3. No change.
INFO: [Physopt 32-666] Processed cell length_module/b_squared_reg__1. No change.
INFO: [Physopt 32-666] Processed cell length_module/b_squared_reg__2. No change.
INFO: [Physopt 32-666] Processed cell length_module/min_four_ac_reg__0. No change.
INFO: [Physopt 32-666] Processed cell length_module/b_squared_reg__0. No change.
INFO: [Physopt 32-666] Processed cell length_module/min_four_ac_reg__1. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2639 ; free virtual = 8306
Phase 2 DSP Register Optimization | Checksum: 115aac8bf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2639 ; free virtual = 8306

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.905 | TNS=-2256.643 |
INFO: [Physopt 32-702] Processed net length_module/division/dividend[63]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mhdmicw/clk_pixel_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[61]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[57]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[53]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[49]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[45]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[41]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[37]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[33]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[29]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[25]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[21]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[17]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[17]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/numerator0_out[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[17]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[13]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/sqrt_output[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net length_module/division/sqrt_output[10]. Critical path length was reduced through logic transformation on cell length_module/division/dividend[13]_i_8_comp.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[13]_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.695 | TNS=-2246.064 |
INFO: [Physopt 32-702] Processed net length_module/division/dividend[13]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net length_module/division/dividend[13]_i_12_n_0. Critical path length was reduced through logic transformation on cell length_module/division/dividend[13]_i_12_comp.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[13]_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.639 | TNS=-2243.264 |
INFO: [Physopt 32-710] Processed net length_module/division/sqrt_output[10]. Critical path length was reduced through logic transformation on cell length_module/division/dividend[13]_i_8_comp_1.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[13]_i_32_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.517 | TNS=-2237.165 |
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[9]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/sqrt_output[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net length_module/division/sqrt_output[5]. Critical path length was reduced through logic transformation on cell length_module/division/dividend[9]_i_9_comp.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[9]_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.474 | TNS=-2234.438 |
INFO: [Physopt 32-710] Processed net length_module/division/dividend[13]_i_12_n_0. Critical path length was reduced through logic transformation on cell length_module/division/dividend[13]_i_12_comp_1.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[13]_i_32_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.421 | TNS=-2231.789 |
INFO: [Physopt 32-710] Processed net length_module/division/sqrt_output[5]. Critical path length was reduced through logic transformation on cell length_module/division/dividend[9]_i_9_comp_1.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[9]_i_53_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.370 | TNS=-2228.935 |
INFO: [Physopt 32-702] Processed net length_module/division/dividend[9]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net length_module/division/dividend[9]_i_13_n_0. Critical path length was reduced through logic transformation on cell length_module/division/dividend[9]_i_13_comp.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[9]_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.330 | TNS=-2222.346 |
INFO: [Physopt 32-663] Processed net length_module/b_squared_reg[2]__2_n_0.  Re-placed instance length_module/b_squared_reg[2]__2
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg[2]__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.329 | TNS=-2220.826 |
INFO: [Physopt 32-663] Processed net length_module/b_squared_reg[5]__2_n_0.  Re-placed instance length_module/b_squared_reg[5]__2
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg[5]__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.326 | TNS=-2219.319 |
INFO: [Physopt 32-663] Processed net length_module/b_squared_reg[14]__2_n_0.  Re-placed instance length_module/b_squared_reg[14]__2
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg[14]__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.316 | TNS=-2217.799 |
INFO: [Physopt 32-663] Processed net length_module/b_squared_reg[0]__2_n_0.  Re-placed instance length_module/b_squared_reg[0]__2
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg[0]__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.315 | TNS=-2216.297 |
INFO: [Physopt 32-663] Processed net length_module/b_squared_reg[4]__2_n_0.  Re-placed instance length_module/b_squared_reg[4]__2
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg[4]__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.313 | TNS=-2214.822 |
INFO: [Physopt 32-663] Processed net length_module/b_squared_reg[10]__2_n_0.  Re-placed instance length_module/b_squared_reg[10]__2
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg[10]__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.313 | TNS=-2213.317 |
INFO: [Physopt 32-663] Processed net length_module/b_squared_reg[7]__2_n_0.  Re-placed instance length_module/b_squared_reg[7]__2
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg[7]__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.312 | TNS=-2211.814 |
INFO: [Physopt 32-663] Processed net length_module/b_squared_reg[13]__2_n_0.  Re-placed instance length_module/b_squared_reg[13]__2
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg[13]__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.252 | TNS=-2210.322 |
INFO: [Physopt 32-710] Processed net length_module/division/sqrt_output[10]. Critical path length was reduced through logic transformation on cell length_module/division/dividend[13]_i_8_comp.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[13]_i_57_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.241 | TNS=-2209.772 |
INFO: [Physopt 32-702] Processed net length_module/division/sqrt_output[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[9]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net length_module/division/dividend[9]_i_54_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[9]_i_54_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.236 | TNS=-2209.502 |
INFO: [Physopt 32-702] Processed net length_module/division/dividend[13]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net length_module/division/dividend[13]_i_13_n_0. Critical path length was reduced through logic transformation on cell length_module/division/dividend[13]_i_13_comp.
INFO: [Physopt 32-735] Processed net length_module/division/sqrt_output[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.236 | TNS=-2209.502 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[9]_i_54_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.229 | TNS=-2209.124 |
INFO: [Physopt 32-702] Processed net length_module/division/dividend[9]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[9]_i_55_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.217 | TNS=-2208.476 |
INFO: [Physopt 32-702] Processed net length_module/division/dividend[9]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net length_module/division/dividend[9]_i_12_n_0. Critical path length was reduced through logic transformation on cell length_module/division/dividend[9]_i_12_comp.
INFO: [Physopt 32-735] Processed net length_module/division/sqrt_output[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.190 | TNS=-2206.994 |
INFO: [Physopt 32-702] Processed net length_module/division/dividend[13]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net length_module/division/dividend[13]_i_11_n_0. Critical path length was reduced through logic transformation on cell length_module/division/dividend[13]_i_11_comp.
INFO: [Physopt 32-735] Processed net length_module/division/sqrt_output[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.184 | TNS=-2206.694 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[9]_i_54_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.173 | TNS=-2205.776 |
INFO: [Physopt 32-702] Processed net length_module/min_four_ac_reg__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/min_four_ac1[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/min_four_ac0__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/min_four_ac0__2_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net length_module/min_four_ac0__2_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.167 | TNS=-2197.319 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[9]_i_34_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.161 | TNS=-2195.309 |
INFO: [Physopt 32-663] Processed net length_module/b_squared_reg[3]__2_n_0.  Re-placed instance length_module/b_squared_reg[3]__2
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg[3]__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.160 | TNS=-2193.960 |
INFO: [Physopt 32-663] Processed net length_module/b_squared_reg[9]__2_n_0.  Re-placed instance length_module/b_squared_reg[9]__2
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg[9]__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.158 | TNS=-2192.621 |
INFO: [Physopt 32-663] Processed net length_module/b_squared_reg[12]__2_n_0.  Re-placed instance length_module/b_squared_reg[12]__2
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg[12]__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.147 | TNS=-2191.299 |
INFO: [Physopt 32-663] Processed net length_module/b_squared_reg[1]__2_n_0.  Re-placed instance length_module/b_squared_reg[1]__2
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg[1]__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.142 | TNS=-2189.993 |
INFO: [Physopt 32-663] Processed net length_module/b_squared_reg[6]__2_n_0.  Re-placed instance length_module/b_squared_reg[6]__2
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg[6]__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.140 | TNS=-2188.659 |
INFO: [Physopt 32-663] Processed net length_module/b_squared_reg[8]__2_n_0.  Re-placed instance length_module/b_squared_reg[8]__2
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg[8]__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.139 | TNS=-2187.357 |
INFO: [Physopt 32-663] Processed net length_module/b_squared_reg[15]__2_n_0.  Re-placed instance length_module/b_squared_reg[15]__2
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg[15]__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.132 | TNS=-2186.044 |
INFO: [Physopt 32-663] Processed net length_module/division/dividend[13]_i_21_n_0_repN_1.  Re-placed instance length_module/division/dividend[13]_i_21_comp_1
INFO: [Physopt 32-735] Processed net length_module/division/dividend[13]_i_21_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.115 | TNS=-2185.096 |
INFO: [Physopt 32-663] Processed net length_module/b_squared_reg__1_i_12_n_0.  Re-placed instance length_module/b_squared_reg__1_i_12
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg__1_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.114 | TNS=-2178.823 |
INFO: [Physopt 32-702] Processed net length_module/division/dividend[17]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net length_module/division/dividend[17]_i_14_n_0. Critical path length was reduced through logic transformation on cell length_module/division/dividend[17]_i_14_comp.
INFO: [Physopt 32-735] Processed net length_module/division/sqrt_output[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.102 | TNS=-2178.271 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net length_module/division/sqrt_output[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.102 | TNS=-2178.271 |
INFO: [Physopt 32-81] Processed net length_module/division/dividend[9]_i_58_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[9]_i_58_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.086 | TNS=-2177.318 |
INFO: [Physopt 32-702] Processed net length_module/division/dividend[13]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net length_module/division/dividend[13]_i_14_n_0. Critical path length was reduced through logic transformation on cell length_module/division/dividend[13]_i_14_comp.
INFO: [Physopt 32-735] Processed net length_module/division/sqrt_output[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.086 | TNS=-2177.318 |
INFO: [Physopt 32-702] Processed net length_module/division/sqrt_output[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[13]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net length_module/division/dividend[13]_i_18_n_0. Critical path length was reduced through logic transformation on cell length_module/division/dividend[13]_i_18_comp.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[13]_i_31_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.074 | TNS=-2176.218 |
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net length_module/b_squared_reg__1_i_12_n_0. Critical path length was reduced through logic transformation on cell length_module/b_squared_reg__1_i_12_comp.
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg__1_i_54_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.066 | TNS=-2164.169 |
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__2_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net length_module/b_squared_reg__2_i_13_n_0.  Re-placed instance length_module/b_squared_reg__2_i_13
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg__2_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.064 | TNS=-2161.882 |
INFO: [Physopt 32-710] Processed net length_module/division/dividend[9]_i_13_n_0. Critical path length was reduced through logic transformation on cell length_module/division/dividend[9]_i_13_comp_1.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[9]_i_53_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.059 | TNS=-2161.612 |
INFO: [Physopt 32-710] Processed net length_module/division/dividend[9]_i_31_n_0. Critical path length was reduced through logic transformation on cell length_module/division/dividend[9]_i_31_comp.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[9]_i_54_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.057 | TNS=-2159.478 |
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__2_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net length_module/b_squared_reg__1_i_11_n_0.  Re-placed instance length_module/b_squared_reg__1_i_11
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg__1_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.020 | TNS=-2141.393 |
INFO: [Physopt 32-702] Processed net length_module/division/dividend[13]_i_21_n_0_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net length_module/division/dividend[13]_i_22_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[13]_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.016 | TNS=-2141.093 |
INFO: [Physopt 32-702] Processed net length_module/min_four_ac0__2_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net length_module/min_four_ac0__2_i_10_n_0. Critical path length was reduced through logic transformation on cell length_module/min_four_ac0__2_i_10_comp.
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg__1_i_54_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.014 | TNS=-2137.434 |
INFO: [Physopt 32-134] Processed net length_module/division/dividend[13]_i_22_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[13]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net length_module/division/dividend[5]_i_36_n_0.  Re-placed instance length_module/division/dividend[5]_i_36
INFO: [Physopt 32-735] Processed net length_module/division/dividend[5]_i_36_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.013 | TNS=-2137.384 |
INFO: [Physopt 32-702] Processed net length_module/division/dividend[9]_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net length_module/division/dividend[9]_i_87_n_0.  Re-placed instance length_module/division/dividend[9]_i_87
INFO: [Physopt 32-735] Processed net length_module/division/dividend[9]_i_87_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.002 | TNS=-2136.790 |
INFO: [Physopt 32-663] Processed net length_module/division/dividend[9]_i_54_n_0_repN.  Re-placed instance length_module/division/dividend[9]_i_54_replica
INFO: [Physopt 32-735] Processed net length_module/division/dividend[9]_i_54_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.000 | TNS=-2136.682 |
INFO: [Physopt 32-702] Processed net length_module/division/sqrt_output[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net length_module/division/sqrt_output[6]. Critical path length was reduced through logic transformation on cell length_module/division/dividend[9]_i_8_comp_1.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[9]_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.993 | TNS=-2136.304 |
INFO: [Physopt 32-702] Processed net length_module/division/dividend[9]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net length_module/division/dividend[9]_i_86_n_0.  Re-placed instance length_module/division/dividend[9]_i_86
INFO: [Physopt 32-735] Processed net length_module/division/dividend[9]_i_86_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.988 | TNS=-2135.980 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg__2_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.987 | TNS=-2135.020 |
INFO: [Physopt 32-663] Processed net length_module/division/dividend[9]_i_87_n_0.  Re-placed instance length_module/division/dividend[9]_i_87
INFO: [Physopt 32-735] Processed net length_module/division/dividend[9]_i_87_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.984 | TNS=-2134.750 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg__2_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.983 | TNS=-2126.890 |
INFO: [Physopt 32-702] Processed net length_module/min_four_ac0__2_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net length_module/min_four_ac0__2_i_9_n_0. Critical path length was reduced through logic transformation on cell length_module/min_four_ac0__2_i_9_comp.
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg__1_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.982 | TNS=-2127.588 |
INFO: [Physopt 32-663] Processed net length_module/division/dividend[13]_i_33_n_0.  Re-placed instance length_module/division/dividend[13]_i_33
INFO: [Physopt 32-735] Processed net length_module/division/dividend[13]_i_33_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.982 | TNS=-2127.588 |
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[13]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[9]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[5]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[5]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net length_module/division/dividend[5]_i_6_n_0. Critical path length was reduced through logic transformation on cell length_module/division/dividend[5]_i_6_comp.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[5]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.979 | TNS=-2124.021 |
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_13_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net length_module/b_squared_reg__1_i_13_n_0_repN_1. Critical path length was reduced through logic transformation on cell length_module/b_squared_reg__1_i_13_comp_2.
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg__1_i_49_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.962 | TNS=-2121.689 |
INFO: [Physopt 32-663] Processed net length_module/b_squared_reg__1_i_14_n_0.  Re-placed instance length_module/b_squared_reg__1_i_14
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg__1_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.959 | TNS=-2119.136 |
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__2_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net length_module/b_squared_reg__2_i_14_n_0. Critical path length was reduced through logic transformation on cell length_module/b_squared_reg__2_i_14_comp.
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg__1_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.955 | TNS=-2110.799 |
INFO: [Physopt 32-702] Processed net length_module/min_four_ac0__2_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net length_module/min_four_ac0__2_i_5_n_0. Critical path length was reduced through logic transformation on cell length_module/min_four_ac0__2_i_5_comp.
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg__1_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.955 | TNS=-2107.768 |
INFO: [Physopt 32-663] Processed net length_module/division/dividend[5]_i_28_n_0.  Re-placed instance length_module/division/dividend[5]_i_28
INFO: [Physopt 32-735] Processed net length_module/division/dividend[5]_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.951 | TNS=-2107.568 |
INFO: [Physopt 32-710] Processed net length_module/division/dividend[9]_i_54_n_0. Critical path length was reduced through logic transformation on cell length_module/division/dividend[9]_i_54_comp_2.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[5]_i_148_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.948 | TNS=-2107.406 |
INFO: [Physopt 32-702] Processed net length_module/division/dividend[9]_i_83_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[9]_i_108_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net length_module/division/dividend[9]_i_108_n_0. Critical path length was reduced through logic transformation on cell length_module/division/dividend[9]_i_108_comp.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[9]_i_127_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.944 | TNS=-2107.190 |
INFO: [Physopt 32-663] Processed net length_module/division/dividend[9]_i_54_n_0_repN.  Re-placed instance length_module/division/dividend[9]_i_54_replica
INFO: [Physopt 32-735] Processed net length_module/division/dividend[9]_i_54_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.939 | TNS=-2106.876 |
INFO: [Physopt 32-710] Processed net length_module/division/sqrt_output[11]. Critical path length was reduced through logic transformation on cell length_module/division/dividend[13]_i_7_comp_1.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[13]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.931 | TNS=-2106.376 |
INFO: [Physopt 32-702] Processed net length_module/min_four_ac0__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net length_module/min_four_ac0__2_i_3_n_0. Critical path length was reduced through logic transformation on cell length_module/min_four_ac0__2_i_3_comp.
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg__1_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.929 | TNS=-2097.734 |
INFO: [Physopt 32-702] Processed net length_module/division/sqrt_output[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[13]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net length_module/division/dividend[17]_i_23_n_0.  Re-placed instance length_module/division/dividend[17]_i_23
INFO: [Physopt 32-735] Processed net length_module/division/dividend[17]_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.928 | TNS=-2097.684 |
INFO: [Physopt 32-702] Processed net length_module/division/dividend[9]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[9]_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net length_module/division/dividend[9]_i_57_n_0.  Re-placed instance length_module/division/dividend[9]_i_57
INFO: [Physopt 32-735] Processed net length_module/division/dividend[9]_i_57_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.925 | TNS=-2097.468 |
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net length_module/b_squared_reg__1_i_11_n_0. Critical path length was reduced through logic transformation on cell length_module/b_squared_reg__1_i_11_comp.
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg__1_i_49_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.924 | TNS=-2091.384 |
INFO: [Physopt 32-663] Processed net length_module/division/dividend[9]_i_84_n_0.  Re-placed instance length_module/division/dividend[9]_i_84
INFO: [Physopt 32-735] Processed net length_module/division/dividend[9]_i_84_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.922 | TNS=-2091.243 |
INFO: [Physopt 32-702] Processed net length_module/division/dividend[17]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net length_module/division/sqrt_output[13].  Re-placed instance length_module/division/dividend[17]_i_9
INFO: [Physopt 32-735] Processed net length_module/division/sqrt_output[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.918 | TNS=-2091.060 |
INFO: [Physopt 32-663] Processed net length_module/division/dividend[9]_i_28_n_0.  Re-placed instance length_module/division/dividend[9]_i_28_comp_3
INFO: [Physopt 32-735] Processed net length_module/division/dividend[9]_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.915 | TNS=-2090.886 |
INFO: [Physopt 32-663] Processed net length_module/division/dividend[13]_i_15_n_0.  Re-placed instance length_module/division/dividend[13]_i_15
INFO: [Physopt 32-735] Processed net length_module/division/dividend[13]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.914 | TNS=-2090.835 |
INFO: [Physopt 32-81] Processed net length_module/division/dividend[13]_i_35_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[13]_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.912 | TNS=-2090.736 |
INFO: [Physopt 32-81] Processed net length_module/division/dividend[9]_i_57_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[9]_i_57_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.911 | TNS=-2090.678 |
INFO: [Physopt 32-702] Processed net length_module/division/dividend[13]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net length_module/division/dividend[13]_i_15_n_0. Critical path length was reduced through logic transformation on cell length_module/division/dividend[13]_i_15_comp_2.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[13]_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.910 | TNS=-2090.628 |
INFO: [Physopt 32-702] Processed net length_module/division/dividend[63]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mhdmicw/clk_pixel_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[17]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/numerator0_out[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/sqrt_output[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[9]_i_34_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.902 | TNS=-2090.120 |
INFO: [Physopt 32-702] Processed net length_module/division/sqrt_output[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[17]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[17]_i_66_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.901 | TNS=-2089.889 |
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net length_module/b_squared_reg__2_i_15_n_0.  Re-placed instance length_module/b_squared_reg__2_i_15
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg__2_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.897 | TNS=-2076.997 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[13]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.888 | TNS=-2076.547 |
INFO: [Physopt 32-702] Processed net length_module/division/dividend[9]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[9]_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[9]_i_87_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.885 | TNS=-2076.385 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[9]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.879 | TNS=-2076.009 |
INFO: [Physopt 32-702] Processed net length_module/division/dividend[13]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[13]_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[13]_i_152_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[13]_i_258_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.874 | TNS=-2075.759 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net length_module/division/sqrt_output[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.866 | TNS=-2075.359 |
INFO: [Physopt 32-702] Processed net length_module/division/dividend[9]_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[9]_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/sqrt/sqrt_output264_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[17]_i_516_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/sqrt_input[60]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[5]_i_116_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/b_squared_reg__4[57]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[5]_i_513_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[5]_i_307_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[5]_i_1472_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.865 | TNS=-2068.405 |
INFO: [Physopt 32-702] Processed net length_module/min_four_ac_reg__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/min_four_ac1[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/min_four_ac0__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net length_module/b_squared_reg__1_i_28_n_0.  Re-placed instance length_module/b_squared_reg__1_i_28
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg__1_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.857 | TNS=-2067.308 |
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_189_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_691_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_1361_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg__1_i_2058_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.849 | TNS=-2063.390 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg__2_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.837 | TNS=-2050.090 |
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__2_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_132_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_519_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_1173_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_1383_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg__1_i_2074_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.835 | TNS=-2039.184 |
INFO: [Physopt 32-702] Processed net length_module/min_four_ac0__2_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_187_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_689_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_1358_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg__1_i_2055_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.824 | TNS=-2037.573 |
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net length_module/b_squared_reg__1_i_113_n_0.  Re-placed instance length_module/b_squared_reg__1_i_113
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg__1_i_113_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.824 | TNS=-2037.524 |
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg__1_i_63_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.797 | TNS=-2026.207 |
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_2055_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg__1_i_2747_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.780 | TNS=-2020.919 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net length_module/min_four_ac0__2_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.775 | TNS=-2020.158 |
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg__1_i_444_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.773 | TNS=-2019.829 |
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_2747_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net length_module/b_squared_reg__1_i_1381_n_0.  Re-placed instance length_module/b_squared_reg__1_i_1381
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg__1_i_1381_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.755 | TNS=-2015.257 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_2074_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/r_val/sqrt_output213_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_4932_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/r_sqrt_arg_reg_n_0_[1]. Optimizations did not improve timing on the net.
Phase 3 Critical Path Optimization | Checksum: 65902cf8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2635 ; free virtual = 8307

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mhdmicw/clk_pixel_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__2_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net length_module/b_squared_reg__1_i_7_n_0. Critical path length was reduced through logic transformation on cell length_module/b_squared_reg__1_i_7_comp_2.
INFO: [Physopt 32-735] Processed net length_module/b_squared_reg__1_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[63]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[61]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[57]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[53]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[49]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[45]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[41]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[37]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[33]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[29]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[25]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[21]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[17]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[17]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/numerator0_out[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[17]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[13]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend_reg[9]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/sqrt_output[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[9]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[9]_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net length_module/division/dividend[9]_i_55_n_0. Critical path length was reduced through logic transformation on cell length_module/division/dividend[9]_i_55_comp.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[9]_i_61_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/sqrt_output[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[13]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net length_module/division/dividend[13]_i_23_n_0. Critical path length was reduced through logic transformation on cell length_module/division/dividend[13]_i_23_comp.
INFO: [Physopt 32-735] Processed net length_module/division/dividend[9]_i_16_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[9]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[9]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net length_module/division/dividend[9]_i_85_n_0.  Re-placed instance length_module/division/dividend[9]_i_85
INFO: [Physopt 32-702] Processed net length_module/min_four_ac_reg__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/min_four_ac1[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/min_four_ac0__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/min_four_ac0__2_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_203_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[9]_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net length_module/division/dividend[9]_i_90_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net length_module/division/sqrt_output[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[9]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net length_module/division/dividend[9]_i_46_n_0. Critical path length was reduced through logic transformation on cell length_module/division/dividend[9]_i_46_comp.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[17]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net length_module/division/sqrt_output[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[13]_i_21_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net length_module/division/dividend[13]_i_22_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[13]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net length_module/division/dividend[5]_i_36_n_0.  Re-placed instance length_module/division/dividend[5]_i_36
INFO: [Physopt 32-702] Processed net length_module/division/dividend[63]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mhdmicw/clk_pixel_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[17]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/numerator0_out[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/sqrt_output[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[9]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[9]_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[9]_i_61_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net length_module/division/dividend[9]_i_79_n_0.  Re-placed instance length_module/division/dividend[9]_i_79
INFO: [Physopt 32-702] Processed net length_module/division/dividend[9]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net length_module/division/dividend[9]_i_61_n_0.  Re-placed instance length_module/division/dividend[9]_i_61
INFO: [Physopt 32-702] Processed net length_module/division/dividend[9]_i_88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net length_module/division/dividend[9]_i_111_n_0.  Re-placed instance length_module/division/dividend[9]_i_111
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net length_module/division/sqrt_output[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[13]_i_21_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[13]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-702] Processed net length_module/min_four_ac_reg__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/min_four_ac1[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/min_four_ac0__2_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_187_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_689_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[9]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[9]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net length_module/min_four_ac0__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_444_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[17]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/sqrt_output[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/division/dividend[17]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-663] Processed net length_module/b_squared_reg__1_i_121_n_0.  Re-placed instance length_module/b_squared_reg__1_i_121
INFO: [Physopt 32-702] Processed net length_module/division/sqrt_output[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net length_module/division/dividend[9]_i_46_n_0.  Re-placed instance length_module/division/dividend[9]_i_46_comp
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_1358_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_2055_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_2074_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/r_val/sqrt_output213_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/b_squared_reg__1_i_4932_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net length_module/r_sqrt_arg_reg_n_0_[1]. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 146c871be

Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2634 ; free virtual = 8307
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2634 ; free virtual = 8307
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.696 | TNS=-1991.928 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:11  |
|  Critical Path  |          1.209  |        264.715  |            5  |              0  |                   123  |           0  |           2  |  00:00:19  |
|  Total          |          1.209  |        264.715  |            5  |              0  |                   123  |           0  |           3  |  00:00:29  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2634 ; free virtual = 8307
Ending Physical Synthesis Task | Checksum: ca3a9a0c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2634 ; free virtual = 8307
INFO: [Common 17-83] Releasing license: Implementation
542 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2634 ; free virtual = 8307
# write_checkpoint -force $outputDir/post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2590 ; free virtual = 8306
INFO: [Common 17-1381] The checkpoint '/home/fpga/obj/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.

Phase 1 Build RT Design
Checksum: PlaceDB: 8628312b ConstDB: 0 ShapeSum: e15bf7f RouteDB: 0
Post Restoration Checksum: NetGraph: 87953fdd | NumContArr: eba7df44 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 18c4774ce

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2623 ; free virtual = 8304

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 18c4774ce

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2623 ; free virtual = 8304

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 18c4774ce

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2623 ; free virtual = 8304
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 166c51a8f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2622 ; free virtual = 8304
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.562 | TNS=-1875.572| WHS=-0.520 | THS=-39.604|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10835
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10835
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 15d1bf628

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2622 ; free virtual = 8304

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 15d1bf628

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2622 ; free virtual = 8304
Phase 3 Initial Routing | Checksum: eac46f75

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2622 ; free virtual = 8304
INFO: [Route 35-580] Design has 56 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+=====================+=====================+===========================================+
| Launch Setup Clock  | Launch Hold Clock   | Pin                                       |
+=====================+=====================+===========================================+
| clk_pixel_clk_wiz_0 | clk_pixel_clk_wiz_0 | length_module/division/dividend_reg[63]/D |
| clk_pixel_clk_wiz_0 | clk_pixel_clk_wiz_0 | length_module/division/dividend_reg[62]/D |
| clk_pixel_clk_wiz_0 | clk_pixel_clk_wiz_0 | length_module/division/dividend_reg[61]/D |
| clk_pixel_clk_wiz_0 | clk_pixel_clk_wiz_0 | length_module/division/dividend_reg[59]/D |
| clk_pixel_clk_wiz_0 | clk_pixel_clk_wiz_0 | length_module/division/dividend_reg[55]/D |
+---------------------+---------------------+-------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3179
 Number of Nodes with overlaps = 367
 Number of Nodes with overlaps = 177
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.159 | TNS=-2515.260| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1672b1124

Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2621 ; free virtual = 8304

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 337
 Number of Nodes with overlaps = 215
 Number of Nodes with overlaps = 150
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.977 | TNS=-2446.260| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: bb7df996

Time (s): cpu = 00:00:59 ; elapsed = 00:00:59 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2619 ; free virtual = 8303

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 921
 Number of Nodes with overlaps = 456
 Number of Nodes with overlaps = 162
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.968 | TNS=-2425.475| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: c3463dbb

Time (s): cpu = 00:01:29 ; elapsed = 00:01:29 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2618 ; free virtual = 8303

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 692
 Number of Nodes with overlaps = 319
 Number of Nodes with overlaps = 240
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.172 | TNS=-2384.389| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1b5dc7fe9

Time (s): cpu = 00:01:55 ; elapsed = 00:01:59 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2498 ; free virtual = 8307
Phase 4 Rip-up And Reroute | Checksum: 1b5dc7fe9

Time (s): cpu = 00:01:55 ; elapsed = 00:01:59 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2497 ; free virtual = 8307

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18b09f115

Time (s): cpu = 00:01:55 ; elapsed = 00:02:00 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2497 ; free virtual = 8307
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.880 | TNS=-2411.120| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 19cb0ca41

Time (s): cpu = 00:01:56 ; elapsed = 00:02:00 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2497 ; free virtual = 8307

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19cb0ca41

Time (s): cpu = 00:01:56 ; elapsed = 00:02:00 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2497 ; free virtual = 8307
Phase 5 Delay and Skew Optimization | Checksum: 19cb0ca41

Time (s): cpu = 00:01:56 ; elapsed = 00:02:00 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2497 ; free virtual = 8307

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ac3bc715

Time (s): cpu = 00:01:56 ; elapsed = 00:02:01 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2497 ; free virtual = 8307
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.880 | TNS=-2402.252| WHS=0.047  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16941bef2

Time (s): cpu = 00:01:56 ; elapsed = 00:02:01 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2497 ; free virtual = 8307
Phase 6 Post Hold Fix | Checksum: 16941bef2

Time (s): cpu = 00:01:56 ; elapsed = 00:02:01 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2497 ; free virtual = 8307

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 14a5367b8

Time (s): cpu = 00:01:57 ; elapsed = 00:02:01 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2497 ; free virtual = 8307
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.880 | TNS=-2402.252| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 14a5367b8

Time (s): cpu = 00:01:57 ; elapsed = 00:02:01 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2497 ; free virtual = 8307

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.3814 %
  Global Horizontal Routing Utilization  = 11.4313 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X18Y132 -> INT_L_X18Y132
   INT_L_X18Y131 -> INT_L_X18Y131
   INT_R_X19Y131 -> INT_R_X19Y131
   INT_R_X19Y129 -> INT_R_X19Y129
   INT_R_X25Y129 -> INT_R_X25Y129
East Dir 1x1 Area, Max Cong = 97.0588%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X25Y141 -> INT_R_X25Y141
   INT_R_X19Y131 -> INT_R_X19Y131
   INT_L_X24Y130 -> INT_L_X24Y130
   INT_R_X19Y127 -> INT_R_X19Y127
   INT_R_X19Y126 -> INT_R_X19Y126
West Dir 1x1 Area, Max Cong = 83.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 14a5367b8

Time (s): cpu = 00:01:57 ; elapsed = 00:02:02 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2497 ; free virtual = 8308

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14a5367b8

Time (s): cpu = 00:01:57 ; elapsed = 00:02:02 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2497 ; free virtual = 8308

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 188978fb8

Time (s): cpu = 00:01:58 ; elapsed = 00:02:02 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2497 ; free virtual = 8308

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2497 ; free virtual = 8308
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.602. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 7074d833

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2497 ; free virtual = 8308
Phase 11 Incr Placement Change | Checksum: 7074d833

Time (s): cpu = 00:02:05 ; elapsed = 00:02:09 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2497 ; free virtual = 8308

Phase 12 Build RT Design
Checksum: PlaceDB: 6e2bea22 ConstDB: 0 ShapeSum: 248ee11 RouteDB: 21cb93be
Post Restoration Checksum: NetGraph: e43a8e1c | NumContArr: e29ebe83 | Constraints: 190a55ad | Timing: 0
Phase 12 Build RT Design | Checksum: 1dfe3a24c

Time (s): cpu = 00:02:07 ; elapsed = 00:02:12 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2496 ; free virtual = 8307

Phase 13 Router Initialization

Phase 13.1 Fix Topology Constraints
Phase 13.1 Fix Topology Constraints | Checksum: 1dfe3a24c

Time (s): cpu = 00:02:07 ; elapsed = 00:02:12 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2496 ; free virtual = 8307

Phase 13.2 Pre Route Cleanup
Phase 13.2 Pre Route Cleanup | Checksum: ebe585d9

Time (s): cpu = 00:02:07 ; elapsed = 00:02:12 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2496 ; free virtual = 8307
 Number of Nodes with overlaps = 0

Phase 13.3 Update Timing
Phase 13.3 Update Timing | Checksum: 1e37be7e9

Time (s): cpu = 00:02:10 ; elapsed = 00:02:15 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2494 ; free virtual = 8305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.699 | TNS=-2399.160| WHS=-0.520 | THS=-39.444|


Router Utilization Summary
  Global Vertical Routing Utilization    = 11.3252 %
  Global Horizontal Routing Utilization  = 11.2668 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 236
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 136
  Number of Partially Routed Nets     = 100
  Number of Node Overlaps             = 0

Phase 13 Router Initialization | Checksum: 1d9c7a90b

Time (s): cpu = 00:02:11 ; elapsed = 00:02:16 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2494 ; free virtual = 8305

Phase 14 Initial Routing

Phase 14.1 Global Routing
Phase 14.1 Global Routing | Checksum: 1d9c7a90b

Time (s): cpu = 00:02:11 ; elapsed = 00:02:16 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2494 ; free virtual = 8305
Phase 14 Initial Routing | Checksum: 2512b9002

Time (s): cpu = 00:02:12 ; elapsed = 00:02:16 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2494 ; free virtual = 8305
INFO: [Route 35-580] Design has 57 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+=====================+=====================+===========================================+
| Launch Setup Clock  | Launch Hold Clock   | Pin                                       |
+=====================+=====================+===========================================+
| clk_pixel_clk_wiz_0 | clk_pixel_clk_wiz_0 | length_module/division/dividend_reg[63]/D |
| clk_pixel_clk_wiz_0 | clk_pixel_clk_wiz_0 | length_module/division/dividend_reg[62]/D |
| clk_pixel_clk_wiz_0 | clk_pixel_clk_wiz_0 | length_module/division/dividend_reg[61]/D |
| clk_pixel_clk_wiz_0 | clk_pixel_clk_wiz_0 | length_module/division/dividend_reg[59]/D |
| clk_pixel_clk_wiz_0 | clk_pixel_clk_wiz_0 | length_module/division/dividend_reg[55]/D |
+---------------------+---------------------+-------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 235
 Number of Nodes with overlaps = 158
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.826 | TNS=-2401.230| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 28608d5e5

Time (s): cpu = 00:02:25 ; elapsed = 00:02:29 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2494 ; free virtual = 8306

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 585
 Number of Nodes with overlaps = 368
 Number of Nodes with overlaps = 287
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.965 | TNS=-2350.673| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: f28f07eb

Time (s): cpu = 00:02:45 ; elapsed = 00:02:50 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2492 ; free virtual = 8306
Phase 15 Rip-up And Reroute | Checksum: f28f07eb

Time (s): cpu = 00:02:45 ; elapsed = 00:02:50 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2492 ; free virtual = 8306

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: f2bc6cd9

Time (s): cpu = 00:02:46 ; elapsed = 00:02:51 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2492 ; free virtual = 8306
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.738 | TNS=-2386.846| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: 1c995bfab

Time (s): cpu = 00:02:46 ; elapsed = 00:02:51 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2492 ; free virtual = 8306

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 1c995bfab

Time (s): cpu = 00:02:46 ; elapsed = 00:02:51 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2492 ; free virtual = 8306
Phase 16 Delay and Skew Optimization | Checksum: 1c995bfab

Time (s): cpu = 00:02:46 ; elapsed = 00:02:51 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2492 ; free virtual = 8306

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 280b0b6fd

Time (s): cpu = 00:02:47 ; elapsed = 00:02:52 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2492 ; free virtual = 8306
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.738 | TNS=-2368.330| WHS=0.047  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 2728b3c82

Time (s): cpu = 00:02:47 ; elapsed = 00:02:52 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2492 ; free virtual = 8306
Phase 17 Post Hold Fix | Checksum: 2728b3c82

Time (s): cpu = 00:02:47 ; elapsed = 00:02:52 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2492 ; free virtual = 8306

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 23affcf48

Time (s): cpu = 00:02:47 ; elapsed = 00:02:52 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2492 ; free virtual = 8306
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.738 | TNS=-2368.330| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 23affcf48

Time (s): cpu = 00:02:47 ; elapsed = 00:02:52 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2492 ; free virtual = 8306

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.406 %
  Global Horizontal Routing Utilization  = 11.4231 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X18Y132 -> INT_L_X18Y132
   INT_R_X23Y132 -> INT_R_X23Y132
   INT_L_X18Y131 -> INT_L_X18Y131
   INT_R_X19Y131 -> INT_R_X19Y131
   INT_R_X23Y130 -> INT_R_X23Y130
East Dir 1x1 Area, Max Cong = 98.5294%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X25Y141 -> INT_R_X25Y141
   INT_R_X19Y131 -> INT_R_X19Y131
   INT_R_X19Y130 -> INT_R_X19Y130
   INT_L_X24Y130 -> INT_L_X24Y130
   INT_R_X19Y129 -> INT_R_X19Y129
West Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.2 Sparse Ratio: 1.25
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 19 Route finalize | Checksum: 23affcf48

Time (s): cpu = 00:02:48 ; elapsed = 00:02:53 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2492 ; free virtual = 8307

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 23affcf48

Time (s): cpu = 00:02:48 ; elapsed = 00:02:53 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2492 ; free virtual = 8306

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 1cc18d5b9

Time (s): cpu = 00:02:48 ; elapsed = 00:02:53 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2491 ; free virtual = 8306

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-5.737 | TNS=-2369.454| WHS=0.047  | THS=0.000  |

Phase 22 Post Router Timing | Checksum: 1a90c74e8

Time (s): cpu = 00:02:51 ; elapsed = 00:02:56 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2491 ; free virtual = 8306
CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
INFO: [Route 35-16] Router Completed Successfully

Phase 23 Post-Route Event Processing
Phase 23 Post-Route Event Processing | Checksum: c34a932c

Time (s): cpu = 00:02:51 ; elapsed = 00:02:56 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2491 ; free virtual = 8306

Time (s): cpu = 00:02:51 ; elapsed = 00:02:56 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2491 ; free virtual = 8306

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:52 ; elapsed = 00:02:57 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2491 ; free virtual = 8306
# write_checkpoint -force $outputDir/post_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2924.562 ; gain = 0.000 ; free physical = 2444 ; free virtual = 8304
INFO: [Common 17-1381] The checkpoint '/home/fpga/obj/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.1/data/ip'.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [DRC DPIP-1] Input pipelining: DSP edge_m/mass_out2 input edge_m/mass_out2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP edge_m/mass_out2 input edge_m/mass_out2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP edge_m/mass_out2__0 input edge_m/mass_out2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP edge_m/mass_out2__0 input edge_m/mass_out2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP edge_m/mass_out2__1 input edge_m/mass_out2__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP length_module/b_squared0__0 input length_module/b_squared0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP length_module/b_squared0__1 input length_module/b_squared0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP length_module/b_squared0__2 input length_module/b_squared0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP length_module/b_squared0__2 input length_module/b_squared0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP length_module/b_squared0__3 input length_module/b_squared0__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP length_module/b_squared0__3 input length_module/b_squared0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP length_module/b_squared_reg input length_module/b_squared_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP length_module/b_squared_reg__0 input length_module/b_squared_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP length_module/b_squared_reg__1 input length_module/b_squared_reg__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP length_module/b_squared_reg__2 input length_module/b_squared_reg__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP length_module/b_squared_reg__3 input length_module/b_squared_reg__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP length_module/min_four_ac0__1 input length_module/min_four_ac0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP length_module/min_four_ac0__2 input length_module/min_four_ac0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP length_module/min_four_ac_reg__1 input length_module/min_four_ac_reg__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP length_module/r_sqrt_arg1__14 input length_module/r_sqrt_arg1__14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP length_module/r_sqrt_arg1__14 input length_module/r_sqrt_arg1__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP length_module/r_sqrt_arg1__18 input length_module/r_sqrt_arg1__18/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP length_module/r_sqrt_arg1__18 input length_module/r_sqrt_arg1__18/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP length_module/r_sqrt_arg1__4 input length_module/r_sqrt_arg1__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP length_module/r_sqrt_arg1__4 input length_module/r_sqrt_arg1__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP length_module/r_sqrt_arg1__8 input length_module/r_sqrt_arg1__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP length_module/r_sqrt_arg1__8 input length_module/r_sqrt_arg1__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rgbtoycrcb_m/cbg_reg input rgbtoycrcb_m/cbg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rgbtoycrcb_m/cbr_reg input rgbtoycrcb_m/cbr_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rgbtoycrcb_m/crb_reg input rgbtoycrcb_m/crb_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rgbtoycrcb_m/crg_reg input rgbtoycrcb_m/crg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rgbtoycrcb_m/y10 input rgbtoycrcb_m/y10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rgbtoycrcb_m/y1_reg input rgbtoycrcb_m/y1_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rgbtoycrcb_m/yb_reg input rgbtoycrcb_m/yb_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rotate_m/pixel_addr_out_reg input rotate_m/pixel_addr_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rotate_m/pixel_addr_out_reg input rotate_m/pixel_addr_out_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 36 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 3929952 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 3058.297 ; gain = 131.660 ; free physical = 2271 ; free virtual = 8106
INFO: [Common 17-206] Exiting Vivado at Thu Dec 14 01:01:30 2023...
