<def f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='820' type='bool llvm::X86Subtarget::hasMFence() const'/>
<doc f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='817'>/// Use mfence if we have SSE2 or we&apos;re on x86-64 (even if we asked for
  /// no-sse2). There isn&apos;t any reason to disable it if the target processor
  /// supports it.</doc>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='287981' u='c' c='_ZNK12_GLOBAL__N_115X86DAGToDAGISel21CheckPatternPredicateEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='28762' u='c' c='_ZNK4llvm17X86TargetLowering32lowerIdempotentRMWIntoFencedLoadEPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='28872' u='c' c='_ZL17LowerATOMIC_FENCEN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/build/lib/Target/X86/X86GenGlobalISel.inc' l='389' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector30computeAvailableModuleFeaturesEPKN4llvm12X86SubtargetE'/>
