Generating HDL for page 16.12.05.1 B CH INPUT TRANSLATOR FOR ADD-ACC at 9/28/2020 7:31:24 PM
Note: DOT Function at 1B has input level(s) of B, and output level(s) of B, Logic Function set to AND
Removed 5 outputs from Dot Function at 1B to ignored block(s) or identical signal names
Generating Statement for block at 4B with output pin(s) of OUT_4B_B
	and inputs of PB_B_CH_1_BIT,PB_B_CH_2_BIT,PB_B_CH_NOT_4_BIT,PB_COMP_ADD_B
	and logic function of NAND
Generating Statement for block at 4D with output pin(s) of OUT_4D_B
	and inputs of PB_COMP_ADD_B,PB_B_CH_NOT_4_BIT,PB_B_CH_2_BIT,PB_B_CH_NOT_8_BIT
	and logic function of NAND
Generating Statement for block at 4F with output pin(s) of OUT_4F_A
	and inputs of PB_B_CH_2_BIT,PB_TRUE_ADD_B,PB_B_CH_4_BIT
	and logic function of NAND
Generating Statement for block at 1B with output pin(s) of OUT_DOT_1B
	and inputs of OUT_4B_B,OUT_4D_B,OUT_4F_A
	and logic function of AND
Generating output sheet edge signal assignment to 
	signal MB_ADD_BQ6
	from gate output OUT_DOT_1B
