[
    {
        "info": "Projects had been done throughout the semester",
        "src": "https://github.com/BassarGuner/Verilog-Hdl-LabProjects/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "8 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/BrunoGugli/Arquitectura-de-computadoras/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "5 days ago"
    },
    {
        "info": "CoE168 Exercise",
        "src": "https://github.com/JedeDChicken/UART_FPGA/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "8 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/dek226/ECE128Lab8/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "8 days ago"
    },
    {
        "info": "UART input to floating point adder/subtractor/multiplier on 2 boards",
        "src": "https://github.com/nvengini/ENEE459F_Final/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "7 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/newaetech/cw340-luna-board/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "8 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/sogolAslansefat/Computer-Architecture/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "8 days ago"
    },
    {
        "info": "Raptor end-to-end FPGA Compiler and GUI",
        "src": "https://github.com/os-fpga/Raptor/archive/refs/heads/master.zip",
        "stars": "71",
        "updated": "8 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/RPISEC/website/archive/refs/heads/master.zip",
        "stars": "9",
        "updated": "8 days ago"
    },
    {
        "info": "Board designs, FPGA verilog, firmware for TKey, the flexible and open USB security key üîë",
        "src": "https://github.com/tillitis/tillitis-key1/archive/refs/heads/master.zip",
        "stars": "404",
        "updated": "yesterday"
    },
    {
        "info": "",
        "src": "https://github.com/dek226/ECE128Lab8/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "8 days ago"
    },
    {
        "info": "UART input to floating point adder/subtractor/multiplier on 2 boards",
        "src": "https://github.com/nvengini/ENEE459F_Final/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "7 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/newaetech/cw340-luna-board/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "8 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/sogolAslansefat/Computer-Architecture/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "8 days ago"
    },
    {
        "info": "Raptor end-to-end FPGA Compiler and GUI",
        "src": "https://github.com/os-fpga/Raptor/archive/refs/heads/master.zip",
        "stars": "71",
        "updated": "8 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/RPISEC/website/archive/refs/heads/master.zip",
        "stars": "9",
        "updated": "8 days ago"
    },
    {
        "info": "Board designs, FPGA verilog, firmware for TKey, the flexible and open USB security key üîë",
        "src": "https://github.com/tillitis/tillitis-key1/archive/refs/heads/master.zip",
        "stars": "404",
        "updated": "yesterday"
    },
    {
        "info": "Home otomation system",
        "src": "https://github.com/yusufkulluk/EE241-Project/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "8 days ago"
    },
    {
        "info": "The USRP‚Ñ¢ Hardware Driver Repository",
        "src": "https://github.com/EttusResearch/uhd/archive/refs/heads/master.zip",
        "stars": "1k",
        "updated": "8 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/pedrom-dev/nano_rv32i/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "8 days ago"
    },
    {
        "info": "Verilog HW Assignments for ECE552 Fall'24",
        "src": "https://github.com/Yash-Desh/ECE552_Verilog_HW/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "12 days ago"
    },
    {
        "info": "High Speed Data Acquisition over HDMI - FPGA implementation",
        "src": "https://github.com/steve-m/hsdaoh-fpga/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "12 days ago"
    },
    {
        "info": "Stopwatch logic system for ECE2029",
        "src": "https://github.com/advun/stopwatchlogic/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "12 days ago"
    },
    {
        "info": "Sensors and Instrumentation",
        "src": "https://github.com/ycz011031/ECE-437/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "12 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/29smi/elevator/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "12 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/AbakahAlexander/Single-Cycle-RISC-V-processor/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "12 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Hossein8201/vending_machine/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "12 days ago"
    },
    {
        "info": "Design and documentation for a very simple 4-bit processor named NibbleBuddy and its assembler.",
        "src": "https://github.com/aofarmakis/Nibbling-bits/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "12 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/syfw33/cpu_design/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "12 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/RAVINDRA0022/gray_to_binary/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "12 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/AnsenP/Lab4/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "22 days ago"
    },
    {
        "info": "ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜ‰Ωú‰∏öÔºöÂü∫‰∫évivadoÁöÑMIPSÂ§öÂë®ÊúüÊåá‰ª§ÊµÅÊ∞¥Á∫øCPUËÆæËÆ°",
        "src": "https://github.com/littlepoet-ovo/Multi_Cycle_CPU/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "22 days ago"
    },
    {
        "info": "playground for learning verilog hardware description language",
        "src": "https://github.com/bcarlborg/verilog-playground/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "23 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/SaifulIslamReyad/verilog/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "23 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Artuza/convulucion_Gonzalo/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "23 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/ZTY728/lab4/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "23 days ago"
    },
    {
        "info": "Verilog Code For FPGA Programming",
        "src": "https://github.com/Ayushpatel2026/fpga-programming/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "23 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/XY-C0DER/VGA_MUST_Logo_Picture/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "23 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/ArunBamberwal/Booth-Multiplier-Radix/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "23 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/FlyMachinee/project-pipeline/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "23 days ago"
    },
    {
        "info": "Contains the Verilog implementation of a pipelined MIPS processor designed as part of the **Advanced Computer Architecture** course at th‚Ä¶",
        "src": "https://github.com/Alighorbani1380/Pipeline-MIPS-Processor-Implementation/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "9 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/jbamboozleDD/Advanced-Logic-Desgin-ECEN127-/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "9 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/sidd35647/Washing-Machine-Controller/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "9 days ago"
    },
    {
        "info": "basic morse code decoder written in verilog for use on FPGA",
        "src": "https://github.com/japerry03/MorseCodeRepo/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "9 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/panther03/cs473_pw/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "9 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/rotariTudor/aclabs/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "9 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/diogomatos-pic/efabless_test/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "9 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/SuryaIIITG/CPU_19_Bit/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "9 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/1608104089/maze-using-fpga/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "9 days ago"
    },
    {
        "info": "256‰ΩçÁöÑkaratsuba‰πòÊ≥ïÂô®ËÆæËÆ°",
        "src": "https://github.com/lizejia2361/karatsuba_mul_256/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "9 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/PARTHSHARMA4010/CAO/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "9 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/VanPham12/IP_Timer_8_Bit_FINAL_PROJECT/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "9 days ago"
    },
    {
        "info": "This is a Verilog model of a daisy chain logic block that is used to determine the priorities of multiple interrupt sources. This block d‚Ä¶",
        "src": "https://github.com/prabhathb/Daisy-Chain-Priority-Logic-Block-Active-Low-Verilog/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "10 days ago"
    },
    {
        "info": "A RISC-V based CPU design showcasing single-cycle and pipelined architectures",
        "src": "https://github.com/WangXinTong1202/riscv-cpu/archive/refs/heads/master.zip",
        "stars": "9",
        "updated": "10 days ago"
    },
    {
        "info": "Tutorials and useful scripts for using RapidStream.",
        "src": "https://github.com/rapidstream-org/rapidstream-cookbook/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "3 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/shreyask1705/axi-to-avalon/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "10 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Shreyankthehacker/ver/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "10 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/yiyilu125/ee577b_phase4/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "10 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Kareem-izzat/Multi-Cycle-RISC-Processor-/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "10 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/tag-226/FBGA-Final-Project/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "10 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/karen-weng/Snake-Game/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "24 days ago"
    },
    {
        "info": "Z8S180 Breakout Board",
        "src": "https://github.com/johnwinans/2067-Z8S180/archive/refs/heads/master.zip",
        "stars": "6",
        "updated": "24 days ago"
    },
    {
        "info": "Common modules for cores",
        "src": "https://github.com/mist-devel/mist-modules/archive/refs/heads/master.zip",
        "stars": "7",
        "updated": "24 days ago"
    },
    {
        "info": "This repository is about the main project of the course \"VLSI System Design\". This course is a part of the undergraduate studies of Unive‚Ä¶",
        "src": "https://github.com/panastasiadis/soc-verification-with-cad-tools/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "24 days ago"
    },
    {
        "info": "On Quartus Prime Intel",
        "src": "https://github.com/Danishnoor5/Verilog-VHDL-Basics/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "24 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Quentin-Clement/fpga-verilog/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "24 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Joskul/digi-cam/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "24 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/devyk100/reed-solomon-verilog/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "24 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/TylerEvans-Dev/lab5_3700/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "25 days ago"
    },
    {
        "info": "date 21-06",
        "src": "https://github.com/charan442/Verilog-practice/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "25 days ago"
    },
    {
        "info": "verilog code for frequency divider circuit implemented with verilog hdl",
        "src": "https://github.com/0xaB26/FrequencyDivider/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "16 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/dno326/FBGA8/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "16 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/jamiemonty/SOCD_Project/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "16 days ago"
    },
    {
        "info": "A frame check sequence (FCS) is an error detecting code added to a frame in a communication protocol. Frames are used to send payload dat‚Ä¶",
        "src": "https://github.com/Aymontsh/Frame-Check-Sequence-FCS-module-using-Verilog-coding/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "16 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/iamneelotpal/32-BIT-RISC-BASED-MIPS-PROCESSOR/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "16 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/rmahathi/nasscom-soc-design-and-planning/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "17 days ago"
    },
    {
        "info": "Binary Multiplier for Altera DE2",
        "src": "https://github.com/tony-zeid/multiplier_v/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "17 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/andrewcsa1302/Labdigi2/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "17 days ago"
    },
    {
        "info": "Design multicore-cpu by verilog language",
        "src": "https://github.com/Github-Ebisu/Multicore-CPU-for-Matrix-Multiplication/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "17 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/BaraldsBR/OAC_RISC-V_pipelined/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "17 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/hbharathbhat/cussen/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "21 days ago"
    },
    {
        "info": "Verilog code for a RISC-V pipelined processor. This was a project for CS/CE 321/330 aka Computer Architecture.",
        "src": "https://github.com/syedzuhairabbasrizvi/PipelinedProcessor/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "21 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/kumagai0212/piano-fpga/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "22 days ago"
    },
    {
        "info": "This project will involve processing temperature readings, comparing them with a set threshold, and controlling a device (e.g., a fan or ‚Ä¶",
        "src": "https://github.com/rehankarthikchandralal/Digital-Temperature-Control-System_using_I2C_Protocol/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "22 days ago"
    },
    {
        "info": "Quite OK image compression Verilog implementation",
        "src": "https://github.com/ZipCPU/qoiimg/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "22 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/JiahaoPan24/ECE128-Lab10/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "22 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/candicerayne/ECE241_CarGame/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "22 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/shawy006/FSM_FPGA/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "22 days ago"
    },
    {
        "info": "fpga de10-lite stopwatch",
        "src": "https://github.com/Rares-AndreiVasiu/LSIC/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "22 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/master-edwon/ECE_128-Lab8/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "22 days ago"
    },
    {
        "info": "FPGA-based multiplier generator",
        "src": "https://github.com/shangshnagyao/SCMG/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "18 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/saira-talha/PIPELINED-PROCESSOR/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "18 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Manish4403/RISC_V_with_ICACHE/archive/refs/heads/master.zip",
        "stars": "12",
        "updated": "18 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/shehin18/FSM-4-bit-Counter/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "18 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/EmrullahDere/MPW-9/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "18 days ago"
    },
    {
        "info": "This repo contains implementation of digital circuits and some projects related to them in Verilog language at different abstraction leve‚Ä¶",
        "src": "https://github.com/EswarAdithya011/Verilog/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "18 days ago"
    },
    {
        "info": "Verilog„ÅßÊõ∏„Åã„Çå„ÅüRISC-V„Å®IEEE754„Å´Ê∫ñÊã†„Åó„ÅüÊµÆÂãïÂ∞èÊï∞ÁÇπÊºîÁÆóÂô®„Åß„Åô„ÄÇ",
        "src": "https://github.com/dokunira/floating-point-unit/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "18 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/soham9284/100_Days_of_Verilog/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "18 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/sanjanawg/Matrix_Multiplication_verilog/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "18 days ago"
    },
    {
        "info": "A Verilog based CNN accelerator for binary 1-D signal classfication task",
        "src": "https://github.com/Shawn-cao741/Vrilog-based_variablechannel_cnn/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "18 days ago"
    },
    {
        "info": "This repo contains implementation of digital circuits and some projects related to them in Verilog language at different abstraction leve‚Ä¶",
        "src": "https://github.com/EswarAdithya011/Verilog/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "18 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/soham9284/100_Days_of_Verilog/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "18 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/sanjanawg/Matrix_Multiplication_verilog/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "18 days ago"
    },
    {
        "info": "A Verilog based CNN accelerator for binary 1-D signal classfication task",
        "src": "https://github.com/Shawn-cao741/Vrilog-based_variablechannel_cnn/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "18 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/behrooztaheri/Verilog_course/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "19 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/JFpro160/pipeline/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "19 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/matiasmenesess/ProyectoArqui/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "19 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/yathAg/Synopsys_RTL2GDSII_SFAL/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "19 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/alg326/Lab-10/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "19 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/NicolasStigler/ARM-ASM/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "19 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/leegwongho/amba_bus/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "15 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/david870110/SOC/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "15 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/coderkalyan/discrete/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "15 days ago"
    },
    {
        "info": "Single-player memorization game in Verilog",
        "src": "https://github.com/visyat/fpga-memorization-game/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "15 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/eshaalam02/encoder/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "15 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Eric-liau/VLSI2024/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "15 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/RHUDHRESH/EXP3/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "15 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Manish0120/Arbiter-PUF/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "15 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Hymes-Git/EE4301_Labs/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "15 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/SyntheticDemon/Architecture-Lab/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "15 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/GyeongjaeLee/Jellycore/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "12 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/PunnawitAck3003/HW_SYS_LAB/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "13 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/alexanderjg85/Jac1-8/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "13 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/JuanLikesRice/verifcation_suite_riscv32I/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "13 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/master-edwon/ECE_128-Lab9/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "13 days ago"
    },
    {
        "info": "Peter",
        "src": "https://github.com/WaffleHouseDevOpsTeam/ENGE220_simon_project/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "11 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Ak1ralin/HardwareSynLab/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "13 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/AtsukiTak/openfpga/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "13 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/TurDi1/Primitive-RISC-V/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "13 days ago"
    },
    {
        "info": "Trabalho baseado na arquitetura RISC-V, sendo desenvolvido um processador de 32 bits separados em 4 est√°gios de pipe-line.",
        "src": "https://github.com/GustavoMarquardt/MIPS_CPU/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "13 days ago"
    },
    {
        "info": "Hardware Synthesis, Term Project 2024",
        "src": "https://github.com/Bo0K31/hw_lab_project_2024/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "13 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/SSharika/2stage_pipeplined_DLX_Multiprocessor/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "13 days ago"
    },
    {
        "info": "Repository for maintaining custom IP blocks in the PL design",
        "src": "https://github.com/secking09/XU6_IP_Lib/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "13 days ago"
    },
    {
        "info": "This university project focuses on designing, implementing, and simulating a digital shift register using ModelSim.",
        "src": "https://github.com/ParsaNr/Digital-System/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "13 days ago"
    },
    {
        "info": "This is random permutation index generate from ranperm function of Matlab code for vivado verilog code. This project include random_index‚Ä¶",
        "src": "https://github.com/MinhLuu11/ranperm_verilog/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "13 days ago"
    },
    {
        "info": "Ïª¥Ìì®ÌÑ∞Í≥µÌïôÏã§ÌóòII (2024-2) Ïã§Ïäµ",
        "src": "https://github.com/star-bits/sogang-cse3016/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "13 days ago"
    },
    {
        "info": "A study of soft-core CPUs for use with FPGA designs",
        "src": "https://github.com/alinja/alpus_riscv_cpu/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "14 days ago"
    },
    {
        "info": "Problem solving archive",
        "src": "https://github.com/Gwanghwi-Seo/PS/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "14 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/yiweiju/FinalProject/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "14 days ago"
    },
    {
        "info": "daily update of pratice",
        "src": "https://github.com/mohanram005/Verilog--System-verilog/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "14 days ago"
    },
    {
        "info": "This repository contains RTL implementation of various designs.",
        "src": "https://github.com/VinayGuruCharan16/Verilog_HDL/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "20 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/HexaVlsi-Labs/paritychecker/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "21 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/augustoloyza03/fin/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "21 days ago"
    },
    {
        "info": "Deep learning on the DE1 SoC FPGA - Mini deep learning library for MNIST classification using Verilog-2001/2005",
        "src": "https://github.com/kennykguo/veri_nn/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "21 days ago"
    },
    {
        "info": "My research",
        "src": "https://github.com/akhtaruzzaman96/Memristor_array/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "21 days ago"
    },
    {
        "info": "This repository includes a verilog code to implement an ALU.",
        "src": "https://github.com/MadhavDEI/ALU_VERILOG/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "21 days ago"
    },
    {
        "info": "RTL implementation and synthesis of SPI protocol",
        "src": "https://github.com/thahmidul-islam-nafi/SPI/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "21 days ago"
    },
    {
        "info": "RTL implementation and synthesis of CAN bus",
        "src": "https://github.com/thahmidul-islam-nafi/CAN/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "21 days ago"
    },
    {
        "info": "SPI RAM loader",
        "src": "https://github.com/olofk/spi_ram_loader/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "21 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Reckadon/CG-501-CourseProject-MLPwithVerilog/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "21 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/eshaalam02/encoder/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "15 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Eric-liau/VLSI2024/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "15 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/RHUDHRESH/EXP3/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "15 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Manish0120/Arbiter-PUF/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "15 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Hymes-Git/EE4301_Labs/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "15 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/SyntheticDemon/Architecture-Lab/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "15 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/eswarkumar23/FOUR-BIT-CLA-/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "15 days ago"
    },
    {
        "info": "Python module containing verilog files for the Spinal-HDL USB OHCI core (for use with LiteX).",
        "src": "https://github.com/litex-hub/pythondata-misc-usb_ohci/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "15 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/f-x-here/HDU-DigitalCircuit/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "15 days ago"
    },
    {
        "info": "–†–∞–∑—Ä–∞–±–æ—Ç–∫–∞ –ø—Ä–æ–≥—Ä–∞–º–º–Ω–æ-–∞–ø–ø–∞—Ä–∞—Ç–Ω–æ–≥–æ –æ–±–µ—Å–ø–µ—á–µ–Ω–∏—è –∏–Ω—Ñ–æ—Ä–º–∞—Ü–∏–æ–Ω–Ω—ã—Ö –∏ –∞–≤—Ç–æ–º–∞—Ç–∏–∑–∏—Ä–æ–≤–∞–Ω–Ω—ã—Ö —Å–∏—Å—Ç–µ–º",
        "src": "https://github.com/Haze272/PHISD_MIREA/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "15 days ago"
    },
    {
        "info": "Framebuffer in Verilog for 8bitworkshop.",
        "src": "https://github.com/experimentech/8bitws_fb/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "15 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Kiyk0/Traffic-Light-Controller/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "15 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/fatecantkillme/DE2-115_Audio_Noise-reduction_and_Reverberation/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "15 days ago"
    },
    {
        "info": "DDS project of S2-T15",
        "src": "https://github.com/NikhilKottoli/S2-T15/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "15 days ago"
    },
    {
        "info": "Basic Vivado project to use inbuilt clock of the board to blink an on-board LED.",
        "src": "https://github.com/MMSaiPrakash/Vivado_BlinkExample/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "15 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/yukim0359/verilog-RISCV-processor/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "16 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/SadiqJohn/Microprocessors/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "16 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/abhaygill209/circuit_guy209/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "16 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/SBeomP/RISC-V_pipeline/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "16 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/andredifs/mips-processor/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "16 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/ankit-raj78/550_pc5/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 13"
    },
    {
        "info": "",
        "src": "https://github.com/Jcal516/EC413Lab7/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 13"
    },
    {
        "info": "",
        "src": "https://github.com/rehman225/FlashADC/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 13"
    },
    {
        "info": "Example Implementations for icePie-FPGA-devkit board",
        "src": "https://github.com/bitsynaptics/icePie-examples/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 12"
    },
    {
        "info": "",
        "src": "https://github.com/shashankamouli534/Digital-Oscilloscope-using-FPGA/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 12"
    },
    {
        "info": "",
        "src": "https://github.com/marrisowmya/encoder/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 12"
    },
    {
        "info": "Low power Approximate Recursive Multipliers for error tolerant applications. Designs to dynamically trade Accuracy for better Power consu‚Ä¶",
        "src": "https://github.com/Niranjan-GopaL/Low_power_Approximate_Recursive_Multipliers/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 12"
    },
    {
        "info": "",
        "src": "https://github.com/PaolaUniSa/tt09_chatGPT_SNN_LD/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on Nov 12"
    },
    {
        "info": "",
        "src": "https://github.com/IIITB-ARUL/CORDIC-Architecture-Design/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 12"
    },
    {
        "info": "",
        "src": "https://github.com/DatNguyen-glitch/DIC-EX3/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 12"
    },
    {
        "info": "verilog code for frequency divider circuit implemented with verilog hdl",
        "src": "https://github.com/0xaB26/FrequencyDivider/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "16 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/dno326/FBGA8/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "16 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/jamiemonty/SOCD_Project/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "16 days ago"
    },
    {
        "info": "A frame check sequence (FCS) is an error detecting code added to a frame in a communication protocol. Frames are used to send payload dat‚Ä¶",
        "src": "https://github.com/Aymontsh/Frame-Check-Sequence-FCS-module-using-Verilog-coding/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "16 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/iamneelotpal/32-BIT-RISC-BASED-MIPS-PROCESSOR/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "16 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/EduardoSanchezzz/HDLBits/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "17 days ago"
    },
    {
        "info": "Âü∫‰∫éFPGAÁöÑ‰∏≤Âè£Êî∂ÂèëÂÆûÈ™åÔºåÁä∂ÊÄÅÊú∫ÂÜôÊ≥ï„ÄÇ",
        "src": "https://github.com/sarakii/Uart-Trans-StateMashine-Based-on-FPGA/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "17 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/rmahathi/nasscom-soc-design-and-planning/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "17 days ago"
    },
    {
        "info": "Binary Multiplier for Altera DE2",
        "src": "https://github.com/tony-zeid/multiplier_v/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "17 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/andrewcsa1302/Labdigi2/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "17 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/diego211002/MicrosTareasProyectos/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "29 days ago"
    },
    {
        "info": "Simple examples with verilog",
        "src": "https://github.com/arabusov/study-verilog/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "29 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/0jiyejia0/SingleCycleVerilog/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "29 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Diegogarhdez/EC/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "29 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/arteen1000/Lab4CSM152A/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "29 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Evkogun/Vivado_Game/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "29 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/MiSTer-devel/VT52_MiSTer/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "29 days ago"
    },
    {
        "info": "Bootloader for the ATRI",
        "src": "https://github.com/ara-daq-hw/atri_bootload/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "29 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/TIES-Lab/SeVNoC/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "29 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/MirudhulaRajasekaran/exp10.v/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "29 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/VietTran73/LC3/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "27 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/shamsi-2003/Traffic-Light-Controller-using-Verilog/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "27 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/MohammadTarek9/EDA/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "27 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Avaknejad/CAD/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "27 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/BANDEMANOJ/FPGA-PROJECTS/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "27 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/wangquanguige/SiTCP/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "27 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Nithish-Aathreya/Vending-Machine-Controller/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "28 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Nithish-Aathreya/Traffic-Light-Controller/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "28 days ago"
    },
    {
        "info": "Comunicacion UART para un procesador RISCV en proceso",
        "src": "https://github.com/Juan19901/Comunicacion-UART/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "28 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/dereksco/lab04/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "28 days ago"
    },
    {
        "info": "FPGA-based multiplier generator",
        "src": "https://github.com/shangshnagyao/SCMG/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "18 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/saira-talha/PIPELINED-PROCESSOR/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "18 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Manish4403/RISC_V_with_ICACHE/archive/refs/heads/master.zip",
        "stars": "12",
        "updated": "18 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/shehin18/FSM-4-bit-Counter/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "18 days ago"
    },
    {
        "info": "ËØ•È°πÁõÆÊó®Âú®ËÆæËÆ°‰∏Ä‰∏™Âü∫‰∫éPGL50HÂºÄÂèëÊùøÁöÑ‰æøÊê∫ÂºèÈ´òÊÄßËÉΩ‰ø°Âè∑‰ª™ÔºåÊï¥‰ΩìÊû∂ÊûÑ‰∏∫‰ø°Âè∑‰ª™TOP--DDS‰ø°Âè∑ÂèëÁîüÂô®„ÄÅÁ§∫Ê≥¢Âô®„ÄÅÈÄªËæëÂàÜÊûê‰ª™ÔºõÊ≠§Â§ñÔºå‰∏∫‰ΩìÁé∞È°πÁõÆÁöÑËΩØÁ°¨ÂçèÂêåÔºåËÆ°ÂàíÂ∞ÜtinyRISC-VÈÉ®ÁΩ≤Âà∞ËØ•ÂºÄÂèëÊùø‰∏äÂçèÂä©ÂÆåÊàêÊéßÂà∂Ê®°ÂùóÁöÑÁä∂ÊÄÅÂàáÊç¢„ÄÇ",
        "src": "https://github.com/232223vv/MSM/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "18 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/EmrullahDere/MPW-9/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "18 days ago"
    },
    {
        "info": "Design files for the open-hardware NeoGeo MVS to AES converter",
        "src": "https://github.com/neogeodev/FusionConverter/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "18 days ago"
    },
    {
        "info": "This repo contains implementation of digital circuits and some projects related to them in Verilog language at different abstraction leve‚Ä¶",
        "src": "https://github.com/EswarAdithya011/Verilog/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "18 days ago"
    },
    {
        "info": "Verilog„ÅßÊõ∏„Åã„Çå„ÅüRISC-V„Å®IEEE754„Å´Ê∫ñÊã†„Åó„ÅüÊµÆÂãïÂ∞èÊï∞ÁÇπÊºîÁÆóÂô®„Åß„Åô„ÄÇ",
        "src": "https://github.com/dokunira/floating-point-unit/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "18 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/soham9284/100_Days_of_Verilog/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "18 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/George256153/RV32I-Piplined-CPU/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "25 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/joackoodeg/RISKV32I/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "25 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/George256153/Digitally-controlled-buck-DC-DC-converter/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "25 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/SriSainomula/Design-and-Implementation-of-32-bit-RISC-based-Single-cycle-CPU/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "25 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Sheng-Qian-LI/Verilog_practice/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "25 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/ssm0318/2018_LogicDesign/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "25 days ago"
    },
    {
        "info": "This repository is used to store transferable Verilog modules and IP core.",
        "src": "https://github.com/MongooseOrion/FPGA_atoms/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "25 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/tejasree-pr/HDL-Bits-Solutions/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "25 days ago"
    },
    {
        "info": "Integration of VCO-based ADC version 2 design by SISLAB's students",
        "src": "https://github.com/sislab-vnu/caravel_vco_adc2/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "26 days ago"
    },
    {
        "info": "From the creator of the BEAN-1 comes the BEAN-2....",
        "src": "https://github.com/PebPeb/BEAN-2/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "26 days ago"
    },
    {
        "info": "A minimal, stack-based programming language created for The Skull CTF",
        "src": "https://github.com/urish/tt06-spell/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "19 days ago"
    },
    {
        "info": "Digital Desgin and Lab",
        "src": "https://github.com/YoonGangHoon/AES128/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "19 days ago"
    },
    {
        "info": "the ABC of coincidence",
        "src": "https://github.com/Fountaincoder/abcoincidence/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "19 days ago"
    },
    {
        "info": "A project made for Habib University's course on Computer Architecture.",
        "src": "https://github.com/AbdullahAhmed6859/64-bit-pipelined-riscv-processor/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "19 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/lengmuzhaxi/HDLBits-exercise/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "19 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Alan-codigo/fase2final/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "19 days ago"
    },
    {
        "info": "Design",
        "src": "https://github.com/KelesPflyd/Open_Road/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "19 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/rmbmp717/TangMega-138K_DDR3_RW/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "19 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Amol19092000/BCD-adder/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "19 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Luclam1310/Test-Spi/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "19 days ago"
    },
    {
        "info": "Example Implementations for icePie-FPGA-devkit board",
        "src": "https://github.com/bitsynaptics/icePie-examples/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 12"
    },
    {
        "info": "Low power Approximate Recursive Multipliers for error tolerant applications. Designs to dynamically trade Accuracy for better Power consu‚Ä¶",
        "src": "https://github.com/Niranjan-GopaL/Low_power_Approximate_Recursive_Multipliers/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 12"
    },
    {
        "info": "Implementation of RC5 Encryption and Decryption on FPGA",
        "src": "https://github.com/Aswin-Raj-K/RC5-Encryption-and-Decryption-on-FPGA/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 12"
    },
    {
        "info": "",
        "src": "https://github.com/PaolaUniSa/tt09_chatGPT_SNN_LD/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on Nov 12"
    },
    {
        "info": "",
        "src": "https://github.com/SahilArankalle/Verilog_Circuital_Designs/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 12"
    },
    {
        "info": "",
        "src": "https://github.com/DatNguyen-glitch/DIC-EX3/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 12"
    },
    {
        "info": "",
        "src": "https://github.com/efabless/SW_SHA256/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 12"
    },
    {
        "info": "5-Stage Pipelined RISC-V Processor",
        "src": "https://github.com/electrocandy/Pipelined_RISC/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 12"
    },
    {
        "info": "High level synthesis of vehicle license plate detection described in HDL. This project contains morphological vertical edge detection tec‚Ä¶",
        "src": "https://github.com/DSnugglebug/Plate-Detection/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 12"
    },
    {
        "info": "Mini-Project for Digital Design and Computer Optimization (3rd Semester) at PESU",
        "src": "https://github.com/NJWasTaken/BitCounter/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 12"
    }
]