-makelib xcelium_lib/xbip_utils_v3_0_10 \
  "../../../../DSCH.srcs/sources_1/bd/DSCH_BD/ip/DSCH_BD_DELAYLINE_wrapper_0_0/src/DSCH_TIMER/hdl/xbip_utils_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_reg_fd_v12_0_6 \
  "../../../../DSCH.srcs/sources_1/bd/DSCH_BD/ip/DSCH_BD_DELAYLINE_wrapper_0_0/src/DSCH_TIMER/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_wrapper_v3_0_4 \
  "../../../../DSCH.srcs/sources_1/bd/DSCH_BD/ip/DSCH_BD_DELAYLINE_wrapper_0_0/src/DSCH_TIMER/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_pipe_v3_0_6 \
  "../../../../DSCH.srcs/sources_1/bd/DSCH_BD/ip/DSCH_BD_DELAYLINE_wrapper_0_0/src/DSCH_TIMER/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_addsub_v3_0_6 \
  "../../../../DSCH.srcs/sources_1/bd/DSCH_BD/ip/DSCH_BD_DELAYLINE_wrapper_0_0/src/DSCH_TIMER/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_addsub_v3_0_6 \
  "../../../../DSCH.srcs/sources_1/bd/DSCH_BD/ip/DSCH_BD_DELAYLINE_wrapper_0_0/src/DSCH_TIMER/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_addsub_v12_0_13 \
  "../../../../DSCH.srcs/sources_1/bd/DSCH_BD/ip/DSCH_BD_DELAYLINE_wrapper_0_0/src/DSCH_TIMER/hdl/c_addsub_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_gate_bit_v12_0_6 \
  "../../../../DSCH.srcs/sources_1/bd/DSCH_BD/ip/DSCH_BD_DELAYLINE_wrapper_0_0/src/DSCH_TIMER/hdl/c_gate_bit_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_counter_v3_0_6 \
  "../../../../DSCH.srcs/sources_1/bd/DSCH_BD/ip/DSCH_BD_DELAYLINE_wrapper_0_0/src/DSCH_TIMER/hdl/xbip_counter_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_counter_binary_v12_0_13 \
  "../../../../DSCH.srcs/sources_1/bd/DSCH_BD/ip/DSCH_BD_DELAYLINE_wrapper_0_0/src/DSCH_TIMER/hdl/c_counter_binary_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/DSCH_BD/ip/DSCH_BD_DELAYLINE_wrapper_0_0/src/DSCH_TIMER/sim/DSCH_TIMER.vhd" \
  "../../../bd/DSCH_BD/ipshared/097c/sim/DELAYLINE_Delays_0_0.vhd" \
  "../../../bd/DSCH_BD/ipshared/097c/src/CASCADE_DELAY.vhd" \
  "../../../bd/DSCH_BD/ipshared/097c/src/IDELAY_WRAPPER.vhd" \
  "../../../bd/DSCH_BD/ipshared/097c/src/Delays.vhd" \
  "../../../bd/DSCH_BD/ipshared/097c/sim/DELAYLINE.vhd" \
  "../../../bd/DSCH_BD/ipshared/097c/src/DELAYLINE_wrapper.vhd" \
  "../../../bd/DSCH_BD/ipshared/097c/src/bin_enc.vhd" \
  "../../../bd/DSCH_BD/ipshared/097c/src/EDGE_DETECT.vhd" \
  "../../../bd/DSCH_BD/ip/DSCH_BD_DELAYLINE_wrapper_0_0/sim/DSCH_BD_DELAYLINE_wrapper_0_0.vhd" \
  "../../../bd/DSCH_BD/ip/DSCH_BD_DSCH_EDGE_DETECT_0_0/sim/DSCH_BD_DSCH_EDGE_DETECT_0_0.vhd" \
-endlib
-makelib xcelium_lib/xlslice_v1_0_2 \
  "../../../../DSCH.srcs/sources_1/bd/DSCH_BD/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/DSCH_BD/ip/DSCH_BD_xlslice_0_0/sim/DSCH_BD_xlslice_0_0.v" \
-endlib
-makelib xcelium_lib/xlconstant_v1_1_6 \
  "../../../../DSCH.srcs/sources_1/bd/DSCH_BD/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/DSCH_BD/ip/DSCH_BD_xlconstant_0_0/sim/DSCH_BD_xlconstant_0_0.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/DSCH_BD/sim/DSCH_BD.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

