MIG: 20:19:00 : Running customizer.xit
MIG: 20:19:00 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 20:19:00 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/andrewandrepowell2/.Xil/Vivado-5964-andrewandrepowell2-desktop/coregen/block_design_mig_7series_0_1
MIG: 20:19:00 : synp_flow:  -- synthesis_mode: Other
MIG: 20:19:00 : outputDirectory: /home/andrewandrepowell2/.Xil/Vivado-5964-andrewandrepowell2-desktop/coregen/block_design_mig_7series_0_1/_tmp/
MIG: 20:19:00 : vivado_mode: xpg_bd
MIG: 20:19:00 :  locked false  
MIG: 20:19:00 : HDL Language: Verilog
MIG: 20:19:00 : compInfo: false
MIG: 20:19:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:19:00 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:19:00 : I am in catch area
MIG: 20:19:00 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/andrewandrepowell2/.Xil/Vivado-5964-andrewandrepowell2-desktop/coregen/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /home/andrewandrepowell2/.Xil/Vivado-5964-andrewandrepowell2-desktop/coregen/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 20:24:47 : Prasad before: xmlPropertyPrj -- .prj
MIG: 20:24:47 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 20:24:47 : XML_INPUT_FILE: /home/andrewandrepowell2/.Xil/Vivado-5964-andrewandrepowell2-desktop/coregen/block_design_mig_7series_0_1/mig_a.prj
MIG: 20:24:47 : Component_Name: block_design_mig_7series_0_1
MIG: 20:24:47 : Moving block_design_mig_7series_0_1.veo ...
MIG: 20:24:47 : Moving block_design_mig_7series_0_1 ...
MIG: 20:24:47 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 20:24:47 : Sending back 0
MIG: 20:24:47 : xml_input_file: mig_a.prj
MIG: 20:24:47 : Absolute path of xml_input_file: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_a.prj
MIG: 20:24:47 : xml_input_file: mig_a.prj
MIG: 20:24:47 : Absolute path of xml_input_file: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_a.prj
MIG: 20:24:47 : In updateAllModelParams
MIG: 20:24:47 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 20:24:47 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 20:24:47 : XGUI hdlLanguage: Verilog
MIG: 20:24:47 : xgui vivado_mode: xpg_bd
MIG: 20:24:47 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:24:47 : Reading /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/block_design_mig_7series_0_1/user_design/rtl/block_design_mig_7series_0_1_mig.v ...
MIG: 20:24:48 : 1
MIG: 20:24:48 : Inside fn mem: DDR2
MIG: 20:24:48 : QDRII+ Inside fn ui: 83250000
MIG: 20:24:48 : cntrl:  memtype: DDR2
MIG: 20:24:48 : 1200
MIG: 20:24:48 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 20:24:48 : DDR2
MIG: 20:24:48 : 1
MIG: 20:24:48 : 83250000
MIG: 20:24:48 : 
MIG: 20:24:48 :  polarity_value: 1
MIG: 20:24:48 : 
MIG: 20:24:48 : 
MIG: 20:24:48 : cntrl:  memtype: DDR2
MIG: 20:24:48 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 20:24:48 : 
MIG: 20:24:48 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 20:24:48 : 
MIG: 20:24:48 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 20:24:48 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 20:24:48 : 
MIG: 20:24:48 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 20:24:48 : 
MIG: 20:24:48 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 20:24:48 : 
MIG: 20:24:48 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 20:24:48 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:24:48 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 20:24:48 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 20:24:48 : 2
MIG: 20:24:48 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 20:24:48 : 16
MIG: 20:24:48 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 20:24:48 : 2
MIG: 20:24:48 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 20:24:48 : 
MIG: 20:24:48 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 20:24:48 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 20:24:48 : 
MIG: 20:24:48 :  Valid Param: ECC ==> OFF
MIG: 20:24:48 : 16
MIG: 20:24:48 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 20:24:48 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:24:48 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:24:48 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:24:48 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 20:24:48 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 20:24:48 : 
MIG: 20:24:48 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 20:24:48 : 13
MIG: 20:24:48 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 20:24:48 : 27
MIG: 20:24:48 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 20:24:48 : 
MIG: 20:24:48 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 20:24:48 : 
MIG: 20:24:48 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 20:24:48 : 
MIG: 20:24:48 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 20:24:48 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:24:48 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 20:24:48 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 20:24:48 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 20:24:48 :  Invalid Param: DDR2_AL ==> "0"
MIG: 20:24:48 :  Invalid Param: DDR2_nAL ==> 0
MIG: 20:24:48 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 20:24:48 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 20:24:48 :  Invalid Param: DDR2_CL ==> 5
MIG: 20:24:48 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 20:24:48 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 20:24:48 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 20:24:48 : 
MIG: 20:24:48 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 20:24:48 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 2000
MIG: 20:24:48 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 8
MIG: 20:24:48 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 3
MIG: 20:24:48 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 20:24:48 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 20:24:48 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 20:24:48 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 20:24:48 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 20:24:48 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 20:24:48 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 20:24:48 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:24:48 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 20:24:48 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 20:24:48 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 20:24:48 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 20:24:48 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 20:24:48 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 20:24:48 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 20:24:48 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 20:24:48 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 20:24:48 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 20:24:48 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 20:24:48 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 20:24:48 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 20:24:48 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:24:48 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 20:24:48 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:24:48 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:24:48 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:24:48 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:24:48 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:24:48 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 20:24:48 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 20:24:48 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 20:24:48 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 20:24:48 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 20:24:48 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 20:24:48 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:24:48 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:24:48 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 20:24:48 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 20:24:48 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 20:24:48 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 20:24:48 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:24:48 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 20:24:48 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 20:24:48 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 20:24:48 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 20:24:48 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 20:24:48 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 20:24:48 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 20:24:48 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 20:24:48 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 20:24:48 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:24:48 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:24:48 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:24:48 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:24:48 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:24:48 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:24:48 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:24:48 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:24:48 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:24:48 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:24:48 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:24:48 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:24:48 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:24:48 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:24:48 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:24:48 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:24:48 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 20:24:48 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:24:48 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:24:48 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:24:48 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:24:48 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:24:48 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 20:24:48 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:24:48 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 20:24:48 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 20:24:48 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 20:24:48 :  Invalid Param: DDR2_ORDERING ==> "STRICT"
MIG: 20:24:48 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:24:48 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 20:24:48 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 20:24:48 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 20:24:48 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "BLOCK_DESIGN_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 20:24:48 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:24:48 :  Invalid Param: DDR2_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 20:24:48 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 20:24:48 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:24:48 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 20:24:48 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 20:24:48 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 20:24:48 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 20:24:48 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:24:48 :  Invalid Param: DDR2_tCK ==> 3000
MIG: 20:24:48 : 4
MIG: 20:24:48 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 20:24:48 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:24:48 : 
MIG: 20:24:48 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 20:24:48 : 
MIG: 20:24:48 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 20:24:48 : 134217728
MIG: 20:24:48 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 20:24:48 : 
MIG: 20:24:48 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 20:24:48 : 64
MIG: 20:24:48 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 20:24:48 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 20:24:48 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:24:48 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:24:48 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:24:48 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:24:48 : 
MIG: 20:24:48 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:24:48 : 
MIG: 20:24:48 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:24:48 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:24:48 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:24:48 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:24:48 : 
MIG: 20:24:48 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 20:24:48 : 
MIG: 20:24:48 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:24:48 : NOBUF
MIG: 20:24:48 : NOBUF
MIG: 20:24:48 : 
MIG: 20:24:48 : Same Interface
MIG: 20:28:42 : xml_input_file: mig_a.prj
MIG: 20:28:42 : Absolute path of xml_input_file: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_a.prj
MIG: 20:28:42 : xml_input_file: mig_a.prj
MIG: 20:28:42 : Absolute path of xml_input_file: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_a.prj
MIG: 20:34:38 : xml_input_file: mig_a.prj
MIG: 20:34:38 : Absolute path of xml_input_file: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_a.prj
MIG: 20:34:38 : In updateAllModelParams
MIG: 20:34:38 : XGUI hdlLanguage: Verilog
MIG: 20:34:38 : xgui vivado_mode: xpg_bd
MIG: 20:34:38 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:34:38 : Reading /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/block_design_mig_7series_0_1/user_design/rtl/block_design_mig_7series_0_1_mig.v ...
MIG: 20:34:39 : 
MIG: 20:34:39 : Inside fn mem: DDR2
MIG: 20:34:39 : QDRII+ Inside fn ui: 83250000
MIG: 20:34:39 : cntrl:  memtype: DDR2
MIG: 20:34:39 : 
MIG: 20:34:39 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 20:34:39 : 
MIG: 20:34:39 : 
MIG: 20:34:39 : 
MIG: 20:34:39 : 
MIG: 20:34:39 :  polarity_value: 1
MIG: 20:34:39 : 
MIG: 20:34:39 : 
MIG: 20:34:39 : cntrl:  memtype: DDR2
MIG: 20:34:39 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 20:34:39 : 
MIG: 20:34:39 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 20:34:39 : 
MIG: 20:34:39 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 20:34:39 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 20:34:39 : 
MIG: 20:34:39 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 20:34:39 : 
MIG: 20:34:39 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 20:34:39 : 
MIG: 20:34:39 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 20:34:39 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:34:39 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 20:34:39 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 20:34:39 : 
MIG: 20:34:39 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 20:34:39 : 
MIG: 20:34:39 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 20:34:39 : 
MIG: 20:34:39 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 20:34:39 : 
MIG: 20:34:39 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 20:34:39 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 20:34:39 : 
MIG: 20:34:39 :  Valid Param: ECC ==> OFF
MIG: 20:34:39 : 
MIG: 20:34:39 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 20:34:39 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:34:39 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:34:39 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:34:39 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 20:34:39 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 20:34:39 : 
MIG: 20:34:39 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 20:34:39 : 
MIG: 20:34:39 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 20:34:39 : 
MIG: 20:34:39 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 20:34:39 : 
MIG: 20:34:39 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 20:34:39 : 
MIG: 20:34:39 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 20:34:39 : 
MIG: 20:34:39 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 20:34:39 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:34:39 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 20:34:39 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 20:34:39 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 20:34:39 :  Invalid Param: DDR2_AL ==> "0"
MIG: 20:34:39 :  Invalid Param: DDR2_nAL ==> 0
MIG: 20:34:39 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 20:34:39 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 20:34:39 :  Invalid Param: DDR2_CL ==> 5
MIG: 20:34:39 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 20:34:39 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 20:34:39 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 20:34:39 : 
MIG: 20:34:39 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 20:34:39 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 2000
MIG: 20:34:39 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 8
MIG: 20:34:39 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 3
MIG: 20:34:39 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 20:34:39 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 20:34:39 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 20:34:39 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 20:34:39 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 20:34:39 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 20:34:39 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 20:34:39 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:34:39 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 20:34:39 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 20:34:39 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 20:34:39 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 20:34:39 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 20:34:39 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 20:34:39 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 20:34:39 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 20:34:39 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 20:34:39 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 20:34:39 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 20:34:39 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 20:34:39 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 20:34:39 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:34:39 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 20:34:39 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:34:39 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:34:39 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:34:39 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:34:39 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:34:39 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 20:34:39 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 20:34:39 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 20:34:39 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 20:34:39 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 20:34:39 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 20:34:39 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:34:39 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:34:39 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 20:34:39 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 20:34:39 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 20:34:39 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 20:34:39 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:34:39 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 20:34:39 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 20:34:39 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 20:34:39 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 20:34:39 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 20:34:39 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 20:34:39 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 20:34:39 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 20:34:39 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 20:34:39 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:39 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:39 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:39 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:39 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:39 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:39 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:39 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:39 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:39 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:39 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:39 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:39 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:39 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:39 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:39 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:34:39 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 20:34:39 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:34:39 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:34:39 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:34:39 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:34:39 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:34:39 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 20:34:39 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:34:39 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 20:34:39 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 20:34:39 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 20:34:39 :  Invalid Param: DDR2_ORDERING ==> "STRICT"
MIG: 20:34:39 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:34:39 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 20:34:39 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 20:34:39 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 20:34:39 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "BLOCK_DESIGN_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 20:34:39 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:34:39 :  Invalid Param: DDR2_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 20:34:39 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 20:34:39 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:34:39 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 20:34:39 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 20:34:39 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 20:34:39 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 20:34:39 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:34:39 :  Invalid Param: DDR2_tCK ==> 3000
MIG: 20:34:39 : 
MIG: 20:34:39 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 20:34:39 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:34:39 : 
MIG: 20:34:39 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 20:34:39 : 1
MIG: 20:34:39 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 20:34:39 : 
MIG: 20:34:39 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 20:34:39 : 
MIG: 20:34:39 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 20:34:39 : 
MIG: 20:34:39 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 20:34:39 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 20:34:39 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:34:39 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:34:39 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:34:39 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:34:39 : 
MIG: 20:34:39 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:34:39 : 
MIG: 20:34:39 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:34:39 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:34:39 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:34:39 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:34:39 : 
MIG: 20:34:39 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 20:34:39 : 
MIG: 20:34:39 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:34:39 : 
MIG: 20:34:39 : 
MIG: 20:34:39 : 
MIG: 20:34:39 : Same Interface
MIG: 20:34:39 : xml_input_file: mig_a.prj
MIG: 20:34:39 : Absolute path of xml_input_file: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_a.prj
MIG: 20:35:31 : Running synthesis.xit
MIG: 20:35:31 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 20:35:31 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 20:35:31 : ERR:             <C0_S_AXI_ID_WIDTH>1</C0_S_AXI_ID_WIDTH> <==>             <C0_S_AXI_ID_WIDTH>4</C0_S_AXI_ID_WIDTH> 
MIG: 20:35:31 : ################# RUNNING MIG BATCH ###################
MIG: 20:35:31 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 20:35:31 : synp_flow:  -- synthesis_mode: Other
MIG: 20:35:31 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 20:35:31 : vivado_mode: xpg_bd
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 1
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 : isPortInterface: 0
MIG: 20:35:31 :  locked false  
MIG: 20:35:31 : HDL Language: Verilog
MIG: 20:35:31 : compInfo: false
MIG: 20:35:31 : Vivado Options xc7a100t csg324 -1
MIG: 20:35:31 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:35:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:35:31 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:35:31 : I am in catch area
MIG: 20:35:31 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 20:35:42 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_a.prj
MIG: 20:35:42 : Component_Name: block_design_mig_7series_0_1
MIG: 20:35:42 : Moving block_design_mig_7series_0_1.veo ...
MIG: 20:35:42 : Moving block_design_mig_7series_0_1 ...
MIG: 20:35:42 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 20:35:42 : Running vhdl_synth_rpr.xit
MIG: 20:35:42 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 20:35:42 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 20:35:42 : Running simulation.xit
MIG: 20:35:42 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 20:35:42 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 20:35:42 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:35:42 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 20:35:42 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 20:35:42 : Running implementation.xit
MIG: 20:35:42 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 20:35:42 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 21:00:57 : Running customizer.xit
MIG: 21:00:57 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 21:00:57 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/andrewandrepowell2/.Xil/Vivado-6398-andrewandrepowell2-desktop/coregen/block_design_mig_7series_0_1
MIG: 21:00:57 : synp_flow:  -- synthesis_mode: Other
MIG: 21:00:57 : outputDirectory: /home/andrewandrepowell2/.Xil/Vivado-6398-andrewandrepowell2-desktop/coregen/block_design_mig_7series_0_1/_tmp/
MIG: 21:00:57 : vivado_mode: xpg_bd
MIG: 21:00:57 :  locked false  
MIG: 21:00:57 : HDL Language: Verilog
MIG: 21:00:57 : compInfo: false
MIG: 21:00:57 : Vivado Options xc7a100t csg324 -1
MIG: 21:00:57 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:00:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:00:57 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 21:00:57 : I am in catch area
MIG: 21:00:57 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/andrewandrepowell2/.Xil/Vivado-6398-andrewandrepowell2-desktop/coregen/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /home/andrewandrepowell2/.Xil/Vivado-6398-andrewandrepowell2-desktop/coregen/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 21:06:11 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 21:06:11 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 21:06:11 : XML_INPUT_FILE: /home/andrewandrepowell2/.Xil/Vivado-6398-andrewandrepowell2-desktop/coregen/block_design_mig_7series_0_1/mig_b.prj
MIG: 21:06:11 : Component_Name: block_design_mig_7series_0_1
MIG: 21:06:11 : Moving block_design_mig_7series_0_1.veo ...
MIG: 21:06:11 : Moving block_design_mig_7series_0_1 ...
MIG: 21:06:11 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 21:06:11 : Sending back 0
MIG: 21:06:11 : xml_input_file: mig_b.prj
MIG: 21:06:11 : Absolute path of xml_input_file: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 21:06:11 : xml_input_file: mig_b.prj
MIG: 21:06:11 : Absolute path of xml_input_file: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 21:06:11 : In updateAllModelParams
MIG: 21:06:11 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 21:06:11 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 21:06:11 : XGUI hdlLanguage: Verilog
MIG: 21:06:11 : xgui vivado_mode: xpg_bd
MIG: 21:06:11 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:06:11 : Reading /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/block_design_mig_7series_0_1/user_design/rtl/block_design_mig_7series_0_1_mig.v ...
MIG: 21:06:12 : 
MIG: 21:06:12 : Inside fn mem: DDR2
MIG: 21:06:12 : QDRII+ Inside fn ui: 83250000
MIG: 21:06:12 : cntrl:  memtype: DDR2
MIG: 21:06:12 : 
MIG: 21:06:12 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 21:06:12 : 
MIG: 21:06:12 : 
MIG: 21:06:12 : 
MIG: 21:06:12 : 
MIG: 21:06:12 :  polarity_value: 1
MIG: 21:06:12 : 
MIG: 21:06:12 : 
MIG: 21:06:12 : cntrl:  memtype: DDR2
MIG: 21:06:12 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 21:06:12 : 
MIG: 21:06:12 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 21:06:12 : 
MIG: 21:06:12 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 21:06:12 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 21:06:12 : 
MIG: 21:06:12 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 21:06:12 : 
MIG: 21:06:12 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 21:06:12 : 
MIG: 21:06:12 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 21:06:12 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 21:06:12 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 21:06:12 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 21:06:12 : 
MIG: 21:06:12 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 21:06:12 : 
MIG: 21:06:12 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 21:06:12 : 
MIG: 21:06:12 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 21:06:12 : 
MIG: 21:06:12 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 21:06:12 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 21:06:12 : 
MIG: 21:06:12 :  Valid Param: ECC ==> OFF
MIG: 21:06:12 : 
MIG: 21:06:12 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 21:06:12 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 21:06:12 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 21:06:12 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 21:06:12 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 21:06:12 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 21:06:12 : 
MIG: 21:06:12 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 21:06:12 : 
MIG: 21:06:12 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 21:06:12 : 
MIG: 21:06:12 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 21:06:12 : 
MIG: 21:06:12 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 21:06:12 : 
MIG: 21:06:12 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 21:06:12 : 
MIG: 21:06:12 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 21:06:12 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 21:06:12 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 21:06:12 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 21:06:12 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 21:06:12 :  Invalid Param: DDR2_AL ==> "0"
MIG: 21:06:12 :  Invalid Param: DDR2_nAL ==> 0
MIG: 21:06:12 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 21:06:12 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 21:06:12 :  Invalid Param: DDR2_CL ==> 5
MIG: 21:06:12 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 21:06:12 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 21:06:12 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 21:06:12 : 
MIG: 21:06:12 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 21:06:12 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 4875
MIG: 21:06:12 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 21:06:12 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 21:06:12 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 21:06:12 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 21:06:12 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 21:06:12 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 21:06:12 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 21:06:12 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 21:06:12 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 21:06:12 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 21:06:12 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 21:06:12 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 21:06:12 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 21:06:12 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 21:06:12 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 21:06:12 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 21:06:12 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 21:06:12 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 21:06:12 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 21:06:12 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 21:06:12 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 21:06:12 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 21:06:12 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 21:06:12 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 21:06:12 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 21:06:12 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 21:06:12 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 21:06:12 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 21:06:12 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 21:06:12 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 21:06:12 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 21:06:12 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 21:06:12 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 21:06:12 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 21:06:12 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 21:06:12 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 21:06:12 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 21:06:12 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 21:06:12 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 21:06:12 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 21:06:12 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 21:06:12 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 21:06:12 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 21:06:12 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 21:06:12 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 21:06:12 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 21:06:12 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 21:06:12 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 21:06:12 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 21:06:12 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 21:06:12 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 21:06:12 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 21:06:12 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:12 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:12 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:12 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:12 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:12 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:12 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:12 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:12 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:12 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:12 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:12 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:12 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:12 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:12 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:12 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:12 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 21:06:12 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 21:06:12 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 21:06:12 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 21:06:12 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 21:06:12 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 21:06:12 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 21:06:12 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 21:06:12 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 21:06:12 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 21:06:12 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 21:06:12 :  Invalid Param: DDR2_ORDERING ==> "STRICT"
MIG: 21:06:12 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 21:06:12 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 21:06:12 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 21:06:12 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 21:06:12 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "BLOCK_DESIGN_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 21:06:12 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 21:06:12 :  Invalid Param: DDR2_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 21:06:12 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 21:06:12 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 21:06:12 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 21:06:12 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 21:06:12 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 21:06:12 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 21:06:12 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 21:06:12 :  Invalid Param: DDR2_tCK ==> 3000
MIG: 21:06:12 : 
MIG: 21:06:12 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 21:06:12 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 21:06:12 : 
MIG: 21:06:12 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 21:06:12 : 
MIG: 21:06:12 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 21:06:12 : 
MIG: 21:06:12 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 21:06:12 : 
MIG: 21:06:12 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 21:06:12 : 
MIG: 21:06:12 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 21:06:12 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 21:06:12 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 21:06:12 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 21:06:12 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 21:06:12 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 21:06:12 : 
MIG: 21:06:12 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 21:06:12 : 
MIG: 21:06:12 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 21:06:12 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 21:06:12 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 21:06:12 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 21:06:12 : 
MIG: 21:06:12 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 21:06:12 : 
MIG: 21:06:12 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 21:06:12 : 
MIG: 21:06:12 : 
MIG: 21:06:12 : 
MIG: 21:06:12 : Same Interface
MIG: 21:07:39 : Running synthesis.xit
MIG: 21:07:40 : ################# RUNNING MIG BATCH ###################
MIG: 21:07:40 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 21:07:40 : synp_flow:  -- synthesis_mode: Other
MIG: 21:07:40 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 21:07:40 : vivado_mode: xpg_bd
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 1
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 : isPortInterface: 0
MIG: 21:07:40 :  locked false  
MIG: 21:07:40 : HDL Language: Verilog
MIG: 21:07:40 : compInfo: false
MIG: 21:07:40 : Vivado Options xc7a100t csg324 -1
MIG: 21:07:40 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:07:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:07:40 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 21:07:40 : I am in catch area
MIG: 21:07:40 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 21:07:51 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 21:07:51 : Component_Name: block_design_mig_7series_0_1
MIG: 21:07:51 : Moving block_design_mig_7series_0_1.veo ...
MIG: 21:07:51 : Moving block_design_mig_7series_0_1 ...
MIG: 21:07:51 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 21:07:51 : Running vhdl_synth_rpr.xit
MIG: 21:07:51 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 21:07:51 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 21:07:52 : Running simulation.xit
MIG: 21:07:52 : ################# RUNNING MIG BATCH ###################
MIG: 21:07:52 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 21:07:52 : synp_flow:  -- synthesis_mode: Other
MIG: 21:07:52 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 21:07:52 : vivado_mode: xpg_bd
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 1
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 : isPortInterface: 0
MIG: 21:07:52 :  locked false  
MIG: 21:07:52 : HDL Language: Verilog
MIG: 21:07:52 : compInfo: false
MIG: 21:07:52 : Vivado Options xc7a100t csg324 -1
MIG: 21:07:52 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:07:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:07:52 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 21:07:52 : I am in catch area
MIG: 21:07:52 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 21:08:03 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 21:08:03 : Component_Name: block_design_mig_7series_0_1
MIG: 21:08:03 : Moving block_design_mig_7series_0_1.veo ...
MIG: 21:08:03 : Moving block_design_mig_7series_0_1 ...
MIG: 21:08:03 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 21:08:03 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:08:03 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 21:08:03 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 21:08:04 : Running implementation.xit
MIG: 21:08:04 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 21:08:04 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 21:14:29 : Running synthesis.xit
MIG: 21:14:29 : ################# RUNNING MIG BATCH ###################
MIG: 21:14:29 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 21:14:29 : synp_flow:  -- synthesis_mode: Other
MIG: 21:14:29 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 21:14:29 : vivado_mode: xpg_bd
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 1
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 : isPortInterface: 0
MIG: 21:14:29 :  locked false  
MIG: 21:14:29 : HDL Language: Verilog
MIG: 21:14:29 : compInfo: false
MIG: 21:14:29 : Vivado Options xc7a100t csg324 -1
MIG: 21:14:29 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:14:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:14:29 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 21:14:29 : I am in catch area
MIG: 21:14:29 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 21:14:41 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 21:14:41 : Component_Name: block_design_mig_7series_0_1
MIG: 21:14:41 : Moving block_design_mig_7series_0_1.veo ...
MIG: 21:14:41 : Moving block_design_mig_7series_0_1 ...
MIG: 21:14:41 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 21:14:41 : Running vhdl_synth_rpr.xit
MIG: 21:14:41 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 21:14:41 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 21:14:41 : Running simulation.xit
MIG: 21:14:41 : ################# RUNNING MIG BATCH ###################
MIG: 21:14:41 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 21:14:41 : synp_flow:  -- synthesis_mode: Other
MIG: 21:14:41 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 21:14:41 : vivado_mode: xpg_bd
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 1
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 : isPortInterface: 0
MIG: 21:14:41 :  locked false  
MIG: 21:14:41 : HDL Language: Verilog
MIG: 21:14:41 : compInfo: false
MIG: 21:14:41 : Vivado Options xc7a100t csg324 -1
MIG: 21:14:41 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:14:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:14:41 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 21:14:41 : I am in catch area
MIG: 21:14:41 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 21:14:52 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 21:14:52 : Component_Name: block_design_mig_7series_0_1
MIG: 21:14:52 : Moving block_design_mig_7series_0_1.veo ...
MIG: 21:14:52 : Moving block_design_mig_7series_0_1 ...
MIG: 21:14:52 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 21:14:52 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:14:52 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 21:14:52 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 21:14:52 : Running implementation.xit
MIG: 21:14:52 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 21:14:52 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 22:08:26 : xml_input_file: mig_b.prj
MIG: 22:08:26 : Absolute path of xml_input_file: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 22:08:26 : In updateAllModelParams
MIG: 22:08:26 : XGUI hdlLanguage: Verilog
MIG: 22:08:26 : xgui vivado_mode: xpg_bd
MIG: 22:08:26 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 22:08:26 : Reading /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/block_design_mig_7series_0_1/user_design/rtl/block_design_mig_7series_0_1_mig.v ...
MIG: 22:08:27 : 
MIG: 22:08:27 : Inside fn mem: DDR2
MIG: 22:08:27 : QDRII+ Inside fn ui: 83250000
MIG: 22:08:27 : cntrl:  memtype: DDR2
MIG: 22:08:27 : 
MIG: 22:08:27 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 22:08:27 : 
MIG: 22:08:27 : 
MIG: 22:08:27 : 
MIG: 22:08:27 : 
MIG: 22:08:27 :  polarity_value: 1
MIG: 22:08:27 : 
MIG: 22:08:27 : 
MIG: 22:08:27 : cntrl:  memtype: DDR2
MIG: 22:08:27 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 22:08:27 : 
MIG: 22:08:27 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 22:08:27 : 
MIG: 22:08:27 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 22:08:27 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 22:08:27 : 
MIG: 22:08:27 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 22:08:27 : 
MIG: 22:08:27 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 22:08:27 : 
MIG: 22:08:27 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 22:08:27 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 22:08:27 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 22:08:27 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 22:08:27 : 
MIG: 22:08:27 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 22:08:27 : 
MIG: 22:08:27 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 22:08:27 : 
MIG: 22:08:27 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 22:08:27 : 
MIG: 22:08:27 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 22:08:27 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 22:08:27 : 
MIG: 22:08:27 :  Valid Param: ECC ==> OFF
MIG: 22:08:27 : 
MIG: 22:08:27 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 22:08:27 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 22:08:27 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 22:08:27 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 22:08:27 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 22:08:27 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 22:08:27 : 
MIG: 22:08:27 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 22:08:27 : 
MIG: 22:08:27 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 22:08:27 : 
MIG: 22:08:27 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 22:08:27 : 
MIG: 22:08:27 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 22:08:27 : 
MIG: 22:08:27 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 22:08:27 : 
MIG: 22:08:27 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 22:08:27 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 22:08:27 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 22:08:27 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 22:08:27 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 22:08:27 :  Invalid Param: DDR2_AL ==> "0"
MIG: 22:08:27 :  Invalid Param: DDR2_nAL ==> 0
MIG: 22:08:27 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 22:08:27 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 22:08:27 :  Invalid Param: DDR2_CL ==> 5
MIG: 22:08:27 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 22:08:27 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 22:08:27 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 22:08:27 : 
MIG: 22:08:27 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 22:08:27 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 4875
MIG: 22:08:27 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 22:08:27 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 22:08:27 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 22:08:27 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 22:08:27 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 22:08:27 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 22:08:27 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 22:08:27 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 22:08:27 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 22:08:27 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 22:08:27 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 22:08:27 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 22:08:27 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 22:08:27 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 22:08:27 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 22:08:27 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 22:08:27 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 22:08:27 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 22:08:27 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 22:08:27 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 22:08:27 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 22:08:27 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 22:08:27 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 22:08:27 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 22:08:27 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 22:08:27 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 22:08:27 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 22:08:27 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 22:08:27 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 22:08:27 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 22:08:27 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 22:08:27 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 22:08:27 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 22:08:27 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 22:08:27 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 22:08:27 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 22:08:27 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 22:08:27 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 22:08:27 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 22:08:27 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 22:08:27 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 22:08:27 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 22:08:27 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 22:08:27 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 22:08:27 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 22:08:27 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 22:08:27 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 22:08:27 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 22:08:27 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 22:08:27 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 22:08:27 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 22:08:27 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 22:08:27 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:08:27 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:08:27 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:08:27 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:08:27 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:08:27 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:08:27 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:08:27 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:08:27 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:08:27 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:08:27 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:08:27 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:08:27 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:08:27 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:08:27 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:08:27 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:08:27 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 22:08:27 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 22:08:27 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 22:08:27 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 22:08:27 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 22:08:27 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 22:08:27 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 22:08:27 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 22:08:27 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 22:08:27 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 22:08:27 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 22:08:27 :  Invalid Param: DDR2_ORDERING ==> "STRICT"
MIG: 22:08:27 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 22:08:27 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 22:08:27 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 22:08:27 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 22:08:27 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "BLOCK_DESIGN_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 22:08:27 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 22:08:27 :  Invalid Param: DDR2_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 22:08:27 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 22:08:27 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 22:08:27 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 22:08:27 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 22:08:27 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 22:08:27 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 22:08:27 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 22:08:27 :  Invalid Param: DDR2_tCK ==> 3000
MIG: 22:08:27 : 
MIG: 22:08:27 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 22:08:27 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 22:08:27 : 
MIG: 22:08:27 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 22:08:27 : 3
MIG: 22:08:27 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 22:08:27 : 
MIG: 22:08:27 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 22:08:27 : 
MIG: 22:08:27 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 22:08:27 : 
MIG: 22:08:27 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 22:08:27 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 22:08:27 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 22:08:27 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 22:08:27 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 22:08:27 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 22:08:27 : 
MIG: 22:08:27 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 22:08:27 : 
MIG: 22:08:27 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 22:08:27 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 22:08:27 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 22:08:27 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 22:08:27 : 
MIG: 22:08:27 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 22:08:27 : 
MIG: 22:08:27 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 22:08:27 : 
MIG: 22:08:27 : 
MIG: 22:08:27 : 
MIG: 22:08:27 : Same Interface
MIG: 22:08:27 : xml_input_file: mig_b.prj
MIG: 22:08:27 : Absolute path of xml_input_file: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 22:08:51 : Running synthesis.xit
MIG: 22:08:51 : ################# RUNNING MIG BATCH ###################
MIG: 22:08:51 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 22:08:51 : synp_flow:  -- synthesis_mode: Other
MIG: 22:08:51 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 22:08:51 : vivado_mode: xpg_bd
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 1
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 : isPortInterface: 0
MIG: 22:08:51 :  locked false  
MIG: 22:08:51 : HDL Language: Verilog
MIG: 22:08:51 : compInfo: false
MIG: 22:08:51 : Vivado Options xc7a100t csg324 -1
MIG: 22:08:51 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:08:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:08:51 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 22:08:51 : I am in catch area
MIG: 22:08:51 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 22:09:02 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 22:09:02 : Component_Name: block_design_mig_7series_0_1
MIG: 22:09:02 : Moving block_design_mig_7series_0_1.veo ...
MIG: 22:09:02 : Moving block_design_mig_7series_0_1 ...
MIG: 22:09:02 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 22:09:02 : Running vhdl_synth_rpr.xit
MIG: 22:09:02 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 22:09:02 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 22:09:02 : Running simulation.xit
MIG: 22:09:02 : ################# RUNNING MIG BATCH ###################
MIG: 22:09:02 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 22:09:02 : synp_flow:  -- synthesis_mode: Other
MIG: 22:09:02 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 22:09:02 : vivado_mode: xpg_bd
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 1
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 : isPortInterface: 0
MIG: 22:09:02 :  locked false  
MIG: 22:09:02 : HDL Language: Verilog
MIG: 22:09:02 : compInfo: false
MIG: 22:09:02 : Vivado Options xc7a100t csg324 -1
MIG: 22:09:02 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:09:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:09:02 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 22:09:02 : I am in catch area
MIG: 22:09:02 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 22:09:14 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 22:09:14 : Component_Name: block_design_mig_7series_0_1
MIG: 22:09:14 : Moving block_design_mig_7series_0_1.veo ...
MIG: 22:09:14 : Moving block_design_mig_7series_0_1 ...
MIG: 22:09:14 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 22:09:14 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:09:14 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 22:09:14 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 22:09:14 : Running implementation.xit
MIG: 22:09:14 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 22:09:14 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 22:30:32 : Running synthesis.xit
MIG: 22:30:32 : ################# RUNNING MIG BATCH ###################
MIG: 22:30:32 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 22:30:32 : synp_flow:  -- synthesis_mode: Other
MIG: 22:30:32 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 22:30:32 : vivado_mode: xpg_bd
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 1
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 : isPortInterface: 0
MIG: 22:30:32 :  locked false  
MIG: 22:30:32 : HDL Language: Verilog
MIG: 22:30:32 : compInfo: false
MIG: 22:30:32 : Vivado Options xc7a100t csg324 -1
MIG: 22:30:32 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:30:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:30:32 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 22:30:32 : I am in catch area
MIG: 22:30:32 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 22:30:43 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 22:30:43 : Component_Name: block_design_mig_7series_0_1
MIG: 22:30:43 : Moving block_design_mig_7series_0_1.veo ...
MIG: 22:30:43 : Moving block_design_mig_7series_0_1 ...
MIG: 22:30:43 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 22:30:43 : Running vhdl_synth_rpr.xit
MIG: 22:30:43 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 22:30:43 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 22:30:43 : Running simulation.xit
MIG: 22:30:43 : ################# RUNNING MIG BATCH ###################
MIG: 22:30:43 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 22:30:43 : synp_flow:  -- synthesis_mode: Other
MIG: 22:30:43 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 22:30:43 : vivado_mode: xpg_bd
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 1
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 : isPortInterface: 0
MIG: 22:30:43 :  locked false  
MIG: 22:30:43 : HDL Language: Verilog
MIG: 22:30:43 : compInfo: false
MIG: 22:30:43 : Vivado Options xc7a100t csg324 -1
MIG: 22:30:43 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:30:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:30:43 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 22:30:43 : I am in catch area
MIG: 22:30:43 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 22:30:55 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 22:30:55 : Component_Name: block_design_mig_7series_0_1
MIG: 22:30:55 : Moving block_design_mig_7series_0_1.veo ...
MIG: 22:30:55 : Moving block_design_mig_7series_0_1 ...
MIG: 22:30:55 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 22:30:55 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:30:55 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 22:30:55 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 22:30:55 : Running implementation.xit
MIG: 22:30:55 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 22:30:55 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 00:50:57 : xml_input_file: mig_b.prj
MIG: 00:50:57 : Absolute path of xml_input_file: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 00:50:57 : xml_input_file: mig_b.prj
MIG: 00:50:57 : Absolute path of xml_input_file: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 00:51:41 : Running synthesis.xit
MIG: 00:51:41 : ################# RUNNING MIG BATCH ###################
MIG: 00:51:41 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 00:51:41 : synp_flow:  -- synthesis_mode: Other
MIG: 00:51:41 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 00:51:41 : vivado_mode: xpg_bd
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 1
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 : isPortInterface: 0
MIG: 00:51:41 :  locked false  
MIG: 00:51:41 : HDL Language: Verilog
MIG: 00:51:41 : compInfo: false
MIG: 00:51:41 : Vivado Options xc7a100t csg324 -1
MIG: 00:51:41 : 1: xc7a100t 2: csg324 3: -1
MIG: 00:51:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 00:51:41 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 00:51:41 : I am in catch area
MIG: 00:51:41 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 00:51:53 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 00:51:53 : Component_Name: block_design_mig_7series_0_1
MIG: 00:51:53 : Moving block_design_mig_7series_0_1.veo ...
MIG: 00:51:53 : Moving block_design_mig_7series_0_1 ...
MIG: 00:51:53 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 00:51:53 : Running vhdl_synth_rpr.xit
MIG: 00:51:53 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 00:51:53 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 00:51:53 : Running simulation.xit
MIG: 00:51:53 : ################# RUNNING MIG BATCH ###################
MIG: 00:51:53 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 00:51:53 : synp_flow:  -- synthesis_mode: Other
MIG: 00:51:53 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 00:51:53 : vivado_mode: xpg_bd
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 1
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 : isPortInterface: 0
MIG: 00:51:53 :  locked false  
MIG: 00:51:53 : HDL Language: Verilog
MIG: 00:51:53 : compInfo: false
MIG: 00:51:53 : Vivado Options xc7a100t csg324 -1
MIG: 00:51:53 : 1: xc7a100t 2: csg324 3: -1
MIG: 00:51:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 00:51:53 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 00:51:53 : I am in catch area
MIG: 00:51:53 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 00:52:04 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 00:52:04 : Component_Name: block_design_mig_7series_0_1
MIG: 00:52:04 : Moving block_design_mig_7series_0_1.veo ...
MIG: 00:52:04 : Moving block_design_mig_7series_0_1 ...
MIG: 00:52:04 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 00:52:04 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:52:04 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 00:52:04 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 00:52:04 : Running implementation.xit
MIG: 00:52:04 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 00:52:04 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 08:06:15 : Running synthesis.xit
MIG: 08:06:15 : ################# RUNNING MIG BATCH ###################
MIG: 08:06:15 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 08:06:15 : synp_flow:  -- synthesis_mode: Other
MIG: 08:06:15 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 08:06:15 : vivado_mode: xpg_bd
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 1
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 : isPortInterface: 0
MIG: 08:06:15 :  locked false  
MIG: 08:06:15 : HDL Language: Verilog
MIG: 08:06:15 : compInfo: false
MIG: 08:06:15 : Vivado Options xc7a100t csg324 -1
MIG: 08:06:15 : 1: xc7a100t 2: csg324 3: -1
MIG: 08:06:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 08:06:15 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 08:06:15 : I am in catch area
MIG: 08:06:15 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 08:06:26 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 08:06:26 : Component_Name: block_design_mig_7series_0_1
MIG: 08:06:26 : Moving block_design_mig_7series_0_1.veo ...
MIG: 08:06:26 : Moving block_design_mig_7series_0_1 ...
MIG: 08:06:26 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 08:06:26 : Running vhdl_synth_rpr.xit
MIG: 08:06:26 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 08:06:26 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 08:06:26 : Running simulation.xit
MIG: 08:06:26 : ################# RUNNING MIG BATCH ###################
MIG: 08:06:26 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 08:06:26 : synp_flow:  -- synthesis_mode: Other
MIG: 08:06:26 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 08:06:26 : vivado_mode: xpg_bd
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 1
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 : isPortInterface: 0
MIG: 08:06:26 :  locked false  
MIG: 08:06:26 : HDL Language: Verilog
MIG: 08:06:26 : compInfo: false
MIG: 08:06:26 : Vivado Options xc7a100t csg324 -1
MIG: 08:06:26 : 1: xc7a100t 2: csg324 3: -1
MIG: 08:06:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 08:06:26 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 08:06:26 : I am in catch area
MIG: 08:06:26 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 08:06:38 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 08:06:38 : Component_Name: block_design_mig_7series_0_1
MIG: 08:06:38 : Moving block_design_mig_7series_0_1.veo ...
MIG: 08:06:38 : Moving block_design_mig_7series_0_1 ...
MIG: 08:06:38 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 08:06:38 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 08:06:38 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 08:06:38 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 08:06:38 : Running implementation.xit
MIG: 08:06:38 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 08:06:38 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 08:50:26 : Running synthesis.xit
MIG: 08:50:26 : ################# RUNNING MIG BATCH ###################
MIG: 08:50:26 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 08:50:26 : synp_flow:  -- synthesis_mode: Other
MIG: 08:50:26 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 08:50:26 : vivado_mode: xpg_bd
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 1
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 : isPortInterface: 0
MIG: 08:50:26 :  locked false  
MIG: 08:50:26 : HDL Language: Verilog
MIG: 08:50:26 : compInfo: false
MIG: 08:50:26 : Vivado Options xc7a100t csg324 -1
MIG: 08:50:26 : 1: xc7a100t 2: csg324 3: -1
MIG: 08:50:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 08:50:26 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 08:50:26 : I am in catch area
MIG: 08:50:26 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 08:50:37 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 08:50:37 : Component_Name: block_design_mig_7series_0_1
MIG: 08:50:37 : Moving block_design_mig_7series_0_1.veo ...
MIG: 08:50:37 : Moving block_design_mig_7series_0_1 ...
MIG: 08:50:37 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 08:50:37 : Running vhdl_synth_rpr.xit
MIG: 08:50:37 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 08:50:37 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 08:50:38 : Running simulation.xit
MIG: 08:50:38 : ################# RUNNING MIG BATCH ###################
MIG: 08:50:38 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 08:50:38 : synp_flow:  -- synthesis_mode: Other
MIG: 08:50:38 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 08:50:38 : vivado_mode: xpg_bd
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 1
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 : isPortInterface: 0
MIG: 08:50:38 :  locked false  
MIG: 08:50:38 : HDL Language: Verilog
MIG: 08:50:38 : compInfo: false
MIG: 08:50:38 : Vivado Options xc7a100t csg324 -1
MIG: 08:50:38 : 1: xc7a100t 2: csg324 3: -1
MIG: 08:50:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 08:50:38 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 08:50:38 : I am in catch area
MIG: 08:50:38 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 08:50:49 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 08:50:49 : Component_Name: block_design_mig_7series_0_1
MIG: 08:50:49 : Moving block_design_mig_7series_0_1.veo ...
MIG: 08:50:49 : Moving block_design_mig_7series_0_1 ...
MIG: 08:50:49 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 08:50:49 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 08:50:49 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 08:50:49 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 08:50:49 : Running implementation.xit
MIG: 08:50:49 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 08:50:49 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 13:04:15 : xml_input_file: mig_b.prj
MIG: 13:04:15 : Absolute path of xml_input_file: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 13:04:15 : xml_input_file: mig_b.prj
MIG: 13:04:15 : Absolute path of xml_input_file: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 14:39:52 : Running synthesis.xit
MIG: 14:39:52 : ################# RUNNING MIG BATCH ###################
MIG: 14:39:52 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 14:39:52 : synp_flow:  -- synthesis_mode: Other
MIG: 14:39:52 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 14:39:52 : vivado_mode: xpg_bd
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 1
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 : isPortInterface: 0
MIG: 14:39:52 :  locked false  
MIG: 14:39:52 : HDL Language: Verilog
MIG: 14:39:52 : compInfo: false
MIG: 14:39:52 : Vivado Options xc7a100t csg324 -1
MIG: 14:39:52 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:39:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:39:52 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:39:52 : I am in catch area
MIG: 14:39:52 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 14:40:04 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 14:40:04 : Component_Name: block_design_mig_7series_0_1
MIG: 14:40:04 : Moving block_design_mig_7series_0_1.veo ...
MIG: 14:40:04 : Moving block_design_mig_7series_0_1 ...
MIG: 14:40:04 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 14:40:04 : Running vhdl_synth_rpr.xit
MIG: 14:40:04 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 14:40:04 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 14:40:05 : Running simulation.xit
MIG: 14:40:05 : ################# RUNNING MIG BATCH ###################
MIG: 14:40:05 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 14:40:05 : synp_flow:  -- synthesis_mode: Other
MIG: 14:40:05 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 14:40:05 : vivado_mode: xpg_bd
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 1
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 : isPortInterface: 0
MIG: 14:40:05 :  locked false  
MIG: 14:40:05 : HDL Language: Verilog
MIG: 14:40:05 : compInfo: false
MIG: 14:40:05 : Vivado Options xc7a100t csg324 -1
MIG: 14:40:05 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:40:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:40:05 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:40:05 : I am in catch area
MIG: 14:40:05 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 14:40:16 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 14:40:16 : Component_Name: block_design_mig_7series_0_1
MIG: 14:40:16 : Moving block_design_mig_7series_0_1.veo ...
MIG: 14:40:16 : Moving block_design_mig_7series_0_1 ...
MIG: 14:40:16 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 14:40:16 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:40:16 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 14:40:16 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 14:40:16 : Running implementation.xit
MIG: 14:40:16 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 14:40:16 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 22:58:51 : xml_input_file: mig_b.prj
MIG: 22:58:51 : Absolute path of xml_input_file: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 22:58:51 : xml_input_file: mig_b.prj
MIG: 22:58:51 : Absolute path of xml_input_file: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 22:58:58 : Running synthesis.xit
MIG: 22:58:58 : ################# RUNNING MIG BATCH ###################
MIG: 22:58:58 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 22:58:58 : synp_flow:  -- synthesis_mode: Other
MIG: 22:58:58 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 22:58:58 : vivado_mode: xpg_bd
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 1
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 : isPortInterface: 0
MIG: 22:58:58 :  locked false  
MIG: 22:58:58 : HDL Language: Verilog
MIG: 22:58:58 : compInfo: false
MIG: 22:58:58 : Vivado Options xc7a100t csg324 -1
MIG: 22:58:58 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:58:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:58:58 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 22:58:58 : I am in catch area
MIG: 22:58:58 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 22:59:10 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 22:59:10 : Component_Name: block_design_mig_7series_0_1
MIG: 22:59:10 : Moving block_design_mig_7series_0_1.veo ...
MIG: 22:59:10 : Moving block_design_mig_7series_0_1 ...
MIG: 22:59:10 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 22:59:10 : Running vhdl_synth_rpr.xit
MIG: 22:59:10 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 22:59:10 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 22:59:10 : Running simulation.xit
MIG: 22:59:10 : ################# RUNNING MIG BATCH ###################
MIG: 22:59:10 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 22:59:10 : synp_flow:  -- synthesis_mode: Other
MIG: 22:59:10 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 22:59:10 : vivado_mode: xpg_bd
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 1
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 : isPortInterface: 0
MIG: 22:59:10 :  locked false  
MIG: 22:59:10 : HDL Language: Verilog
MIG: 22:59:10 : compInfo: false
MIG: 22:59:10 : Vivado Options xc7a100t csg324 -1
MIG: 22:59:10 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:59:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:59:10 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 22:59:10 : I am in catch area
MIG: 22:59:10 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 22:59:21 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 22:59:21 : Component_Name: block_design_mig_7series_0_1
MIG: 22:59:21 : Moving block_design_mig_7series_0_1.veo ...
MIG: 22:59:21 : Moving block_design_mig_7series_0_1 ...
MIG: 22:59:21 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 22:59:21 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:59:21 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 22:59:21 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 22:59:21 : Running implementation.xit
MIG: 22:59:21 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 22:59:21 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 00:11:01 : Running synthesis.xit
MIG: 00:11:01 : ################# RUNNING MIG BATCH ###################
MIG: 00:11:01 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 00:11:01 : synp_flow:  -- synthesis_mode: Other
MIG: 00:11:01 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 00:11:01 : vivado_mode: xpg_bd
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 1
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 :  locked false  
MIG: 00:11:01 : HDL Language: Verilog
MIG: 00:11:01 : compInfo: false
MIG: 00:11:01 : Vivado Options xc7a100t csg324 -1
MIG: 00:11:01 : 1: xc7a100t 2: csg324 3: -1
MIG: 00:11:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 00:11:01 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 00:11:01 : I am in catch area
MIG: 00:11:01 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 00:11:12 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 00:11:12 : Component_Name: block_design_mig_7series_0_1
MIG: 00:11:12 : Moving block_design_mig_7series_0_1.veo ...
MIG: 00:11:12 : Moving block_design_mig_7series_0_1 ...
MIG: 00:11:12 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 00:11:12 : Running vhdl_synth_rpr.xit
MIG: 00:11:13 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 00:11:13 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 00:11:13 : Running simulation.xit
MIG: 00:11:13 : ################# RUNNING MIG BATCH ###################
MIG: 00:11:13 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 00:11:13 : synp_flow:  -- synthesis_mode: Other
MIG: 00:11:13 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 00:11:13 : vivado_mode: xpg_bd
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 1
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 : isPortInterface: 0
MIG: 00:11:13 :  locked false  
MIG: 00:11:13 : HDL Language: Verilog
MIG: 00:11:13 : compInfo: false
MIG: 00:11:13 : Vivado Options xc7a100t csg324 -1
MIG: 00:11:13 : 1: xc7a100t 2: csg324 3: -1
MIG: 00:11:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 00:11:13 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 00:11:13 : I am in catch area
MIG: 00:11:13 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 00:11:24 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 00:11:24 : Component_Name: block_design_mig_7series_0_1
MIG: 00:11:24 : Moving block_design_mig_7series_0_1.veo ...
MIG: 00:11:24 : Moving block_design_mig_7series_0_1 ...
MIG: 00:11:24 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 00:11:24 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:11:24 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 00:11:24 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 00:11:24 : Running implementation.xit
MIG: 00:11:24 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 00:11:24 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 14:37:24 : xml_input_file: mig_b.prj
MIG: 14:37:24 : Absolute path of xml_input_file: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 14:37:24 : xml_input_file: mig_b.prj
MIG: 14:37:24 : Absolute path of xml_input_file: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 14:39:53 : Running synthesis.xit
MIG: 14:39:53 : ################# RUNNING MIG BATCH ###################
MIG: 14:39:53 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 14:39:53 : synp_flow:  -- synthesis_mode: Other
MIG: 14:39:53 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 14:39:53 : vivado_mode: xpg_bd
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 1
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 : isPortInterface: 0
MIG: 14:39:53 :  locked false  
MIG: 14:39:53 : HDL Language: Verilog
MIG: 14:39:53 : compInfo: false
MIG: 14:39:53 : Vivado Options xc7a100t csg324 -1
MIG: 14:39:53 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:39:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:39:53 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:39:53 : I am in catch area
MIG: 14:39:53 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 14:40:04 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 14:40:04 : Component_Name: block_design_mig_7series_0_1
MIG: 14:40:04 : Moving block_design_mig_7series_0_1.veo ...
MIG: 14:40:04 : Moving block_design_mig_7series_0_1 ...
MIG: 14:40:04 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 14:40:04 : Running vhdl_synth_rpr.xit
MIG: 14:40:04 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 14:40:04 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 14:40:04 : Running simulation.xit
MIG: 14:40:04 : ################# RUNNING MIG BATCH ###################
MIG: 14:40:04 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 14:40:04 : synp_flow:  -- synthesis_mode: Other
MIG: 14:40:04 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 14:40:04 : vivado_mode: xpg_bd
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 1
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 : isPortInterface: 0
MIG: 14:40:04 :  locked false  
MIG: 14:40:04 : HDL Language: Verilog
MIG: 14:40:04 : compInfo: false
MIG: 14:40:04 : Vivado Options xc7a100t csg324 -1
MIG: 14:40:04 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:40:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:40:04 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:40:04 : I am in catch area
MIG: 14:40:04 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 14:40:15 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 14:40:15 : Component_Name: block_design_mig_7series_0_1
MIG: 14:40:15 : Moving block_design_mig_7series_0_1.veo ...
MIG: 14:40:15 : Moving block_design_mig_7series_0_1 ...
MIG: 14:40:15 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 14:40:15 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:40:15 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 14:40:15 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 14:40:15 : Running implementation.xit
MIG: 14:40:15 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 14:40:15 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 16:14:35 : Running synthesis.xit
MIG: 16:14:35 : ################# RUNNING MIG BATCH ###################
MIG: 16:14:35 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 16:14:35 : synp_flow:  -- synthesis_mode: Other
MIG: 16:14:35 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 16:14:35 : vivado_mode: xpg_bd
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 1
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 : isPortInterface: 0
MIG: 16:14:35 :  locked false  
MIG: 16:14:35 : HDL Language: Verilog
MIG: 16:14:35 : compInfo: false
MIG: 16:14:35 : Vivado Options xc7a100t csg324 -1
MIG: 16:14:35 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:14:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:14:35 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:14:35 : I am in catch area
MIG: 16:14:35 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 16:14:46 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 16:14:46 : Component_Name: block_design_mig_7series_0_1
MIG: 16:14:46 : Moving block_design_mig_7series_0_1.veo ...
MIG: 16:14:46 : Moving block_design_mig_7series_0_1 ...
MIG: 16:14:46 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 16:14:46 : Running vhdl_synth_rpr.xit
MIG: 16:14:46 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 16:14:46 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 16:14:46 : Running simulation.xit
MIG: 16:14:46 : ################# RUNNING MIG BATCH ###################
MIG: 16:14:46 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 16:14:46 : synp_flow:  -- synthesis_mode: Other
MIG: 16:14:46 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 16:14:46 : vivado_mode: xpg_bd
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 1
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 : isPortInterface: 0
MIG: 16:14:46 :  locked false  
MIG: 16:14:46 : HDL Language: Verilog
MIG: 16:14:46 : compInfo: false
MIG: 16:14:46 : Vivado Options xc7a100t csg324 -1
MIG: 16:14:46 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:14:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:14:46 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:14:46 : I am in catch area
MIG: 16:14:46 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 16:14:57 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 16:14:57 : Component_Name: block_design_mig_7series_0_1
MIG: 16:14:57 : Moving block_design_mig_7series_0_1.veo ...
MIG: 16:14:57 : Moving block_design_mig_7series_0_1 ...
MIG: 16:14:57 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 16:14:57 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:14:57 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 16:14:57 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 16:14:58 : Running implementation.xit
MIG: 16:14:58 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 16:14:58 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 18:00:22 : Running synthesis.xit
MIG: 18:00:22 : ################# RUNNING MIG BATCH ###################
MIG: 18:00:22 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 18:00:22 : synp_flow:  -- synthesis_mode: Other
MIG: 18:00:22 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 18:00:22 : vivado_mode: xpg_bd
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 1
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 : isPortInterface: 0
MIG: 18:00:22 :  locked false  
MIG: 18:00:22 : HDL Language: Verilog
MIG: 18:00:22 : compInfo: false
MIG: 18:00:22 : Vivado Options xc7a100t csg324 -1
MIG: 18:00:22 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:00:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:00:22 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:00:22 : I am in catch area
MIG: 18:00:22 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 18:00:33 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 18:00:33 : Component_Name: block_design_mig_7series_0_1
MIG: 18:00:33 : Moving block_design_mig_7series_0_1.veo ...
MIG: 18:00:33 : Moving block_design_mig_7series_0_1 ...
MIG: 18:00:33 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 18:00:33 : Running vhdl_synth_rpr.xit
MIG: 18:00:33 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 18:00:33 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 18:00:33 : Running simulation.xit
MIG: 18:00:33 : ################# RUNNING MIG BATCH ###################
MIG: 18:00:33 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 18:00:33 : synp_flow:  -- synthesis_mode: Other
MIG: 18:00:33 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 18:00:33 : vivado_mode: xpg_bd
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 1
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 : isPortInterface: 0
MIG: 18:00:33 :  locked false  
MIG: 18:00:33 : HDL Language: Verilog
MIG: 18:00:33 : compInfo: false
MIG: 18:00:33 : Vivado Options xc7a100t csg324 -1
MIG: 18:00:33 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:00:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:00:33 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:00:33 : I am in catch area
MIG: 18:00:33 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 18:00:45 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 18:00:45 : Component_Name: block_design_mig_7series_0_1
MIG: 18:00:45 : Moving block_design_mig_7series_0_1.veo ...
MIG: 18:00:45 : Moving block_design_mig_7series_0_1 ...
MIG: 18:00:45 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 18:00:45 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:00:45 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 18:00:45 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 18:00:45 : Running implementation.xit
MIG: 18:00:45 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 18:00:45 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 19:32:30 : Running synthesis.xit
MIG: 19:32:30 : ################# RUNNING MIG BATCH ###################
MIG: 19:32:30 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 19:32:30 : synp_flow:  -- synthesis_mode: Other
MIG: 19:32:30 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 19:32:30 : vivado_mode: xpg_bd
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 1
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 : isPortInterface: 0
MIG: 19:32:30 :  locked false  
MIG: 19:32:30 : HDL Language: Verilog
MIG: 19:32:30 : compInfo: false
MIG: 19:32:30 : Vivado Options xc7a100t csg324 -1
MIG: 19:32:30 : 1: xc7a100t 2: csg324 3: -1
MIG: 19:32:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:32:30 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:32:30 : I am in catch area
MIG: 19:32:30 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 19:32:42 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 19:32:42 : Component_Name: block_design_mig_7series_0_1
MIG: 19:32:42 : Moving block_design_mig_7series_0_1.veo ...
MIG: 19:32:42 : Moving block_design_mig_7series_0_1 ...
MIG: 19:32:42 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 19:32:42 : Running vhdl_synth_rpr.xit
MIG: 19:32:42 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 19:32:42 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 19:32:42 : Running simulation.xit
MIG: 19:32:42 : ################# RUNNING MIG BATCH ###################
MIG: 19:32:42 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 19:32:42 : synp_flow:  -- synthesis_mode: Other
MIG: 19:32:42 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 19:32:42 : vivado_mode: xpg_bd
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 1
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 :  locked false  
MIG: 19:32:42 : HDL Language: Verilog
MIG: 19:32:42 : compInfo: false
MIG: 19:32:42 : Vivado Options xc7a100t csg324 -1
MIG: 19:32:42 : 1: xc7a100t 2: csg324 3: -1
MIG: 19:32:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:32:42 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:32:42 : I am in catch area
MIG: 19:32:42 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 19:32:54 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 19:32:54 : Component_Name: block_design_mig_7series_0_1
MIG: 19:32:54 : Moving block_design_mig_7series_0_1.veo ...
MIG: 19:32:54 : Moving block_design_mig_7series_0_1 ...
MIG: 19:32:54 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 19:32:54 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:32:54 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 19:32:54 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 19:32:54 : Running implementation.xit
MIG: 19:32:54 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 19:32:54 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 08:29:00 : xml_input_file: mig_b.prj
MIG: 08:29:00 : Absolute path of xml_input_file: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 08:29:00 : xml_input_file: mig_b.prj
MIG: 08:29:00 : Absolute path of xml_input_file: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 08:29:10 : Running synthesis.xit
MIG: 08:29:10 : ################# RUNNING MIG BATCH ###################
MIG: 08:29:10 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 08:29:10 : synp_flow:  -- synthesis_mode: Other
MIG: 08:29:10 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 08:29:10 : vivado_mode: xpg_bd
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 1
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 : isPortInterface: 0
MIG: 08:29:10 :  locked false  
MIG: 08:29:10 : HDL Language: Verilog
MIG: 08:29:10 : compInfo: false
MIG: 08:29:10 : Vivado Options xc7a100t csg324 -1
MIG: 08:29:10 : 1: xc7a100t 2: csg324 3: -1
MIG: 08:29:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 08:29:10 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 08:29:10 : I am in catch area
MIG: 08:29:10 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 08:29:22 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 08:29:22 : Component_Name: block_design_mig_7series_0_1
MIG: 08:29:22 : Moving block_design_mig_7series_0_1.veo ...
MIG: 08:29:22 : Moving block_design_mig_7series_0_1 ...
MIG: 08:29:22 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 08:29:22 : Running vhdl_synth_rpr.xit
MIG: 08:29:22 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 08:29:22 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 08:29:22 : Running simulation.xit
MIG: 08:29:22 : ################# RUNNING MIG BATCH ###################
MIG: 08:29:22 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 08:29:22 : synp_flow:  -- synthesis_mode: Other
MIG: 08:29:22 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 08:29:22 : vivado_mode: xpg_bd
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 1
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 : isPortInterface: 0
MIG: 08:29:22 :  locked false  
MIG: 08:29:22 : HDL Language: Verilog
MIG: 08:29:22 : compInfo: false
MIG: 08:29:22 : Vivado Options xc7a100t csg324 -1
MIG: 08:29:22 : 1: xc7a100t 2: csg324 3: -1
MIG: 08:29:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 08:29:22 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 08:29:22 : I am in catch area
MIG: 08:29:22 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 08:29:33 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 08:29:33 : Component_Name: block_design_mig_7series_0_1
MIG: 08:29:33 : Moving block_design_mig_7series_0_1.veo ...
MIG: 08:29:33 : Moving block_design_mig_7series_0_1 ...
MIG: 08:29:33 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 08:29:33 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 08:29:33 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 08:29:33 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 08:29:33 : Running implementation.xit
MIG: 08:29:33 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 08:29:33 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 08:30:59 : Running synthesis.xit
MIG: 08:30:59 : ################# RUNNING MIG BATCH ###################
MIG: 08:30:59 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 08:30:59 : synp_flow:  -- synthesis_mode: Other
MIG: 08:30:59 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 08:30:59 : vivado_mode: xpg_bd
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 1
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 : isPortInterface: 0
MIG: 08:30:59 :  locked false  
MIG: 08:30:59 : HDL Language: Verilog
MIG: 08:30:59 : compInfo: false
MIG: 08:30:59 : Vivado Options xc7a100t csg324 -1
MIG: 08:30:59 : 1: xc7a100t 2: csg324 3: -1
MIG: 08:30:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 08:30:59 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 08:30:59 : I am in catch area
MIG: 08:30:59 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 08:31:11 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 08:31:11 : Component_Name: block_design_mig_7series_0_1
MIG: 08:31:11 : Moving block_design_mig_7series_0_1.veo ...
MIG: 08:31:11 : Moving block_design_mig_7series_0_1 ...
MIG: 08:31:11 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 08:31:11 : Running vhdl_synth_rpr.xit
MIG: 08:31:11 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 08:31:11 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 08:31:11 : Running simulation.xit
MIG: 08:31:11 : ################# RUNNING MIG BATCH ###################
MIG: 08:31:11 : Writing IN file for 'block_design_mig_7series_0_1'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1
MIG: 08:31:11 : synp_flow:  -- synthesis_mode: Other
MIG: 08:31:11 : outputDirectory: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/_tmp/
MIG: 08:31:11 : vivado_mode: xpg_bd
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 1
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 : isPortInterface: 0
MIG: 08:31:11 :  locked false  
MIG: 08:31:11 : HDL Language: Verilog
MIG: 08:31:11 : compInfo: false
MIG: 08:31:11 : Vivado Options xc7a100t csg324 -1
MIG: 08:31:11 : 1: xc7a100t 2: csg324 3: -1
MIG: 08:31:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 08:31:11 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 08:31:11 : I am in catch area
MIG: 08:31:11 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/xil_txt.out ... 
MIG: 08:31:22 : XML_INPUT_FILE: /opt/Xilinx/Projects/scatter_dma/scatter_dma.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_1/mig_b.prj
MIG: 08:31:22 : Component_Name: block_design_mig_7series_0_1
MIG: 08:31:22 : Moving block_design_mig_7series_0_1.veo ...
MIG: 08:31:22 : Moving block_design_mig_7series_0_1 ...
MIG: 08:31:22 : Moving block_design_mig_7series_0_1_xmdf.tcl ...
MIG: 08:31:22 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 08:31:22 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 08:31:22 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 08:31:22 : Running implementation.xit
MIG: 08:31:22 : IGN:     <ModuleName>block_design_mig_7series_0_1</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_1</ModuleName> 
MIG: 08:31:22 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
