<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>debugreg.h source code [linux-4.18.y/arch/x86/include/uapi/asm/debugreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.18.y/arch/x86/include/uapi/asm/debugreg.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>linux-4.18.y</a>/<a href='../../../..'>arch</a>/<a href='../../..'>x86</a>/<a href='../..'>include</a>/<a href='..'>uapi</a>/<a href='./'>asm</a>/<a href='debugreg.h.html'>debugreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */</i></td></tr>
<tr><th id="2">2</th><td><u>#<span data-ppcond="2">ifndef</span> <span class="macro" data-ref="_M/_UAPI_ASM_X86_DEBUGREG_H">_UAPI_ASM_X86_DEBUGREG_H</span></u></td></tr>
<tr><th id="3">3</th><td><u>#define <dfn class="macro" id="_M/_UAPI_ASM_X86_DEBUGREG_H" data-ref="_M/_UAPI_ASM_X86_DEBUGREG_H">_UAPI_ASM_X86_DEBUGREG_H</dfn></u></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td></td></tr>
<tr><th id="6">6</th><td><i>/* Indicate the register numbers for a number of the specific</i></td></tr>
<tr><th id="7">7</th><td><i>   debug registers.  Registers 0-3 contain the addresses we wish to trap on */</i></td></tr>
<tr><th id="8">8</th><td><u>#define <dfn class="macro" id="_M/DR_FIRSTADDR" data-ref="_M/DR_FIRSTADDR">DR_FIRSTADDR</dfn> 0        /* u_debugreg[DR_FIRSTADDR] */</u></td></tr>
<tr><th id="9">9</th><td><u>#define <dfn class="macro" id="_M/DR_LASTADDR" data-ref="_M/DR_LASTADDR">DR_LASTADDR</dfn> 3         /* u_debugreg[DR_LASTADDR]  */</u></td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td><u>#define <dfn class="macro" id="_M/DR_STATUS" data-ref="_M/DR_STATUS">DR_STATUS</dfn> 6           /* u_debugreg[DR_STATUS]     */</u></td></tr>
<tr><th id="12">12</th><td><u>#define <dfn class="macro" id="_M/DR_CONTROL" data-ref="_M/DR_CONTROL">DR_CONTROL</dfn> 7          /* u_debugreg[DR_CONTROL] */</u></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><i>/* Define a few things for the status register.  We can use this to determine</i></td></tr>
<tr><th id="15">15</th><td><i>   which debugging register was responsible for the trap.  The other bits</i></td></tr>
<tr><th id="16">16</th><td><i>   are either reserved or not of interest to us. */</i></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><i>/* Define reserved bits in DR6 which are always set to 1 */</i></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/DR6_RESERVED" data-ref="_M/DR6_RESERVED">DR6_RESERVED</dfn>	(0xFFFF0FF0)</u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/DR_TRAP0" data-ref="_M/DR_TRAP0">DR_TRAP0</dfn>	(0x1)		/* db0 */</u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/DR_TRAP1" data-ref="_M/DR_TRAP1">DR_TRAP1</dfn>	(0x2)		/* db1 */</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/DR_TRAP2" data-ref="_M/DR_TRAP2">DR_TRAP2</dfn>	(0x4)		/* db2 */</u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/DR_TRAP3" data-ref="_M/DR_TRAP3">DR_TRAP3</dfn>	(0x8)		/* db3 */</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/DR_TRAP_BITS" data-ref="_M/DR_TRAP_BITS">DR_TRAP_BITS</dfn>	(DR_TRAP0|DR_TRAP1|DR_TRAP2|DR_TRAP3)</u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/DR_STEP" data-ref="_M/DR_STEP">DR_STEP</dfn>		(0x4000)	/* single-step */</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/DR_SWITCH" data-ref="_M/DR_SWITCH">DR_SWITCH</dfn>	(0x8000)	/* task switch */</u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><i>/* Now define a bunch of things for manipulating the control register.</i></td></tr>
<tr><th id="31">31</th><td><i>   The top two bytes of the control register consist of 4 fields of 4</i></td></tr>
<tr><th id="32">32</th><td><i>   bits - each field corresponds to one of the four debug registers,</i></td></tr>
<tr><th id="33">33</th><td><i>   and indicates what types of access we trap on, and how large the data</i></td></tr>
<tr><th id="34">34</th><td><i>   field is that we are looking at */</i></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/DR_CONTROL_SHIFT" data-ref="_M/DR_CONTROL_SHIFT">DR_CONTROL_SHIFT</dfn> 16 /* Skip this many bits in ctl register */</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/DR_CONTROL_SIZE" data-ref="_M/DR_CONTROL_SIZE">DR_CONTROL_SIZE</dfn> 4   /* 4 control bits per register */</u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/DR_RW_EXECUTE" data-ref="_M/DR_RW_EXECUTE">DR_RW_EXECUTE</dfn> (0x0)   /* Settings for the access types to trap on */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/DR_RW_WRITE" data-ref="_M/DR_RW_WRITE">DR_RW_WRITE</dfn> (0x1)</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/DR_RW_READ" data-ref="_M/DR_RW_READ">DR_RW_READ</dfn> (0x3)</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/DR_LEN_1" data-ref="_M/DR_LEN_1">DR_LEN_1</dfn> (0x0) /* Settings for data length to trap on */</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/DR_LEN_2" data-ref="_M/DR_LEN_2">DR_LEN_2</dfn> (0x4)</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/DR_LEN_4" data-ref="_M/DR_LEN_4">DR_LEN_4</dfn> (0xC)</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/DR_LEN_8" data-ref="_M/DR_LEN_8">DR_LEN_8</dfn> (0x8)</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><i>/* The low byte to the control register determine which registers are</i></td></tr>
<tr><th id="49">49</th><td><i>   enabled.  There are 4 fields of two bits.  One bit is "local", meaning</i></td></tr>
<tr><th id="50">50</th><td><i>   that the processor will reset the bit after a task switch and the other</i></td></tr>
<tr><th id="51">51</th><td><i>   is global meaning that we have to explicitly reset the bit.  With linux,</i></td></tr>
<tr><th id="52">52</th><td><i>   you can use either one, since we explicitly zero the register when we enter</i></td></tr>
<tr><th id="53">53</th><td><i>   kernel mode. */</i></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/DR_LOCAL_ENABLE_SHIFT" data-ref="_M/DR_LOCAL_ENABLE_SHIFT">DR_LOCAL_ENABLE_SHIFT</dfn> 0    /* Extra shift to the local enable bit */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/DR_GLOBAL_ENABLE_SHIFT" data-ref="_M/DR_GLOBAL_ENABLE_SHIFT">DR_GLOBAL_ENABLE_SHIFT</dfn> 1   /* Extra shift to the global enable bit */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/DR_LOCAL_ENABLE" data-ref="_M/DR_LOCAL_ENABLE">DR_LOCAL_ENABLE</dfn> (0x1)      /* Local enable for reg 0 */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/DR_GLOBAL_ENABLE" data-ref="_M/DR_GLOBAL_ENABLE">DR_GLOBAL_ENABLE</dfn> (0x2)     /* Global enable for reg 0 */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/DR_ENABLE_SIZE" data-ref="_M/DR_ENABLE_SIZE">DR_ENABLE_SIZE</dfn> 2           /* 2 enable bits per register */</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/DR_LOCAL_ENABLE_MASK" data-ref="_M/DR_LOCAL_ENABLE_MASK">DR_LOCAL_ENABLE_MASK</dfn> (0x55)  /* Set  local bits for all 4 regs */</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/DR_GLOBAL_ENABLE_MASK" data-ref="_M/DR_GLOBAL_ENABLE_MASK">DR_GLOBAL_ENABLE_MASK</dfn> (0xAA) /* Set global bits for all 4 regs */</u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><i>/* The second byte to the control register has a few special things.</i></td></tr>
<tr><th id="65">65</th><td><i>   We can slow the instruction pipeline for instructions coming via the</i></td></tr>
<tr><th id="66">66</th><td><i>   gdt or the ldt if we want to.  I am not sure why this is an advantage */</i></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#<span data-ppcond="68">ifdef</span> <span class="macro" data-ref="_M/__i386__">__i386__</span></u></td></tr>
<tr><th id="69">69</th><td><u>#define DR_CONTROL_RESERVED (0xFC00) /* Reserved by Intel */</u></td></tr>
<tr><th id="70">70</th><td><u>#<span data-ppcond="68">else</span></u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/DR_CONTROL_RESERVED" data-ref="_M/DR_CONTROL_RESERVED">DR_CONTROL_RESERVED</dfn> (0xFFFFFFFF0000FC00UL) /* Reserved */</u></td></tr>
<tr><th id="72">72</th><td><u>#<span data-ppcond="68">endif</span></u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/DR_LOCAL_SLOWDOWN" data-ref="_M/DR_LOCAL_SLOWDOWN">DR_LOCAL_SLOWDOWN</dfn> (0x100)   /* Local slow the pipeline */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/DR_GLOBAL_SLOWDOWN" data-ref="_M/DR_GLOBAL_SLOWDOWN">DR_GLOBAL_SLOWDOWN</dfn> (0x200)  /* Global slow the pipeline */</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><i>/*</i></td></tr>
<tr><th id="78">78</th><td><i> * HW breakpoint additions</i></td></tr>
<tr><th id="79">79</th><td><i> */</i></td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><u>#<span data-ppcond="2">endif</span> /* _UAPI_ASM_X86_DEBUGREG_H */</u></td></tr>
<tr><th id="82">82</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../entry/common.c.html'>linux-4.18.y/arch/x86/entry/common.c</a><br/>Generated on <em>2018-Oct-01</em> from project linux-4.18.y revision <em>linux-4.18.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
