;redcode
;assert 1
	SPL 0, #702
	CMP -207, <-123
	MOV -1, <-20
	MOV 717, <-20
	DJN -1, @-20
	SUB @197, -106
	SUB -207, <-123
	JMN 527, @-20
	MOV -707, -620
	ADD @970, @60
	DJN -1, @-20
	MOV -707, -620
	SLT @12, 0
	SLT @-127, 100
	DJN <-127, 100
	SUB -207, <-123
	SUB -207, <-123
	SUB -207, <-123
	SLT 12, 0
	SUB #72, @231
	SUB @12, 0
	SUB 2, @20
	SUB @71, @2
	JMN 527, @-20
	SLT @-127, 100
	SUB @12, 0
	SUB -207, <-123
	CMP #1, <0
	SLT <12, @10
	CMP -2, @10
	SLT #-0, <720
	JMP 19, <10
	JMP <127, 100
	SLT #-0, <720
	JMP 19, <10
	MOV 717, <-20
	SPL -207, @-123
	SUB @127, @-6
	SUB @127, @-6
	SUB @121, 106
	CMP @127, 100
	SUB @127, @-6
	SUB @121, 106
	CMP @-20, 311
	SLT @3, 0
	MOV 717, <-20
	CMP -207, <-123
	CMP -207, <-123
	CMP -207, <-123
	SUB @197, -106
	DJN <-127, 100
	DJN -1, @-20
