
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003611                       # Number of seconds simulated
sim_ticks                                  3610861380                       # Number of ticks simulated
final_tick                               533182205634                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  63233                       # Simulator instruction rate (inst/s)
host_op_rate                                    80155                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 112855                       # Simulator tick rate (ticks/s)
host_mem_usage                               16885564                       # Number of bytes of host memory used
host_seconds                                 31995.47                       # Real time elapsed on the host
sim_insts                                  2023165266                       # Number of instructions simulated
sim_ops                                    2564598585                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       491904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       280448                       # Number of bytes read from this memory
system.physmem.bytes_read::total               783360                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11008                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       162944                       # Number of bytes written to this memory
system.physmem.bytes_written::total            162944                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3843                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2191                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6120                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1273                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1273                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1559739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    136228990                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1488841                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     77667894                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               216945465                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1559739                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1488841                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3048580                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45126075                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45126075                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45126075                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1559739                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    136228990                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1488841                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     77667894                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              262071539                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8659141                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3087645                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2534326                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206483                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1255196                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193902                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299841                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8796                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3318230                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16794268                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3087645                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493743                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3595115                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1037552                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        740037                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633027                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92575                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8481325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.429193                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.319234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4886210     57.61%     57.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354535      4.18%     61.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          334476      3.94%     65.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315788      3.72%     69.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260758      3.07%     72.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189019      2.23%     74.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135287      1.60%     76.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209938      2.48%     78.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1795314     21.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8481325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.356576                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.939484                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3473947                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       706143                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3435361                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41783                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        824088                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496948                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3882                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19961315                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10411                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        824088                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3657002                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         351611                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        71866                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3287291                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       289464                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19364095                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           76                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156707                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81989                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26859130                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90195548                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90195548                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795133                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10063987                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3553                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1837                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           705961                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1895674                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1013891                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23813                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       416175                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18045812                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3449                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14607510                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23096                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5714506                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17451467                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          200                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8481325                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.722315                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841295                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3001917     35.39%     35.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1711464     20.18%     55.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1354825     15.97%     71.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       816465      9.63%     81.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835812      9.85%     91.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       378895      4.47%     95.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244539      2.88%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67220      0.79%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70188      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8481325                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64328     58.37%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21194     19.23%     77.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24681     22.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12014221     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200491      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1543358     10.57%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847846      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14607510                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.686947                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             110203                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007544                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37829641                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23763987                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14235578                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14717713                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45908                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       663316                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          431                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          226                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       231924                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           78                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        824088                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         264111                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14005                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18049262                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        82862                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1895674                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1013891                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1830                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9449                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1435                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          226                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122342                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116298                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238640                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14365851                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465552                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241656                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2299828                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018559                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834276                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.659039                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14246043                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14235578                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9201124                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24894658                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.643994                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369602                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239201                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5810978                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3249                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205598                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7657237                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.598383                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.115455                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3067309     40.06%     40.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2050033     26.77%     66.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850548     11.11%     77.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429673      5.61%     83.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449815      5.87%     89.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226430      2.96%     92.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155267      2.03%     94.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89255      1.17%     95.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338907      4.43%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7657237                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239201                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014324                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757710                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009347                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240450                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338907                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25368353                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36924959                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4719                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 177816                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239201                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.865914                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.865914                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.154849                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.154849                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64937191                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19482510                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18730553                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3238                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8659141                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3227357                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2629399                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       214059                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1362040                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1257729                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          345686                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9666                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3329217                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17639745                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3227357                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1603415                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3697539                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1151539                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        524154                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1634093                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        92991                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8485331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.574771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.369185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4787792     56.42%     56.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          257140      3.03%     59.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          270457      3.19%     62.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          424705      5.01%     67.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          201119      2.37%     70.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          285626      3.37%     73.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          192001      2.26%     75.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          140921      1.66%     77.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1925570     22.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8485331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.372711                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.037124                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3504997                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       478576                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3538883                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        29487                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        933387                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       547554                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1030                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21075967                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3951                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        933387                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3681649                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         109214                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       141252                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3390032                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       229789                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20319729                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           33                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        133184                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        67495                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28447482                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94746626                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94746626                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17375172                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11072275                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3499                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1786                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           600227                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1890806                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       977452                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10906                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       430744                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19043367                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3513                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15125487                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26507                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6546891                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20242545                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8485331                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.782545                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.922137                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2942295     34.68%     34.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1812766     21.36%     56.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1250907     14.74%     70.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       813857      9.59%     80.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       722408      8.51%     88.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       415489      4.90%     93.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       368605      4.34%     98.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        81403      0.96%     99.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        77601      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8485331                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         113936     78.27%     78.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16086     11.05%     89.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15541     10.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12629880     83.50%     83.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       201424      1.33%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1709      0.01%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1502304      9.93%     94.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       790170      5.22%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15125487                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.746765                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             145563                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009624                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38908371                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25593888                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14699413                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15271050                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        21499                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       753368                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          122                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       257357                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        933387                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          67797                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13163                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19046883                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        49195                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1890806                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       977452                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1778                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10713                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          122                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       129167                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119910                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       249077                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14857385                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1401957                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       268098                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2168313                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2111819                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            766356                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.715804                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14710673                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14699413                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9650437                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27434524                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.697560                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351763                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10125516                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12467372                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6579511                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3483                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216029                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7551944                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.650882                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.169471                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2898920     38.39%     38.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2131723     28.23%     66.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       846623     11.21%     77.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       425745      5.64%     83.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       395684      5.24%     88.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       182679      2.42%     91.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       197353      2.61%     93.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       100817      1.33%     95.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       372400      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7551944                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10125516                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12467372                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1857520                       # Number of memory references committed
system.switch_cpus1.commit.loads              1137429                       # Number of loads committed
system.switch_cpus1.commit.membars               1735                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1800195                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11231378                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       257098                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       372400                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26226258                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39028241                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4427                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 173810                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10125516                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12467372                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10125516                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.855180                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.855180                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.169344                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.169344                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66714625                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20387051                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19400035                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3470                       # number of misc regfile writes
system.l2.replacements                           6133                       # number of replacements
system.l2.tagsinuse                       2046.217969                       # Cycle average of tags in use
system.l2.total_refs                            93357                       # Total number of references to valid blocks.
system.l2.sampled_refs                           8180                       # Sample count of references to valid blocks.
system.l2.avg_refs                          11.412836                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            15.847650                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.275766                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    842.849352                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.144517                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    519.349462                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            433.816046                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            214.935177                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007738                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.004529                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.411548                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.004953                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.253589                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.211824                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.104949                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999130                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         6511                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2316                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8830                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1945                       # number of Writeback hits
system.l2.Writeback_hits::total                  1945                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           47                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    99                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         6558                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2368                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8929                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         6558                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2368                       # number of overall hits
system.l2.overall_hits::total                    8929                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         3843                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2191                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6120                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3843                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2191                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6120                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3843                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2191                       # number of overall misses
system.l2.overall_misses::total                  6120                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1951633                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    192449091                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2104787                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    100626975                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       297132486                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1951633                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    192449091                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2104787                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    100626975                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        297132486                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1951633                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    192449091                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2104787                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    100626975                       # number of overall miss cycles
system.l2.overall_miss_latency::total       297132486                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10354                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4507                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               14950                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1945                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1945                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           47                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                99                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4559                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                15049                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4559                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               15049                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.371161                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.486133                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.409365                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.369484                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.480588                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.406672                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.369484                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.480588                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.406672                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44355.295455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 50077.827479                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 50113.976190                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45927.418987                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 48551.059804                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44355.295455                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 50077.827479                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 50113.976190                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45927.418987                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 48551.059804                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44355.295455                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 50077.827479                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 50113.976190                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45927.418987                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 48551.059804                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1273                       # number of writebacks
system.l2.writebacks::total                      1273                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         3843                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2191                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6120                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3843                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6120                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3843                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6120                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1703054                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    170582412                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1865996                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     87948045                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    262099507                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1703054                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    170582412                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1865996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     87948045                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    262099507                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1703054                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    170582412                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1865996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     87948045                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    262099507                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.371161                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.486133                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.409365                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.369484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.480588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.406672                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.369484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.480588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.406672                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38705.772727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 44387.825137                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 44428.476190                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40140.595618                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42826.716830                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38705.772727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 44387.825137                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 44428.476190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40140.595618                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42826.716830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38705.772727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 44387.825137                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 44428.476190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40140.595618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42826.716830                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               577.316201                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641654                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709286.098976                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.656787                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.659414                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.063553                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861634                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.925186                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1632960                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1632960                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1632960                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1632960                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1632960                       # number of overall hits
system.cpu0.icache.overall_hits::total        1632960                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           67                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           67                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            67                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           67                       # number of overall misses
system.cpu0.icache.overall_misses::total           67                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3430280                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3430280                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3430280                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3430280                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3430280                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3430280                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633027                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633027                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633027                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633027                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633027                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633027                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51198.208955                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51198.208955                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51198.208955                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51198.208955                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51198.208955                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51198.208955                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           22                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           22                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2312821                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2312821                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2312821                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2312821                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2312821                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2312821                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51396.022222                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51396.022222                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 51396.022222                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51396.022222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 51396.022222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51396.022222                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10401                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174373863                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10657                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16362.378061                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.201513                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.798487                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899225                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100775                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1129121                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1129121                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1725                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1725                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1619                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1619                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1907613                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1907613                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1907613                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1907613                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36958                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36958                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          153                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          153                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37111                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37111                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37111                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37111                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1298697672                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1298697672                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4235744                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4235744                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1302933416                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1302933416                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1302933416                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1302933416                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166079                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166079                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1944724                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1944724                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1944724                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1944724                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031694                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031694                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000196                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000196                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019083                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019083                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019083                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019083                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 35139.825532                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35139.825532                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 27684.601307                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27684.601307                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 35109.089381                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35109.089381                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 35109.089381                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35109.089381                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          984                       # number of writebacks
system.cpu0.dcache.writebacks::total              984                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26604                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26604                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26710                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26710                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26710                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26710                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10354                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10354                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10401                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10401                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    254280424                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    254280424                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       869116                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       869116                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    255149540                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    255149540                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    255149540                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    255149540                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008879                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008879                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005348                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005348                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005348                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005348                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 24558.665636                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24558.665636                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 18491.829787                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 18491.829787                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 24531.250841                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24531.250841                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 24531.250841                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24531.250841                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               500.351821                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004682600                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1985538.735178                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.351821                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.061461                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.801846                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1634037                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1634037                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1634037                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1634037                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1634037                       # number of overall hits
system.cpu1.icache.overall_hits::total        1634037                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3088059                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3088059                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3088059                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3088059                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3088059                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3088059                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1634093                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1634093                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1634093                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1634093                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1634093                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1634093                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 55143.910714                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55143.910714                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 55143.910714                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55143.910714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 55143.910714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55143.910714                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2475857                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2475857                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2475857                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2475857                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2475857                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2475857                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 56269.477273                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56269.477273                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 56269.477273                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56269.477273                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 56269.477273                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56269.477273                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4559                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153823523                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4815                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              31946.733749                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.631925                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.368075                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.885281                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.114719                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1097217                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1097217                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       716439                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        716439                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1738                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1738                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1735                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1735                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1813656                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1813656                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1813656                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1813656                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11596                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11596                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          166                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11762                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11762                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11762                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11762                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    484690599                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    484690599                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5336519                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5336519                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    490027118                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    490027118                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    490027118                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    490027118                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1108813                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1108813                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       716605                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       716605                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1735                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1735                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1825418                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1825418                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1825418                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1825418                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010458                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010458                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000232                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000232                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006443                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006443                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006443                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006443                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41798.085461                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41798.085461                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32147.704819                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32147.704819                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 41661.887264                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41661.887264                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 41661.887264                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41661.887264                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          961                       # number of writebacks
system.cpu1.dcache.writebacks::total              961                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7089                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7089                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7203                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7203                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7203                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7203                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4507                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4507                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4559                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4559                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4559                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4559                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    125569058                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    125569058                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1159136                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1159136                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    126728194                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    126728194                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    126728194                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    126728194                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004065                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004065                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002498                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002498                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002498                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002498                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 27860.895940                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27860.895940                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22291.076923                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22291.076923                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 27797.366528                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27797.366528                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 27797.366528                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27797.366528                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
