// Seed: 2664874276
module module_0;
  wire id_1;
endmodule
module module_0 (
    output wor   id_0,
    output wire  id_1,
    input  uwire module_1,
    input  wor   id_3,
    input  wor   id_4,
    input  uwire id_5,
    input  tri0  id_6,
    output wor   id_7,
    output uwire id_8,
    output tri   id_9,
    input  wire  id_10
);
  id_12 :
  assert property (@(negedge 1) 1)
  else $display(id_12, 1'b0, id_4);
  wire id_13;
  wire id_14;
  module_0();
endmodule
