$date
	Thu Sep  6 21:02:06 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module xortb $end
$var wire 1 ! out $end
$var reg 1 " a1 $end
$var reg 1 # b1 $end
$scope module n $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & c1 $end
$var wire 1 ' c2 $end
$var wire 1 ( gnd $end
$var wire 1 ) vdd $end
$var wire 1 * w $end
$var wire 1 + w1 $end
$var wire 1 , w2 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x,
x+
x*
1)
0(
x'
x&
x%
x$
x#
x"
x!
$end
#20
0#
0*
0!
1'
z+
0%
0"
1&
1,
0$
#40
1"
1!
0&
1$
#60
1#
z*
0'
0+
1%
0"
1!
1&
0$
#80
1"
0&
0!
z,
1$
#100
