Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Oct  5 09:15:29 2016
| Host         : jorge-pc running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file {/home/jorge/Documents/Karatsuba_FPU/Resultados/CORDIC/Resultados CORDIC v3 Jorge/reports_CORDIC_single/timing_cordic_single.txt}
| Design       : CORDIC_Arch3
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.860        0.000                      0                 2344        0.132        0.000                      0                 2344        4.500        0.000                       0                   777  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.860        0.000                      0                 1574        0.132        0.000                      0                 1574        4.500        0.000                       0                   777  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      6.094        0.000                      0                  770        0.715        0.000                      0                  770  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.860ns  (required time - arrival time)
  Source:                 inst_CORDIC_FSM_v3/state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ready_cordic
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 3.531ns (62.497%)  route 2.119ns (37.504%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Output Delay:           -3.000ns
  Clock Path Skew:        -2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.584     2.454    inst_CORDIC_FSM_v3/CLK
                         FDPE                                         r  inst_CORDIC_FSM_v3/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.932 f  inst_CORDIC_FSM_v3/state_reg_reg[0]/Q
                         net (fo=10, unplaced)        0.849     3.781    inst_CORDIC_FSM_v3/state_reg[0]
                                                                      f  inst_CORDIC_FSM_v3/ready_cordic_OBUF_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.076 r  inst_CORDIC_FSM_v3/ready_cordic_OBUF_inst_i_2/O
                         net (fo=3, unplaced)         0.467     4.543    inst_CORDIC_FSM_v3/ready_cordic_OBUF_inst_i_2_n_0
                                                                      r  inst_CORDIC_FSM_v3/ready_cordic_OBUF_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.667 r  inst_CORDIC_FSM_v3/ready_cordic_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.803     5.470    ready_cordic_OBUF
                                                                      r  ready_cordic_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.104 r  ready_cordic_OBUF_inst/O
                         net (fo=0)                   0.000     8.104    ready_cordic
                                                                      r  ready_cordic (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 3.000    12.965    
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                  4.860    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 2.197ns (46.715%)  route 2.506ns (53.285%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.584     2.454    inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/Q_reg[2]/Q
                         net (fo=8, unplaced)         0.801     3.733    inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/Q[0]
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/_inferred__1_carry_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.028 r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/_inferred__1_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.028    inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS_n_2
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.561 r  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry/CO[3]
                         net (fo=1, unplaced)         0.000     4.561    inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry_n_0
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.898 f  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry__0/O[1]
                         net (fo=3, unplaced)         0.735     5.633    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/exp_rslt_NRM2_EW1[5]
                                                                      f  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_2__0/I0
                         LUT4 (Prop_lut4_I0_O)        0.306     5.939 f  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_2__0/O
                         net (fo=1, unplaced)         0.449     6.388    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_2__0_n_0
                                                                      f  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_1__7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.512 f  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_1__7/O
                         net (fo=33, unplaced)        0.521     7.033    inst_FPU_PIPELINED_FPADDSUB/SHT2_STAGE_SHFTVARS1/OVRFLW_FLAG_FRMT
                                                                      f  inst_FPU_PIPELINED_FPADDSUB/SHT2_STAGE_SHFTVARS1/Q[0]_i_1__11/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     7.157 r  inst_FPU_PIPELINED_FPADDSUB/SHT2_STAGE_SHFTVARS1/Q[0]_i_1__11/O
                         net (fo=1, unplaced)         0.000     7.157    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/D[0]
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.439    12.131    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[0]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDCE (Setup_fdce_C_D)        0.044    12.318    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 2.197ns (46.715%)  route 2.506ns (53.285%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.584     2.454    inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/Q_reg[2]/Q
                         net (fo=8, unplaced)         0.801     3.733    inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/Q[0]
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/_inferred__1_carry_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.028 r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/_inferred__1_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.028    inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS_n_2
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.561 r  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry/CO[3]
                         net (fo=1, unplaced)         0.000     4.561    inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry_n_0
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.898 f  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry__0/O[1]
                         net (fo=3, unplaced)         0.735     5.633    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/exp_rslt_NRM2_EW1[5]
                                                                      f  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_2__0/I0
                         LUT4 (Prop_lut4_I0_O)        0.306     5.939 f  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_2__0/O
                         net (fo=1, unplaced)         0.449     6.388    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_2__0_n_0
                                                                      f  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_1__7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.512 f  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_1__7/O
                         net (fo=33, unplaced)        0.521     7.033    inst_FPU_PIPELINED_FPADDSUB/SHT2_SHIFT_DATA/OVRFLW_FLAG_FRMT
                                                                      f  inst_FPU_PIPELINED_FPADDSUB/SHT2_SHIFT_DATA/Q[10]_i_1__8/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     7.157 r  inst_FPU_PIPELINED_FPADDSUB/SHT2_SHIFT_DATA/Q[10]_i_1__8/O
                         net (fo=1, unplaced)         0.000     7.157    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/D[10]
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.439    12.131    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[10]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDCE (Setup_fdce_C_D)        0.044    12.318    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 2.197ns (46.715%)  route 2.506ns (53.285%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.584     2.454    inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/Q_reg[2]/Q
                         net (fo=8, unplaced)         0.801     3.733    inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/Q[0]
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/_inferred__1_carry_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.028 r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/_inferred__1_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.028    inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS_n_2
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.561 r  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry/CO[3]
                         net (fo=1, unplaced)         0.000     4.561    inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry_n_0
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.898 f  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry__0/O[1]
                         net (fo=3, unplaced)         0.735     5.633    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/exp_rslt_NRM2_EW1[5]
                                                                      f  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_2__0/I0
                         LUT4 (Prop_lut4_I0_O)        0.306     5.939 f  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_2__0/O
                         net (fo=1, unplaced)         0.449     6.388    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_2__0_n_0
                                                                      f  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_1__7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.512 f  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_1__7/O
                         net (fo=33, unplaced)        0.521     7.033    inst_FPU_PIPELINED_FPADDSUB/SHT2_STAGE_SHFTVARS1/OVRFLW_FLAG_FRMT
                                                                      f  inst_FPU_PIPELINED_FPADDSUB/SHT2_STAGE_SHFTVARS1/Q[14]_i_1__7/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     7.157 r  inst_FPU_PIPELINED_FPADDSUB/SHT2_STAGE_SHFTVARS1/Q[14]_i_1__7/O
                         net (fo=1, unplaced)         0.000     7.157    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/D[14]
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.439    12.131    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[14]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDCE (Setup_fdce_C_D)        0.044    12.318    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 2.197ns (46.715%)  route 2.506ns (53.285%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.584     2.454    inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/Q_reg[2]/Q
                         net (fo=8, unplaced)         0.801     3.733    inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/Q[0]
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/_inferred__1_carry_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.028 r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/_inferred__1_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.028    inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS_n_2
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.561 r  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry/CO[3]
                         net (fo=1, unplaced)         0.000     4.561    inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry_n_0
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.898 f  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry__0/O[1]
                         net (fo=3, unplaced)         0.735     5.633    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/exp_rslt_NRM2_EW1[5]
                                                                      f  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_2__0/I0
                         LUT4 (Prop_lut4_I0_O)        0.306     5.939 f  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_2__0/O
                         net (fo=1, unplaced)         0.449     6.388    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_2__0_n_0
                                                                      f  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_1__7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.512 f  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_1__7/O
                         net (fo=33, unplaced)        0.521     7.033    inst_FPU_PIPELINED_FPADDSUB/SHT2_STAGE_SHFTVARS1/OVRFLW_FLAG_FRMT
                                                                      f  inst_FPU_PIPELINED_FPADDSUB/SHT2_STAGE_SHFTVARS1/Q[1]_i_1__13/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     7.157 r  inst_FPU_PIPELINED_FPADDSUB/SHT2_STAGE_SHFTVARS1/Q[1]_i_1__13/O
                         net (fo=1, unplaced)         0.000     7.157    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/D[1]
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.439    12.131    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[1]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDCE (Setup_fdce_C_D)        0.044    12.318    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 2.197ns (46.715%)  route 2.506ns (53.285%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.584     2.454    inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/Q_reg[2]/Q
                         net (fo=8, unplaced)         0.801     3.733    inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/Q[0]
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/_inferred__1_carry_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.028 r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/_inferred__1_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.028    inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS_n_2
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.561 r  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry/CO[3]
                         net (fo=1, unplaced)         0.000     4.561    inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry_n_0
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.898 f  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry__0/O[1]
                         net (fo=3, unplaced)         0.735     5.633    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/exp_rslt_NRM2_EW1[5]
                                                                      f  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_2__0/I0
                         LUT4 (Prop_lut4_I0_O)        0.306     5.939 f  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_2__0/O
                         net (fo=1, unplaced)         0.449     6.388    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_2__0_n_0
                                                                      f  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_1__7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.512 f  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_1__7/O
                         net (fo=33, unplaced)        0.521     7.033    inst_FPU_PIPELINED_FPADDSUB/SHT2_SHIFT_DATA/OVRFLW_FLAG_FRMT
                                                                      f  inst_FPU_PIPELINED_FPADDSUB/SHT2_SHIFT_DATA/Q[22]_i_1__8/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     7.157 r  inst_FPU_PIPELINED_FPADDSUB/SHT2_SHIFT_DATA/Q[22]_i_1__8/O
                         net (fo=1, unplaced)         0.000     7.157    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/D[22]
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.439    12.131    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[22]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDCE (Setup_fdce_C_D)        0.044    12.318    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 2.197ns (46.715%)  route 2.506ns (53.285%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.584     2.454    inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/Q_reg[2]/Q
                         net (fo=8, unplaced)         0.801     3.733    inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/Q[0]
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/_inferred__1_carry_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.028 r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/_inferred__1_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.028    inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS_n_2
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.561 r  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry/CO[3]
                         net (fo=1, unplaced)         0.000     4.561    inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry_n_0
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.898 r  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry__0/O[1]
                         net (fo=3, unplaced)         0.735     5.633    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/exp_rslt_NRM2_EW1[5]
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_2__0/I0
                         LUT4 (Prop_lut4_I0_O)        0.306     5.939 r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_2__0/O
                         net (fo=1, unplaced)         0.449     6.388    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_2__0_n_0
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_1__7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.512 r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_1__7/O
                         net (fo=33, unplaced)        0.521     7.033    inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/OVRFLW_FLAG_FRMT
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/Q[23]_i_1__6/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     7.157 r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/Q[23]_i_1__6/O
                         net (fo=1, unplaced)         0.000     7.157    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/D[23]
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.439    12.131    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[23]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDCE (Setup_fdce_C_D)        0.044    12.318    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 2.197ns (46.715%)  route 2.506ns (53.285%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.584     2.454    inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/Q_reg[2]/Q
                         net (fo=8, unplaced)         0.801     3.733    inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/Q[0]
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/_inferred__1_carry_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.028 r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/_inferred__1_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.028    inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS_n_2
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.561 r  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry/CO[3]
                         net (fo=1, unplaced)         0.000     4.561    inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry_n_0
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.898 r  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry__0/O[1]
                         net (fo=3, unplaced)         0.735     5.633    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/exp_rslt_NRM2_EW1[5]
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_2__0/I0
                         LUT4 (Prop_lut4_I0_O)        0.306     5.939 r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_2__0/O
                         net (fo=1, unplaced)         0.449     6.388    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_2__0_n_0
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_1__7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.512 r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_1__7/O
                         net (fo=33, unplaced)        0.521     7.033    inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/OVRFLW_FLAG_FRMT
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/Q[25]_i_1__7/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     7.157 r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/Q[25]_i_1__7/O
                         net (fo=1, unplaced)         0.000     7.157    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/D[25]
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.439    12.131    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[25]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDCE (Setup_fdce_C_D)        0.044    12.318    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 2.197ns (46.715%)  route 2.506ns (53.285%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.584     2.454    inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/Q_reg[2]/Q
                         net (fo=8, unplaced)         0.801     3.733    inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/Q[0]
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/_inferred__1_carry_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.028 r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/_inferred__1_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.028    inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS_n_2
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.561 r  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry/CO[3]
                         net (fo=1, unplaced)         0.000     4.561    inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry_n_0
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.898 r  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry__0/O[1]
                         net (fo=3, unplaced)         0.735     5.633    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/exp_rslt_NRM2_EW1[5]
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_2__0/I0
                         LUT4 (Prop_lut4_I0_O)        0.306     5.939 r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_2__0/O
                         net (fo=1, unplaced)         0.449     6.388    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_2__0_n_0
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_1__7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.512 r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_1__7/O
                         net (fo=33, unplaced)        0.521     7.033    inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/OVRFLW_FLAG_FRMT
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/Q[27]_i_1__5/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     7.157 r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/Q[27]_i_1__5/O
                         net (fo=1, unplaced)         0.000     7.157    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/D[27]
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.439    12.131    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[27]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDCE (Setup_fdce_C_D)        0.044    12.318    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[27]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 2.197ns (46.715%)  route 2.506ns (53.285%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.584     2.454    inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/Q_reg[2]/Q
                         net (fo=8, unplaced)         0.801     3.733    inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/Q[0]
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/_inferred__1_carry_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.028 r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/_inferred__1_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.028    inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS_n_2
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.561 r  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry/CO[3]
                         net (fo=1, unplaced)         0.000     4.561    inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry_n_0
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.898 r  inst_FPU_PIPELINED_FPADDSUB/_inferred__1_carry__0/O[1]
                         net (fo=3, unplaced)         0.735     5.633    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/exp_rslt_NRM2_EW1[5]
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_2__0/I0
                         LUT4 (Prop_lut4_I0_O)        0.306     5.939 r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_2__0/O
                         net (fo=1, unplaced)         0.449     6.388    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_2__0_n_0
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_1__7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.512 r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q[2]_i_1__7/O
                         net (fo=33, unplaced)        0.521     7.033    inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/OVRFLW_FLAG_FRMT
                                                                      r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/Q[29]_i_1__6/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     7.157 r  inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/Q[29]_i_1__6/O
                         net (fo=1, unplaced)         0.000     7.157    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/D[29]
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.439    12.131    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[29]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDCE (Setup_fdce_C_D)        0.044    12.318    inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                  5.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 reg_val_muxZ_2stage/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.114     0.679    reg_val_muxZ_2stage/CLK
                         FDCE                                         r  reg_val_muxZ_2stage/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  reg_val_muxZ_2stage/Q_reg[0]/Q
                         net (fo=1, unplaced)         0.131     0.957    VAR_CONT/Q_reg[31]_3[0]
                                                                      r  VAR_CONT/Q[0]_i_1__0/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.055 r  VAR_CONT/Q[0]_i_1__0/O
                         net (fo=1, unplaced)         0.000     1.055    inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[31]_1[0]
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.259     1.033    inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[0]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 reg_val_muxZ_2stage/Q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.114     0.679    reg_val_muxZ_2stage/CLK
                         FDCE                                         r  reg_val_muxZ_2stage/Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  reg_val_muxZ_2stage/Q_reg[10]/Q
                         net (fo=1, unplaced)         0.131     0.957    VAR_CONT/Q_reg[31]_3[10]
                                                                      r  VAR_CONT/Q[10]_i_1__0/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.055 r  VAR_CONT/Q[10]_i_1__0/O
                         net (fo=1, unplaced)         0.000     1.055    inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[31]_1[10]
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.259     1.033    inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[10]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 reg_val_muxZ_2stage/Q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.114     0.679    reg_val_muxZ_2stage/CLK
                         FDCE                                         r  reg_val_muxZ_2stage/Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  reg_val_muxZ_2stage/Q_reg[11]/Q
                         net (fo=1, unplaced)         0.131     0.957    VAR_CONT/Q_reg[31]_3[11]
                                                                      r  VAR_CONT/Q[11]_i_1__0/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.055 r  VAR_CONT/Q[11]_i_1__0/O
                         net (fo=1, unplaced)         0.000     1.055    inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[31]_1[11]
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.259     1.033    inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[11]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 reg_val_muxZ_2stage/Q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.114     0.679    reg_val_muxZ_2stage/CLK
                         FDCE                                         r  reg_val_muxZ_2stage/Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  reg_val_muxZ_2stage/Q_reg[12]/Q
                         net (fo=1, unplaced)         0.131     0.957    VAR_CONT/Q_reg[31]_3[12]
                                                                      r  VAR_CONT/Q[12]_i_1__0/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.055 r  VAR_CONT/Q[12]_i_1__0/O
                         net (fo=1, unplaced)         0.000     1.055    inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[31]_1[12]
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.259     1.033    inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[12]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 reg_val_muxZ_2stage/Q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.114     0.679    reg_val_muxZ_2stage/CLK
                         FDCE                                         r  reg_val_muxZ_2stage/Q_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  reg_val_muxZ_2stage/Q_reg[13]/Q
                         net (fo=1, unplaced)         0.131     0.957    VAR_CONT/Q_reg[31]_3[13]
                                                                      r  VAR_CONT/Q[13]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.055 r  VAR_CONT/Q[13]_i_1/O
                         net (fo=1, unplaced)         0.000     1.055    inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[31]_1[13]
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.259     1.033    inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[13]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 reg_val_muxZ_2stage/Q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.114     0.679    reg_val_muxZ_2stage/CLK
                         FDCE                                         r  reg_val_muxZ_2stage/Q_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  reg_val_muxZ_2stage/Q_reg[14]/Q
                         net (fo=1, unplaced)         0.131     0.957    VAR_CONT/Q_reg[31]_3[14]
                                                                      r  VAR_CONT/Q[14]_i_1__0/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.055 r  VAR_CONT/Q[14]_i_1__0/O
                         net (fo=1, unplaced)         0.000     1.055    inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[31]_1[14]
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.259     1.033    inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[14]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 reg_val_muxZ_2stage/Q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.114     0.679    reg_val_muxZ_2stage/CLK
                         FDCE                                         r  reg_val_muxZ_2stage/Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  reg_val_muxZ_2stage/Q_reg[15]/Q
                         net (fo=1, unplaced)         0.131     0.957    VAR_CONT/Q_reg[31]_3[15]
                                                                      r  VAR_CONT/Q[15]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.055 r  VAR_CONT/Q[15]_i_1/O
                         net (fo=1, unplaced)         0.000     1.055    inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[31]_1[15]
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.259     1.033    inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[15]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 reg_val_muxZ_2stage/Q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.114     0.679    reg_val_muxZ_2stage/CLK
                         FDCE                                         r  reg_val_muxZ_2stage/Q_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  reg_val_muxZ_2stage/Q_reg[16]/Q
                         net (fo=1, unplaced)         0.131     0.957    VAR_CONT/Q_reg[31]_3[16]
                                                                      r  VAR_CONT/Q[16]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.055 r  VAR_CONT/Q[16]_i_1/O
                         net (fo=1, unplaced)         0.000     1.055    inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[31]_1[16]
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.259     1.033    inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[16]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 reg_val_muxZ_2stage/Q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.114     0.679    reg_val_muxZ_2stage/CLK
                         FDCE                                         r  reg_val_muxZ_2stage/Q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  reg_val_muxZ_2stage/Q_reg[17]/Q
                         net (fo=1, unplaced)         0.131     0.957    VAR_CONT/Q_reg[31]_3[17]
                                                                      r  VAR_CONT/Q[17]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.055 r  VAR_CONT/Q[17]_i_1/O
                         net (fo=1, unplaced)         0.000     1.055    inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[31]_1[17]
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.259     1.033    inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[17]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 reg_val_muxZ_2stage/Q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.114     0.679    reg_val_muxZ_2stage/CLK
                         FDCE                                         r  reg_val_muxZ_2stage/Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  reg_val_muxZ_2stage/Q_reg[18]/Q
                         net (fo=1, unplaced)         0.131     0.957    VAR_CONT/Q_reg[31]_3[18]
                                                                      r  VAR_CONT/Q[18]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.055 r  VAR_CONT/Q[18]_i_1/O
                         net (fo=1, unplaced)         0.000     1.055    inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[31]_1[18]
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.259     1.033    inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[18]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                d_ff4_Yn/Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                d_ff4_Yn/Q_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                d_ff4_Yn/Q_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                d_ff4_Yn/Q_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                d_ff4_Yn/Q_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                d_ff4_Yn/Q_reg[24]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                d_ff4_Yn/Q_reg[25]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                d_ff4_Yn/Q_reg[26]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                d_ff4_Yn/Q_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                d_ff4_Yn/Q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                d_ff4_Yn/Q_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                d_ff4_Yn/Q_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                d_ff4_Yn/Q_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                d_ff4_Yn/Q_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                d_ff4_Yn/Q_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                d_ff4_Yn/Q_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                d_ff4_Yn/Q_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                d_ff4_Yn/Q_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                d_ff4_Yn/Q_reg[28]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                d_ff4_Yn/Q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                d_ff4_Yn/Q_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                d_ff4_Yn/Q_reg[21]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                d_ff4_Yn/Q_reg[22]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                d_ff4_Yn/Q_reg[23]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                d_ff4_Yn/Q_reg[24]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                d_ff4_Yn/Q_reg[25]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                d_ff4_Yn/Q_reg[26]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                d_ff4_Yn/Q_reg[27]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                d_ff4_Yn/Q_reg[28]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.715ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FPU_PIPELINED_FPADDSUB/inst_FSM_INPUT_ENABLE/FSM_onehot_state_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 1.095ns (42.010%)  route 1.512ns (57.990%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            3.000ns
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     3.971 f  rst_IBUF_inst/O
                         net (fo=50, unplaced)        0.803     4.774    inst_CORDIC_FSM_v3/rst_IBUF
                                                                      f  inst_CORDIC_FSM_v3/FSM_onehot_state_reg[6]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.898 f  inst_CORDIC_FSM_v3/FSM_onehot_state_reg[6]_i_2/O
                         net (fo=103, unplaced)       0.709     5.607    inst_FPU_PIPELINED_FPADDSUB/inst_FSM_INPUT_ENABLE/AR[0]
                         FDPE                                         f  inst_FPU_PIPELINED_FPADDSUB/inst_FSM_INPUT_ENABLE/FSM_onehot_state_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.439    12.131    inst_FPU_PIPELINED_FPADDSUB/inst_FSM_INPUT_ENABLE/CLK
                         FDPE                                         r  inst_FPU_PIPELINED_FPADDSUB/inst_FSM_INPUT_ENABLE/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism              0.000    12.131    
                         clock uncertainty           -0.035    12.095    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    11.701    inst_FPU_PIPELINED_FPADDSUB/inst_FSM_INPUT_ENABLE/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.701    
                         arrival time                          -5.607    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.136ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 1.095ns (42.010%)  route 1.512ns (57.990%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            3.000ns
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     3.971 f  rst_IBUF_inst/O
                         net (fo=50, unplaced)        0.803     4.774    inst_CORDIC_FSM_v3/rst_IBUF
                                                                      f  inst_CORDIC_FSM_v3/Q[14]_i_2__0/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.898 f  inst_CORDIC_FSM_v3/Q[14]_i_2__0/O
                         net (fo=103, unplaced)       0.709     5.607    inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/state_reg_reg[6][0]
                         FDCE                                         f  inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.439    12.131    inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[0]/C
                         clock pessimism              0.000    12.131    
                         clock uncertainty           -0.035    12.095    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.743    inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                          -5.607    
  -------------------------------------------------------------------
                         slack                                  6.136    

Slack (MET) :             6.136ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 1.095ns (42.010%)  route 1.512ns (57.990%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            3.000ns
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     3.971 f  rst_IBUF_inst/O
                         net (fo=50, unplaced)        0.803     4.774    inst_CORDIC_FSM_v3/rst_IBUF
                                                                      f  inst_CORDIC_FSM_v3/Q[14]_i_2__0/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.898 f  inst_CORDIC_FSM_v3/Q[14]_i_2__0/O
                         net (fo=103, unplaced)       0.709     5.607    inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/state_reg_reg[6][0]
                         FDCE                                         f  inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.439    12.131    inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[10]/C
                         clock pessimism              0.000    12.131    
                         clock uncertainty           -0.035    12.095    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.743    inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                          -5.607    
  -------------------------------------------------------------------
                         slack                                  6.136    

Slack (MET) :             6.136ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 1.095ns (42.010%)  route 1.512ns (57.990%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            3.000ns
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     3.971 f  rst_IBUF_inst/O
                         net (fo=50, unplaced)        0.803     4.774    inst_CORDIC_FSM_v3/rst_IBUF
                                                                      f  inst_CORDIC_FSM_v3/Q[14]_i_2__0/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.898 f  inst_CORDIC_FSM_v3/Q[14]_i_2__0/O
                         net (fo=103, unplaced)       0.709     5.607    inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/state_reg_reg[6][0]
                         FDCE                                         f  inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.439    12.131    inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[11]/C
                         clock pessimism              0.000    12.131    
                         clock uncertainty           -0.035    12.095    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.743    inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                          -5.607    
  -------------------------------------------------------------------
                         slack                                  6.136    

Slack (MET) :             6.136ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 1.095ns (42.010%)  route 1.512ns (57.990%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            3.000ns
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     3.971 f  rst_IBUF_inst/O
                         net (fo=50, unplaced)        0.803     4.774    inst_CORDIC_FSM_v3/rst_IBUF
                                                                      f  inst_CORDIC_FSM_v3/Q[14]_i_2__0/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.898 f  inst_CORDIC_FSM_v3/Q[14]_i_2__0/O
                         net (fo=103, unplaced)       0.709     5.607    inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/state_reg_reg[6][0]
                         FDCE                                         f  inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.439    12.131    inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[12]/C
                         clock pessimism              0.000    12.131    
                         clock uncertainty           -0.035    12.095    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.743    inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                          -5.607    
  -------------------------------------------------------------------
                         slack                                  6.136    

Slack (MET) :             6.136ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 1.095ns (42.010%)  route 1.512ns (57.990%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            3.000ns
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     3.971 f  rst_IBUF_inst/O
                         net (fo=50, unplaced)        0.803     4.774    inst_CORDIC_FSM_v3/rst_IBUF
                                                                      f  inst_CORDIC_FSM_v3/Q[14]_i_2__0/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.898 f  inst_CORDIC_FSM_v3/Q[14]_i_2__0/O
                         net (fo=103, unplaced)       0.709     5.607    inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/state_reg_reg[6][0]
                         FDCE                                         f  inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.439    12.131    inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[13]/C
                         clock pessimism              0.000    12.131    
                         clock uncertainty           -0.035    12.095    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.743    inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                          -5.607    
  -------------------------------------------------------------------
                         slack                                  6.136    

Slack (MET) :             6.136ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 1.095ns (42.010%)  route 1.512ns (57.990%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            3.000ns
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     3.971 f  rst_IBUF_inst/O
                         net (fo=50, unplaced)        0.803     4.774    inst_CORDIC_FSM_v3/rst_IBUF
                                                                      f  inst_CORDIC_FSM_v3/Q[14]_i_2__0/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.898 f  inst_CORDIC_FSM_v3/Q[14]_i_2__0/O
                         net (fo=103, unplaced)       0.709     5.607    inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/state_reg_reg[6][0]
                         FDCE                                         f  inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.439    12.131    inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[14]/C
                         clock pessimism              0.000    12.131    
                         clock uncertainty           -0.035    12.095    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.743    inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                          -5.607    
  -------------------------------------------------------------------
                         slack                                  6.136    

Slack (MET) :             6.136ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 1.095ns (42.010%)  route 1.512ns (57.990%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            3.000ns
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     3.971 f  rst_IBUF_inst/O
                         net (fo=50, unplaced)        0.803     4.774    inst_CORDIC_FSM_v3/rst_IBUF
                                                                      f  inst_CORDIC_FSM_v3/Q[0]_i_1__13/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.898 f  inst_CORDIC_FSM_v3/Q[0]_i_1__13/O
                         net (fo=103, unplaced)       0.709     5.607    inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/AR[0]
                         FDCE                                         f  inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.439    12.131    inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[15]/C
                         clock pessimism              0.000    12.131    
                         clock uncertainty           -0.035    12.095    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.743    inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                          -5.607    
  -------------------------------------------------------------------
                         slack                                  6.136    

Slack (MET) :             6.136ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 1.095ns (42.010%)  route 1.512ns (57.990%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            3.000ns
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     3.971 f  rst_IBUF_inst/O
                         net (fo=50, unplaced)        0.803     4.774    inst_CORDIC_FSM_v3/rst_IBUF
                                                                      f  inst_CORDIC_FSM_v3/Q[0]_i_1__13/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.898 f  inst_CORDIC_FSM_v3/Q[0]_i_1__13/O
                         net (fo=103, unplaced)       0.709     5.607    inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/AR[0]
                         FDCE                                         f  inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.439    12.131    inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[16]/C
                         clock pessimism              0.000    12.131    
                         clock uncertainty           -0.035    12.095    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.743    inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                          -5.607    
  -------------------------------------------------------------------
                         slack                                  6.136    

Slack (MET) :             6.136ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[17]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 1.095ns (42.010%)  route 1.512ns (57.990%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            3.000ns
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     3.971 f  rst_IBUF_inst/O
                         net (fo=50, unplaced)        0.803     4.774    inst_CORDIC_FSM_v3/rst_IBUF
                                                                      f  inst_CORDIC_FSM_v3/Q[0]_i_1__13/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.898 f  inst_CORDIC_FSM_v3/Q[0]_i_1__13/O
                         net (fo=103, unplaced)       0.709     5.607    inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/AR[0]
                         FDCE                                         f  inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.439    12.131    inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/CLK
                         FDCE                                         r  inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[17]/C
                         clock pessimism              0.000    12.131    
                         clock uncertainty           -0.035    12.095    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.743    inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                          -5.607    
  -------------------------------------------------------------------
                         slack                                  6.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 inst_CORDIC_FSM_v3/state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_ff4_Xn/Q_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.246ns (31.863%)  route 0.526ns (68.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.114     0.679    inst_CORDIC_FSM_v3/CLK
                         FDCE                                         r  inst_CORDIC_FSM_v3/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  inst_CORDIC_FSM_v3/state_reg_reg[1]/Q
                         net (fo=9, unplaced)         0.215     1.041    inst_CORDIC_FSM_v3/state_reg[1]
                                                                      r  inst_CORDIC_FSM_v3/Q[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.099     1.140 f  inst_CORDIC_FSM_v3/Q[29]_i_2/O
                         net (fo=314, unplaced)       0.311     1.451    d_ff4_Xn/AR[0]
                         FDCE                                         f  d_ff4_Xn/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.259     1.033    d_ff4_Xn/CLK
                         FDCE                                         r  d_ff4_Xn/Q_reg[0]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.736    d_ff4_Xn/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 inst_CORDIC_FSM_v3/state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_ff4_Xn/Q_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.246ns (31.863%)  route 0.526ns (68.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.114     0.679    inst_CORDIC_FSM_v3/CLK
                         FDCE                                         r  inst_CORDIC_FSM_v3/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  inst_CORDIC_FSM_v3/state_reg_reg[1]/Q
                         net (fo=9, unplaced)         0.215     1.041    inst_CORDIC_FSM_v3/state_reg[1]
                                                                      r  inst_CORDIC_FSM_v3/Q[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.099     1.140 f  inst_CORDIC_FSM_v3/Q[29]_i_2/O
                         net (fo=314, unplaced)       0.311     1.451    d_ff4_Xn/AR[0]
                         FDCE                                         f  d_ff4_Xn/Q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.259     1.033    d_ff4_Xn/CLK
                         FDCE                                         r  d_ff4_Xn/Q_reg[10]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.736    d_ff4_Xn/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 inst_CORDIC_FSM_v3/state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_ff4_Xn/Q_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.246ns (31.863%)  route 0.526ns (68.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.114     0.679    inst_CORDIC_FSM_v3/CLK
                         FDCE                                         r  inst_CORDIC_FSM_v3/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  inst_CORDIC_FSM_v3/state_reg_reg[1]/Q
                         net (fo=9, unplaced)         0.215     1.041    inst_CORDIC_FSM_v3/state_reg[1]
                                                                      r  inst_CORDIC_FSM_v3/Q[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.099     1.140 f  inst_CORDIC_FSM_v3/Q[29]_i_2/O
                         net (fo=314, unplaced)       0.311     1.451    d_ff4_Xn/AR[0]
                         FDCE                                         f  d_ff4_Xn/Q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.259     1.033    d_ff4_Xn/CLK
                         FDCE                                         r  d_ff4_Xn/Q_reg[11]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.736    d_ff4_Xn/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 inst_CORDIC_FSM_v3/state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_ff4_Xn/Q_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.246ns (31.863%)  route 0.526ns (68.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.114     0.679    inst_CORDIC_FSM_v3/CLK
                         FDCE                                         r  inst_CORDIC_FSM_v3/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  inst_CORDIC_FSM_v3/state_reg_reg[1]/Q
                         net (fo=9, unplaced)         0.215     1.041    inst_CORDIC_FSM_v3/state_reg[1]
                                                                      r  inst_CORDIC_FSM_v3/Q[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.099     1.140 f  inst_CORDIC_FSM_v3/Q[29]_i_2/O
                         net (fo=314, unplaced)       0.311     1.451    d_ff4_Xn/AR[0]
                         FDCE                                         f  d_ff4_Xn/Q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.259     1.033    d_ff4_Xn/CLK
                         FDCE                                         r  d_ff4_Xn/Q_reg[12]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.736    d_ff4_Xn/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 inst_CORDIC_FSM_v3/state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_ff4_Xn/Q_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.246ns (31.863%)  route 0.526ns (68.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.114     0.679    inst_CORDIC_FSM_v3/CLK
                         FDCE                                         r  inst_CORDIC_FSM_v3/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  inst_CORDIC_FSM_v3/state_reg_reg[1]/Q
                         net (fo=9, unplaced)         0.215     1.041    inst_CORDIC_FSM_v3/state_reg[1]
                                                                      r  inst_CORDIC_FSM_v3/Q[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.099     1.140 f  inst_CORDIC_FSM_v3/Q[29]_i_2/O
                         net (fo=314, unplaced)       0.311     1.451    d_ff4_Xn/AR[0]
                         FDCE                                         f  d_ff4_Xn/Q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.259     1.033    d_ff4_Xn/CLK
                         FDCE                                         r  d_ff4_Xn/Q_reg[13]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.736    d_ff4_Xn/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 inst_CORDIC_FSM_v3/state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_ff4_Xn/Q_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.246ns (31.863%)  route 0.526ns (68.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.114     0.679    inst_CORDIC_FSM_v3/CLK
                         FDCE                                         r  inst_CORDIC_FSM_v3/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  inst_CORDIC_FSM_v3/state_reg_reg[1]/Q
                         net (fo=9, unplaced)         0.215     1.041    inst_CORDIC_FSM_v3/state_reg[1]
                                                                      r  inst_CORDIC_FSM_v3/Q[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.099     1.140 f  inst_CORDIC_FSM_v3/Q[29]_i_2/O
                         net (fo=314, unplaced)       0.311     1.451    d_ff4_Xn/AR[0]
                         FDCE                                         f  d_ff4_Xn/Q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.259     1.033    d_ff4_Xn/CLK
                         FDCE                                         r  d_ff4_Xn/Q_reg[14]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.736    d_ff4_Xn/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 inst_CORDIC_FSM_v3/state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_ff4_Xn/Q_reg[15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.246ns (31.863%)  route 0.526ns (68.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.114     0.679    inst_CORDIC_FSM_v3/CLK
                         FDCE                                         r  inst_CORDIC_FSM_v3/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  inst_CORDIC_FSM_v3/state_reg_reg[1]/Q
                         net (fo=9, unplaced)         0.215     1.041    inst_CORDIC_FSM_v3/state_reg[1]
                                                                      r  inst_CORDIC_FSM_v3/Q[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.099     1.140 f  inst_CORDIC_FSM_v3/Q[29]_i_2/O
                         net (fo=314, unplaced)       0.311     1.451    d_ff4_Xn/AR[0]
                         FDCE                                         f  d_ff4_Xn/Q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.259     1.033    d_ff4_Xn/CLK
                         FDCE                                         r  d_ff4_Xn/Q_reg[15]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.736    d_ff4_Xn/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 inst_CORDIC_FSM_v3/state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_ff4_Xn/Q_reg[16]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.246ns (31.863%)  route 0.526ns (68.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.114     0.679    inst_CORDIC_FSM_v3/CLK
                         FDCE                                         r  inst_CORDIC_FSM_v3/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  inst_CORDIC_FSM_v3/state_reg_reg[1]/Q
                         net (fo=9, unplaced)         0.215     1.041    inst_CORDIC_FSM_v3/state_reg[1]
                                                                      r  inst_CORDIC_FSM_v3/Q[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.099     1.140 f  inst_CORDIC_FSM_v3/Q[29]_i_2/O
                         net (fo=314, unplaced)       0.311     1.451    d_ff4_Xn/AR[0]
                         FDCE                                         f  d_ff4_Xn/Q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.259     1.033    d_ff4_Xn/CLK
                         FDCE                                         r  d_ff4_Xn/Q_reg[16]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.736    d_ff4_Xn/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 inst_CORDIC_FSM_v3/state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_ff4_Xn/Q_reg[17]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.246ns (31.863%)  route 0.526ns (68.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.114     0.679    inst_CORDIC_FSM_v3/CLK
                         FDCE                                         r  inst_CORDIC_FSM_v3/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  inst_CORDIC_FSM_v3/state_reg_reg[1]/Q
                         net (fo=9, unplaced)         0.215     1.041    inst_CORDIC_FSM_v3/state_reg[1]
                                                                      r  inst_CORDIC_FSM_v3/Q[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.099     1.140 f  inst_CORDIC_FSM_v3/Q[29]_i_2/O
                         net (fo=314, unplaced)       0.311     1.451    d_ff4_Xn/AR[0]
                         FDCE                                         f  d_ff4_Xn/Q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.259     1.033    d_ff4_Xn/CLK
                         FDCE                                         r  d_ff4_Xn/Q_reg[17]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.736    d_ff4_Xn/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 inst_CORDIC_FSM_v3/state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_ff4_Xn/Q_reg[18]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.246ns (31.863%)  route 0.526ns (68.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.114     0.679    inst_CORDIC_FSM_v3/CLK
                         FDCE                                         r  inst_CORDIC_FSM_v3/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  inst_CORDIC_FSM_v3/state_reg_reg[1]/Q
                         net (fo=9, unplaced)         0.215     1.041    inst_CORDIC_FSM_v3/state_reg[1]
                                                                      r  inst_CORDIC_FSM_v3/Q[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.099     1.140 f  inst_CORDIC_FSM_v3/Q[29]_i_2/O
                         net (fo=314, unplaced)       0.311     1.451    d_ff4_Xn/AR[0]
                         FDCE                                         f  d_ff4_Xn/Q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=776, unplaced)       0.259     1.033    d_ff4_Xn/CLK
                         FDCE                                         r  d_ff4_Xn/Q_reg[18]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.736    d_ff4_Xn/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.715    





