Quartus II
Version 9.1 Build 222 10/21/2009 SJ Web Edition
7
3500
OFF
OFF
OFF
ON
ON
ON
FV_OFF
Level2
0
0
VRSM_ON
VHSM_ON
0
-- Start Library Paths --
-- End Library Paths --
-- Start VHDL Libraries --
-- End VHDL Libraries --
# entity
decode_6pa
# storage
db|CourseWork.(6).cnf
db|CourseWork.(6).cnf
# case_insensitive
# source_file
db|decode_6pa.tdf
367210d09c747a57b0f19298ac4f04b
7
# used_port {
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
enable
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
MemoryBlock:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|decode_6pa:decode3
}
# macro_sequence

# end
# entity
decode_6pa
# storage
db|CourseWork.(7).cnf
db|CourseWork.(7).cnf
# case_insensitive
# source_file
db|decode_6pa.tdf
367210d09c747a57b0f19298ac4f04b
7
# used_port {
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
data1
-1
3
data0
-1
3
enable
-1
2
}
# hierarchies {
MemoryBlock:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|decode_6pa:deep_decode
MemoryBlock:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_d061:auto_generated|decode_6pa:deep_decode
}
# macro_sequence

# end
# entity
mux_njb
# storage
db|CourseWork.(8).cnf
db|CourseWork.(8).cnf
# case_insensitive
# source_file
db|mux_njb.tdf
3ef73ed557d063dcddf39c8879136cc
7
# used_port {
sel1
-1
3
sel0
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
MemoryBlock:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|mux_njb:mux2
MemoryBlock:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_d061:auto_generated|mux_njb:mux2
}
# macro_sequence

# end
# entity
decode_u7f
# storage
db|CourseWork.(20).cnf
db|CourseWork.(20).cnf
# case_insensitive
# source_file
db|decode_u7f.tdf
b5bad222622d6d559cbdfde42293dc
7
# used_port {
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CPU:inst|POHBlock:inst6|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated
CPU:inst|AluBlock:inst13|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated
}
# macro_sequence

# end
# entity
cntr_s1h
# storage
db|CourseWork.(26).cnf
db|CourseWork.(26).cnf
# case_insensitive
# source_file
db|cntr_s1h.tdf
b9908af4712587d34c2e2d3211e2428f
7
# used_port {
updown
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
decode_e9f
# storage
db|CourseWork.(29).cnf
db|CourseWork.(29).cnf
# case_insensitive
# source_file
db|decode_e9f.tdf
bed94a1668438da690492b9e30eb1f79
7
# used_port {
eq9
-1
3
eq8
-1
3
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq15
-1
3
eq14
-1
3
eq13
-1
3
eq12
-1
3
eq11
-1
3
eq10
-1
3
eq1
-1
3
eq0
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|lpm_decode5:inst10|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
CPU:inst|ControlUnitBlock:inst|MoveRegisterRegister:inst73|lpm_decode9:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
CPU:inst|ControlUnitBlock:inst|lpm_decode6:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
CPU:inst|ControlUnitBlock:inst|NotRegisterBlock:inst121|lpm_decode13:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
CPU:inst|ControlUnitBlock:inst|NxorRegisterBlock:inst139|lpm_decode12:inst8|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
CPU:inst|ControlUnitBlock:inst|SubRegisterBlock:inst129|lpm_decode12:inst8|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
CPU:inst|ControlUnitBlock:inst|SubBlock:inst113|lpm_decode11:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
CPU:inst|ControlUnitBlock:inst|NxorBlock:inst109|lpm_decode11:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
CPU:inst|ControlUnitBlock:inst|RorBlock:inst112|lpm_decode11:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
CPU:inst|ControlUnitBlock:inst|NotBlock:inst110|lpm_decode11:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
CPU:inst|ControlUnitBlock:inst|Pop:inst79|lpm_decode10:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
CPU:inst|ControlUnitBlock:inst|Push:inst80|lpm_decode10:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
CPU:inst|ControlUnitBlock:inst|MoveAddressRegister:inst60|lpm_decode8:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
CPU:inst|ControlUnitBlock:inst|MoveRegisterAddress:inst48|lpm_decode7:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
CPU:inst|ControlUnitBlock:inst|RorRegisterBlock:inst138|lpm_decode12:inst8|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
CPU:inst|CacheBlock:inst10|lpm_decode3:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
CPU:inst|CacheBlock:inst10|LFUBlock:inst33|lpm_decode3:inst53|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
CPU:inst|CacheBlock:inst10|LFUBlock:inst34|lpm_decode3:inst53|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
CPU:inst|CacheBlock:inst10|LFUBlock:inst35|lpm_decode3:inst53|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
CPU:inst|CacheBlock:inst10|LFUBlock:inst36|lpm_decode3:inst53|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
}
# macro_sequence

# end
# entity
add_sub_dfh
# storage
db|CourseWork.(36).cnf
db|CourseWork.(36).cnf
# case_insensitive
# source_file
db|add_sub_dfh.tdf
8d6e7997b56d4cb7912df6b8cb44c
7
# used_port {
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
}
# hierarchies {
CPU:inst|AluBlock:inst13|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_dfh:auto_generated
}
# macro_sequence

# end
# entity
mux_d4e
# storage
db|CourseWork.(46).cnf
db|CourseWork.(46).cnf
# case_insensitive
# source_file
db|mux_d4e.tdf
5c907a2f464b3febb31ee561a4e1620
7
# used_port {
sel1
-1
3
sel0
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst1|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst2|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst3|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst1|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst2|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst3|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated
}
# macro_sequence

# end
# entity
lpm_bustri2
# storage
db|CourseWork.(2).cnf
db|CourseWork.(2).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_bustri2.vhd
31e2dfbe6ad658ee221e7a3aae9a911
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|lpm_bustri2:inst14
CPU:inst|ControlUnitBlock:inst|lpm_bustri2:inst16
CPU:inst|ControlUnitBlock:inst|NotRegisterBlock:inst121|lpm_bustri2:inst10
CPU:inst|ControlUnitBlock:inst|NxorRegisterBlock:inst139|lpm_bustri2:inst10
CPU:inst|ControlUnitBlock:inst|NxorRegisterBlock:inst139|lpm_bustri2:inst12
CPU:inst|ControlUnitBlock:inst|SubRegisterBlock:inst129|lpm_bustri2:inst10
CPU:inst|ControlUnitBlock:inst|SubRegisterBlock:inst129|lpm_bustri2:inst12
CPU:inst|ControlUnitBlock:inst|SubBlock:inst113|lpm_bustri2:inst1
CPU:inst|ControlUnitBlock:inst|SubBlock:inst113|lpm_bustri2:inst7
CPU:inst|ControlUnitBlock:inst|NxorBlock:inst109|lpm_bustri2:inst1
CPU:inst|ControlUnitBlock:inst|NxorBlock:inst109|lpm_bustri2:inst7
CPU:inst|ControlUnitBlock:inst|RorBlock:inst112|lpm_bustri2:inst1
CPU:inst|ControlUnitBlock:inst|RorBlock:inst112|lpm_bustri2:inst7
CPU:inst|ControlUnitBlock:inst|NotBlock:inst110|lpm_bustri2:inst1
CPU:inst|ControlUnitBlock:inst|lpm_bustri2:inst17
CPU:inst|ControlUnitBlock:inst|RorRegisterBlock:inst138|lpm_bustri2:inst10
CPU:inst|ControlUnitBlock:inst|RorRegisterBlock:inst138|lpm_bustri2:inst12
CPU:inst|CacheBlock:inst10|lpm_bustri2:inst11
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst1|lpm_bustri2:inst1
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst2|lpm_bustri2:inst1
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst3|lpm_bustri2:inst1
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst|lpm_bustri2:inst1
CPU:inst|CacheBlock:inst10|lpm_bustri2:inst5
CPU:inst|CacheBlock:inst10|lpm_bustri2:inst6
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst1|lpm_bustri2:inst1
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst2|lpm_bustri2:inst1
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst3|lpm_bustri2:inst1
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst|lpm_bustri2:inst1
CPU:inst|CacheBlock:inst10|lpm_bustri2:inst31
CPU:inst|POHBlock:inst6|lpm_bustri2:inst17
CPU:inst|POHBlock:inst6|lpm_bustri2:inst18
CPU:inst|POHBlock:inst6|lpm_bustri2:inst19
CPU:inst|POHBlock:inst6|lpm_bustri2:inst20
CPU:inst|POHBlock:inst6|lpm_bustri2:inst21
CPU:inst|POHBlock:inst6|lpm_bustri2:inst22
CPU:inst|POHBlock:inst6|lpm_bustri2:inst23
CPU:inst|POHBlock:inst6|lpm_bustri2:inst24
CPU:inst|AluBlock:inst13|lpm_bustri2:inst4
CPU:inst|AluBlock:inst13|lpm_bustri2:inst5
CPU:inst|AluBlock:inst13|lpm_bustri2:inst7
CPU:inst|AluBlock:inst13|lpm_bustri2:inst6
MemoryBlock:inst1|lpm_bustri2:inst23
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_bustri
# storage
db|CourseWork.(3).cnf
db|CourseWork.(3).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_bustri.tdf
9e81b53c45b3aeaef540b95aa6d11233
7
# user_parameter {
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
}
# used_port {
tridata8
-1
3
tridata7
-1
3
tridata6
-1
3
tridata5
-1
3
tridata4
-1
3
tridata3
-1
3
tridata2
-1
3
tridata1
-1
3
tridata0
-1
3
enabledt
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|lpm_bustri2:inst14|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|lpm_bustri2:inst16|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|NotRegisterBlock:inst121|lpm_bustri2:inst10|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|NxorRegisterBlock:inst139|lpm_bustri2:inst10|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|NxorRegisterBlock:inst139|lpm_bustri2:inst12|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|SubRegisterBlock:inst129|lpm_bustri2:inst10|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|SubRegisterBlock:inst129|lpm_bustri2:inst12|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|SubBlock:inst113|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|SubBlock:inst113|lpm_bustri2:inst7|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|NxorBlock:inst109|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|NxorBlock:inst109|lpm_bustri2:inst7|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|RorBlock:inst112|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|RorBlock:inst112|lpm_bustri2:inst7|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|NotBlock:inst110|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|RorRegisterBlock:inst138|lpm_bustri2:inst10|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|RorRegisterBlock:inst138|lpm_bustri2:inst12|lpm_bustri:lpm_bustri_component
CPU:inst|CacheBlock:inst10|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst1|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst2|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
CPU:inst|CacheBlock:inst10|lpm_bustri2:inst5|lpm_bustri:lpm_bustri_component
CPU:inst|CacheBlock:inst10|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst1|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst2|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
CPU:inst|CacheBlock:inst10|lpm_bustri2:inst31|lpm_bustri:lpm_bustri_component
CPU:inst|POHBlock:inst6|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component
CPU:inst|POHBlock:inst6|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component
CPU:inst|POHBlock:inst6|lpm_bustri2:inst19|lpm_bustri:lpm_bustri_component
CPU:inst|POHBlock:inst6|lpm_bustri2:inst20|lpm_bustri:lpm_bustri_component
CPU:inst|POHBlock:inst6|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component
CPU:inst|POHBlock:inst6|lpm_bustri2:inst22|lpm_bustri:lpm_bustri_component
CPU:inst|POHBlock:inst6|lpm_bustri2:inst23|lpm_bustri:lpm_bustri_component
CPU:inst|POHBlock:inst6|lpm_bustri2:inst24|lpm_bustri:lpm_bustri_component
CPU:inst|AluBlock:inst13|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component
CPU:inst|AluBlock:inst13|lpm_bustri2:inst5|lpm_bustri:lpm_bustri_component
CPU:inst|AluBlock:inst13|lpm_bustri2:inst7|lpm_bustri:lpm_bustri_component
CPU:inst|AluBlock:inst13|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
MemoryBlock:inst1|lpm_bustri2:inst23|lpm_bustri:lpm_bustri_component
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|CourseWork.(5).cnf
db|CourseWork.(5).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|altsyncram.tdf
11126d23236b22214ea7531dfb5e29be
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
9
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
14
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
16384
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
CLOCK1
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
D:/CourseWork/HexMemory.hex
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_ta71
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a1
-1
3
q_a0
-1
3
clock1
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
lpm_rom0
# storage
db|CourseWork.(4).cnf
db|CourseWork.(4).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_rom0.vhd
3d908f29a1e3d4da844ebddb0baa893
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
MemoryBlock:inst1|lpm_rom0:inst1
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
altsyncram
# storage
db|CourseWork.(10).cnf
db|CourseWork.(10).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|altsyncram.tdf
11126d23236b22214ea7531dfb5e29be
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
9
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
14
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
16384
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
CLOCK1
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
HexMemory.hex
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_d061
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a1
-1
3
q_a0
-1
3
clock1
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
MemoryBlock:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
lpm_bustri
# storage
db|CourseWork.(12).cnf
db|CourseWork.(12).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_bustri.tdf
9e81b53c45b3aeaef540b95aa6d11233
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_UNKNOWN
USR
}
# used_port {
tridata9
-1
3
tridata8
-1
3
tridata7
-1
3
tridata6
-1
3
tridata5
-1
3
tridata4
-1
3
tridata3
-1
3
tridata2
-1
3
tridata13
-1
3
tridata12
-1
3
tridata11
-1
3
tridata10
-1
3
tridata1
-1
3
tridata0
-1
3
enabledt
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|MoveRegisterRegister:inst73|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|NotRegisterBlock:inst121|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|NxorRegisterBlock:inst139|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|SubRegisterBlock:inst129|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|MoveAddressRegister:inst60|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|MoveRegisterAddress:inst48|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|RorRegisterBlock:inst138|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|lpm_bustri0:inst39|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|lpm_bustri0:inst43|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component
CPU:inst|CacheBlock:inst10|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component
CPU:inst|CacheBlock:inst10|lpm_bustri0:inst32|lpm_bustri:lpm_bustri_component
MemoryBlock:inst1|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component
MemoryBlock:inst1|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component
}
# macro_sequence

# end
# entity
lpm_bustri
# storage
db|CourseWork.(14).cnf
db|CourseWork.(14).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_bustri.tdf
9e81b53c45b3aeaef540b95aa6d11233
7
# user_parameter {
LPM_WIDTH
5
PARAMETER_SIGNED_DEC
USR
}
# used_port {
tridata4
-1
3
tridata3
-1
3
tridata2
-1
3
tridata1
-1
3
tridata0
-1
3
enabledt
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
lpm_ram_dq0
# storage
db|CourseWork.(15).cnf
db|CourseWork.(15).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_ram_dq0.vhd
7f6ed89cb2cbe7eb2db694591135b9a
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
MemoryBlock:inst1|lpm_ram_dq0:inst
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
altsyncram
# storage
db|CourseWork.(16).cnf
db|CourseWork.(16).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|altsyncram.tdf
11126d23236b22214ea7531dfb5e29be
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
SINGLE_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
9
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
14
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
16384
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
CLOCK1
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
HexMemory.hex
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_g3b1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a1
-1
3
q_a0
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
MemoryBlock:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
lpm_bustri0
# storage
db|CourseWork.(1).cnf
db|CourseWork.(1).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_bustri0.vhd
be741e5aa6ae6eed6f42b1eaef1bf
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|MoveRegisterRegister:inst73|lpm_bustri0:inst1
CPU:inst|ControlUnitBlock:inst|NotRegisterBlock:inst121|lpm_bustri0:inst1
CPU:inst|ControlUnitBlock:inst|NxorRegisterBlock:inst139|lpm_bustri0:inst1
CPU:inst|ControlUnitBlock:inst|SubRegisterBlock:inst129|lpm_bustri0:inst1
CPU:inst|ControlUnitBlock:inst|MoveAddressRegister:inst60|lpm_bustri0:inst
CPU:inst|ControlUnitBlock:inst|MoveRegisterAddress:inst48|lpm_bustri0:inst
CPU:inst|ControlUnitBlock:inst|RorRegisterBlock:inst138|lpm_bustri0:inst1
CPU:inst|ControlUnitBlock:inst|lpm_bustri0:inst11
CPU:inst|ControlUnitBlock:inst|lpm_bustri0:inst39
CPU:inst|ControlUnitBlock:inst|lpm_bustri0:inst43
CPU:inst|ControlUnitBlock:inst|lpm_bustri0:inst13
CPU:inst|ControlUnitBlock:inst|lpm_bustri0:inst15
CPU:inst|CacheBlock:inst10|lpm_bustri0:inst10
CPU:inst|CacheBlock:inst10|lpm_bustri0:inst32
MemoryBlock:inst1|lpm_bustri0:inst4
MemoryBlock:inst1|lpm_bustri0:inst6
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_bustri1
# storage
db|CourseWork.(9).cnf
db|CourseWork.(9).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_bustri1.vhd
afbec4bde512379fce5aeb7f9c5a93
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|POHBlock:inst6|lpm_bustri1:inst1
CPU:inst|StackBlock:inst12|lpm_bustri1:inst1
MemoryBlock:inst1|lpm_bustri1:inst13
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_bustri
# storage
db|CourseWork.(13).cnf
db|CourseWork.(13).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_bustri.tdf
9e81b53c45b3aeaef540b95aa6d11233
7
# user_parameter {
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
}
# used_port {
tridata8
-1
3
tridata7
-1
3
tridata6
-1
3
tridata5
-1
3
tridata4
-1
3
tridata3
-1
3
tridata2
-1
3
tridata1
-1
3
tridata0
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
enabletr
-1
3
enabledt
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CPU:inst|POHBlock:inst6|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component
CPU:inst|StackBlock:inst12|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component
MemoryBlock:inst1|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
}
# macro_sequence

# end
# entity
lpm_decode0
# storage
db|CourseWork.(19).cnf
db|CourseWork.(19).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_decode0.vhd
6b47c57c3f3ef1dc53b59457ecab4f3b
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|POHBlock:inst6|lpm_decode0:inst
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_decode
# storage
db|CourseWork.(21).cnf
db|CourseWork.(21).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
3
PARAMETER_SIGNED_DEC
USR
LPM_DECODES
8
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_u7f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CPU:inst|POHBlock:inst6|lpm_decode0:inst|lpm_decode:lpm_decode_component
}
# macro_sequence

# end
# entity
lpm_ff
# storage
db|CourseWork.(23).cnf
db|CourseWork.(23).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_ff.tdf
46b042d3fd5eb2f17a9dfd3891afd1a
7
# user_parameter {
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FFTYPE
DFF
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
enable
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|MoveRegisterRegister:inst73|lpm_dff0:inst4|lpm_ff:lpm_ff_component
CPU:inst|ControlUnitBlock:inst|MoveRegisterRegister:inst73|lpm_dff0:inst5|lpm_ff:lpm_ff_component
CPU:inst|ControlUnitBlock:inst|lpm_dff0:inst23|lpm_ff:lpm_ff_component
CPU:inst|ControlUnitBlock:inst|lpm_dff0:inst24|lpm_ff:lpm_ff_component
CPU:inst|ControlUnitBlock:inst|NotRegisterBlock:inst121|lpm_dff0:inst5|lpm_ff:lpm_ff_component
CPU:inst|ControlUnitBlock:inst|NotRegisterBlock:inst121|lpm_dff0:inst4|lpm_ff:lpm_ff_component
CPU:inst|ControlUnitBlock:inst|NotRegisterBlock:inst121|lpm_dff0:inst9|lpm_ff:lpm_ff_component
CPU:inst|ControlUnitBlock:inst|NxorRegisterBlock:inst139|lpm_dff0:inst4|lpm_ff:lpm_ff_component
CPU:inst|ControlUnitBlock:inst|NxorRegisterBlock:inst139|lpm_dff0:inst5|lpm_ff:lpm_ff_component
CPU:inst|ControlUnitBlock:inst|NxorRegisterBlock:inst139|lpm_dff0:inst9|lpm_ff:lpm_ff_component
CPU:inst|ControlUnitBlock:inst|NxorRegisterBlock:inst139|lpm_dff0:inst11|lpm_ff:lpm_ff_component
CPU:inst|ControlUnitBlock:inst|SubRegisterBlock:inst129|lpm_dff0:inst4|lpm_ff:lpm_ff_component
CPU:inst|ControlUnitBlock:inst|SubRegisterBlock:inst129|lpm_dff0:inst5|lpm_ff:lpm_ff_component
CPU:inst|ControlUnitBlock:inst|SubRegisterBlock:inst129|lpm_dff0:inst9|lpm_ff:lpm_ff_component
CPU:inst|ControlUnitBlock:inst|SubRegisterBlock:inst129|lpm_dff0:inst11|lpm_ff:lpm_ff_component
CPU:inst|ControlUnitBlock:inst|SubBlock:inst113|lpm_dff0:inst|lpm_ff:lpm_ff_component
CPU:inst|ControlUnitBlock:inst|SubBlock:inst113|lpm_dff0:inst6|lpm_ff:lpm_ff_component
CPU:inst|ControlUnitBlock:inst|NxorBlock:inst109|lpm_dff0:inst|lpm_ff:lpm_ff_component
CPU:inst|ControlUnitBlock:inst|NxorBlock:inst109|lpm_dff0:inst6|lpm_ff:lpm_ff_component
CPU:inst|ControlUnitBlock:inst|RorBlock:inst112|lpm_dff0:inst|lpm_ff:lpm_ff_component
CPU:inst|ControlUnitBlock:inst|RorBlock:inst112|lpm_dff0:inst6|lpm_ff:lpm_ff_component
CPU:inst|ControlUnitBlock:inst|NotBlock:inst110|lpm_dff0:inst|lpm_ff:lpm_ff_component
CPU:inst|ControlUnitBlock:inst|lpm_dff0:inst41|lpm_ff:lpm_ff_component
CPU:inst|ControlUnitBlock:inst|RorRegisterBlock:inst138|lpm_dff0:inst4|lpm_ff:lpm_ff_component
CPU:inst|ControlUnitBlock:inst|RorRegisterBlock:inst138|lpm_dff0:inst5|lpm_ff:lpm_ff_component
CPU:inst|ControlUnitBlock:inst|RorRegisterBlock:inst138|lpm_dff0:inst9|lpm_ff:lpm_ff_component
CPU:inst|ControlUnitBlock:inst|RorRegisterBlock:inst138|lpm_dff0:inst11|lpm_ff:lpm_ff_component
CPU:inst|ControlUnitBlock:inst|lpm_dff0:inst144|lpm_ff:lpm_ff_component
CPU:inst|POHBlock:inst6|lpm_dff0:inst5|lpm_ff:lpm_ff_component
CPU:inst|POHBlock:inst6|lpm_dff0:inst4|lpm_ff:lpm_ff_component
CPU:inst|POHBlock:inst6|lpm_dff0:inst3|lpm_ff:lpm_ff_component
CPU:inst|POHBlock:inst6|lpm_dff0:inst6|lpm_ff:lpm_ff_component
CPU:inst|POHBlock:inst6|lpm_dff0:inst7|lpm_ff:lpm_ff_component
CPU:inst|POHBlock:inst6|lpm_dff0:inst8|lpm_ff:lpm_ff_component
CPU:inst|POHBlock:inst6|lpm_dff0:inst9|lpm_ff:lpm_ff_component
CPU:inst|POHBlock:inst6|lpm_dff0:inst2|lpm_ff:lpm_ff_component
CPU:inst|StackBlock:inst12|lpm_dff0:inst6|lpm_ff:lpm_ff_component
CPU:inst|StackBlock:inst12|lpm_dff0:inst5|lpm_ff:lpm_ff_component
CPU:inst|StackBlock:inst12|lpm_dff0:inst4|lpm_ff:lpm_ff_component
CPU:inst|StackBlock:inst12|lpm_dff0:inst3|lpm_ff:lpm_ff_component
CPU:inst|StackBlock:inst12|lpm_dff0:inst2|lpm_ff:lpm_ff_component
CPU:inst|StackBlock:inst12|lpm_dff0:inst12|lpm_ff:lpm_ff_component
CPU:inst|StackBlock:inst12|lpm_dff0:inst10|lpm_ff:lpm_ff_component
CPU:inst|StackBlock:inst12|lpm_dff0:inst9|lpm_ff:lpm_ff_component
CPU:inst|StackBlock:inst12|lpm_dff0:inst8|lpm_ff:lpm_ff_component
CPU:inst|StackBlock:inst12|lpm_dff0:inst7|lpm_ff:lpm_ff_component
}
# macro_sequence

# end
# entity
lpm_compare0
# storage
db|CourseWork.(24).cnf
db|CourseWork.(24).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_compare0.vhd
5f4d2a25667ee7718da3ff5ea88b3e
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|StackBlock:inst12|lpm_compare0:inst15
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_compare
# storage
db|CourseWork.(25).cnf
db|CourseWork.(25).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_compare.tdf
c970ec48c9d7d7f713d7075c8e1a6b2
7
# user_parameter {
lpm_width
4
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_i8j
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
AeB
-1
3
datab2
-1
1
datab0
-1
1
datab3
-1
2
datab1
-1
2
}
# hierarchies {
CPU:inst|StackBlock:inst12|lpm_compare0:inst15|lpm_compare:lpm_compare_component
}
# macro_sequence

# end
# entity
cmpr_i8j
# storage
db|CourseWork.(27).cnf
db|CourseWork.(27).cnf
# case_insensitive
# source_file
db|cmpr_i8j.tdf
3ed06db785a2f829b6c93cf91d98fc5
7
# used_port {
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
CPU:inst|StackBlock:inst12|lpm_compare0:inst15|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated
}
# macro_sequence

# end
# entity
lpm_counter0
# storage
db|CourseWork.(28).cnf
db|CourseWork.(28).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_counter0.vhd
5b2cfbd9b93144522e4d9e8fbd5a94
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|StackBlock:inst12|lpm_counter0:inst16
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_counter
# storage
db|CourseWork.(30).cnf
db|CourseWork.(30).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_USED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_5dg
PARAMETER_UNKNOWN
USR
}
# used_port {
updown
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
}
# hierarchies {
CPU:inst|StackBlock:inst12|lpm_counter0:inst16|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_5dg
# storage
db|CourseWork.(34).cnf
db|CourseWork.(34).cnf
# case_insensitive
# source_file
db|cntr_5dg.tdf
71b8ffa0b2dc1440f78c5777c2da2f1
7
# used_port {
updown
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
}
# hierarchies {
CPU:inst|StackBlock:inst12|lpm_counter0:inst16|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated
}
# macro_sequence

# end
# entity
lpm_compare1
# storage
db|CourseWork.(35).cnf
db|CourseWork.(35).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_compare1.vhd
ebecea4c953995ae2b14435b43437ee
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|StackBlock:inst12|lpm_compare1:inst22
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_compare
# storage
db|CourseWork.(37).cnf
db|CourseWork.(37).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_compare.tdf
c970ec48c9d7d7f713d7075c8e1a6b2
7
# user_parameter {
lpm_width
4
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_mni
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
AeB
-1
3
datab3
-1
1
datab2
-1
1
datab1
-1
1
datab0
-1
1
}
# hierarchies {
CPU:inst|StackBlock:inst12|lpm_compare1:inst22|lpm_compare:lpm_compare_component
}
# macro_sequence

# end
# entity
cmpr_mni
# storage
db|CourseWork.(38).cnf
db|CourseWork.(38).cnf
# case_insensitive
# source_file
db|cmpr_mni.tdf
7c60d6e3a3465370fadfaf6e478dc02c
7
# used_port {
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
CPU:inst|StackBlock:inst12|lpm_compare1:inst22|lpm_compare:lpm_compare_component|cmpr_mni:auto_generated
}
# macro_sequence

# end
# entity
lpm_mux0
# storage
db|CourseWork.(39).cnf
db|CourseWork.(39).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_mux0.vhd
d46ec19f509a3b4ba9d0dd4ab62b1885
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|StackBlock:inst12|lpm_mux0:inst
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
LPM_MUX
# storage
db|CourseWork.(41).cnf
db|CourseWork.(41).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_mux.tdf
6d934745c6425cfea49663777ccdec
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
LPM_SIZE
10
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHS
4
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_SIGNED_DEC
USR
CBXI_PARAMETER
mux_s5e
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
}
# used_port {
SEL3
-1
3
SEL2
-1
3
SEL1
-1
3
SEL0
-1
3
RESULT8
-1
3
RESULT7
-1
3
RESULT6
-1
3
RESULT5
-1
3
RESULT4
-1
3
RESULT3
-1
3
RESULT2
-1
3
RESULT1
-1
3
RESULT0
-1
3
DATA9_8
-1
3
DATA9_7
-1
3
DATA9_6
-1
3
DATA9_5
-1
3
DATA9_4
-1
3
DATA9_3
-1
3
DATA9_2
-1
3
DATA9_1
-1
3
DATA9_0
-1
3
DATA8_8
-1
3
DATA8_7
-1
3
DATA8_6
-1
3
DATA8_5
-1
3
DATA8_4
-1
3
DATA8_3
-1
3
DATA8_2
-1
3
DATA8_1
-1
3
DATA8_0
-1
3
DATA7_8
-1
3
DATA7_7
-1
3
DATA7_6
-1
3
DATA7_5
-1
3
DATA7_4
-1
3
DATA7_3
-1
3
DATA7_2
-1
3
DATA7_1
-1
3
DATA7_0
-1
3
DATA6_8
-1
3
DATA6_7
-1
3
DATA6_6
-1
3
DATA6_5
-1
3
DATA6_4
-1
3
DATA6_3
-1
3
DATA6_2
-1
3
DATA6_1
-1
3
DATA6_0
-1
3
DATA5_8
-1
3
DATA5_7
-1
3
DATA5_6
-1
3
DATA5_5
-1
3
DATA5_4
-1
3
DATA5_3
-1
3
DATA5_2
-1
3
DATA5_1
-1
3
DATA5_0
-1
3
DATA4_8
-1
3
DATA4_7
-1
3
DATA4_6
-1
3
DATA4_5
-1
3
DATA4_4
-1
3
DATA4_3
-1
3
DATA4_2
-1
3
DATA4_1
-1
3
DATA4_0
-1
3
DATA3_8
-1
3
DATA3_7
-1
3
DATA3_6
-1
3
DATA3_5
-1
3
DATA3_4
-1
3
DATA3_3
-1
3
DATA3_2
-1
3
DATA3_1
-1
3
DATA3_0
-1
3
DATA2_8
-1
3
DATA2_7
-1
3
DATA2_6
-1
3
DATA2_5
-1
3
DATA2_4
-1
3
DATA2_3
-1
3
DATA2_2
-1
3
DATA2_1
-1
3
DATA2_0
-1
3
DATA1_8
-1
3
DATA1_7
-1
3
DATA1_6
-1
3
DATA1_5
-1
3
DATA1_4
-1
3
DATA1_3
-1
3
DATA1_2
-1
3
DATA1_1
-1
3
DATA1_0
-1
3
DATA0_8
-1
3
DATA0_7
-1
3
DATA0_6
-1
3
DATA0_5
-1
3
DATA0_4
-1
3
DATA0_3
-1
3
DATA0_2
-1
3
DATA0_1
-1
3
DATA0_0
-1
3
}
# hierarchies {
CPU:inst|StackBlock:inst12|lpm_mux0:inst|lpm_mux:lpm_mux_component
}
# macro_sequence

# end
# entity
mux_s5e
# storage
db|CourseWork.(42).cnf
db|CourseWork.(42).cnf
# case_insensitive
# source_file
db|mux_s5e.tdf
70a4a0ecac299d19bbaac191bba74a8
7
# used_port {
sel3
-1
3
sel2
-1
3
sel1
-1
3
sel0
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data89
-1
3
data88
-1
3
data87
-1
3
data86
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CPU:inst|StackBlock:inst12|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_s5e:auto_generated
}
# macro_sequence

# end
# entity
lpm_dff0
# storage
db|CourseWork.(43).cnf
db|CourseWork.(43).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_dff0.vhd
72b6b29c62fd3d5dd8c8f503722ff7e
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|MoveRegisterRegister:inst73|lpm_dff0:inst4
CPU:inst|ControlUnitBlock:inst|MoveRegisterRegister:inst73|lpm_dff0:inst5
CPU:inst|ControlUnitBlock:inst|lpm_dff0:inst23
CPU:inst|ControlUnitBlock:inst|lpm_dff0:inst24
CPU:inst|ControlUnitBlock:inst|NotRegisterBlock:inst121|lpm_dff0:inst5
CPU:inst|ControlUnitBlock:inst|NotRegisterBlock:inst121|lpm_dff0:inst4
CPU:inst|ControlUnitBlock:inst|NotRegisterBlock:inst121|lpm_dff0:inst9
CPU:inst|ControlUnitBlock:inst|NxorRegisterBlock:inst139|lpm_dff0:inst4
CPU:inst|ControlUnitBlock:inst|NxorRegisterBlock:inst139|lpm_dff0:inst5
CPU:inst|ControlUnitBlock:inst|NxorRegisterBlock:inst139|lpm_dff0:inst9
CPU:inst|ControlUnitBlock:inst|NxorRegisterBlock:inst139|lpm_dff0:inst11
CPU:inst|ControlUnitBlock:inst|SubRegisterBlock:inst129|lpm_dff0:inst4
CPU:inst|ControlUnitBlock:inst|SubRegisterBlock:inst129|lpm_dff0:inst5
CPU:inst|ControlUnitBlock:inst|SubRegisterBlock:inst129|lpm_dff0:inst9
CPU:inst|ControlUnitBlock:inst|SubRegisterBlock:inst129|lpm_dff0:inst11
CPU:inst|ControlUnitBlock:inst|SubBlock:inst113|lpm_dff0:inst
CPU:inst|ControlUnitBlock:inst|SubBlock:inst113|lpm_dff0:inst6
CPU:inst|ControlUnitBlock:inst|NxorBlock:inst109|lpm_dff0:inst
CPU:inst|ControlUnitBlock:inst|NxorBlock:inst109|lpm_dff0:inst6
CPU:inst|ControlUnitBlock:inst|RorBlock:inst112|lpm_dff0:inst
CPU:inst|ControlUnitBlock:inst|RorBlock:inst112|lpm_dff0:inst6
CPU:inst|ControlUnitBlock:inst|NotBlock:inst110|lpm_dff0:inst
CPU:inst|ControlUnitBlock:inst|lpm_dff0:inst41
CPU:inst|ControlUnitBlock:inst|RorRegisterBlock:inst138|lpm_dff0:inst4
CPU:inst|ControlUnitBlock:inst|RorRegisterBlock:inst138|lpm_dff0:inst5
CPU:inst|ControlUnitBlock:inst|RorRegisterBlock:inst138|lpm_dff0:inst9
CPU:inst|ControlUnitBlock:inst|RorRegisterBlock:inst138|lpm_dff0:inst11
CPU:inst|ControlUnitBlock:inst|lpm_dff0:inst144
CPU:inst|POHBlock:inst6|lpm_dff0:inst5
CPU:inst|POHBlock:inst6|lpm_dff0:inst4
CPU:inst|POHBlock:inst6|lpm_dff0:inst3
CPU:inst|POHBlock:inst6|lpm_dff0:inst6
CPU:inst|POHBlock:inst6|lpm_dff0:inst7
CPU:inst|POHBlock:inst6|lpm_dff0:inst8
CPU:inst|POHBlock:inst6|lpm_dff0:inst9
CPU:inst|POHBlock:inst6|lpm_dff0:inst2
CPU:inst|StackBlock:inst12|lpm_dff0:inst6
CPU:inst|StackBlock:inst12|lpm_dff0:inst5
CPU:inst|StackBlock:inst12|lpm_dff0:inst4
CPU:inst|StackBlock:inst12|lpm_dff0:inst3
CPU:inst|StackBlock:inst12|lpm_dff0:inst2
CPU:inst|StackBlock:inst12|lpm_dff0:inst12
CPU:inst|StackBlock:inst12|lpm_dff0:inst10
CPU:inst|StackBlock:inst12|lpm_dff0:inst9
CPU:inst|StackBlock:inst12|lpm_dff0:inst8
CPU:inst|StackBlock:inst12|lpm_dff0:inst7
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_decode1
# storage
db|CourseWork.(44).cnf
db|CourseWork.(44).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_decode1.vhd
d3c7874b8bcb93e272f5caed7b3c552e
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|StackBlock:inst12|lpm_decode1:inst11
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_decode
# storage
db|CourseWork.(45).cnf
db|CourseWork.(45).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_DECODES
16
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_ltf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq9
-1
3
eq8
-1
3
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
enable
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CPU:inst|StackBlock:inst12|lpm_decode1:inst11|lpm_decode:lpm_decode_component
}
# macro_sequence

# end
# entity
decode_ltf
# storage
db|CourseWork.(47).cnf
db|CourseWork.(47).cnf
# case_insensitive
# source_file
db|decode_ltf.tdf
c86cc97c488a3faf8fe55f9d1154e6c7
7
# used_port {
eq9
-1
3
eq8
-1
3
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq15
-1
3
eq14
-1
3
eq13
-1
3
eq12
-1
3
eq11
-1
3
eq10
-1
3
eq1
-1
3
eq0
-1
3
enable
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CPU:inst|StackBlock:inst12|lpm_decode1:inst11|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
}
# macro_sequence

# end
# entity
lpm_clshift
# storage
db|CourseWork.(32).cnf
db|CourseWork.(32).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_clshift.tdf
89561ba8d0cb7cce575c9c72d6ad22ad
7
# user_parameter {
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LPM_SHIFTTYPE
LOGICAL
PARAMETER_UNKNOWN
USR
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHDIST
3
PARAMETER_SIGNED_DEC
USR
CBXI_PARAMETER
lpm_clshift_hic
PARAMETER_UNKNOWN
USR
}
# used_port {
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
distance2
-1
3
distance1
-1
3
distance0
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
direction
-1
2
}
# macro_sequence

# end
# entity
lpm_clshift_hic
# storage
db|CourseWork.(33).cnf
db|CourseWork.(33).cnf
# case_insensitive
# source_file
db|lpm_clshift_hic.tdf
4046b51545235f5b6c69ca30e4bb278e
7
# used_port {
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
distance2
-1
3
distance1
-1
3
distance0
-1
3
direction
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
lpm_decode2
# storage
db|CourseWork.(40).cnf
db|CourseWork.(40).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_decode2.vhd
157a90c1f2213885de36ab898e829e7d
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|AluBlock:inst13|lpm_decode2:inst8
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_decode
# storage
db|CourseWork.(48).cnf
db|CourseWork.(48).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
3
PARAMETER_SIGNED_DEC
USR
LPM_DECODES
8
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_u7f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CPU:inst|AluBlock:inst13|lpm_decode2:inst8|lpm_decode:lpm_decode_component
}
# macro_sequence

# end
# entity
lpm_inv0
# storage
db|CourseWork.(49).cnf
db|CourseWork.(49).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_inv0.vhd
15edba171172d8aefd352483ede28a4
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|AluBlock:inst13|lpm_inv0:inst
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_inv
# storage
db|CourseWork.(50).cnf
db|CourseWork.(50).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_inv.tdf
bf3a15611ede64d75750a39e22c85c3f
7
# user_parameter {
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
}
# used_port {
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CPU:inst|AluBlock:inst13|lpm_inv0:inst|lpm_inv:lpm_inv_component
}
# macro_sequence

# end
# entity
lpm_add_sub0
# storage
db|CourseWork.(51).cnf
db|CourseWork.(51).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_add_sub0.vhd
4355b963be4dd1deb4fcfd32862e7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|AluBlock:inst13|lpm_add_sub0:inst2
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|CourseWork.(52).cnf
db|CourseWork.(52).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_add_sub.tdf
48629daa7d9afedc175e3e79ef6f21
7
# user_parameter {
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_dfh
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
}
# hierarchies {
CPU:inst|AluBlock:inst13|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component
}
# macro_sequence

# end
# entity
lpm_mux1
# storage
db|CourseWork.(31).cnf
db|CourseWork.(31).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_mux1.vhd
4c6d82fa56da24f60858ca9dc8ccdee
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst1|lpm_mux1:inst
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst2|lpm_mux1:inst
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst3|lpm_mux1:inst
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst|lpm_mux1:inst
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst1|lpm_mux1:inst
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst2|lpm_mux1:inst
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst3|lpm_mux1:inst
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst|lpm_mux1:inst
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
LPM_MUX
# storage
db|CourseWork.(53).cnf
db|CourseWork.(53).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_mux.tdf
6d934745c6425cfea49663777ccdec
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
LPM_SIZE
4
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHS
2
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_SIGNED_DEC
USR
CBXI_PARAMETER
mux_d4e
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
}
# used_port {
SEL1
-1
3
SEL0
-1
3
RESULT8
-1
3
RESULT7
-1
3
RESULT6
-1
3
RESULT5
-1
3
RESULT4
-1
3
RESULT3
-1
3
RESULT2
-1
3
RESULT1
-1
3
RESULT0
-1
3
DATA3_8
-1
3
DATA3_7
-1
3
DATA3_6
-1
3
DATA3_5
-1
3
DATA3_4
-1
3
DATA3_3
-1
3
DATA3_2
-1
3
DATA3_1
-1
3
DATA3_0
-1
3
DATA2_8
-1
3
DATA2_7
-1
3
DATA2_6
-1
3
DATA2_5
-1
3
DATA2_4
-1
3
DATA2_3
-1
3
DATA2_2
-1
3
DATA2_1
-1
3
DATA2_0
-1
3
DATA1_8
-1
3
DATA1_7
-1
3
DATA1_6
-1
3
DATA1_5
-1
3
DATA1_4
-1
3
DATA1_3
-1
3
DATA1_2
-1
3
DATA1_1
-1
3
DATA1_0
-1
3
DATA0_8
-1
3
DATA0_7
-1
3
DATA0_6
-1
3
DATA0_5
-1
3
DATA0_4
-1
3
DATA0_3
-1
3
DATA0_2
-1
3
DATA0_1
-1
3
DATA0_0
-1
3
}
# hierarchies {
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst1|lpm_mux1:inst|lpm_mux:lpm_mux_component
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst2|lpm_mux1:inst|lpm_mux:lpm_mux_component
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst3|lpm_mux1:inst|lpm_mux:lpm_mux_component
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst|lpm_mux1:inst|lpm_mux:lpm_mux_component
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst1|lpm_mux1:inst|lpm_mux:lpm_mux_component
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst2|lpm_mux1:inst|lpm_mux:lpm_mux_component
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst3|lpm_mux1:inst|lpm_mux:lpm_mux_component
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst|lpm_mux1:inst|lpm_mux:lpm_mux_component
}
# macro_sequence

# end
# entity
lpm_ff
# storage
db|CourseWork.(55).cnf
db|CourseWork.(55).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_ff.tdf
46b042d3fd5eb2f17a9dfd3891afd1a
7
# user_parameter {
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FFTYPE
DFF
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
enable
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aload
-1
3
}
# hierarchies {
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst1|lpm_dff1:inst4|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst1|lpm_dff1:inst5|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst1|lpm_dff1:inst6|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst1|lpm_dff1:inst7|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst3|lpm_dff1:inst4|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst3|lpm_dff1:inst5|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst3|lpm_dff1:inst6|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst3|lpm_dff1:inst7|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst|lpm_dff1:inst4|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst|lpm_dff1:inst5|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst|lpm_dff1:inst7|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst1|lpm_dff1:inst4|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst1|lpm_dff1:inst5|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst1|lpm_dff1:inst6|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst1|lpm_dff1:inst7|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst3|lpm_dff1:inst4|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst3|lpm_dff1:inst5|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst3|lpm_dff1:inst6|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst3|lpm_dff1:inst7|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst|lpm_dff1:inst4|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst|lpm_dff1:inst5|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst|lpm_dff1:inst6|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst|lpm_dff1:inst7|lpm_ff:lpm_ff_component
}
# macro_sequence

# end
# entity
lpm_ff
# storage
db|CourseWork.(56).cnf
db|CourseWork.(56).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_ff.tdf
46b042d3fd5eb2f17a9dfd3891afd1a
7
# user_parameter {
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FFTYPE
TFF
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
enable
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aload
-1
3
}
# macro_sequence

# end
# entity
lpm_compare2
# storage
db|CourseWork.(54).cnf
db|CourseWork.(54).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_compare2.vhd
77e77dfd87555b4a788cf65c3abcd5b
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|CacheBlock:inst10|LFUBlock:inst33|lpm_compare2:inst3
CPU:inst|CacheBlock:inst10|LFUBlock:inst33|lpm_compare2:inst4
CPU:inst|CacheBlock:inst10|LFUBlock:inst34|lpm_compare2:inst3
CPU:inst|CacheBlock:inst10|LFUBlock:inst34|lpm_compare2:inst4
CPU:inst|CacheBlock:inst10|LFUBlock:inst35|lpm_compare2:inst3
CPU:inst|CacheBlock:inst10|LFUBlock:inst35|lpm_compare2:inst4
CPU:inst|CacheBlock:inst10|LFUBlock:inst36|lpm_compare2:inst3
CPU:inst|CacheBlock:inst10|LFUBlock:inst36|lpm_compare2:inst4
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_compare
# storage
db|CourseWork.(57).cnf
db|CourseWork.(57).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_compare.tdf
c970ec48c9d7d7f713d7075c8e1a6b2
7
# user_parameter {
lpm_width
10
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_ojg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
AeB
-1
3
}
# hierarchies {
CPU:inst|CacheBlock:inst10|LFUBlock:inst33|lpm_compare2:inst3|lpm_compare:lpm_compare_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst33|lpm_compare2:inst4|lpm_compare:lpm_compare_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst34|lpm_compare2:inst3|lpm_compare:lpm_compare_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst34|lpm_compare2:inst4|lpm_compare:lpm_compare_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst35|lpm_compare2:inst3|lpm_compare:lpm_compare_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst35|lpm_compare2:inst4|lpm_compare:lpm_compare_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst36|lpm_compare2:inst3|lpm_compare:lpm_compare_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst36|lpm_compare2:inst4|lpm_compare:lpm_compare_component
}
# macro_sequence

# end
# entity
cmpr_ojg
# storage
db|CourseWork.(58).cnf
db|CourseWork.(58).cnf
# case_insensitive
# source_file
db|cmpr_ojg.tdf
247a78265ad322608b9e758bd1319d1a
7
# used_port {
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
CPU:inst|CacheBlock:inst10|LFUBlock:inst33|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated
CPU:inst|CacheBlock:inst10|LFUBlock:inst33|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated
CPU:inst|CacheBlock:inst10|LFUBlock:inst34|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated
CPU:inst|CacheBlock:inst10|LFUBlock:inst34|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated
CPU:inst|CacheBlock:inst10|LFUBlock:inst35|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated
CPU:inst|CacheBlock:inst10|LFUBlock:inst35|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated
CPU:inst|CacheBlock:inst10|LFUBlock:inst36|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated
CPU:inst|CacheBlock:inst10|LFUBlock:inst36|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_ojg:auto_generated
}
# macro_sequence

# end
# entity
lpm_dff3
# storage
db|CourseWork.(59).cnf
db|CourseWork.(59).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_dff3.vhd
254ad8fbaf736a2de3a71fa39cadeb5
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|CacheBlock:inst10|LFUBlock:inst33|lpm_dff3:inst1
CPU:inst|CacheBlock:inst10|LFUBlock:inst33|lpm_dff3:inst2
CPU:inst|CacheBlock:inst10|LFUBlock:inst34|lpm_dff3:inst1
CPU:inst|CacheBlock:inst10|LFUBlock:inst34|lpm_dff3:inst2
CPU:inst|CacheBlock:inst10|LFUBlock:inst35|lpm_dff3:inst1
CPU:inst|CacheBlock:inst10|LFUBlock:inst35|lpm_dff3:inst2
CPU:inst|CacheBlock:inst10|LFUBlock:inst36|lpm_dff3:inst1
CPU:inst|CacheBlock:inst10|LFUBlock:inst36|lpm_dff3:inst2
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_ff
# storage
db|CourseWork.(60).cnf
db|CourseWork.(60).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_ff.tdf
46b042d3fd5eb2f17a9dfd3891afd1a
7
# user_parameter {
LPM_WIDTH
10
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FFTYPE
DFF
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
enable
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
CPU:inst|CacheBlock:inst10|LFUBlock:inst33|lpm_dff3:inst1|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst33|lpm_dff3:inst2|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst34|lpm_dff3:inst1|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst34|lpm_dff3:inst2|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst35|lpm_dff3:inst1|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst35|lpm_dff3:inst2|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst36|lpm_dff3:inst1|lpm_ff:lpm_ff_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst36|lpm_dff3:inst2|lpm_ff:lpm_ff_component
}
# macro_sequence

# end
# entity
lpm_counter2
# storage
db|CourseWork.(61).cnf
db|CourseWork.(61).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_counter2.vhd
2ac13153011dc8aa3c81dc94470b9f
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|CacheBlock:inst10|LFUBlock:inst33|lpm_counter2:inst5
CPU:inst|CacheBlock:inst10|LFUBlock:inst33|lpm_counter2:inst6
CPU:inst|CacheBlock:inst10|LFUBlock:inst34|lpm_counter2:inst5
CPU:inst|CacheBlock:inst10|LFUBlock:inst34|lpm_counter2:inst6
CPU:inst|CacheBlock:inst10|LFUBlock:inst35|lpm_counter2:inst5
CPU:inst|CacheBlock:inst10|LFUBlock:inst35|lpm_counter2:inst6
CPU:inst|CacheBlock:inst10|LFUBlock:inst36|lpm_counter2:inst5
CPU:inst|CacheBlock:inst10|LFUBlock:inst36|lpm_counter2:inst6
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_counter
# storage
db|CourseWork.(62).cnf
db|CourseWork.(62).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
5
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_t3i
PARAMETER_UNKNOWN
USR
}
# used_port {
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
CPU:inst|CacheBlock:inst10|LFUBlock:inst33|lpm_counter2:inst5|lpm_counter:lpm_counter_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst33|lpm_counter2:inst6|lpm_counter:lpm_counter_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst34|lpm_counter2:inst5|lpm_counter:lpm_counter_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst34|lpm_counter2:inst6|lpm_counter:lpm_counter_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst35|lpm_counter2:inst5|lpm_counter:lpm_counter_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst35|lpm_counter2:inst6|lpm_counter:lpm_counter_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst36|lpm_counter2:inst5|lpm_counter:lpm_counter_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst36|lpm_counter2:inst6|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_t3i
# storage
db|CourseWork.(63).cnf
db|CourseWork.(63).cnf
# case_insensitive
# source_file
db|cntr_t3i.tdf
c25226a942d7ba939ce5f17fc3d2c22e
7
# used_port {
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
CPU:inst|CacheBlock:inst10|LFUBlock:inst33|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated
CPU:inst|CacheBlock:inst10|LFUBlock:inst33|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated
CPU:inst|CacheBlock:inst10|LFUBlock:inst34|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated
CPU:inst|CacheBlock:inst10|LFUBlock:inst34|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated
CPU:inst|CacheBlock:inst10|LFUBlock:inst35|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated
CPU:inst|CacheBlock:inst10|LFUBlock:inst35|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated
CPU:inst|CacheBlock:inst10|LFUBlock:inst36|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated
CPU:inst|CacheBlock:inst10|LFUBlock:inst36|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated
}
# macro_sequence

# end
# entity
lpm_decode3
# storage
db|CourseWork.(64).cnf
db|CourseWork.(64).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_decode3.vhd
fc69f6ebdca8a71e9b521d4d0421815
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|CacheBlock:inst10|lpm_decode3:inst4
CPU:inst|CacheBlock:inst10|LFUBlock:inst33|lpm_decode3:inst53
CPU:inst|CacheBlock:inst10|LFUBlock:inst34|lpm_decode3:inst53
CPU:inst|CacheBlock:inst10|LFUBlock:inst35|lpm_decode3:inst53
CPU:inst|CacheBlock:inst10|LFUBlock:inst36|lpm_decode3:inst53
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_decode
# storage
db|CourseWork.(65).cnf
db|CourseWork.(65).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_DECODES
16
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_e9f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq9
-1
3
eq8
-1
3
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CPU:inst|CacheBlock:inst10|lpm_decode3:inst4|lpm_decode:lpm_decode_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst33|lpm_decode3:inst53|lpm_decode:lpm_decode_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst34|lpm_decode3:inst53|lpm_decode:lpm_decode_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst35|lpm_decode3:inst53|lpm_decode:lpm_decode_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst36|lpm_decode3:inst53|lpm_decode:lpm_decode_component
}
# macro_sequence

# end
# entity
lpm_compare3
# storage
db|CourseWork.(66).cnf
db|CourseWork.(66).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_compare3.vhd
88d5a1bdd9b827ef8436d5fe1f2daa4e
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|CacheBlock:inst10|LFUBlock:inst33|lpm_compare3:inst7
CPU:inst|CacheBlock:inst10|LFUBlock:inst34|lpm_compare3:inst7
CPU:inst|CacheBlock:inst10|LFUBlock:inst35|lpm_compare3:inst7
CPU:inst|CacheBlock:inst10|LFUBlock:inst36|lpm_compare3:inst7
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_compare
# storage
db|CourseWork.(67).cnf
db|CourseWork.(67).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_compare.tdf
c970ec48c9d7d7f713d7075c8e1a6b2
7
# user_parameter {
lpm_width
5
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_20h
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
AleB
-1
3
AgB
-1
3
}
# hierarchies {
CPU:inst|CacheBlock:inst10|LFUBlock:inst33|lpm_compare3:inst7|lpm_compare:lpm_compare_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst34|lpm_compare3:inst7|lpm_compare:lpm_compare_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst35|lpm_compare3:inst7|lpm_compare:lpm_compare_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst36|lpm_compare3:inst7|lpm_compare:lpm_compare_component
}
# macro_sequence

# end
# entity
cmpr_20h
# storage
db|CourseWork.(68).cnf
db|CourseWork.(68).cnf
# case_insensitive
# source_file
db|cmpr_20h.tdf
c056b0e47ffb829e06bc6bc5d6a3f7
7
# used_port {
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aleb
-1
3
agb
-1
3
}
# hierarchies {
CPU:inst|CacheBlock:inst10|LFUBlock:inst33|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated
CPU:inst|CacheBlock:inst10|LFUBlock:inst34|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated
CPU:inst|CacheBlock:inst10|LFUBlock:inst35|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated
CPU:inst|CacheBlock:inst10|LFUBlock:inst36|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_20h:auto_generated
}
# macro_sequence

# end
# entity
lpm_counter1
# storage
db|CourseWork.(69).cnf
db|CourseWork.(69).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_counter1.vhd
74a3f6818ff3b3b2ab28588bd3f67f7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|MoveAddressRegister:inst60|lpm_counter1:inst1
CPU:inst|CacheBlock:inst10|lpm_counter1:inst2
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_counter
# storage
db|CourseWork.(70).cnf
db|CourseWork.(70).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_s3i
PARAMETER_UNKNOWN
USR
}
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|lpm_counter5:inst8|lpm_counter:lpm_counter_component
CPU:inst|ControlUnitBlock:inst|MoveRegisterRegister:inst73|lpm_counter5:inst20|lpm_counter:lpm_counter_component
CPU:inst|ControlUnitBlock:inst|NotRegisterBlock:inst121|lpm_counter5:inst20|lpm_counter:lpm_counter_component
CPU:inst|ControlUnitBlock:inst|NxorRegisterBlock:inst139|lpm_counter5:inst20|lpm_counter:lpm_counter_component
CPU:inst|ControlUnitBlock:inst|SubRegisterBlock:inst129|lpm_counter5:inst20|lpm_counter:lpm_counter_component
CPU:inst|ControlUnitBlock:inst|SubBlock:inst113|lpm_counter5:inst20|lpm_counter:lpm_counter_component
CPU:inst|ControlUnitBlock:inst|NxorBlock:inst109|lpm_counter5:inst20|lpm_counter:lpm_counter_component
CPU:inst|ControlUnitBlock:inst|RorBlock:inst112|lpm_counter5:inst20|lpm_counter:lpm_counter_component
CPU:inst|ControlUnitBlock:inst|NotBlock:inst110|lpm_counter5:inst20|lpm_counter:lpm_counter_component
CPU:inst|ControlUnitBlock:inst|Pop:inst79|lpm_counter5:inst20|lpm_counter:lpm_counter_component
CPU:inst|ControlUnitBlock:inst|Push:inst80|lpm_counter5:inst20|lpm_counter:lpm_counter_component
CPU:inst|ControlUnitBlock:inst|MoveAddressRegister:inst60|lpm_counter1:inst1|lpm_counter:lpm_counter_component
CPU:inst|ControlUnitBlock:inst|MoveRegisterAddress:inst48|lpm_counter5:inst1|lpm_counter:lpm_counter_component
CPU:inst|ControlUnitBlock:inst|RorRegisterBlock:inst138|lpm_counter5:inst20|lpm_counter:lpm_counter_component
CPU:inst|CacheBlock:inst10|lpm_counter1:inst2|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_s3i
# storage
db|CourseWork.(71).cnf
db|CourseWork.(71).cnf
# case_insensitive
# source_file
db|cntr_s3i.tdf
d81423137071eeab4cfe355ab4b42b9d
7
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated
CPU:inst|ControlUnitBlock:inst|MoveRegisterRegister:inst73|lpm_counter5:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated
CPU:inst|ControlUnitBlock:inst|NotRegisterBlock:inst121|lpm_counter5:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated
CPU:inst|ControlUnitBlock:inst|NxorRegisterBlock:inst139|lpm_counter5:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated
CPU:inst|ControlUnitBlock:inst|SubRegisterBlock:inst129|lpm_counter5:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated
CPU:inst|ControlUnitBlock:inst|SubBlock:inst113|lpm_counter5:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated
CPU:inst|ControlUnitBlock:inst|NxorBlock:inst109|lpm_counter5:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated
CPU:inst|ControlUnitBlock:inst|RorBlock:inst112|lpm_counter5:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated
CPU:inst|ControlUnitBlock:inst|NotBlock:inst110|lpm_counter5:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated
CPU:inst|ControlUnitBlock:inst|Pop:inst79|lpm_counter5:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated
CPU:inst|ControlUnitBlock:inst|Push:inst80|lpm_counter5:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated
CPU:inst|ControlUnitBlock:inst|MoveAddressRegister:inst60|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated
CPU:inst|ControlUnitBlock:inst|MoveRegisterAddress:inst48|lpm_counter5:inst1|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated
CPU:inst|ControlUnitBlock:inst|RorRegisterBlock:inst138|lpm_counter5:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated
CPU:inst|CacheBlock:inst10|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated
}
# macro_sequence

# end
# entity
lpm_dff2
# storage
db|CourseWork.(72).cnf
db|CourseWork.(72).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_dff2.vhd
713a822f8e17b3d895f41b039609a31
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|CacheBlock:inst10|lpm_dff2:inst1
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_ff
# storage
db|CourseWork.(73).cnf
db|CourseWork.(73).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_ff.tdf
46b042d3fd5eb2f17a9dfd3891afd1a
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FFTYPE
DFF
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
CPU:inst|CacheBlock:inst10|lpm_dff2:inst1|lpm_ff:lpm_ff_component
}
# macro_sequence

# end
# entity
BankBlock
# storage
db|CourseWork.(74).cnf
db|CourseWork.(74).cnf
# case_insensitive
# source_file
bankblock.bdf
757a14928b627610469bd57b9e746d
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
CPU:inst|CacheBlock:inst10|BankBlock:inst
CPU:inst|CacheBlock:inst10|BankBlock:inst18
}
# macro_sequence

# end
# entity
RowBlock
# storage
db|CourseWork.(75).cnf
db|CourseWork.(75).cnf
# case_insensitive
# source_file
rowblock.bdf
4c23e3245fcece74bddfd95cfe637f
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst1
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst2
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst3
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst1
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst2
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst3
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst
}
# macro_sequence

# end
# entity
lpm_dff1
# storage
db|CourseWork.(76).cnf
db|CourseWork.(76).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_dff1.vhd
fcbaed29f555d3e47787364aa95ac24
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst1|lpm_dff1:inst4
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst1|lpm_dff1:inst5
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst1|lpm_dff1:inst6
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst1|lpm_dff1:inst7
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst2|lpm_dff1:inst4
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst2|lpm_dff1:inst5
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst2|lpm_dff1:inst6
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst2|lpm_dff1:inst7
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst3|lpm_dff1:inst4
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst3|lpm_dff1:inst5
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst3|lpm_dff1:inst6
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst3|lpm_dff1:inst7
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst|lpm_dff1:inst4
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst|lpm_dff1:inst5
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst|lpm_dff1:inst6
CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst|lpm_dff1:inst7
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst1|lpm_dff1:inst4
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst1|lpm_dff1:inst5
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst1|lpm_dff1:inst6
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst1|lpm_dff1:inst7
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst2|lpm_dff1:inst4
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst2|lpm_dff1:inst5
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst2|lpm_dff1:inst6
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst2|lpm_dff1:inst7
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst3|lpm_dff1:inst4
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst3|lpm_dff1:inst5
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst3|lpm_dff1:inst6
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst3|lpm_dff1:inst7
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst|lpm_dff1:inst4
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst|lpm_dff1:inst5
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst|lpm_dff1:inst6
CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst|lpm_dff1:inst7
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_compare4
# storage
db|CourseWork.(78).cnf
db|CourseWork.(78).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_compare4.vhd
632bc65d9f9279962f848299def99d
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|CacheBlock:inst10|LFUBlock:inst33|lpm_compare4:inst17
CPU:inst|CacheBlock:inst10|LFUBlock:inst33|lpm_compare4:inst18
CPU:inst|CacheBlock:inst10|LFUBlock:inst34|lpm_compare4:inst17
CPU:inst|CacheBlock:inst10|LFUBlock:inst34|lpm_compare4:inst18
CPU:inst|CacheBlock:inst10|LFUBlock:inst35|lpm_compare4:inst17
CPU:inst|CacheBlock:inst10|LFUBlock:inst35|lpm_compare4:inst18
CPU:inst|CacheBlock:inst10|LFUBlock:inst36|lpm_compare4:inst17
CPU:inst|CacheBlock:inst10|LFUBlock:inst36|lpm_compare4:inst18
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_compare
# storage
db|CourseWork.(79).cnf
db|CourseWork.(79).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_compare.tdf
c970ec48c9d7d7f713d7075c8e1a6b2
7
# user_parameter {
lpm_width
5
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_pni
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
AgB
-1
3
datab4
-1
1
datab3
-1
1
datab2
-1
1
datab1
-1
1
datab0
-1
1
}
# hierarchies {
CPU:inst|CacheBlock:inst10|LFUBlock:inst33|lpm_compare4:inst17|lpm_compare:lpm_compare_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst33|lpm_compare4:inst18|lpm_compare:lpm_compare_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst34|lpm_compare4:inst17|lpm_compare:lpm_compare_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst34|lpm_compare4:inst18|lpm_compare:lpm_compare_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst35|lpm_compare4:inst17|lpm_compare:lpm_compare_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst35|lpm_compare4:inst18|lpm_compare:lpm_compare_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst36|lpm_compare4:inst17|lpm_compare:lpm_compare_component
CPU:inst|CacheBlock:inst10|LFUBlock:inst36|lpm_compare4:inst18|lpm_compare:lpm_compare_component
}
# macro_sequence

# end
# entity
cmpr_pni
# storage
db|CourseWork.(80).cnf
db|CourseWork.(80).cnf
# case_insensitive
# source_file
db|cmpr_pni.tdf
cff16a63e3c08eb3349e129d869615e
7
# used_port {
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
agb
-1
3
}
# hierarchies {
CPU:inst|CacheBlock:inst10|LFUBlock:inst33|lpm_compare4:inst17|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated
CPU:inst|CacheBlock:inst10|LFUBlock:inst33|lpm_compare4:inst18|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated
CPU:inst|CacheBlock:inst10|LFUBlock:inst34|lpm_compare4:inst17|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated
CPU:inst|CacheBlock:inst10|LFUBlock:inst34|lpm_compare4:inst18|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated
CPU:inst|CacheBlock:inst10|LFUBlock:inst35|lpm_compare4:inst17|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated
CPU:inst|CacheBlock:inst10|LFUBlock:inst35|lpm_compare4:inst18|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated
CPU:inst|CacheBlock:inst10|LFUBlock:inst36|lpm_compare4:inst17|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated
CPU:inst|CacheBlock:inst10|LFUBlock:inst36|lpm_compare4:inst18|lpm_compare:lpm_compare_component|cmpr_pni:auto_generated
}
# macro_sequence

# end
# entity
lpm_decode4
# storage
db|CourseWork.(81).cnf
db|CourseWork.(81).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_decode4.vhd
7ac16b82524bd3c24dd4748eb9167d2e
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|CacheBlock:inst10|lpm_decode4:inst3
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_decode
# storage
db|CourseWork.(82).cnf
db|CourseWork.(82).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
2
PARAMETER_SIGNED_DEC
USR
LPM_DECODES
4
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_p7f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CPU:inst|CacheBlock:inst10|lpm_decode4:inst3|lpm_decode:lpm_decode_component
}
# macro_sequence

# end
# entity
decode_p7f
# storage
db|CourseWork.(83).cnf
db|CourseWork.(83).cnf
# case_insensitive
# source_file
db|decode_p7f.tdf
1f25a54cf848a519645cb9d38745bac
7
# used_port {
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CPU:inst|CacheBlock:inst10|lpm_decode4:inst3|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
}
# macro_sequence

# end
# entity
lpm_counter3
# storage
db|CourseWork.(84).cnf
db|CourseWork.(84).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_counter3.vhd
c46ab2f5abfe2263530472428f6a313
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|CacheBlock:inst10|lpm_counter3:inst47
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_counter
# storage
db|CourseWork.(85).cnf
db|CourseWork.(85).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
2
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_6oi
PARAMETER_UNKNOWN
USR
}
# used_port {
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
aclr
-1
3
}
# hierarchies {
CPU:inst|CacheBlock:inst10|lpm_counter3:inst47|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_6oi
# storage
db|CourseWork.(86).cnf
db|CourseWork.(86).cnf
# case_insensitive
# source_file
db|cntr_6oi.tdf
6f351b43ded5c5f75f0280cfd1ba45
7
# used_port {
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
aclr
-1
3
}
# hierarchies {
CPU:inst|CacheBlock:inst10|lpm_counter3:inst47|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|CourseWork.(87).cnf
db|CourseWork.(87).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
3
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_7oi
PARAMETER_UNKNOWN
USR
}
# used_port {
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
aclr
-1
3
}
# macro_sequence

# end
# entity
cntr_7oi
# storage
db|CourseWork.(88).cnf
db|CourseWork.(88).cnf
# case_insensitive
# source_file
db|cntr_7oi.tdf
f324bc2d28dfd692d30caec4a16f0e0
7
# used_port {
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
aclr
-1
3
}
# macro_sequence

# end
# entity
lpm_decode6
# storage
db|CourseWork.(89).cnf
db|CourseWork.(89).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_decode6.vhd
2a4814982cfbd3e14cdd9a31daadc2
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|lpm_decode6:inst
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_decode
# storage
db|CourseWork.(90).cnf
db|CourseWork.(90).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_DECODES
16
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_e9f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq9
-1
3
eq8
-1
3
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq15
-1
3
eq14
-1
3
eq13
-1
3
eq12
-1
3
eq11
-1
3
eq10
-1
3
eq1
-1
3
eq0
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|lpm_decode6:inst|lpm_decode:lpm_decode_component
}
# macro_sequence

# end
# entity
lpm_counter4
# storage
db|CourseWork.(91).cnf
db|CourseWork.(91).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_counter4.vhd
35ff725941fa6b3f0c72edeeaf885ee
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|lpm_counter4:inst5
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_counter
# storage
db|CourseWork.(92).cnf
db|CourseWork.(92).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_4bj
PARAMETER_UNKNOWN
USR
}
# used_port {
sload
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
clk_en
-1
3
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_4bj
# storage
db|CourseWork.(93).cnf
db|CourseWork.(93).cnf
# case_insensitive
# source_file
db|cntr_4bj.tdf
cec37bd49d41b45aae1b8db4abb2de7
7
# used_port {
sload
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
clk_en
-1
3
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated
}
# macro_sequence

# end
# entity
CacheWithMemory
# storage
db|CourseWork.(95).cnf
db|CourseWork.(95).cnf
# case_insensitive
# source_file
cachewithmemory.bdf
d751b5649a32d1d95d4525cd89babfb1
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# macro_sequence

# end
# entity
lpm_decode
# storage
db|CourseWork.(94).cnf
db|CourseWork.(94).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_UNKNOWN
USR
LPM_DECODES
16
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_e9f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq9
-1
3
eq8
-1
3
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq10
-1
3
eq1
-1
3
eq0
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|CourseWork.(100).cnf
db|CourseWork.(100).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_8oi
PARAMETER_UNKNOWN
USR
}
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
aclr
-1
3
}
# macro_sequence

# end
# entity
cntr_8oi
# storage
db|CourseWork.(101).cnf
db|CourseWork.(101).cnf
# case_insensitive
# source_file
db|cntr_8oi.tdf
ee3fde20b629117ace12e9c0e4a6b40
7
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
aclr
-1
3
}
# macro_sequence

# end
# entity
MemoryBlock
# storage
db|CourseWork.(98).cnf
db|CourseWork.(98).cnf
# case_insensitive
# source_file
memoryblock.bdf
5896f62cec0a4a158fbfd3741283dd5
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
MemoryBlock:inst1
}
# macro_sequence

# end
# entity
LFUBlock
# storage
db|CourseWork.(102).cnf
db|CourseWork.(102).cnf
# case_insensitive
# source_file
lfublock.bdf
a3a6d6f24cf09aeffdeb87ff43c846f7
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
CPU:inst|CacheBlock:inst10|LFUBlock:inst33
CPU:inst|CacheBlock:inst10|LFUBlock:inst34
CPU:inst|CacheBlock:inst10|LFUBlock:inst35
CPU:inst|CacheBlock:inst10|LFUBlock:inst36
}
# macro_sequence

# end
# entity
lpm_decode7
# storage
db|CourseWork.(11).cnf
db|CourseWork.(11).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_decode7.vhd
57504f9eaad6581bf684f989ea7a8fe8
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|MoveRegisterAddress:inst48|lpm_decode7:inst2
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_decode
# storage
db|CourseWork.(17).cnf
db|CourseWork.(17).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_DECODES
16
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_e9f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|MoveRegisterAddress:inst48|lpm_decode7:inst2|lpm_decode:lpm_decode_component
}
# macro_sequence

# end
# entity
lpm_bustri3
# storage
db|CourseWork.(18).cnf
db|CourseWork.(18).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_bustri3.vhd
f6feff95bb4f575a51cc9698c953551
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|MoveRegisterRegister:inst73|lpm_bustri3:inst3
CPU:inst|ControlUnitBlock:inst|MoveRegisterRegister:inst73|lpm_bustri3:inst2
CPU:inst|ControlUnitBlock:inst|MoveRegisterRegister:inst73|lpm_bustri3:inst6
CPU:inst|ControlUnitBlock:inst|NotRegisterBlock:inst121|lpm_bustri3:inst2
CPU:inst|ControlUnitBlock:inst|NotRegisterBlock:inst121|lpm_bustri3:inst6
CPU:inst|ControlUnitBlock:inst|NxorRegisterBlock:inst139|lpm_bustri3:inst3
CPU:inst|ControlUnitBlock:inst|NxorRegisterBlock:inst139|lpm_bustri3:inst2
CPU:inst|ControlUnitBlock:inst|NxorRegisterBlock:inst139|lpm_bustri3:inst6
CPU:inst|ControlUnitBlock:inst|SubRegisterBlock:inst129|lpm_bustri3:inst3
CPU:inst|ControlUnitBlock:inst|SubRegisterBlock:inst129|lpm_bustri3:inst2
CPU:inst|ControlUnitBlock:inst|SubRegisterBlock:inst129|lpm_bustri3:inst6
CPU:inst|ControlUnitBlock:inst|SubBlock:inst113|lpm_bustri3:inst4
CPU:inst|ControlUnitBlock:inst|SubBlock:inst113|lpm_bustri3:inst5
CPU:inst|ControlUnitBlock:inst|NxorBlock:inst109|lpm_bustri3:inst4
CPU:inst|ControlUnitBlock:inst|NxorBlock:inst109|lpm_bustri3:inst5
CPU:inst|ControlUnitBlock:inst|RorBlock:inst112|lpm_bustri3:inst4
CPU:inst|ControlUnitBlock:inst|RorBlock:inst112|lpm_bustri3:inst5
CPU:inst|ControlUnitBlock:inst|NotBlock:inst110|lpm_bustri3:inst4
CPU:inst|ControlUnitBlock:inst|Pop:inst79|lpm_bustri3:inst3
CPU:inst|ControlUnitBlock:inst|Push:inst80|lpm_bustri3:inst3
CPU:inst|ControlUnitBlock:inst|MoveAddressRegister:inst60|lpm_bustri3:inst3
CPU:inst|ControlUnitBlock:inst|MoveRegisterAddress:inst48|lpm_bustri3:inst3
CPU:inst|ControlUnitBlock:inst|RorRegisterBlock:inst138|lpm_bustri3:inst3
CPU:inst|ControlUnitBlock:inst|RorRegisterBlock:inst138|lpm_bustri3:inst2
CPU:inst|ControlUnitBlock:inst|RorRegisterBlock:inst138|lpm_bustri3:inst6
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_bustri
# storage
db|CourseWork.(22).cnf
db|CourseWork.(22).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_bustri.tdf
9e81b53c45b3aeaef540b95aa6d11233
7
# user_parameter {
LPM_WIDTH
3
PARAMETER_SIGNED_DEC
USR
}
# used_port {
tridata2
-1
3
tridata1
-1
3
tridata0
-1
3
enabledt
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|MoveRegisterRegister:inst73|lpm_bustri3:inst3|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|MoveRegisterRegister:inst73|lpm_bustri3:inst2|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|MoveRegisterRegister:inst73|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|NotRegisterBlock:inst121|lpm_bustri3:inst2|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|NotRegisterBlock:inst121|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|NxorRegisterBlock:inst139|lpm_bustri3:inst3|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|NxorRegisterBlock:inst139|lpm_bustri3:inst2|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|NxorRegisterBlock:inst139|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|SubRegisterBlock:inst129|lpm_bustri3:inst3|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|SubRegisterBlock:inst129|lpm_bustri3:inst2|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|SubRegisterBlock:inst129|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|SubBlock:inst113|lpm_bustri3:inst4|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|SubBlock:inst113|lpm_bustri3:inst5|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|NxorBlock:inst109|lpm_bustri3:inst4|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|NxorBlock:inst109|lpm_bustri3:inst5|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|RorBlock:inst112|lpm_bustri3:inst4|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|RorBlock:inst112|lpm_bustri3:inst5|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|NotBlock:inst110|lpm_bustri3:inst4|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|Pop:inst79|lpm_bustri3:inst3|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|Push:inst80|lpm_bustri3:inst3|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|MoveAddressRegister:inst60|lpm_bustri3:inst3|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|MoveRegisterAddress:inst48|lpm_bustri3:inst3|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|RorRegisterBlock:inst138|lpm_bustri3:inst3|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|RorRegisterBlock:inst138|lpm_bustri3:inst2|lpm_bustri:lpm_bustri_component
CPU:inst|ControlUnitBlock:inst|RorRegisterBlock:inst138|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component
}
# macro_sequence

# end
# entity
lpm_decode
# storage
db|CourseWork.(106).cnf
db|CourseWork.(106).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_DECODES
16
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_e9f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq4
-1
3
eq3
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
lpm_decode5
# storage
db|CourseWork.(103).cnf
db|CourseWork.(103).cnf
# case_insensitive
# source_file
lpm_decode5.tdf
e44b5b8acc71f998d3cc4e251b9dba4
7
# used_port {
eq9
-1
3
eq8
-1
3
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq12
-1
3
eq10
-1
3
eq1
-1
3
eq0
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|lpm_decode5:inst10
}
# macro_sequence

# end
# entity
lpm_decode
# storage
db|CourseWork.(107).cnf
db|CourseWork.(107).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_UNKNOWN
USR
LPM_DECODES
16
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_e9f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq9
-1
3
eq8
-1
3
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq12
-1
3
eq10
-1
3
eq1
-1
3
eq0
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|lpm_decode5:inst10|lpm_decode:lpm_decode_component
}
# macro_sequence

# end
# entity
POHBlock
# storage
db|CourseWork.(110).cnf
db|CourseWork.(110).cnf
# case_insensitive
# source_file
pohblock.bdf
f6cd2eab43f4453b94fed6fdd26fd083
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
CPU:inst|POHBlock:inst6
}
# macro_sequence

# end
# entity
lpm_decode
# storage
db|CourseWork.(96).cnf
db|CourseWork.(96).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_DECODES
16
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_e9f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
lpm_counter5
# storage
db|CourseWork.(97).cnf
db|CourseWork.(97).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_counter5.vhd
f25aff52cf7e5b0678b6a31074e592
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|lpm_counter5:inst8
CPU:inst|ControlUnitBlock:inst|MoveRegisterRegister:inst73|lpm_counter5:inst20
CPU:inst|ControlUnitBlock:inst|NotRegisterBlock:inst121|lpm_counter5:inst20
CPU:inst|ControlUnitBlock:inst|NxorRegisterBlock:inst139|lpm_counter5:inst20
CPU:inst|ControlUnitBlock:inst|SubRegisterBlock:inst129|lpm_counter5:inst20
CPU:inst|ControlUnitBlock:inst|SubBlock:inst113|lpm_counter5:inst20
CPU:inst|ControlUnitBlock:inst|NxorBlock:inst109|lpm_counter5:inst20
CPU:inst|ControlUnitBlock:inst|RorBlock:inst112|lpm_counter5:inst20
CPU:inst|ControlUnitBlock:inst|NotBlock:inst110|lpm_counter5:inst20
CPU:inst|ControlUnitBlock:inst|Pop:inst79|lpm_counter5:inst20
CPU:inst|ControlUnitBlock:inst|Push:inst80|lpm_counter5:inst20
CPU:inst|ControlUnitBlock:inst|MoveRegisterAddress:inst48|lpm_counter5:inst1
CPU:inst|ControlUnitBlock:inst|RorRegisterBlock:inst138|lpm_counter5:inst20
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
MoveRegisterAddress
# storage
db|CourseWork.(104).cnf
db|CourseWork.(104).cnf
# case_insensitive
# source_file
moveregisteraddress.bdf
261694d3be2824a87278abe50265f19
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|MoveRegisterAddress:inst48
}
# macro_sequence

# end
# entity
lpm_decode
# storage
db|CourseWork.(111).cnf
db|CourseWork.(111).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_DECODES
16
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_e9f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq11
-1
3
eq10
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
CPU
# storage
db|CourseWork.(77).cnf
db|CourseWork.(77).cnf
# case_insensitive
# source_file
cpu.bdf
c8fc2625aec8d8a75b38cac9517d1b48
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
CPU:inst
}
# macro_sequence

# end
# entity
lpm_decode
# storage
db|CourseWork.(109).cnf
db|CourseWork.(109).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_DECODES
16
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_e9f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq6
-1
3
eq5
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
NotRegisterBlock
# storage
db|CourseWork.(112).cnf
db|CourseWork.(112).cnf
# case_insensitive
# source_file
notregisterblock.bdf
83398599184a282a73f7b68fd738bd94
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|NotRegisterBlock:inst121
}
# macro_sequence

# end
# entity
lpm_decode13
# storage
db|CourseWork.(113).cnf
db|CourseWork.(113).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_decode13.vhd
32393c48992d12c588ee59de4a0fa22
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|NotRegisterBlock:inst121|lpm_decode13:inst
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_decode
# storage
db|CourseWork.(114).cnf
db|CourseWork.(114).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_DECODES
16
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_e9f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq8
-1
3
eq7
-1
3
eq6
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|NotRegisterBlock:inst121|lpm_decode13:inst|lpm_decode:lpm_decode_component
}
# macro_sequence

# end
# entity
NxorRegisterBlock
# storage
db|CourseWork.(115).cnf
db|CourseWork.(115).cnf
# case_insensitive
# source_file
nxorregisterblock.bdf
1446b9c868a8b62fbb313e52aed1961f
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|NxorRegisterBlock:inst139
}
# macro_sequence

# end
# entity
lpm_decode12
# storage
db|CourseWork.(116).cnf
db|CourseWork.(116).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_decode12.vhd
f52b19976dcd794f0cf3f117785637a
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|NxorRegisterBlock:inst139|lpm_decode12:inst8
CPU:inst|ControlUnitBlock:inst|SubRegisterBlock:inst129|lpm_decode12:inst8
CPU:inst|ControlUnitBlock:inst|RorRegisterBlock:inst138|lpm_decode12:inst8
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_decode
# storage
db|CourseWork.(117).cnf
db|CourseWork.(117).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_DECODES
16
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_e9f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq8
-1
3
eq7
-1
3
eq6
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|NxorRegisterBlock:inst139|lpm_decode12:inst8|lpm_decode:lpm_decode_component
CPU:inst|ControlUnitBlock:inst|SubRegisterBlock:inst129|lpm_decode12:inst8|lpm_decode:lpm_decode_component
CPU:inst|ControlUnitBlock:inst|RorRegisterBlock:inst138|lpm_decode12:inst8|lpm_decode:lpm_decode_component
}
# macro_sequence

# end
# entity
SubRegisterBlock
# storage
db|CourseWork.(118).cnf
db|CourseWork.(118).cnf
# case_insensitive
# source_file
subregisterblock.bdf
7e1c9360f49ff6f982cc6e18780132
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|SubRegisterBlock:inst129
}
# macro_sequence

# end
# entity
SubBlock
# storage
db|CourseWork.(119).cnf
db|CourseWork.(119).cnf
# case_insensitive
# source_file
subblock.bdf
32e3d2c0cd8b1438465244a41884f0
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|SubBlock:inst113
}
# macro_sequence

# end
# entity
lpm_decode11
# storage
db|CourseWork.(120).cnf
db|CourseWork.(120).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_decode11.vhd
c4f95f154b6d3e2a1b9c8b275f4699e
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|SubBlock:inst113|lpm_decode11:inst3
CPU:inst|ControlUnitBlock:inst|NxorBlock:inst109|lpm_decode11:inst3
CPU:inst|ControlUnitBlock:inst|RorBlock:inst112|lpm_decode11:inst3
CPU:inst|ControlUnitBlock:inst|NotBlock:inst110|lpm_decode11:inst3
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_decode
# storage
db|CourseWork.(121).cnf
db|CourseWork.(121).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_DECODES
16
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_e9f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|SubBlock:inst113|lpm_decode11:inst3|lpm_decode:lpm_decode_component
CPU:inst|ControlUnitBlock:inst|NxorBlock:inst109|lpm_decode11:inst3|lpm_decode:lpm_decode_component
CPU:inst|ControlUnitBlock:inst|RorBlock:inst112|lpm_decode11:inst3|lpm_decode:lpm_decode_component
CPU:inst|ControlUnitBlock:inst|NotBlock:inst110|lpm_decode11:inst3|lpm_decode:lpm_decode_component
}
# macro_sequence

# end
# entity
NxorBlock
# storage
db|CourseWork.(122).cnf
db|CourseWork.(122).cnf
# case_insensitive
# source_file
nxorblock.bdf
5d51ca593e7793af8ea8d8801f9ce714
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|NxorBlock:inst109
}
# macro_sequence

# end
# entity
RorBlock
# storage
db|CourseWork.(123).cnf
db|CourseWork.(123).cnf
# case_insensitive
# source_file
rorblock.bdf
538dfd6f7b40b87bd45ae03ed55bc438
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|RorBlock:inst112
}
# macro_sequence

# end
# entity
NotBlock
# storage
db|CourseWork.(124).cnf
db|CourseWork.(124).cnf
# case_insensitive
# source_file
notblock.bdf
2a22932e525427cf5c146ffac19c97a
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|NotBlock:inst110
}
# macro_sequence

# end
# entity
Pop
# storage
db|CourseWork.(125).cnf
db|CourseWork.(125).cnf
# case_insensitive
# source_file
pop.bdf
a3374037f758e2439b869186da26a41
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|Pop:inst79
}
# macro_sequence

# end
# entity
lpm_decode10
# storage
db|CourseWork.(126).cnf
db|CourseWork.(126).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_decode10.vhd
c44da37eb35c8a71c6ccb0464b4c71b5
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|Pop:inst79|lpm_decode10:inst
CPU:inst|ControlUnitBlock:inst|Push:inst80|lpm_decode10:inst
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_decode
# storage
db|CourseWork.(127).cnf
db|CourseWork.(127).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_DECODES
16
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_e9f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq2
-1
3
eq1
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|Pop:inst79|lpm_decode10:inst|lpm_decode:lpm_decode_component
CPU:inst|ControlUnitBlock:inst|Push:inst80|lpm_decode10:inst|lpm_decode:lpm_decode_component
}
# macro_sequence

# end
# entity
Push
# storage
db|CourseWork.(128).cnf
db|CourseWork.(128).cnf
# case_insensitive
# source_file
push.bdf
8ba5677388e51de42b18c9401710bd8d
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|Push:inst80
}
# macro_sequence

# end
# entity
lpm_decode8
# storage
db|CourseWork.(130).cnf
db|CourseWork.(130).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_decode8.vhd
85f0c59425cfae98e92f88868e9f76
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|MoveAddressRegister:inst60|lpm_decode8:inst2
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_decode
# storage
db|CourseWork.(131).cnf
db|CourseWork.(131).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_DECODES
16
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_e9f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq11
-1
3
eq10
-1
3
eq1
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|MoveAddressRegister:inst60|lpm_decode8:inst2|lpm_decode:lpm_decode_component
}
# macro_sequence

# end
# entity
RorRegisterBlock
# storage
db|CourseWork.(132).cnf
db|CourseWork.(132).cnf
# case_insensitive
# source_file
rorregisterblock.bdf
a0fdcdd1f543346563a065417366c871
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|RorRegisterBlock:inst138
}
# macro_sequence

# end
# entity
lpm_dff4
# storage
db|CourseWork.(133).cnf
db|CourseWork.(133).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_dff4.vhd
c4f4718b774dabd4e76b69a765c734
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|lpm_dff4:inst1
CPU:inst|ControlUnitBlock:inst|lpm_dff4:inst2
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_ff
# storage
db|CourseWork.(134).cnf
db|CourseWork.(134).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_ff.tdf
46b042d3fd5eb2f17a9dfd3891afd1a
7
# user_parameter {
LPM_WIDTH
1
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FFTYPE
DFF
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q0
-1
3
enable
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|lpm_dff4:inst1|lpm_ff:lpm_ff_component
CPU:inst|ControlUnitBlock:inst|lpm_dff4:inst2|lpm_ff:lpm_ff_component
}
# macro_sequence

# end
# entity
CacheBlock
# storage
db|CourseWork.(135).cnf
db|CourseWork.(135).cnf
# case_insensitive
# source_file
cacheblock.bdf
c9c651e075c5d3585c7be2c133112e5
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
CPU:inst|CacheBlock:inst10
}
# macro_sequence

# end
# entity
StackBlock
# storage
db|CourseWork.(136).cnf
db|CourseWork.(136).cnf
# case_insensitive
# source_file
stackblock.bdf
42869a2cb7a4647b5b1bf22f5a61ce6
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
CPU:inst|StackBlock:inst12
}
# macro_sequence

# end
# entity
lpm_clshift0
# storage
db|CourseWork.(138).cnf
db|CourseWork.(138).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_clshift0.vhd
93b73dc4a5a12d666790d4420f6b89d
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|AluBlock:inst13|lpm_clshift0:inst3
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_clshift
# storage
db|CourseWork.(139).cnf
db|CourseWork.(139).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_clshift.tdf
89561ba8d0cb7cce575c9c72d6ad22ad
7
# user_parameter {
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LPM_SHIFTTYPE
ROTATE
PARAMETER_UNKNOWN
USR
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHDIST
3
PARAMETER_SIGNED_DEC
USR
CBXI_PARAMETER
lpm_clshift_5gc
PARAMETER_UNKNOWN
USR
}
# used_port {
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
distance2
-1
3
distance1
-1
3
distance0
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
direction
-1
2
}
# hierarchies {
CPU:inst|AluBlock:inst13|lpm_clshift0:inst3|lpm_clshift:lpm_clshift_component
}
# macro_sequence

# end
# entity
lpm_clshift_5gc
# storage
db|CourseWork.(140).cnf
db|CourseWork.(140).cnf
# case_insensitive
# source_file
db|lpm_clshift_5gc.tdf
6070db2745f2fb73a8df8889193bf9
7
# used_port {
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
distance2
-1
3
distance1
-1
3
distance0
-1
3
direction
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CPU:inst|AluBlock:inst13|lpm_clshift0:inst3|lpm_clshift:lpm_clshift_component|lpm_clshift_5gc:auto_generated
}
# macro_sequence

# end
# entity
lpm_compare5
# storage
db|CourseWork.(141).cnf
db|CourseWork.(141).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_compare5.vhd
fd1a13084492287c5599ff3870e198
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|AluBlock:inst13|lpm_compare5:inst13
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_compare
# storage
db|CourseWork.(142).cnf
db|CourseWork.(142).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_compare.tdf
c970ec48c9d7d7f713d7075c8e1a6b2
7
# user_parameter {
lpm_width
9
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_rni
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
AeB
-1
3
datab8
-1
1
datab7
-1
1
datab6
-1
1
datab5
-1
1
datab4
-1
1
datab3
-1
1
datab2
-1
1
datab1
-1
1
datab0
-1
1
}
# hierarchies {
CPU:inst|AluBlock:inst13|lpm_compare5:inst13|lpm_compare:lpm_compare_component
}
# macro_sequence

# end
# entity
cmpr_rni
# storage
db|CourseWork.(143).cnf
db|CourseWork.(143).cnf
# case_insensitive
# source_file
db|cmpr_rni.tdf
7b9fc69ac6142e42b4aa73ed49b6bf0
7
# used_port {
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
CPU:inst|AluBlock:inst13|lpm_compare5:inst13|lpm_compare:lpm_compare_component|cmpr_rni:auto_generated
}
# macro_sequence

# end
# entity
altsyncram_g3b1
# storage
db|CourseWork.(0).cnf
db|CourseWork.(0).cnf
# case_insensitive
# source_file
db|altsyncram_g3b1.tdf
b98726661fd7cc14dd49109f6eca33
7
# used_port {
wren_a
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a1
-1
3
q_a0
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
hexmemory.hex
9a7dea1a706b4b9326e39cf4ae554aaf
}
# hierarchies {
MemoryBlock:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated
}
# macro_sequence

# end
# entity
altsyncram_d061
# storage
db|CourseWork.(99).cnf
db|CourseWork.(99).cnf
# case_insensitive
# source_file
db|altsyncram_d061.tdf
e4c3b3b5dca26b26e0d3e0caaea3e3e
7
# used_port {
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a1
-1
3
q_a0
-1
3
clock1
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
hexmemory.hex
9a7dea1a706b4b9326e39cf4ae554aaf
}
# hierarchies {
MemoryBlock:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_d061:auto_generated
}
# macro_sequence

# end
# entity
MainScheme
# storage
db|CourseWork.(105).cnf
db|CourseWork.(105).cnf
# case_insensitive
# source_file
mainscheme.bdf
58f0ddcf9c12c9174b34d4b6a4123ec
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
|
}
# macro_sequence

# end
# entity
ControlUnitBlock
# storage
db|CourseWork.(108).cnf
db|CourseWork.(108).cnf
# case_insensitive
# source_file
controlunitblock.bdf
4654456785a049d08f67c6569aa7a75
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst
}
# macro_sequence

# end
# entity
MoveRegisterRegister
# storage
db|CourseWork.(129).cnf
db|CourseWork.(129).cnf
# case_insensitive
# source_file
moveregisterregister.bdf
f3d3b3fafb9be87f95258241d3cee7
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|MoveRegisterRegister:inst73
}
# macro_sequence

# end
# entity
lpm_decode9
# storage
db|CourseWork.(137).cnf
db|CourseWork.(137).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_decode9.vhd
155472ea6ef73253dea15210d3246814
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|MoveRegisterRegister:inst73|lpm_decode9:inst
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_decode
# storage
db|CourseWork.(144).cnf
db|CourseWork.(144).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_DECODES
16
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_e9f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq8
-1
3
eq7
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|MoveRegisterRegister:inst73|lpm_decode9:inst|lpm_decode:lpm_decode_component
}
# macro_sequence

# end
# entity
MoveAddressRegister
# storage
db|CourseWork.(145).cnf
db|CourseWork.(145).cnf
# case_insensitive
# source_file
moveaddressregister.bdf
466432bfbcecbd366445f4dbf6562fb
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
CPU:inst|ControlUnitBlock:inst|MoveAddressRegister:inst60
}
# macro_sequence

# end
# entity
AluBlock
# storage
db|CourseWork.(146).cnf
db|CourseWork.(146).cnf
# case_insensitive
# source_file
alublock.bdf
8676f1d5b6406cb371116c8ca237a563
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
CPU:inst|AluBlock:inst13
}
# macro_sequence

# end
# complete
