{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673795787010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673795787011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 15 16:16:26 2023 " "Processing started: Sun Jan 15 16:16:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673795787011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673795787011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sandbox -c Sandbox " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sandbox -c Sandbox" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673795787011 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673795787267 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673795787267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Pong/Entry_Pong.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/Pong/Entry_Pong.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Entry_Pong-behaviour " "Found design unit 1: Entry_Pong-behaviour" {  } { { "src/Pong/Entry_Pong.vhd" "" { Text "/home/qik/Projects/FPGA/src/Pong/Entry_Pong.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795800782 ""} { "Info" "ISGN_ENTITY_NAME" "1 Entry_Pong " "Found entity 1: Entry_Pong" {  } { { "src/Pong/Entry_Pong.vhd" "" { Text "/home/qik/Projects/FPGA/src/Pong/Entry_Pong.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795800782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673795800782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Vga/Entry_VGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/Vga/Entry_VGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Entry_VGA-behaviour " "Found design unit 1: Entry_VGA-behaviour" {  } { { "src/Vga/Entry_VGA.vhd" "" { Text "/home/qik/Projects/FPGA/src/Vga/Entry_VGA.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795800787 ""} { "Info" "ISGN_ENTITY_NAME" "1 Entry_VGA " "Found entity 1: Entry_VGA" {  } { { "src/Vga/Entry_VGA.vhd" "" { Text "/home/qik/Projects/FPGA/src/Vga/Entry_VGA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795800787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673795800787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/VendingMachine/Entry_VendingMachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/VendingMachine/Entry_VendingMachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Entry_VendingMachine-behaviour " "Found design unit 1: Entry_VendingMachine-behaviour" {  } { { "src/VendingMachine/Entry_VendingMachine.vhd" "" { Text "/home/qik/Projects/FPGA/src/VendingMachine/Entry_VendingMachine.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795800788 ""} { "Info" "ISGN_ENTITY_NAME" "1 Entry_VendingMachine " "Found entity 1: Entry_VendingMachine" {  } { { "src/VendingMachine/Entry_VendingMachine.vhd" "" { Text "/home/qik/Projects/FPGA/src/VendingMachine/Entry_VendingMachine.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795800788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673795800788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Entry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/Entry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Entry-behaviour " "Found design unit 1: Entry-behaviour" {  } { { "src/Entry.vhd" "" { Text "/home/qik/Projects/FPGA/src/Entry.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795800789 ""} { "Info" "ISGN_ENTITY_NAME" "1 Entry " "Found entity 1: Entry" {  } { { "src/Entry.vhd" "" { Text "/home/qik/Projects/FPGA/src/Entry.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795800789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673795800789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/EntryEntity/Sandbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/EntryEntity/Sandbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sandbox-behaviour " "Found design unit 1: Sandbox-behaviour" {  } { { "src/EntryEntity/Sandbox.vhd" "" { Text "/home/qik/Projects/FPGA/src/EntryEntity/Sandbox.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795800790 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sandbox " "Found entity 1: Sandbox" {  } { { "src/EntryEntity/Sandbox.vhd" "" { Text "/home/qik/Projects/FPGA/src/EntryEntity/Sandbox.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795800790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673795800790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Disp7Seg/Disp4x7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/Disp7Seg/Disp4x7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Disp4x7Seg-behaviour " "Found design unit 1: Disp4x7Seg-behaviour" {  } { { "src/Disp7Seg/Disp4x7Seg.vhd" "" { Text "/home/qik/Projects/FPGA/src/Disp7Seg/Disp4x7Seg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795800791 ""} { "Info" "ISGN_ENTITY_NAME" "1 Disp4x7Seg " "Found entity 1: Disp4x7Seg" {  } { { "src/Disp7Seg/Disp4x7Seg.vhd" "" { Text "/home/qik/Projects/FPGA/src/Disp7Seg/Disp4x7Seg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795800791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673795800791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Disp7Seg/Disp4x7Seg_Types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/Disp7Seg/Disp4x7Seg_Types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Disp4x7Seg_Types " "Found design unit 1: Disp4x7Seg_Types" {  } { { "src/Disp7Seg/Disp4x7Seg_Types.vhd" "" { Text "/home/qik/Projects/FPGA/src/Disp7Seg/Disp4x7Seg_Types.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795800792 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Disp4x7Seg_Types-body " "Found design unit 2: Disp4x7Seg_Types-body" {  } { { "src/Disp7Seg/Disp4x7Seg_Types.vhd" "" { Text "/home/qik/Projects/FPGA/src/Disp7Seg/Disp4x7Seg_Types.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795800792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673795800792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/VendingMachine/VendingMachine_Types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/VendingMachine/VendingMachine_Types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VendingMachine_Types " "Found design unit 1: VendingMachine_Types" {  } { { "src/VendingMachine/VendingMachine_Types.vhd" "" { Text "/home/qik/Projects/FPGA/src/VendingMachine/VendingMachine_Types.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795800793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673795800793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Utils/SingleClkKey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/Utils/SingleClkKey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SingleClkKey-behaviour " "Found design unit 1: SingleClkKey-behaviour" {  } { { "src/Utils/SingleClkKey.vhd" "" { Text "/home/qik/Projects/FPGA/src/Utils/SingleClkKey.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795800794 ""} { "Info" "ISGN_ENTITY_NAME" "1 SingleClkKey " "Found entity 1: SingleClkKey" {  } { { "src/Utils/SingleClkKey.vhd" "" { Text "/home/qik/Projects/FPGA/src/Utils/SingleClkKey.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795800794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673795800794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/VendingMachine/VendingMachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/VendingMachine/VendingMachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VendingMachine-behaviour " "Found design unit 1: VendingMachine-behaviour" {  } { { "src/VendingMachine/VendingMachine.vhd" "" { Text "/home/qik/Projects/FPGA/src/VendingMachine/VendingMachine.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795800795 ""} { "Info" "ISGN_ENTITY_NAME" "1 VendingMachine " "Found entity 1: VendingMachine" {  } { { "src/VendingMachine/VendingMachine.vhd" "" { Text "/home/qik/Projects/FPGA/src/VendingMachine/VendingMachine.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795800795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673795800795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Vga/VgaController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/Vga/VgaController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VgaController-behaviour " "Found design unit 1: VgaController-behaviour" {  } { { "src/Vga/VgaController.vhd" "" { Text "/home/qik/Projects/FPGA/src/Vga/VgaController.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795800796 ""} { "Info" "ISGN_ENTITY_NAME" "1 VgaController " "Found entity 1: VgaController" {  } { { "src/Vga/VgaController.vhd" "" { Text "/home/qik/Projects/FPGA/src/Vga/VgaController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795800796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673795800796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-SYN " "Found design unit 1: test-SYN" {  } { { "test.vhd" "" { Text "/home/qik/Projects/FPGA/test.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795800797 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "/home/qik/Projects/FPGA/test.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795800797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673795800797 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Entry " "Elaborating entity \"Entry\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673795800900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entry_Pong Entry_Pong:mainEntity " "Elaborating entity \"Entry_Pong\" for hierarchy \"Entry_Pong:mainEntity\"" {  } { { "src/Entry.vhd" "mainEntity" { Text "/home/qik/Projects/FPGA/src/Entry.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673795800902 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "out_buzzer Entry_Pong.vhd(14) " "VHDL Signal Declaration warning at Entry_Pong.vhd(14): used explicit default value for signal \"out_buzzer\" because signal was never assigned a value" {  } { { "src/Pong/Entry_Pong.vhd" "" { Text "/home/qik/Projects/FPGA/src/Pong/Entry_Pong.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1673795800904 "|Entry|Entry_Pong:mainEntity"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "out_leds Entry_Pong.vhd(15) " "VHDL Signal Declaration warning at Entry_Pong.vhd(15): used explicit default value for signal \"out_leds\" because signal was never assigned a value" {  } { { "src/Pong/Entry_Pong.vhd" "" { Text "/home/qik/Projects/FPGA/src/Pong/Entry_Pong.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1673795800904 "|Entry|Entry_Pong:mainEntity"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause Entry_Pong.vhd(156) " "VHDL Process Statement warning at Entry_Pong.vhd(156): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/Pong/Entry_Pong.vhd" "" { Text "/home/qik/Projects/FPGA/src/Pong/Entry_Pong.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673795800906 "|Entry|Entry_Pong:mainEntity"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause Entry_Pong.vhd(165) " "VHDL Process Statement warning at Entry_Pong.vhd(165): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/Pong/Entry_Pong.vhd" "" { Text "/home/qik/Projects/FPGA/src/Pong/Entry_Pong.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673795800907 "|Entry|Entry_Pong:mainEntity"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isDisplaying Entry_Pong.vhd(244) " "VHDL Process Statement warning at Entry_Pong.vhd(244): signal \"isDisplaying\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/Pong/Entry_Pong.vhd" "" { Text "/home/qik/Projects/FPGA/src/Pong/Entry_Pong.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673795800910 "|Entry|Entry_Pong:mainEntity"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause Entry_Pong.vhd(244) " "VHDL Process Statement warning at Entry_Pong.vhd(244): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/Pong/Entry_Pong.vhd" "" { Text "/home/qik/Projects/FPGA/src/Pong/Entry_Pong.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673795800910 "|Entry|Entry_Pong:mainEntity"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Disp4x7Seg Entry_Pong:mainEntity\|Disp4x7Seg:c_disp4x7seg " "Elaborating entity \"Disp4x7Seg\" for hierarchy \"Entry_Pong:mainEntity\|Disp4x7Seg:c_disp4x7seg\"" {  } { { "src/Pong/Entry_Pong.vhd" "c_disp4x7seg" { Text "/home/qik/Projects/FPGA/src/Pong/Entry_Pong.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673795800961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VgaController Entry_Pong:mainEntity\|VgaController:c_vgaController " "Elaborating entity \"VgaController\" for hierarchy \"Entry_Pong:mainEntity\|VgaController:c_vgaController\"" {  } { { "src/Pong/Entry_Pong.vhd" "c_vgaController" { Text "/home/qik/Projects/FPGA/src/Pong/Entry_Pong.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673795800963 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_buzzer VCC " "Pin \"out_buzzer\" is stuck at VCC" {  } { { "src/Entry.vhd" "" { Text "/home/qik/Projects/FPGA/src/Entry.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673795802539 "|Entry|out_buzzer"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_leds\[0\] VCC " "Pin \"out_leds\[0\]\" is stuck at VCC" {  } { { "src/Entry.vhd" "" { Text "/home/qik/Projects/FPGA/src/Entry.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673795802539 "|Entry|out_leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_leds\[1\] VCC " "Pin \"out_leds\[1\]\" is stuck at VCC" {  } { { "src/Entry.vhd" "" { Text "/home/qik/Projects/FPGA/src/Entry.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673795802539 "|Entry|out_leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_leds\[2\] VCC " "Pin \"out_leds\[2\]\" is stuck at VCC" {  } { { "src/Entry.vhd" "" { Text "/home/qik/Projects/FPGA/src/Entry.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673795802539 "|Entry|out_leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_leds\[3\] VCC " "Pin \"out_leds\[3\]\" is stuck at VCC" {  } { { "src/Entry.vhd" "" { Text "/home/qik/Projects/FPGA/src/Entry.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673795802539 "|Entry|out_leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_7seg\[0\] VCC " "Pin \"out_7seg\[0\]\" is stuck at VCC" {  } { { "src/Entry.vhd" "" { Text "/home/qik/Projects/FPGA/src/Entry.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673795802539 "|Entry|out_7seg[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1673795802539 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1673795802654 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673795804364 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673795804564 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673795804564 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "903 " "Implemented 903 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673795804688 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673795804688 ""} { "Info" "ICUT_CUT_TM_LCELLS" "876 " "Implemented 876 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1673795804688 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673795804688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "424 " "Peak virtual memory: 424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673795804700 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 15 16:16:44 2023 " "Processing ended: Sun Jan 15 16:16:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673795804700 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673795804700 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673795804700 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673795804700 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1673795806628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673795806629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 15 16:16:46 2023 " "Processing started: Sun Jan 15 16:16:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673795806629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1673795806629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Sandbox -c Sandbox " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Sandbox -c Sandbox" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1673795806629 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1673795806694 ""}
{ "Info" "0" "" "Project  = Sandbox" {  } {  } 0 0 "Project  = Sandbox" 0 0 "Fitter" 0 0 1673795806695 ""}
{ "Info" "0" "" "Revision = Sandbox" {  } {  } 0 0 "Revision = Sandbox" 0 0 "Fitter" 0 0 1673795806696 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1673795806788 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1673795806788 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Sandbox EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Sandbox\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1673795806800 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1673795806853 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1673795806853 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1673795807025 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1673795807032 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673795807121 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673795807121 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673795807121 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1673795807121 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/qik/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/qik/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/qik/Projects/FPGA/" { { 0 { 0 ""} 0 1659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673795807132 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/qik/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/qik/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/qik/Projects/FPGA/" { { 0 { 0 ""} 0 1661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673795807132 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/qik/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/qik/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/qik/Projects/FPGA/" { { 0 { 0 ""} 0 1663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673795807132 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1673795807132 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1673795807133 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1673795807136 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Sandbox.sdc " "Synopsys Design Constraints File file not found: 'Sandbox.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1673795807751 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1673795807752 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1673795807765 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1673795807766 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1673795807767 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "in_clk_50mhz~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node in_clk_50mhz~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673795807953 ""}  } { { "src/Entry.vhd" "" { Text "/home/qik/Projects/FPGA/src/Entry.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/qik/Projects/FPGA/" { { 0 { 0 ""} 0 1654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673795807953 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Entry_Pong:mainEntity\|clk_divider\[17\]  " "Automatically promoted node Entry_Pong:mainEntity\|clk_divider\[17\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673795807953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Entry_Pong:mainEntity\|clk_divider\[17\]~49 " "Destination node Entry_Pong:mainEntity\|clk_divider\[17\]~49" {  } { { "src/Pong/Entry_Pong.vhd" "" { Text "/home/qik/Projects/FPGA/src/Pong/Entry_Pong.vhd" 109 -1 0 } } { "temporary_test_loc" "" { Generic "/home/qik/Projects/FPGA/" { { 0 { 0 ""} 0 1527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673795807953 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1673795807953 ""}  } { { "src/Pong/Entry_Pong.vhd" "" { Text "/home/qik/Projects/FPGA/src/Pong/Entry_Pong.vhd" 109 -1 0 } } { "temporary_test_loc" "" { Generic "/home/qik/Projects/FPGA/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673795807953 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Entry_Pong:mainEntity\|clk_divider\[0\]  " "Automatically promoted node Entry_Pong:mainEntity\|clk_divider\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673795807953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Entry_Pong:mainEntity\|clk_divider\[1\]~17 " "Destination node Entry_Pong:mainEntity\|clk_divider\[1\]~17" {  } { { "src/Pong/Entry_Pong.vhd" "" { Text "/home/qik/Projects/FPGA/src/Pong/Entry_Pong.vhd" 109 -1 0 } } { "temporary_test_loc" "" { Generic "/home/qik/Projects/FPGA/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673795807953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Entry_Pong:mainEntity\|clk_divider\[0\]~51 " "Destination node Entry_Pong:mainEntity\|clk_divider\[0\]~51" {  } { { "src/Pong/Entry_Pong.vhd" "" { Text "/home/qik/Projects/FPGA/src/Pong/Entry_Pong.vhd" 109 -1 0 } } { "temporary_test_loc" "" { Generic "/home/qik/Projects/FPGA/" { { 0 { 0 ""} 0 1613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673795807953 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1673795807953 ""}  } { { "src/Pong/Entry_Pong.vhd" "" { Text "/home/qik/Projects/FPGA/src/Pong/Entry_Pong.vhd" 109 -1 0 } } { "temporary_test_loc" "" { Generic "/home/qik/Projects/FPGA/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673795807953 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Entry_Pong:mainEntity\|clk_divider\[15\]  " "Automatically promoted node Entry_Pong:mainEntity\|clk_divider\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673795807953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Entry_Pong:mainEntity\|clk_divider\[15\]~45 " "Destination node Entry_Pong:mainEntity\|clk_divider\[15\]~45" {  } { { "src/Pong/Entry_Pong.vhd" "" { Text "/home/qik/Projects/FPGA/src/Pong/Entry_Pong.vhd" 109 -1 0 } } { "temporary_test_loc" "" { Generic "/home/qik/Projects/FPGA/" { { 0 { 0 ""} 0 966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673795807953 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1673795807953 ""}  } { { "src/Pong/Entry_Pong.vhd" "" { Text "/home/qik/Projects/FPGA/src/Pong/Entry_Pong.vhd" 109 -1 0 } } { "temporary_test_loc" "" { Generic "/home/qik/Projects/FPGA/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673795807953 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1673795808321 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1673795808323 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1673795808324 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1673795808329 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1673795808334 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1673795808339 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1673795808339 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1673795808340 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1673795808402 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1673795808403 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1673795808403 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673795808465 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1673795808470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1673795809323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673795809692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1673795809718 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1673795812697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673795812697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1673795813172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "/home/qik/Projects/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1673795814630 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1673795814630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1673795817056 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1673795817056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673795817059 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.17 " "Total time spent on timing analysis during the Fitter is 1.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1673795817268 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1673795817286 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1673795817673 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1673795817674 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1673795818115 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673795818810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "683 " "Peak virtual memory: 683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673795819703 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 15 16:16:59 2023 " "Processing ended: Sun Jan 15 16:16:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673795819703 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673795819703 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673795819703 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1673795819703 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1673795821739 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673795821739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 15 16:17:01 2023 " "Processing started: Sun Jan 15 16:17:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673795821739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1673795821739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Sandbox -c Sandbox " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Sandbox -c Sandbox" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1673795821740 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1673795821995 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1673795822467 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1673795822487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "360 " "Peak virtual memory: 360 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673795822608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 15 16:17:02 2023 " "Processing ended: Sun Jan 15 16:17:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673795822608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673795822608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673795822608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1673795822608 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1673795823378 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1673795824451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673795824452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 15 16:17:04 2023 " "Processing started: Sun Jan 15 16:17:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673795824452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1673795824452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Sandbox -c Sandbox " "Command: quartus_sta Sandbox -c Sandbox" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1673795824452 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1673795824524 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1673795824690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1673795824690 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673795824747 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673795824748 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Sandbox.sdc " "Synopsys Design Constraints File file not found: 'Sandbox.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1673795825030 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1673795825031 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Entry_Pong:mainEntity\|clk_divider\[0\] Entry_Pong:mainEntity\|clk_divider\[0\] " "create_clock -period 1.000 -name Entry_Pong:mainEntity\|clk_divider\[0\] Entry_Pong:mainEntity\|clk_divider\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1673795825036 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name in_clk_50mhz in_clk_50mhz " "create_clock -period 1.000 -name in_clk_50mhz in_clk_50mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1673795825036 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Entry_Pong:mainEntity\|clk_divider\[17\] Entry_Pong:mainEntity\|clk_divider\[17\] " "create_clock -period 1.000 -name Entry_Pong:mainEntity\|clk_divider\[17\] Entry_Pong:mainEntity\|clk_divider\[17\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1673795825036 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Entry_Pong:mainEntity\|clk_divider\[15\] Entry_Pong:mainEntity\|clk_divider\[15\] " "create_clock -period 1.000 -name Entry_Pong:mainEntity\|clk_divider\[15\] Entry_Pong:mainEntity\|clk_divider\[15\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1673795825036 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673795825036 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1673795825043 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673795825044 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1673795825046 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1673795825052 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1673795825109 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1673795825109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.757 " "Worst-case setup slack is -7.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795825110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795825110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.757            -958.455 Entry_Pong:mainEntity\|clk_divider\[17\]  " "   -7.757            -958.455 Entry_Pong:mainEntity\|clk_divider\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795825110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.063             -95.957 Entry_Pong:mainEntity\|clk_divider\[0\]  " "   -7.063             -95.957 Entry_Pong:mainEntity\|clk_divider\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795825110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.861             -38.566 in_clk_50mhz  " "   -2.861             -38.566 in_clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795825110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.547             -10.996 Entry_Pong:mainEntity\|clk_divider\[15\]  " "   -1.547             -10.996 Entry_Pong:mainEntity\|clk_divider\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795825110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673795825110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.433 " "Worst-case hold slack is 0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795825116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795825116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 Entry_Pong:mainEntity\|clk_divider\[17\]  " "    0.433               0.000 Entry_Pong:mainEntity\|clk_divider\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795825116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 Entry_Pong:mainEntity\|clk_divider\[15\]  " "    0.454               0.000 Entry_Pong:mainEntity\|clk_divider\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795825116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.563               0.000 Entry_Pong:mainEntity\|clk_divider\[0\]  " "    0.563               0.000 Entry_Pong:mainEntity\|clk_divider\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795825116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.735               0.000 in_clk_50mhz  " "    0.735               0.000 in_clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795825116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673795825116 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673795825118 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673795825119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795825120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795825120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.766 in_clk_50mhz  " "   -3.000             -29.766 in_clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795825120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -220.076 Entry_Pong:mainEntity\|clk_divider\[17\]  " "   -1.487            -220.076 Entry_Pong:mainEntity\|clk_divider\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795825120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -32.714 Entry_Pong:mainEntity\|clk_divider\[0\]  " "   -1.487             -32.714 Entry_Pong:mainEntity\|clk_divider\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795825120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -19.331 Entry_Pong:mainEntity\|clk_divider\[15\]  " "   -1.487             -19.331 Entry_Pong:mainEntity\|clk_divider\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795825120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673795825120 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1673795825224 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1673795825257 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1673795825786 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673795825970 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1673795825986 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1673795825986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.996 " "Worst-case setup slack is -6.996" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795825990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795825990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.996            -870.385 Entry_Pong:mainEntity\|clk_divider\[17\]  " "   -6.996            -870.385 Entry_Pong:mainEntity\|clk_divider\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795825990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.612             -89.616 Entry_Pong:mainEntity\|clk_divider\[0\]  " "   -6.612             -89.616 Entry_Pong:mainEntity\|clk_divider\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795825990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.467             -34.136 in_clk_50mhz  " "   -2.467             -34.136 in_clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795825990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.345              -9.200 Entry_Pong:mainEntity\|clk_divider\[15\]  " "   -1.345              -9.200 Entry_Pong:mainEntity\|clk_divider\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795825990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673795825990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.383 " "Worst-case hold slack is 0.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795825999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795825999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 Entry_Pong:mainEntity\|clk_divider\[17\]  " "    0.383               0.000 Entry_Pong:mainEntity\|clk_divider\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795825999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Entry_Pong:mainEntity\|clk_divider\[15\]  " "    0.403               0.000 Entry_Pong:mainEntity\|clk_divider\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795825999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520               0.000 Entry_Pong:mainEntity\|clk_divider\[0\]  " "    0.520               0.000 Entry_Pong:mainEntity\|clk_divider\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795825999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.684               0.000 in_clk_50mhz  " "    0.684               0.000 in_clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795825999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673795825999 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673795826003 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673795826007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795826011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795826011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.766 in_clk_50mhz  " "   -3.000             -29.766 in_clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795826011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -220.076 Entry_Pong:mainEntity\|clk_divider\[17\]  " "   -1.487            -220.076 Entry_Pong:mainEntity\|clk_divider\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795826011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -32.714 Entry_Pong:mainEntity\|clk_divider\[0\]  " "   -1.487             -32.714 Entry_Pong:mainEntity\|clk_divider\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795826011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -19.331 Entry_Pong:mainEntity\|clk_divider\[15\]  " "   -1.487             -19.331 Entry_Pong:mainEntity\|clk_divider\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795826011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673795826011 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1673795826128 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673795826313 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1673795826318 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1673795826318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.842 " "Worst-case setup slack is -2.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795826325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795826325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.842            -334.492 Entry_Pong:mainEntity\|clk_divider\[17\]  " "   -2.842            -334.492 Entry_Pong:mainEntity\|clk_divider\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795826325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.630             -29.199 Entry_Pong:mainEntity\|clk_divider\[0\]  " "   -2.630             -29.199 Entry_Pong:mainEntity\|clk_divider\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795826325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.178             -15.152 in_clk_50mhz  " "   -1.178             -15.152 in_clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795826325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.075              -0.223 Entry_Pong:mainEntity\|clk_divider\[15\]  " "   -0.075              -0.223 Entry_Pong:mainEntity\|clk_divider\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795826325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673795826325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795826339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795826339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 Entry_Pong:mainEntity\|clk_divider\[17\]  " "    0.178               0.000 Entry_Pong:mainEntity\|clk_divider\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795826339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Entry_Pong:mainEntity\|clk_divider\[15\]  " "    0.187               0.000 Entry_Pong:mainEntity\|clk_divider\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795826339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 Entry_Pong:mainEntity\|clk_divider\[0\]  " "    0.231               0.000 Entry_Pong:mainEntity\|clk_divider\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795826339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 in_clk_50mhz  " "    0.291               0.000 in_clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795826339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673795826339 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673795826346 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673795826353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795826360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795826360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -22.170 in_clk_50mhz  " "   -3.000             -22.170 in_clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795826360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -148.000 Entry_Pong:mainEntity\|clk_divider\[17\]  " "   -1.000            -148.000 Entry_Pong:mainEntity\|clk_divider\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795826360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -22.000 Entry_Pong:mainEntity\|clk_divider\[0\]  " "   -1.000             -22.000 Entry_Pong:mainEntity\|clk_divider\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795826360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 Entry_Pong:mainEntity\|clk_divider\[15\]  " "   -1.000             -13.000 Entry_Pong:mainEntity\|clk_divider\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673795826360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673795826360 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1673795827020 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1673795827021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "434 " "Peak virtual memory: 434 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673795827126 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 15 16:17:07 2023 " "Processing ended: Sun Jan 15 16:17:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673795827126 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673795827126 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673795827126 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1673795827126 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus Prime Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1673795828000 ""}
