transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlib lab62soc
vmap lab62soc lab62soc
vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/lab62soc.v}
vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_reset_controller.v}
vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_reset_synchronizer.v}
vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v}
vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v}
vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v}
vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v}
vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_usb_rst.v}
vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_usb_gpx.v}
vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_timer_0.v}
vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v}
vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_spi_0.v}
vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v}
vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_sdram.v}
vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v}
vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v}
vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v}
vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v}
vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v}
vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v}
vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v}
vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_leds_pio.v}
vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_keycode.v}
vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_key.v}
vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v}
vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v}
vlog -sv -work work +incdir+H:/fp/FPGA_Mario-main/finalproject {H:/fp/FPGA_Mario-main/finalproject/VGA_controller.sv}
vlog -sv -work work +incdir+H:/fp/FPGA_Mario-main/finalproject {H:/fp/FPGA_Mario-main/finalproject/lab62.sv}
vlog -sv -work work +incdir+H:/fp/FPGA_Mario-main/finalproject {H:/fp/FPGA_Mario-main/finalproject/HexDriver.sv}
vlog -sv -work work +incdir+H:/fp/FPGA_Mario-main/finalproject {H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv}
vlog -sv -work work +incdir+H:/fp/FPGA_Mario-main/finalproject {H:/fp/FPGA_Mario-main/finalproject/ball.sv}
vlog -sv -work work +incdir+H:/fp/FPGA_Mario-main/finalproject {H:/fp/FPGA_Mario-main/finalproject/collisions.sv}
vlog -sv -work work +incdir+H:/fp/FPGA_Mario-main/finalproject {H:/fp/FPGA_Mario-main/finalproject/pallete_16_rom.sv}
vlog -sv -work work +incdir+H:/fp/FPGA_Mario-main/finalproject {H:/fp/FPGA_Mario-main/finalproject/mario_standing_rom.sv}
vlog -sv -work work +incdir+H:/fp/FPGA_Mario-main/finalproject {H:/fp/FPGA_Mario-main/finalproject/world_rom.sv}
vlog -sv -work work +incdir+H:/fp/FPGA_Mario-main/finalproject {H:/fp/FPGA_Mario-main/finalproject/world_rom2.sv}
vlog -sv -work work +incdir+H:/fp/FPGA_Mario-main/finalproject {H:/fp/FPGA_Mario-main/finalproject/numbers_rom.sv}
vlog -sv -work work +incdir+H:/fp/FPGA_Mario-main/finalproject {H:/fp/FPGA_Mario-main/finalproject/gas_status_rom.sv}
vlog -sv -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_irq_mapper.sv}
vlog -sv -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv}
vlog -sv -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v}
vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v}
vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_std_synchronizer_nocut.v}
vlog -sv -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv}
vlog -sv -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
vlog -sv -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv}
vlog -sv -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv}
vlog -sv -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv}
vlog -sv -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv}
vlog -sv -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv}
vlog -sv -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv}
vlog -sv -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
vlog -sv -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv}
vlog -sv -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv}
vlog -sv -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv}
vlog -sv -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv}
vlog -sv -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_master_agent.sv}
vlog -sv -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_slave_translator.sv}
vlog -sv -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_merlin_master_translator.sv}

