// Quartus II Verilog Template
// Single Port ROM

module SINE_WAVE
(
   input [7:0] ADDR_VALUE,
	input CLOCK,
	output reg [7:0] SINE_OUT
);

	reg [7:0] sine[255:0];
    
	initial
	begin
		sine[0] <= 8'b10000010;
		sine[1] <= 8'b10000101;
		sine[2] <= 8'b10001000;
		sine[3] <= 8'b10001011;
		sine[4] <= 8'b10001111;
		sine[5] <= 8'b10010010;
		sine[6] <= 8'b10010101;
		sine[7] <= 8'b10011000;
		sine[8] <= 8'b10011011;
		sine[9] <= 8'b10011110;
		sine[10] <= 8'b10100001;
		sine[11] <= 8'b10100100;
		sine[12] <= 8'b10100111;
		sine[13] <= 8'b10101010;
		sine[14] <= 8'b10101101;
		sine[15] <= 8'b10110000;
		sine[16] <= 8'b10110011;
		sine[17] <= 8'b10110110;
		sine[18] <= 8'b10111000;
		sine[19] <= 8'b10111011;
		sine[20] <= 8'b10111110;
		sine[21] <= 8'b11000001;
		sine[22] <= 8'b11000011;
		sine[23] <= 8'b11000110;
		sine[24] <= 8'b11001000;
		sine[25] <= 8'b11001011;
		sine[26] <= 8'b11001101;
		sine[27] <= 8'b11010000;
		sine[28] <= 8'b11010010;
		sine[29] <= 8'b11010101;
		sine[30] <= 8'b11010111;
		sine[31] <= 8'b11011001;
		sine[32] <= 8'b11011011;
		sine[33] <= 8'b11011101;
		sine[34] <= 8'b11100000;
		sine[35] <= 8'b11100010;
		sine[36] <= 8'b11100100;
		sine[37] <= 8'b11100101;
		sine[38] <= 8'b11100111;
		sine[39] <= 8'b11101001;
		sine[40] <= 8'b11101011;
		sine[41] <= 8'b11101100;
		sine[42] <= 8'b11101110;
		sine[43] <= 8'b11101111;
		sine[44] <= 8'b11110001;
		sine[45] <= 8'b11110010;
		sine[46] <= 8'b11110100;
		sine[47] <= 8'b11110101;
		sine[48] <= 8'b11110110;
		sine[49] <= 8'b11110111;
		sine[50] <= 8'b11111000;
		sine[51] <= 8'b11111001;
		sine[52] <= 8'b11111010;
		sine[53] <= 8'b11111011;
		sine[54] <= 8'b11111011;
		sine[55] <= 8'b11111100;
		sine[56] <= 8'b11111101;
		sine[57] <= 8'b11111101;
		sine[58] <= 8'b11111110;
		sine[59] <= 8'b11111110;
		sine[60] <= 8'b11111110;
		sine[61] <= 8'b11111110;
		sine[62] <= 8'b11111110;
		sine[63] <= 8'b11111111;
		sine[64] <= 8'b11111110;
		sine[65] <= 8'b11111110;
		sine[66] <= 8'b11111110;
		sine[67] <= 8'b11111110;
		sine[68] <= 8'b11111110;
		sine[69] <= 8'b11111101;
		sine[70] <= 8'b11111101;
		sine[71] <= 8'b11111100;
		sine[72] <= 8'b11111011;
		sine[73] <= 8'b11111011;
		sine[74] <= 8'b11111010;
		sine[75] <= 8'b11111001;
		sine[76] <= 8'b11111000;
		sine[77] <= 8'b11110111;
		sine[78] <= 8'b11110110;
		sine[79] <= 8'b11110101;
		sine[80] <= 8'b11110100;
		sine[81] <= 8'b11110010;
		sine[82] <= 8'b11110001;
		sine[83] <= 8'b11101111;
		sine[84] <= 8'b11101110;
		sine[85] <= 8'b11101100;
		sine[86] <= 8'b11101011;
		sine[87] <= 8'b11101001;
		sine[88] <= 8'b11100111;
		sine[89] <= 8'b11100101;
		sine[90] <= 8'b11100100;
		sine[91] <= 8'b11100010;
		sine[92] <= 8'b11100000;
		sine[93] <= 8'b11011101;
		sine[94] <= 8'b11011011;
		sine[95] <= 8'b11011001;
		sine[96] <= 8'b11010111;
		sine[97] <= 8'b11010101;
		sine[98] <= 8'b11010010;
		sine[99] <= 8'b11010000;
		sine[100] <= 8'b11001101;
		sine[101] <= 8'b11001011;
		sine[102] <= 8'b11001000;
		sine[103] <= 8'b11000110;
		sine[104] <= 8'b11000011;
		sine[105] <= 8'b11000001;
		sine[106] <= 8'b10111110;
		sine[107] <= 8'b10111011;
		sine[108] <= 8'b10111000;
		sine[109] <= 8'b10110110;
		sine[110] <= 8'b10110011;
		sine[111] <= 8'b10110000;
		sine[112] <= 8'b10101101;
		sine[113] <= 8'b10101010;
		sine[114] <= 8'b10100111;
		sine[115] <= 8'b10100100;
		sine[116] <= 8'b10100001;
		sine[117] <= 8'b10011110;
		sine[118] <= 8'b10011011;
		sine[119] <= 8'b10011000;
		sine[120] <= 8'b10010101;
		sine[121] <= 8'b10010010;
		sine[122] <= 8'b10001111;
		sine[123] <= 8'b10001011;
		sine[124] <= 8'b10001000;
		sine[125] <= 8'b10000101;
		sine[126] <= 8'b10000010;
		sine[127] <= 8'b01111111;
		sine[128] <= 8'b01111100;
		sine[129] <= 8'b01111001;
		sine[130] <= 8'b01110110;
		sine[131] <= 8'b01110011;
		sine[132] <= 8'b01101111;
		sine[133] <= 8'b01101100;
		sine[134] <= 8'b01101001;
		sine[135] <= 8'b01100110;
		sine[136] <= 8'b01100011;
		sine[137] <= 8'b01100000;
		sine[138] <= 8'b01011101;
		sine[139] <= 8'b01011010;
		sine[140] <= 8'b01010111;
		sine[141] <= 8'b01010100;
		sine[142] <= 8'b01010001;
		sine[143] <= 8'b01001110;
		sine[144] <= 8'b01001011;
		sine[145] <= 8'b01001000;
		sine[146] <= 8'b01000110;
		sine[147] <= 8'b01000011;
		sine[148] <= 8'b01000000;
		sine[149] <= 8'b00111101;
		sine[150] <= 8'b00111011;
		sine[151] <= 8'b00111000;
		sine[152] <= 8'b00110110;
		sine[153] <= 8'b00110011;
		sine[154] <= 8'b00110001;
		sine[155] <= 8'b00101110;
		sine[156] <= 8'b00101100;
		sine[157] <= 8'b00101001;
		sine[158] <= 8'b00100111;
		sine[159] <= 8'b00100101;
		sine[160] <= 8'b00100011;
		sine[161] <= 8'b00100001;
		sine[162] <= 8'b00011110;
		sine[163] <= 8'b00011100;
		sine[164] <= 8'b00011010;
		sine[165] <= 8'b00011001;
		sine[166] <= 8'b00010111;
		sine[167] <= 8'b00010101;
		sine[168] <= 8'b00010011;
		sine[169] <= 8'b00010010;
		sine[170] <= 8'b00010000;
		sine[171] <= 8'b00001111;
		sine[172] <= 8'b00001101;
		sine[173] <= 8'b00001100;
		sine[174] <= 8'b00001010;
		sine[175] <= 8'b00001001;
		sine[176] <= 8'b00001000;
		sine[177] <= 8'b00000111;
		sine[178] <= 8'b00000110;
		sine[179] <= 8'b00000101;
		sine[180] <= 8'b00000100;
		sine[181] <= 8'b00000011;
		sine[182] <= 8'b00000011;
		sine[183] <= 8'b00000010;
		sine[184] <= 8'b00000001;
		sine[185] <= 8'b00000001;
		sine[186] <= 8'b00000000;
		sine[187] <= 8'b00000000;
		sine[188] <= 8'b00000000;
		sine[189] <= 8'b00000000;
		sine[190] <= 8'b00000000;
		sine[191] <= 8'b00000000;
		sine[192] <= 8'b00000000;
		sine[193] <= 8'b00000000;
		sine[194] <= 8'b00000000;
		sine[195] <= 8'b00000000;
		sine[196] <= 8'b00000000;
		sine[197] <= 8'b00000001;
		sine[198] <= 8'b00000001;
		sine[199] <= 8'b00000010;
		sine[200] <= 8'b00000011;
		sine[201] <= 8'b00000011;
		sine[202] <= 8'b00000100;
		sine[203] <= 8'b00000101;
		sine[204] <= 8'b00000110;
		sine[205] <= 8'b00000111;
		sine[206] <= 8'b00001000;
		sine[207] <= 8'b00001001;
		sine[208] <= 8'b00001010;
		sine[209] <= 8'b00001100;
		sine[210] <= 8'b00001101;
		sine[211] <= 8'b00001111;
		sine[212] <= 8'b00010000;
		sine[213] <= 8'b00010010;
		sine[214] <= 8'b00010011;
		sine[215] <= 8'b00010101;
		sine[216] <= 8'b00010111;
		sine[217] <= 8'b00011001;
		sine[218] <= 8'b00011010;
		sine[219] <= 8'b00011100;
		sine[220] <= 8'b00011110;
		sine[221] <= 8'b00100001;
		sine[222] <= 8'b00100011;
		sine[223] <= 8'b00100101;
		sine[224] <= 8'b00100111;
		sine[225] <= 8'b00101001;
		sine[226] <= 8'b00101100;
		sine[227] <= 8'b00101110;
		sine[228] <= 8'b00110001;
		sine[229] <= 8'b00110011;
		sine[230] <= 8'b00110110;
		sine[231] <= 8'b00111000;
		sine[232] <= 8'b00111011;
		sine[233] <= 8'b00111101;
		sine[234] <= 8'b01000000;
		sine[235] <= 8'b01000011;
		sine[236] <= 8'b01000110;
		sine[237] <= 8'b01001000;
		sine[238] <= 8'b01001011;
		sine[239] <= 8'b01001110;
		sine[240] <= 8'b01010001;
		sine[241] <= 8'b01010100;
		sine[242] <= 8'b01010111;
		sine[243] <= 8'b01011010;
		sine[244] <= 8'b01011101;
		sine[245] <= 8'b01100000;
		sine[246] <= 8'b01100011;
		sine[247] <= 8'b01100110;
		sine[248] <= 8'b01101001;
		sine[249] <= 8'b01101100;
		sine[250] <= 8'b01101111;
		sine[251] <= 8'b01110011;
		sine[252] <= 8'b01110110;
		sine[253] <= 8'b01111001;
		sine[254] <= 8'b01111100;
		sine[255] <= 8'b01111111;
	end


  always @ (posedge CLOCK)
  begin
    SINE_OUT <= sine[ADDR_VALUE];
  end

endmodule
