<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-spear13xx › spear1340.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>spear1340.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-spear13xx/spear1340.c</span>
<span class="cm"> *</span>
<span class="cm"> * SPEAr1340 machine source file</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2012 ST Microelectronics</span>
<span class="cm"> * Viresh Kumar &lt;viresh.linux@gmail.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2. This program is licensed &quot;as is&quot; without any</span>
<span class="cm"> * warranty of any kind, whether express or implied.</span>
<span class="cm"> */</span>

<span class="cp">#define pr_fmt(fmt) &quot;SPEAr1340: &quot; fmt</span>

<span class="cp">#include &lt;linux/ahci_platform.h&gt;</span>
<span class="cp">#include &lt;linux/amba/serial.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/dw_dmac.h&gt;</span>
<span class="cp">#include &lt;linux/of_platform.h&gt;</span>
<span class="cp">#include &lt;asm/hardware/gic.h&gt;</span>
<span class="cp">#include &lt;asm/mach/arch.h&gt;</span>
<span class="cp">#include &lt;mach/dma.h&gt;</span>
<span class="cp">#include &lt;mach/generic.h&gt;</span>
<span class="cp">#include &lt;mach/spear.h&gt;</span>

<span class="cm">/* Base addresses */</span>
<span class="cp">#define SPEAR1340_SATA_BASE			UL(0xB1000000)</span>
<span class="cp">#define SPEAR1340_UART1_BASE			UL(0xB4100000)</span>

<span class="cm">/* Power Management Registers */</span>
<span class="cp">#define SPEAR1340_PCM_CFG			(VA_MISC_BASE + 0x100)</span>
<span class="cp">#define SPEAR1340_PCM_WKUP_CFG			(VA_MISC_BASE + 0x104)</span>
<span class="cp">#define SPEAR1340_SWITCH_CTR			(VA_MISC_BASE + 0x108)</span>

<span class="cp">#define SPEAR1340_PERIP1_SW_RST			(VA_MISC_BASE + 0x318)</span>
<span class="cp">#define SPEAR1340_PERIP2_SW_RST			(VA_MISC_BASE + 0x31C)</span>
<span class="cp">#define SPEAR1340_PERIP3_SW_RST			(VA_MISC_BASE + 0x320)</span>

<span class="cm">/* PCIE - SATA configuration registers */</span>
<span class="cp">#define SPEAR1340_PCIE_SATA_CFG			(VA_MISC_BASE + 0x424)</span>
	<span class="cm">/* PCIE CFG MASks */</span>
	<span class="cp">#define SPEAR1340_PCIE_CFG_DEVICE_PRESENT	(1 &lt;&lt; 11)</span>
	<span class="cp">#define SPEAR1340_PCIE_CFG_POWERUP_RESET	(1 &lt;&lt; 10)</span>
	<span class="cp">#define SPEAR1340_PCIE_CFG_CORE_CLK_EN		(1 &lt;&lt; 9)</span>
	<span class="cp">#define SPEAR1340_PCIE_CFG_AUX_CLK_EN		(1 &lt;&lt; 8)</span>
	<span class="cp">#define SPEAR1340_SATA_CFG_TX_CLK_EN		(1 &lt;&lt; 4)</span>
	<span class="cp">#define SPEAR1340_SATA_CFG_RX_CLK_EN		(1 &lt;&lt; 3)</span>
	<span class="cp">#define SPEAR1340_SATA_CFG_POWERUP_RESET	(1 &lt;&lt; 2)</span>
	<span class="cp">#define SPEAR1340_SATA_CFG_PM_CLK_EN		(1 &lt;&lt; 1)</span>
	<span class="cp">#define SPEAR1340_PCIE_SATA_SEL_PCIE		(0)</span>
	<span class="cp">#define SPEAR1340_PCIE_SATA_SEL_SATA		(1)</span>
	<span class="cp">#define SPEAR1340_SATA_PCIE_CFG_MASK		0xF1F</span>
	<span class="cp">#define SPEAR1340_PCIE_CFG_VAL	(SPEAR1340_PCIE_SATA_SEL_PCIE | \</span>
<span class="cp">			SPEAR1340_PCIE_CFG_AUX_CLK_EN | \</span>
<span class="cp">			SPEAR1340_PCIE_CFG_CORE_CLK_EN | \</span>
<span class="cp">			SPEAR1340_PCIE_CFG_POWERUP_RESET | \</span>
<span class="cp">			SPEAR1340_PCIE_CFG_DEVICE_PRESENT)</span>
	<span class="cp">#define SPEAR1340_SATA_CFG_VAL	(SPEAR1340_PCIE_SATA_SEL_SATA | \</span>
<span class="cp">			SPEAR1340_SATA_CFG_PM_CLK_EN | \</span>
<span class="cp">			SPEAR1340_SATA_CFG_POWERUP_RESET | \</span>
<span class="cp">			SPEAR1340_SATA_CFG_RX_CLK_EN | \</span>
<span class="cp">			SPEAR1340_SATA_CFG_TX_CLK_EN)</span>

<span class="cp">#define SPEAR1340_PCIE_MIPHY_CFG		(VA_MISC_BASE + 0x428)</span>
	<span class="cp">#define SPEAR1340_MIPHY_OSC_BYPASS_EXT		(1 &lt;&lt; 31)</span>
	<span class="cp">#define SPEAR1340_MIPHY_CLK_REF_DIV2		(1 &lt;&lt; 27)</span>
	<span class="cp">#define SPEAR1340_MIPHY_CLK_REF_DIV4		(2 &lt;&lt; 27)</span>
	<span class="cp">#define SPEAR1340_MIPHY_CLK_REF_DIV8		(3 &lt;&lt; 27)</span>
	<span class="cp">#define SPEAR1340_MIPHY_PLL_RATIO_TOP(x)	(x &lt;&lt; 0)</span>
	<span class="cp">#define SPEAR1340_PCIE_SATA_MIPHY_CFG_SATA \</span>
<span class="cp">			(SPEAR1340_MIPHY_OSC_BYPASS_EXT | \</span>
<span class="cp">			SPEAR1340_MIPHY_CLK_REF_DIV2 | \</span>
<span class="cp">			SPEAR1340_MIPHY_PLL_RATIO_TOP(60))</span>
	<span class="cp">#define SPEAR1340_PCIE_SATA_MIPHY_CFG_SATA_25M_CRYSTAL_CLK \</span>
<span class="cp">			(SPEAR1340_MIPHY_PLL_RATIO_TOP(120))</span>
	<span class="cp">#define SPEAR1340_PCIE_SATA_MIPHY_CFG_PCIE \</span>
<span class="cp">			(SPEAR1340_MIPHY_OSC_BYPASS_EXT | \</span>
<span class="cp">			SPEAR1340_MIPHY_PLL_RATIO_TOP(25))</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dw_dma_slave</span> <span class="n">uart1_dma_param</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="cm">/* Tx */</span>
		<span class="p">.</span><span class="n">cfg_hi</span> <span class="o">=</span> <span class="n">DWC_CFGH_DST_PER</span><span class="p">(</span><span class="n">SPEAR1340_DMA_REQ_UART1_TX</span><span class="p">),</span>
		<span class="p">.</span><span class="n">cfg_lo</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">src_master</span> <span class="o">=</span> <span class="n">DMA_MASTER_MEMORY</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dst_master</span> <span class="o">=</span> <span class="n">SPEAR1340_DMA_MASTER_UART1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="cm">/* Rx */</span>
		<span class="p">.</span><span class="n">cfg_hi</span> <span class="o">=</span> <span class="n">DWC_CFGH_SRC_PER</span><span class="p">(</span><span class="n">SPEAR1340_DMA_REQ_UART1_RX</span><span class="p">),</span>
		<span class="p">.</span><span class="n">cfg_lo</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">src_master</span> <span class="o">=</span> <span class="n">SPEAR1340_DMA_MASTER_UART1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dst_master</span> <span class="o">=</span> <span class="n">DMA_MASTER_MEMORY</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">amba_pl011_data</span> <span class="n">uart1_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">dma_filter</span> <span class="o">=</span> <span class="n">dw_dma_filter</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_tx_param</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">uart1_dma_param</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
	<span class="p">.</span><span class="n">dma_rx_param</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">uart1_dma_param</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
<span class="p">};</span>

<span class="cm">/* SATA device registration */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">sata_miphy_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">SPEAR1340_SATA_CFG_VAL</span><span class="p">,</span> <span class="n">SPEAR1340_PCIE_SATA_CFG</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">SPEAR1340_PCIE_SATA_MIPHY_CFG_SATA_25M_CRYSTAL_CLK</span><span class="p">,</span>
			<span class="n">SPEAR1340_PCIE_MIPHY_CFG</span><span class="p">);</span>
	<span class="cm">/* Switch on sata power domain */</span>
	<span class="n">writel</span><span class="p">((</span><span class="n">readl</span><span class="p">(</span><span class="n">SPEAR1340_PCM_CFG</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x800</span><span class="p">)),</span> <span class="n">SPEAR1340_PCM_CFG</span><span class="p">);</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>
	<span class="cm">/* Disable PCIE SATA Controller reset */</span>
	<span class="n">writel</span><span class="p">((</span><span class="n">readl</span><span class="p">(</span><span class="n">SPEAR1340_PERIP1_SW_RST</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="mh">0x1000</span><span class="p">)),</span>
			<span class="n">SPEAR1340_PERIP1_SW_RST</span><span class="p">);</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">sata_miphy_exit</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">SPEAR1340_PCIE_SATA_CFG</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">SPEAR1340_PCIE_MIPHY_CFG</span><span class="p">);</span>

	<span class="cm">/* Enable PCIE SATA Controller reset */</span>
	<span class="n">writel</span><span class="p">((</span><span class="n">readl</span><span class="p">(</span><span class="n">SPEAR1340_PERIP1_SW_RST</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x1000</span><span class="p">)),</span>
			<span class="n">SPEAR1340_PERIP1_SW_RST</span><span class="p">);</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>
	<span class="cm">/* Switch off sata power domain */</span>
	<span class="n">writel</span><span class="p">((</span><span class="n">readl</span><span class="p">(</span><span class="n">SPEAR1340_PCM_CFG</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="mh">0x800</span><span class="p">)),</span> <span class="n">SPEAR1340_PCM_CFG</span><span class="p">);</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">sata_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">power</span><span class="p">.</span><span class="n">power_state</span><span class="p">.</span><span class="n">event</span> <span class="o">==</span> <span class="n">PM_EVENT_FREEZE</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">sata_miphy_exit</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">sata_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">power</span><span class="p">.</span><span class="n">power_state</span><span class="p">.</span><span class="n">event</span> <span class="o">==</span> <span class="n">PM_EVENT_THAW</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">sata_miphy_init</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ahci_platform_data</span> <span class="n">sata_pdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">sata_miphy_init</span><span class="p">,</span>
	<span class="p">.</span><span class="n">exit</span> <span class="o">=</span> <span class="n">sata_miphy_exit</span><span class="p">,</span>
	<span class="p">.</span><span class="n">suspend</span> <span class="o">=</span> <span class="n">sata_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span> <span class="o">=</span> <span class="n">sata_resume</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Add SPEAr1340 auxdata to pass platform data */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">of_dev_auxdata</span> <span class="n">spear1340_auxdata_lookup</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">OF_DEV_AUXDATA</span><span class="p">(</span><span class="s">&quot;arasan,cf-spear1340&quot;</span><span class="p">,</span> <span class="n">MCIF_CF_BASE</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cf_dma_priv</span><span class="p">),</span>
	<span class="n">OF_DEV_AUXDATA</span><span class="p">(</span><span class="s">&quot;snps,dma-spear1340&quot;</span><span class="p">,</span> <span class="n">DMAC0_BASE</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dmac_plat_data</span><span class="p">),</span>
	<span class="n">OF_DEV_AUXDATA</span><span class="p">(</span><span class="s">&quot;snps,dma-spear1340&quot;</span><span class="p">,</span> <span class="n">DMAC1_BASE</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dmac_plat_data</span><span class="p">),</span>
	<span class="n">OF_DEV_AUXDATA</span><span class="p">(</span><span class="s">&quot;arm,pl022&quot;</span><span class="p">,</span> <span class="n">SSP_BASE</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pl022_plat_data</span><span class="p">),</span>

	<span class="n">OF_DEV_AUXDATA</span><span class="p">(</span><span class="s">&quot;snps,spear-ahci&quot;</span><span class="p">,</span> <span class="n">SPEAR1340_SATA_BASE</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">sata_pdata</span><span class="p">),</span>
	<span class="n">OF_DEV_AUXDATA</span><span class="p">(</span><span class="s">&quot;arm,pl011&quot;</span><span class="p">,</span> <span class="n">SPEAR1340_UART1_BASE</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">uart1_data</span><span class="p">),</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">spear1340_dt_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">of_platform_populate</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">of_default_bus_match_table</span><span class="p">,</span>
			<span class="n">spear1340_auxdata_lookup</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">spear1340_dt_board_compat</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;st,spear1340&quot;</span><span class="p">,</span>
	<span class="s">&quot;st,spear1340-evb&quot;</span><span class="p">,</span>
	<span class="nb">NULL</span><span class="p">,</span>
<span class="p">};</span>

<span class="n">DT_MACHINE_START</span><span class="p">(</span><span class="n">SPEAR1340_DT</span><span class="p">,</span> <span class="s">&quot;ST SPEAr1340 SoC with Flattened Device Tree&quot;</span><span class="p">)</span>
	<span class="p">.</span><span class="n">map_io</span>		<span class="o">=</span>	<span class="n">spear13xx_map_io</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_irq</span>	<span class="o">=</span>	<span class="n">spear13xx_dt_init_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">handle_irq</span>	<span class="o">=</span>	<span class="n">gic_handle_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer</span>		<span class="o">=</span>	<span class="o">&amp;</span><span class="n">spear13xx_timer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_machine</span>	<span class="o">=</span>	<span class="n">spear1340_dt_init</span><span class="p">,</span>
	<span class="p">.</span><span class="n">restart</span>	<span class="o">=</span>	<span class="n">spear_restart</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dt_compat</span>	<span class="o">=</span>	<span class="n">spear1340_dt_board_compat</span><span class="p">,</span>
<span class="n">MACHINE_END</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
