Test binary: out/seed-14962/instr_gen/asm_tests/riscv_interrupt_instr_test.0.o
ibex uvm log : out/seed-14962/rtl_sim/riscv_interrupt_instr_test.0/sim.log
riscv_interrupt_instr_test : [PASSED]

ibex : out/seed-14962/rtl_sim/riscv_interrupt_instr_test.0/trace_core_00000000.csv
spike : out/seed-14962/instr_gen/spike_sim/riscv_interrupt_instr_test.0.csv
[PASSED]: 0 matched

1 PASSED, 0 FAILED
