% gates.glp - Logic gate simulation
%
% Circuit simulation with bit streams
% From Concurrent Prolog book (handout 7)

% and(In1, In2, Out) :- Out is the 'and' of In1 and In2
and([], [], []).
and([one|In1], [one|In2], [one|Out?]) :- and(In1?, In2?, Out).
and([zero|In1], [_|In2], [zero|Out?]) :- and(In1?, In2?, Out).
and([_|In1], [zero|In2], [zero|Out?]) :- and(In1?, In2?, Out).

% or(In1, In2, Out) :- Out is the 'or' of In1 and In2
or([], [], []).
or([zero|In1], [zero|In2], [zero|Out?]) :- or(In1?, In2?, Out).
or([one|In1], [_|In2], [one|Out?]) :- or(In1?, In2?, Out).
or([_|In1], [one|In2], [one|Out?]) :- or(In1?, In2?, Out).

% Test via REPL: and([one,zero,one], [one,one,zero], Out).
