<!DOCTYPE html>
<html lang="zh-CH">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 5.4.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/icon.ico">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/icon.ico">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/all.min.css">
  <link rel="stylesheet" href="//cdn.jsdelivr.net/gh/fancyapps/fancybox@3/dist/jquery.fancybox.min.css">
  <link rel="stylesheet" href="/lib/pace/pace-theme-minimal.min.css">
  <script src="/lib/pace/pace.min.js"></script>

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"black-pigeon.github.io","root":"/","scheme":"Mist","version":"7.8.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":true,"show_result":true,"style":null},"back2top":{"enable":true,"sidebar":false,"scrollpercent":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":true,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":false,"trigger":"auto","top_n_per_article":1,"unescape":true,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}}};
  </script>

  <meta name="description" content="前言模块和顶层测试的验证通常比创建 HDL 更复杂、更耗时。cocotb（基于协程的协同仿真测试平台）是基于 Python 协程的，可以验证 SystemVerilog 和 VHDL，允许开发人员在 Python 中创建测试台，当然，还引入了所有更广泛的 Python 库和框架，除了处理 UUT 的输出之外，它们还可用于创建激励。在最高层，cocotb 提供了我们选择的仿真工具和 Python 之">
<meta property="og:type" content="article">
<meta property="og:title" content="cocotb-1-intro">
<meta property="og:url" content="https://black-pigeon.github.io/2023/06/14/2023.6/cocotb-1-intro/index.html">
<meta property="og:site_name" content="wcc的博客">
<meta property="og:description" content="前言模块和顶层测试的验证通常比创建 HDL 更复杂、更耗时。cocotb（基于协程的协同仿真测试平台）是基于 Python 协程的，可以验证 SystemVerilog 和 VHDL，允许开发人员在 Python 中创建测试台，当然，还引入了所有更广泛的 Python 库和框架，除了处理 UUT 的输出之外，它们还可用于创建激励。在最高层，cocotb 提供了我们选择的仿真工具和 Python 之">
<meta property="og:locale" content="zh_CH">
<meta property="og:image" content="https://black-pigeon.github.io/2023/06/14/2023.6/cocotb-1-intro/cocotb_level.png">
<meta property="og:image" content="https://black-pigeon.github.io/2023/06/14/2023.6/cocotb-1-intro/modelsim.ini.png">
<meta property="og:image" content="https://black-pigeon.github.io/2023/06/14/2023.6/cocotb-1-intro/make之后生成的ini文件.png">
<meta property="og:image" content="https://black-pigeon.github.io/2023/06/14/2023.6/cocotb-1-intro/仿真结果.png">
<meta property="og:image" content="https://black-pigeon.github.io/2023/06/14/2023.6/cocotb-1-intro/仿真波形.png">
<meta property="article:published_time" content="2023-06-14T11:28:00.000Z">
<meta property="article:modified_time" content="2023-06-15T12:27:22.206Z">
<meta property="article:author" content="wcc">
<meta property="article:tag" content="FPGA">
<meta property="article:tag" content="cocotb">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://black-pigeon.github.io/2023/06/14/2023.6/cocotb-1-intro/cocotb_level.png">

<link rel="canonical" href="https://black-pigeon.github.io/2023/06/14/2023.6/cocotb-1-intro/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'zh-CH'
  };
</script>

  <title>cocotb-1-intro | wcc的博客</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="Toggle navigation bar">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">wcc的博客</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
      <p class="site-subtitle" itemprop="description">日常笔记</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="main-menu menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-home fa-fw"></i>Home</a>

  </li>
        <li class="menu-item menu-item-about">

    <a href="/about/" rel="section"><i class="fa fa-user fa-fw"></i>About</a>

  </li>
        <li class="menu-item menu-item-tags">

    <a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>Tags<span class="badge">23</span></a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>Categories<span class="badge">15</span></a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>Archives<span class="badge">58</span></a>

  </li>
  </ul>
</nav>




</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content post posts-expand">
            

    
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CH">
    <link itemprop="mainEntityOfPage" href="https://black-pigeon.github.io/2023/06/14/2023.6/cocotb-1-intro/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/./images/avatar.jpg">
      <meta itemprop="name" content="wcc">
      <meta itemprop="description" content="一点点学习笔记">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="wcc的博客">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          cocotb-1-intro
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">Posted on</span>

              <time title="Created: 2023-06-14 19:28:00" itemprop="dateCreated datePublished" datetime="2023-06-14T19:28:00+08:00">2023-06-14</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">Edited on</span>
                <time title="Modified: 2023-06-15 20:27:22" itemprop="dateModified" datetime="2023-06-15T20:27:22+08:00">2023-06-15</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-folder"></i>
              </span>
              <span class="post-meta-item-text">In</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/cocotb/" itemprop="url" rel="index"><span itemprop="name">cocotb</span></a>
                </span>
            </span>

          
            <span id="/2023/06/14/2023.6/cocotb-1-intro/" class="post-meta-item leancloud_visitors" data-flag-title="cocotb-1-intro" title="Views">
              <span class="post-meta-item-icon">
                <i class="fa fa-eye"></i>
              </span>
              <span class="post-meta-item-text">Views: </span>
              <span class="leancloud-visitors-count"></span>
            </span>
  
  <span class="post-meta-item">
    
      <span class="post-meta-item-icon">
        <i class="far fa-comment"></i>
      </span>
      <span class="post-meta-item-text">Valine: </span>
    
    <a title="valine" href="/2023/06/14/2023.6/cocotb-1-intro/#valine-comments" itemprop="discussionUrl">
      <span class="post-comments-count valine-comment-count" data-xid="/2023/06/14/2023.6/cocotb-1-intro/" itemprop="commentCount"></span>
    </a>
  </span>
  
  

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <h1 id="前言"><a href="#前言" class="headerlink" title="前言"></a>前言</h1><p>模块和顶层测试的验证通常比创建 HDL 更复杂、更耗时。cocotb（基于协程的协同仿真测试平台）是基于 Python 协程的，可以验证 SystemVerilog 和 VHDL，允许开发人员在 Python 中创建测试台，当然，还引入了所有更广泛的 Python 库和框架，除了处理 UUT 的输出之外，它们还可用于创建激励。<br>在最高层，cocotb 提供了我们选择的仿真工具和 Python 之间的接口。<br>为了实现这一点，cocotb 使用协程和联合仿真。  协程是 Python 函数，可以自动暂停运行，使多个函数同时运行。  协同仿真意味着设计和测试平台是独立仿真的，这意味着当 Python 运行时，仿真时间不提前。  这是使用模拟器的 Verilog 程序接口 (VPI) 和 VHDL 程序接口 (VHPI) 实现的。<br>cocotb 的一个重要特色是广泛的社区开发附加功能，这些附加功能提供了一系列总线功能模型，可用于验证具有 AXI 或 Wishbone 接口的模块等。<br><img src="/2023/06/14/2023.6/cocotb-1-intro/cocotb_level.png" alt><br><span id="more"></span></p>
<h1 id="简单的例子"><a href="#简单的例子" class="headerlink" title="简单的例子"></a>简单的例子</h1><p>学习一下使用cocotb的基本流程。为了能够演示在cocotb当中仿真vivado的IP，在这个博客当中会以一个简答的例子来进行仿真。<br>首先工程的结构怒路如下：其中project目录是vivado的工程目录。rtl是需要仿真的verilog源码，tb文件夹是Makefile和cocotb的testbench。</p>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line">wcc@wcc-dev:~/wcc_demo/cocotb/lab2_ip_sim$ tree -L 2</span><br><span class="line">.</span><br><span class="line">├── project</span><br><span class="line">│   ├── project_1.cache</span><br><span class="line">│   ├── project_1.hw</span><br><span class="line">│   ├── project_1.ip_user_files</span><br><span class="line">│   ├── project_1.runs</span><br><span class="line">│   ├── project_1.sim</span><br><span class="line">│   ├── project_1.srcs</span><br><span class="line">│   └── project_1.xpr</span><br><span class="line">├── rtl</span><br><span class="line">│   └── ram_wr_rd.v</span><br><span class="line">└── tb</span><br><span class="line">    ├── Makefile</span><br><span class="line">    └── tb_ram_wr_rd.py</span><br></pre></td></tr></table></figure>
<p>首先我们创建一个vivado工程，在vivado当中创建一个BRAM IP。IP 的输入输出位宽为16，深度为32。读出有一拍延时。具体的接口信号如下：<br><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line">blk_mem_gen_0 your_instance_name (</span><br><span class="line">  <span class="variable">.clka</span>(clka),            <span class="comment">// input wire clka</span></span><br><span class="line">  <span class="variable">.wea</span>(wea),              <span class="comment">// input wire [0 : 0] wea</span></span><br><span class="line">  <span class="variable">.addra</span>(addra),          <span class="comment">// input wire [4 : 0] addra</span></span><br><span class="line">  <span class="variable">.dina</span>(dina),            <span class="comment">// input wire [15 : 0] dina</span></span><br><span class="line">  <span class="variable">.clkb</span>(clkb),            <span class="comment">// input wire clkb</span></span><br><span class="line">  <span class="variable">.rstb</span>(rstb),            <span class="comment">// input wire rstb</span></span><br><span class="line">  <span class="variable">.enb</span>(enb),              <span class="comment">// input wire enb</span></span><br><span class="line">  <span class="variable">.addrb</span>(addrb),          <span class="comment">// input wire [4 : 0] addrb</span></span><br><span class="line">  <span class="variable">.doutb</span>(doutb),          <span class="comment">// output wire [15 : 0] doutb</span></span><br><span class="line">  <span class="variable">.rsta_busy</span>(rsta_busy),  <span class="comment">// output wire rsta_busy</span></span><br><span class="line">  <span class="variable">.rstb_busy</span>(rstb_busy)  <span class="comment">// output wire rstb_busy</span></span><br><span class="line">);</span><br></pre></td></tr></table></figure></p>
<p>接下来我们创建一个verilog模块来例化这个IP：<br><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="meta-keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"><span class="keyword">module</span> ram_wr_rd(</span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">wire</span>            clk     ,</span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">wire</span>            rst     ,</span><br><span class="line"></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">wire</span>    [<span class="number">4</span>:<span class="number">0</span>]   wr_addr ,</span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">wire</span>            wr_en   ,</span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">wire</span>    [<span class="number">15</span>:<span class="number">0</span>]  wr_data ,</span><br><span class="line"></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">wire</span>            rd_en   ,</span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">wire</span>    [<span class="number">4</span>:<span class="number">0</span>]   rd_addr ,</span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">wire</span>    [<span class="number">15</span>:<span class="number">0</span>]  rd_data </span><br><span class="line"></span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span>    rsta_busy   ;</span><br><span class="line">    <span class="keyword">wire</span>    rstb_busy   ;</span><br><span class="line"></span><br><span class="line">    blk_mem_gen_0 u_blk_mem_gen_0 (</span><br><span class="line">        <span class="variable">.clka</span>(clk),            <span class="comment">// input wire clka</span></span><br><span class="line">        <span class="variable">.wea</span>(wr_en),           <span class="comment">// input wire [0 : 0] wea</span></span><br><span class="line">        <span class="variable">.addra</span>(wr_addr),       <span class="comment">// input wire [4 : 0] addra</span></span><br><span class="line">        <span class="variable">.dina</span>(wr_data),        <span class="comment">// input wire [15 : 0] dina</span></span><br><span class="line">        <span class="variable">.clkb</span>(clk),            <span class="comment">// input wire clkb</span></span><br><span class="line">        <span class="variable">.rstb</span>(rst),            <span class="comment">// input wire rstb</span></span><br><span class="line">        <span class="variable">.enb</span>(rd_en),           <span class="comment">// input wire enb</span></span><br><span class="line">        <span class="variable">.addrb</span>(rd_addr),       <span class="comment">// input wire [4 : 0] addrb</span></span><br><span class="line">        <span class="variable">.doutb</span>(rd_data),       <span class="comment">// output wire [15 : 0] doutb</span></span><br><span class="line">        <span class="variable">.rsta_busy</span>(rsta_busy), <span class="comment">// output wire rsta_busy</span></span><br><span class="line">        <span class="variable">.rstb_busy</span>(rstb_busy)  <span class="comment">// output wire rstb_busy</span></span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></p>
<p>接下来需要创建testbench了，传统的方式是直接创建.v或者.sv的testbench，然后对待测DUT进行仿真。在使用cocotb的时候，我们只需要使用python就可以进行仿真了。但是在编写python的测试脚本的时候，需要遵循一些特殊的格式才可以。</p>
<ul>
<li>我们的 HDL 文件的顶层作为参数传递到 Python 文件中的异步测试函数，例如被测 test(dut)。我们使用装饰器 @cocotb.test() 将此函数标识为 cocotb 测试</li>
<li>我们可以在这个测试函数中访问 dut 层次结构和信号。例如，如果将顶层作为包含信号 clk 的参数 dut 传递给函数，我们可以使用 dut.clk 访问信号时钟。</li>
<li>由于我们使用的是同步设计，所以我们需要能够创建一个时钟，而在这种情况下，cocotb 提供了一个时钟生成器功能来生成所需频率的时钟。这可以添加到测试功能的顶部以提供时钟。 </li>
<li>如果我们需要在我们的测试函数或其他函数中等待事件，我们可以使用 Python await 函数。  例如，我们可以等待信号的上升/下降沿或等待几个时钟周期。</li>
</ul>
<p>下面是一个具体的例子：<br><figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment"># Simple tests for an counter module</span></span><br><span class="line"><span class="keyword">import</span> cocotb</span><br><span class="line"><span class="keyword">from</span> cocotb.clock <span class="keyword">import</span> Clock</span><br><span class="line"><span class="keyword">from</span> cocotb.triggers <span class="keyword">import</span> RisingEdge, Timer</span><br><span class="line"></span><br><span class="line"><span class="keyword">async</span> <span class="function"><span class="keyword">def</span> <span class="title">reset_dut</span>(<span class="params">reset, duration_ns</span>):</span></span><br><span class="line">    reset.value = <span class="number">1</span></span><br><span class="line">    <span class="keyword">await</span> Timer(duration_ns, units=<span class="string">&quot;ns&quot;</span>)</span><br><span class="line">    reset.value = <span class="number">0</span></span><br><span class="line">    reset._log.debug(<span class="string">&quot;reset complete&quot;</span>)</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">async</span> <span class="function"><span class="keyword">def</span> <span class="title">write_mem</span>(<span class="params">wr_clk, wr_addr, wr_data, wr_en, nums</span>):</span></span><br><span class="line">    <span class="keyword">for</span> x <span class="keyword">in</span> <span class="built_in">range</span>(nums):</span><br><span class="line">        wr_addr.value = x</span><br><span class="line">        wr_data.value = x</span><br><span class="line">        wr_en.value = <span class="number">1</span></span><br><span class="line">        <span class="keyword">await</span> RisingEdge(wr_clk)</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="meta">@cocotb.test()</span></span><br><span class="line"><span class="keyword">async</span> <span class="function"><span class="keyword">def</span> <span class="title">tb_ram_wr_rd</span>(<span class="params">dut</span>):</span></span><br><span class="line">    <span class="comment"># generate a clock</span></span><br><span class="line">    cocotb.start_soon(Clock(dut.clk, <span class="number">10</span>, units=<span class="string">&quot;ns&quot;</span>).start())</span><br><span class="line"></span><br><span class="line">    <span class="comment"># Reset DUT</span></span><br><span class="line">    dut.wr_addr.value = <span class="number">0</span></span><br><span class="line">    dut.wr_en.value = <span class="number">0</span></span><br><span class="line">    dut.wr_data.value = <span class="number">0</span></span><br><span class="line">    dut.rd_en.value = <span class="number">0</span></span><br><span class="line">    dut.rd_addr.value = <span class="number">0</span></span><br><span class="line">    dut.rst.value = <span class="number">1</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">await</span> reset_dut(dut.rst, <span class="number">20</span>)</span><br><span class="line">    dut._log.info(<span class="string">&quot;After reset&quot;</span>)</span><br><span class="line">    dut.rst.value = <span class="number">0</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">for</span> _ <span class="keyword">in</span> <span class="built_in">range</span>(<span class="number">100</span>):</span><br><span class="line">        <span class="keyword">await</span> RisingEdge(dut.clk)</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">await</span> write_mem(dut.clk, dut.wr_addr, dut.wr_data, dut.wr_en, <span class="number">16</span>)</span><br><span class="line">    dut.wr_en.value = <span class="number">0</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">await</span> Timer(<span class="number">200</span>, units=<span class="string">&quot;ns&quot;</span>)</span><br><span class="line"></span><br><span class="line">    <span class="keyword">for</span> x <span class="keyword">in</span> <span class="built_in">range</span>(<span class="number">16</span>):</span><br><span class="line">        dut.rd_addr.value = x</span><br><span class="line">        dut.rd_en.value = <span class="number">1</span></span><br><span class="line">        dout = dut.rd_data.value</span><br><span class="line">        dut._log.info(<span class="string">&quot;rd addr is %d dout from ram is %d&quot;</span> %(dut.rd_addr, dout))</span><br><span class="line">        <span class="keyword">await</span> RisingEdge(dut.clk)</span><br><span class="line"></span><br><span class="line">    dut.rd_en.value = <span class="number">0</span></span><br><span class="line">    dut.rd_addr.value = <span class="number">0</span> </span><br><span class="line"></span><br><span class="line">    <span class="keyword">await</span> Timer(<span class="number">200</span>, units=<span class="string">&quot;ns&quot;</span>)</span><br></pre></td></tr></table></figure></p>
<p>最后，我们还需要编写一个Makefile，这个 makefile 告诉 cocotb 顶层语言、HDL 设计的顶层和 Python 模块名称。  在 makefile 中，我们还可以定义模拟器，以及模拟和编译参数。</p>
<p>Makefile如下：<br><figure class="highlight makefile"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line">TOPLEVEL_LANG ?= verilog</span><br><span class="line"></span><br><span class="line">PWD=<span class="variable">$(<span class="built_in">shell</span> pwd)</span></span><br><span class="line">TOPDIR=<span class="variable">$(PWD)</span>/</span><br><span class="line"></span><br><span class="line">SIM ?= questa</span><br><span class="line">WAVES ?= 1</span><br><span class="line"><span class="comment"># GUI=1</span></span><br><span class="line"></span><br><span class="line">VERILOG_SOURCES += <span class="variable">$(PWD)</span>/../rtl/ram_wr_rd.v</span><br><span class="line">VERILOG_SOURCES += /opt/Xilinx/Vivado/2019.1/data/verilog/src/glbl.v</span><br><span class="line">VERILOG_SOURCES += /opt/Xilinx/Vivado/2019.1/data/verilog/src/unisims/*.v</span><br><span class="line">VHDL_SOURCES += <span class="variable">$(PWD)</span>/../project/project_1.srcs/sources_1/ip/blk_mem_gen_0/synth/*.vhd</span><br><span class="line">VERILOG_SOURCES += <span class="variable">$(PWD)</span>/../project/project_1.srcs/sources_1/ip/blk_mem_gen_0/sim/*.v</span><br><span class="line">SIM_ARGS = -work xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -L blk_mem_gen_v8_4_3 work.glbl  -voptargs=+acc=rn</span><br><span class="line"></span><br><span class="line">TOPLEVEL = ram_wr_rd</span><br><span class="line">MODULE   = tb_ram_wr_rd</span><br><span class="line"></span><br><span class="line"><span class="keyword">include</span> <span class="variable">$(<span class="built_in">shell</span> cocotb-config --makefiles)</span>/Makefile.sim</span><br></pre></td></tr></table></figure><br>在Makefile上，需要包含待测试的所有源文件。对于IP，也需要添加仿真对应的.v/vhd文件。然后在SIM_ARGS当中，是一些可以作为参数传递个仿真工具的。对于Xilinx的IP，在使用questa进行仿真的时候，需要先编译对应的IP，编译完对应的IP之后，有一个modelsim.ini，里面会包含对应的IP库所在的位置。<br><img src="/2023/06/14/2023.6/cocotb-1-intro/modelsim.ini.png" alt></p>
<figure class="highlight ini"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br><span class="line">200</span><br><span class="line">201</span><br><span class="line">202</span><br><span class="line">203</span><br><span class="line">204</span><br><span class="line">205</span><br><span class="line">206</span><br><span class="line">207</span><br><span class="line">208</span><br><span class="line">209</span><br><span class="line">210</span><br><span class="line">211</span><br><span class="line">212</span><br><span class="line">213</span><br><span class="line">214</span><br><span class="line">215</span><br><span class="line">216</span><br><span class="line">217</span><br><span class="line">218</span><br><span class="line">219</span><br><span class="line">220</span><br><span class="line">221</span><br><span class="line">222</span><br><span class="line">223</span><br><span class="line">224</span><br><span class="line">225</span><br><span class="line">226</span><br><span class="line">227</span><br><span class="line">228</span><br><span class="line">229</span><br><span class="line">230</span><br><span class="line">231</span><br><span class="line">232</span><br><span class="line">233</span><br><span class="line">234</span><br><span class="line">235</span><br><span class="line">236</span><br><span class="line">237</span><br><span class="line">238</span><br><span class="line">239</span><br><span class="line">240</span><br><span class="line">241</span><br><span class="line">242</span><br><span class="line">243</span><br><span class="line">244</span><br><span class="line">245</span><br><span class="line">246</span><br><span class="line">247</span><br><span class="line">248</span><br><span class="line">249</span><br><span class="line">250</span><br><span class="line">251</span><br><span class="line">252</span><br><span class="line">253</span><br><span class="line">254</span><br><span class="line">255</span><br><span class="line">256</span><br><span class="line">257</span><br><span class="line">258</span><br><span class="line">259</span><br><span class="line">260</span><br><span class="line">261</span><br><span class="line">262</span><br><span class="line">263</span><br><span class="line">264</span><br><span class="line">265</span><br><span class="line">266</span><br><span class="line">267</span><br><span class="line">268</span><br><span class="line">269</span><br><span class="line">270</span><br><span class="line">271</span><br><span class="line">272</span><br><span class="line">273</span><br><span class="line">274</span><br><span class="line">275</span><br><span class="line">276</span><br><span class="line">277</span><br><span class="line">278</span><br><span class="line">279</span><br><span class="line">280</span><br><span class="line">281</span><br><span class="line">282</span><br><span class="line">283</span><br><span class="line">284</span><br><span class="line">285</span><br><span class="line">286</span><br><span class="line">287</span><br><span class="line">288</span><br><span class="line">289</span><br><span class="line">290</span><br><span class="line">291</span><br><span class="line">292</span><br><span class="line">293</span><br><span class="line">294</span><br><span class="line">295</span><br><span class="line">296</span><br><span class="line">297</span><br><span class="line">298</span><br><span class="line">299</span><br><span class="line">300</span><br><span class="line">301</span><br><span class="line">302</span><br><span class="line">303</span><br><span class="line">304</span><br><span class="line">305</span><br><span class="line">306</span><br><span class="line">307</span><br><span class="line">308</span><br><span class="line">309</span><br><span class="line">310</span><br><span class="line">311</span><br><span class="line">312</span><br><span class="line">313</span><br><span class="line">314</span><br><span class="line">315</span><br><span class="line">316</span><br><span class="line">317</span><br><span class="line">318</span><br><span class="line">319</span><br><span class="line">320</span><br><span class="line">321</span><br><span class="line">322</span><br><span class="line">323</span><br><span class="line">324</span><br><span class="line">325</span><br><span class="line">326</span><br><span class="line">327</span><br><span class="line">328</span><br><span class="line">329</span><br><span class="line">330</span><br><span class="line">331</span><br><span class="line">332</span><br><span class="line">333</span><br><span class="line">334</span><br><span class="line">335</span><br><span class="line">336</span><br><span class="line">337</span><br><span class="line">338</span><br><span class="line">339</span><br><span class="line">340</span><br><span class="line">341</span><br><span class="line">342</span><br><span class="line">343</span><br><span class="line">344</span><br><span class="line">345</span><br><span class="line">346</span><br><span class="line">347</span><br><span class="line">348</span><br><span class="line">349</span><br><span class="line">350</span><br><span class="line">351</span><br><span class="line">352</span><br><span class="line">353</span><br><span class="line">354</span><br><span class="line">355</span><br><span class="line">356</span><br><span class="line">357</span><br><span class="line">358</span><br><span class="line">359</span><br><span class="line">360</span><br><span class="line">361</span><br><span class="line">362</span><br><span class="line">363</span><br><span class="line">364</span><br><span class="line">365</span><br><span class="line">366</span><br><span class="line">367</span><br><span class="line">368</span><br><span class="line">369</span><br><span class="line">370</span><br><span class="line">371</span><br><span class="line">372</span><br><span class="line">373</span><br><span class="line">374</span><br><span class="line">375</span><br><span class="line">376</span><br><span class="line">377</span><br><span class="line">378</span><br><span class="line">379</span><br><span class="line">380</span><br><span class="line">381</span><br><span class="line">382</span><br><span class="line">383</span><br><span class="line">384</span><br><span class="line">385</span><br><span class="line">386</span><br><span class="line">387</span><br><span class="line">388</span><br><span class="line">389</span><br><span class="line">390</span><br><span class="line">391</span><br><span class="line">392</span><br><span class="line">393</span><br><span class="line">394</span><br><span class="line">395</span><br><span class="line">396</span><br><span class="line">397</span><br><span class="line">398</span><br><span class="line">399</span><br><span class="line">400</span><br><span class="line">401</span><br><span class="line">402</span><br><span class="line">403</span><br><span class="line">404</span><br><span class="line">405</span><br><span class="line">406</span><br><span class="line">407</span><br><span class="line">408</span><br><span class="line">409</span><br><span class="line">410</span><br><span class="line">411</span><br><span class="line">412</span><br><span class="line">413</span><br><span class="line">414</span><br><span class="line">415</span><br><span class="line">416</span><br><span class="line">417</span><br><span class="line">418</span><br><span class="line">419</span><br><span class="line">420</span><br><span class="line">421</span><br><span class="line">422</span><br><span class="line">423</span><br><span class="line">424</span><br></pre></td><td class="code"><pre><span class="line"><span class="attr">secureip</span> = /home/wcc/Xilinx/xlib_v19/secureip</span><br><span class="line"><span class="attr">unisim</span> = /home/wcc/Xilinx/xlib_v19/unisim</span><br><span class="line"><span class="attr">unimacro</span> = /home/wcc/Xilinx/xlib_v19/unimacro</span><br><span class="line"><span class="attr">unifast</span> = /home/wcc/Xilinx/xlib_v19/unifast</span><br><span class="line"><span class="attr">unisims_ver</span> = /home/wcc/Xilinx/xlib_v19/unisims_ver</span><br><span class="line"><span class="attr">unimacro_ver</span> = /home/wcc/Xilinx/xlib_v19/unimacro_ver</span><br><span class="line"><span class="attr">unifast_ver</span> = /home/wcc/Xilinx/xlib_v19/unifast_ver</span><br><span class="line"><span class="attr">simprims_ver</span> = /home/wcc/Xilinx/xlib_v19/simprims_ver</span><br><span class="line"><span class="attr">xpm</span> = /home/wcc/Xilinx/xlib_v19/xpm</span><br><span class="line"><span class="attr">xilinx_vip</span> = /home/wcc/Xilinx/xlib_v19/xilinx_vip</span><br><span class="line"><span class="attr">common_cpp_v1_0</span> = /home/wcc/Xilinx/xlib_v19/common_cpp_v<span class="number">1_0</span></span><br><span class="line"><span class="attr">xtlm</span> = /home/wcc/Xilinx/xlib_v19/xtlm</span><br><span class="line"><span class="attr">axi_tg_sc_v1_0</span> = /home/wcc/Xilinx/xlib_v19/axi_tg_sc_v<span class="number">1_0</span></span><br><span class="line"><span class="attr">noc_sc_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/noc_sc_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">remote_port_c_v4</span> = /home/wcc/Xilinx/xlib_v19/remote_port_c_v4</span><br><span class="line"><span class="attr">remote_port_sc_v4</span> = /home/wcc/Xilinx/xlib_v19/remote_port_sc_v4</span><br><span class="line"><span class="attr">xtlm_simple_interconnect_v1_0</span> = /home/wcc/Xilinx/xlib_v19/xtlm_simple_interconnect_v<span class="number">1_0</span></span><br><span class="line"><span class="attr">debug_tcp_server_v1</span> = /home/wcc/Xilinx/xlib_v19/debug_tcp_server_v1</span><br><span class="line"><span class="attr">rwd_tlmmodel_v1</span> = /home/wcc/Xilinx/xlib_v19/rwd_tlmmodel_v1</span><br><span class="line"><span class="attr">common_rpc_v1</span> = /home/wcc/Xilinx/xlib_v19/common_rpc_v1</span><br><span class="line"><span class="attr">sim_xdma_cpp_v1</span> = /home/wcc/Xilinx/xlib_v19/sim_xdma_cpp_v1</span><br><span class="line"><span class="attr">sim_xdma_sc_v1</span> = /home/wcc/Xilinx/xlib_v19/sim_xdma_sc_v1</span><br><span class="line"><span class="attr">lib_cdc_v1_0_2</span> = /home/wcc/Xilinx/xlib_v19/lib_cdc_v<span class="number">1_0_2</span></span><br><span class="line"><span class="attr">v_hdmi_rx_v3_0_0</span> = /home/wcc/Xilinx/xlib_v19/v_hdmi_rx_v<span class="number">3_0_0</span></span><br><span class="line"><span class="attr">bsip_v1_1_0</span> = /home/wcc/Xilinx/xlib_v19/bsip_v<span class="number">1_1_0</span></span><br><span class="line"><span class="attr">fifo_generator_v13_2_4</span> = /home/wcc/Xilinx/xlib_v19/fifo_generator_v<span class="number">13_2_4</span></span><br><span class="line"><span class="attr">xaui_v12_3_6</span> = /home/wcc/Xilinx/xlib_v19/xaui_v<span class="number">12_3_6</span></span><br><span class="line"><span class="attr">axi_lite_ipif_v3_0_4</span> = /home/wcc/Xilinx/xlib_v19/axi_lite_ipif_v<span class="number">3_0_4</span></span><br><span class="line"><span class="attr">pc_cfr_v6_1_4</span> = /home/wcc/Xilinx/xlib_v19/pc_cfr_v<span class="number">6_1_4</span></span><br><span class="line"><span class="attr">hbm_v1_0_3</span> = /home/wcc/Xilinx/xlib_v19/hbm_v<span class="number">1_0_3</span></span><br><span class="line"><span class="attr">v_vid_in_axi4s_v4_0_9</span> = /home/wcc/Xilinx/xlib_v19/v_vid_in_axi4s_v<span class="number">4_0_9</span></span><br><span class="line"><span class="attr">interlaken_v2_4_3</span> = /home/wcc/Xilinx/xlib_v19/interlaken_v<span class="number">2_4_3</span></span><br><span class="line"><span class="attr">v_uhdsdi_audio_v2_0_1</span> = /home/wcc/Xilinx/xlib_v19/v_uhdsdi_audio_v<span class="number">2_0_1</span></span><br><span class="line"><span class="attr">vfb_v1_0_13</span> = /home/wcc/Xilinx/xlib_v19/vfb_v<span class="number">1_0_13</span></span><br><span class="line"><span class="attr">xxv_ethernet_v2_5_2</span> = /home/wcc/Xilinx/xlib_v19/xxv_ethernet_v<span class="number">2_5_2</span></span><br><span class="line"><span class="attr">noc_nidb_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/noc_nidb_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">v_hcresampler_v1_0_13</span> = /home/wcc/Xilinx/xlib_v19/v_hcresampler_v<span class="number">1_0_13</span></span><br><span class="line"><span class="attr">xxv_ethernet_v3_0_0</span> = /home/wcc/Xilinx/xlib_v19/xxv_ethernet_v<span class="number">3_0_0</span></span><br><span class="line"><span class="attr">gmii_to_rgmii_v4_0_7</span> = /home/wcc/Xilinx/xlib_v19/gmii_to_rgmii_v<span class="number">4_0_7</span></span><br><span class="line"><span class="attr">stm_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/stm_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">mipi_csi2_rx_ctrl_v1_0_8</span> = /home/wcc/Xilinx/xlib_v19/mipi_csi2_rx_ctrl_v<span class="number">1_0_8</span></span><br><span class="line"><span class="attr">in_system_ibert_v1_0_9</span> = /home/wcc/Xilinx/xlib_v19/in_system_ibert_v<span class="number">1_0_9</span></span><br><span class="line"><span class="attr">ecc_v2_0_13</span> = /home/wcc/Xilinx/xlib_v19/ecc_v<span class="number">2_0_13</span></span><br><span class="line"><span class="attr">gtwizard_ultrascale_v1_7_6</span> = /home/wcc/Xilinx/xlib_v19/gtwizard_ultrascale_v<span class="number">1_7_6</span></span><br><span class="line"><span class="attr">emc_common_v3_0_5</span> = /home/wcc/Xilinx/xlib_v19/emc_common_v<span class="number">3_0_5</span></span><br><span class="line"><span class="attr">hdcp22_cipher_dp_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/hdcp22_cipher_dp_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">ethernet_1_10_25g_v2_0_4</span> = /home/wcc/Xilinx/xlib_v19/ethernet_<span class="number">1_10_25</span>g_v<span class="number">2_0_4</span></span><br><span class="line"><span class="attr">usxgmii_v1_0_5</span> = /home/wcc/Xilinx/xlib_v19/usxgmii_v<span class="number">1_0_5</span></span><br><span class="line"><span class="attr">fifo_generator_v13_1_4</span> = /home/wcc/Xilinx/xlib_v19/fifo_generator_v<span class="number">13_1_4</span></span><br><span class="line"><span class="attr">multi_channel_25g_rs_fec_v1_0_2</span> = /home/wcc/Xilinx/xlib_v19/multi_channel_25g_rs_fec_v<span class="number">1_0_2</span></span><br><span class="line"><span class="attr">high_speed_selectio_wiz_v3_5_1</span> = /home/wcc/Xilinx/xlib_v19/high_speed_selectio_wiz_v<span class="number">3_5_1</span></span><br><span class="line"><span class="attr">lmb_bram_if_cntlr_v4_0_16</span> = /home/wcc/Xilinx/xlib_v19/lmb_bram_if_cntlr_v<span class="number">4_0_16</span></span><br><span class="line"><span class="attr">noc_nps_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/noc_nps_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">ta_dma_v1_0_3</span> = /home/wcc/Xilinx/xlib_v19/ta_dma_v<span class="number">1_0_3</span></span><br><span class="line"><span class="attr">pci64_v5_0_11</span> = /home/wcc/Xilinx/xlib_v19/pci64_v<span class="number">5_0_11</span></span><br><span class="line"><span class="attr">util_reduced_logic_v2_0_4</span> = /home/wcc/Xilinx/xlib_v19/util_reduced_logic_v<span class="number">2_0_4</span></span><br><span class="line"><span class="attr">noc_na_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/noc_na_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">v_hdmi_rx_v2_0_0</span> = /home/wcc/Xilinx/xlib_v19/v_hdmi_rx_v<span class="number">2_0_0</span></span><br><span class="line"><span class="attr">v_uhdsdi_vidgen_v1_0_1</span> = /home/wcc/Xilinx/xlib_v19/v_uhdsdi_vidgen_v<span class="number">1_0_1</span></span><br><span class="line"><span class="attr">v_frmbuf_rd_v2_1_2</span> = /home/wcc/Xilinx/xlib_v19/v_frmbuf_rd_v<span class="number">2_1_2</span></span><br><span class="line"><span class="attr">v_scenechange_v1_0_1</span> = /home/wcc/Xilinx/xlib_v19/v_scenechange_v<span class="number">1_0_1</span></span><br><span class="line"><span class="attr">v_mix_v3_0_3</span> = /home/wcc/Xilinx/xlib_v19/v_mix_v<span class="number">3_0_3</span></span><br><span class="line"><span class="attr">lmb_v10_v3_0_9</span> = /home/wcc/Xilinx/xlib_v19/lmb_v10_v<span class="number">3_0_9</span></span><br><span class="line"><span class="attr">axi_tg_lib</span> = /home/wcc/Xilinx/xlib_v19/axi_tg_lib</span><br><span class="line"><span class="attr">v_demosaic_v1_0_5</span> = /home/wcc/Xilinx/xlib_v19/v_demosaic_v<span class="number">1_0_5</span></span><br><span class="line"><span class="attr">iomodule_v3_1_4</span> = /home/wcc/Xilinx/xlib_v19/iomodule_v<span class="number">3_1_4</span></span><br><span class="line"><span class="attr">jesd204_v7_2_6</span> = /home/wcc/Xilinx/xlib_v19/jesd204_v<span class="number">7_2_6</span></span><br><span class="line"><span class="attr">tmr_manager_v1_0_4</span> = /home/wcc/Xilinx/xlib_v19/tmr_manager_v<span class="number">1_0_4</span></span><br><span class="line"><span class="attr">ieee802d3_clause74_fec_v1_0_4</span> = /home/wcc/Xilinx/xlib_v19/ieee802d3_clause74_fec_v<span class="number">1_0_4</span></span><br><span class="line"><span class="attr">tcc_decoder_3gpplte_v3_0_6</span> = /home/wcc/Xilinx/xlib_v19/tcc_decoder_3gpplte_v<span class="number">3_0_6</span></span><br><span class="line"><span class="attr">rama_v1_1_1_lib</span> = /home/wcc/Xilinx/xlib_v19/rama_v<span class="number">1_1_1_</span>lib</span><br><span class="line"><span class="attr">ibert_lib_v1_0_6</span> = /home/wcc/Xilinx/xlib_v19/ibert_lib_v<span class="number">1_0_6</span></span><br><span class="line"><span class="attr">gig_ethernet_pcs_pma_v16_1_6</span> = /home/wcc/Xilinx/xlib_v19/gig_ethernet_pcs_pma_v<span class="number">16_1_6</span></span><br><span class="line"><span class="attr">axi_bram_ctrl_v4_1_1</span> = /home/wcc/Xilinx/xlib_v19/axi_bram_ctrl_v<span class="number">4_1_1</span></span><br><span class="line"><span class="attr">advanced_io_wizard_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/advanced_io_wizard_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">timer_sync_1588_v1_2_4</span> = /home/wcc/Xilinx/xlib_v19/timer_sync_1588_v<span class="number">1_2_4</span></span><br><span class="line"><span class="attr">v_smpte_uhdsdi_rx_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/v_smpte_uhdsdi_rx_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">pc_cfr_v6_3_0</span> = /home/wcc/Xilinx/xlib_v19/pc_cfr_v<span class="number">6_3_0</span></span><br><span class="line"><span class="attr">ten_gig_eth_mac_v15_1_7</span> = /home/wcc/Xilinx/xlib_v19/ten_gig_eth_mac_v<span class="number">15_1_7</span></span><br><span class="line"><span class="attr">jesd204c_v4_1_0</span> = /home/wcc/Xilinx/xlib_v19/jesd204c_v<span class="number">4_1_0</span></span><br><span class="line"><span class="attr">nvmeha_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/nvmeha_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">jtag_axi</span> = /home/wcc/Xilinx/xlib_v19/jtag_axi</span><br><span class="line"><span class="attr">mutex_v2_1_10</span> = /home/wcc/Xilinx/xlib_v19/mutex_v<span class="number">2_1_10</span></span><br><span class="line"><span class="attr">advanced_io_wizard_phy_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/advanced_io_wizard_phy_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">qdma_v3_0_1</span> = /home/wcc/Xilinx/xlib_v19/qdma_v<span class="number">3_0_1</span></span><br><span class="line"><span class="attr">vid_phy_controller_v2_2_3</span> = /home/wcc/Xilinx/xlib_v19/vid_phy_controller_v<span class="number">2_2_3</span></span><br><span class="line"><span class="attr">util_idelay_ctrl_v1_0_1</span> = /home/wcc/Xilinx/xlib_v19/util_idelay_ctrl_v<span class="number">1_0_1</span></span><br><span class="line"><span class="attr">v_hdmi_tx_v3_0_0</span> = /home/wcc/Xilinx/xlib_v19/v_hdmi_tx_v<span class="number">3_0_0</span></span><br><span class="line"><span class="attr">sim_clk_gen_v1_0_2</span> = /home/wcc/Xilinx/xlib_v19/sim_clk_gen_v<span class="number">1_0_2</span></span><br><span class="line"><span class="attr">shell_utils_msp432_bsl_crc_gen_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/shell_utils_msp432_bsl_crc_gen_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">uhdsdi_gt_v1_0_3</span> = /home/wcc/Xilinx/xlib_v19/uhdsdi_gt_v<span class="number">1_0_3</span></span><br><span class="line"><span class="attr">emb_fifo_gen_v1_0_1</span> = /home/wcc/Xilinx/xlib_v19/emb_fifo_gen_v<span class="number">1_0_1</span></span><br><span class="line"><span class="attr">cmac_v2_5_0</span> = /home/wcc/Xilinx/xlib_v19/cmac_v<span class="number">2_5_0</span></span><br><span class="line"><span class="attr">ethernet_1_10_25g_v2_2_2</span> = /home/wcc/Xilinx/xlib_v19/ethernet_<span class="number">1_10_25</span>g_v<span class="number">2_2_2</span></span><br><span class="line"><span class="attr">cmac_usplus_v2_4_5</span> = /home/wcc/Xilinx/xlib_v19/cmac_usplus_v<span class="number">2_4_5</span></span><br><span class="line"><span class="attr">axi_amm_bridge_v1_0_9</span> = /home/wcc/Xilinx/xlib_v19/axi_amm_bridge_v<span class="number">1_0_9</span></span><br><span class="line"><span class="attr">tmr_inject_v1_0_3</span> = /home/wcc/Xilinx/xlib_v19/tmr_inject_v<span class="number">1_0_3</span></span><br><span class="line"><span class="attr">axi_pcie3_v3_0_9</span> = /home/wcc/Xilinx/xlib_v19/axi_pcie3_v<span class="number">3_0_9</span></span><br><span class="line"><span class="attr">i2s_receiver_v1_0_3</span> = /home/wcc/Xilinx/xlib_v19/i2s_receiver_v<span class="number">1_0_3</span></span><br><span class="line"><span class="attr">ai_noc</span> = /home/wcc/Xilinx/xlib_v19/ai_noc</span><br><span class="line"><span class="attr">lut_buffer_v2_0_0</span> = /home/wcc/Xilinx/xlib_v19/lut_buffer_v<span class="number">2_0_0</span></span><br><span class="line"><span class="attr">xsdbm_v2_0_0</span> = /home/wcc/Xilinx/xlib_v19/xsdbm_v<span class="number">2_0_0</span></span><br><span class="line"><span class="attr">cmac_usplus_v2_5_1</span> = /home/wcc/Xilinx/xlib_v19/cmac_usplus_v<span class="number">2_5_1</span></span><br><span class="line"><span class="attr">l_ethernet_v2_3_5</span> = /home/wcc/Xilinx/xlib_v19/l_ethernet_v<span class="number">2_3_5</span></span><br><span class="line"><span class="attr">util_vector_logic_v2_0_1</span> = /home/wcc/Xilinx/xlib_v19/util_vector_logic_v<span class="number">2_0_1</span></span><br><span class="line"><span class="attr">av_pat_gen_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/av_pat_gen_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">zynq_ultra_ps_e_v3_3_0</span> = /home/wcc/Xilinx/xlib_v19/zynq_ultra_ps_e_v<span class="number">3_3_0</span></span><br><span class="line"><span class="attr">v_uhdsdi_audio_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/v_uhdsdi_audio_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">mammoth_transcode_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/mammoth_transcode_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">pcie_jtag_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/pcie_jtag_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">axi_ahblite_bridge_v3_0_16</span> = /home/wcc/Xilinx/xlib_v19/axi_ahblite_bridge_v<span class="number">3_0_16</span></span><br><span class="line"><span class="attr">picxo</span> = /home/wcc/Xilinx/xlib_v19/picxo</span><br><span class="line"><span class="attr">pc_cfr_v6_0_8</span> = /home/wcc/Xilinx/xlib_v19/pc_cfr_v<span class="number">6_0_8</span></span><br><span class="line"><span class="attr">sem_v4_1_12</span> = /home/wcc/Xilinx/xlib_v19/sem_v<span class="number">4_1_12</span></span><br><span class="line"><span class="attr">axi_infrastructure_v1_1_0</span> = /home/wcc/Xilinx/xlib_v19/axi_infrastructure_v<span class="number">1_1_0</span></span><br><span class="line"><span class="attr">i2s_transmitter_v1_0_3</span> = /home/wcc/Xilinx/xlib_v19/i2s_transmitter_v<span class="number">1_0_3</span></span><br><span class="line"><span class="attr">ten_gig_eth_pcs_pma_v6_0_15</span> = /home/wcc/Xilinx/xlib_v19/ten_gig_eth_pcs_pma_v<span class="number">6_0_15</span></span><br><span class="line"><span class="attr">rst_vip_v1_0_3</span> = /home/wcc/Xilinx/xlib_v19/rst_vip_v<span class="number">1_0_3</span></span><br><span class="line"><span class="attr">compact_gt_v1_0_5</span> = /home/wcc/Xilinx/xlib_v19/compact_gt_v<span class="number">1_0_5</span></span><br><span class="line"><span class="attr">rld3_pl_v1_0_1</span> = /home/wcc/Xilinx/xlib_v19/rld3_pl_v<span class="number">1_0_1</span></span><br><span class="line"><span class="attr">versal_cips_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/versal_cips_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">axi_dbg_hub</span> = /home/wcc/Xilinx/xlib_v19/axi_dbg_hub</span><br><span class="line"><span class="attr">hdmi_gt_controller_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/hdmi_gt_controller_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">axi_perf_mon_v5_0_21</span> = /home/wcc/Xilinx/xlib_v19/axi_perf_mon_v<span class="number">5_0_21</span></span><br><span class="line"><span class="attr">mrmac_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/mrmac_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">blk_mem_gen_v8_4_3</span> = /home/wcc/Xilinx/xlib_v19/blk_mem_gen_v<span class="number">8_4_3</span></span><br><span class="line"><span class="attr">dist_mem_gen_v8_0_13</span> = /home/wcc/Xilinx/xlib_v19/dist_mem_gen_v<span class="number">8_0_13</span></span><br><span class="line"><span class="attr">bs_mux_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/bs_mux_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">v_deinterlacer_v4_0_12</span> = /home/wcc/Xilinx/xlib_v19/v_deinterlacer_v<span class="number">4_0_12</span></span><br><span class="line"><span class="attr">axi_jtag_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/axi_jtag_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">l_ethernet_v2_5_0</span> = /home/wcc/Xilinx/xlib_v19/l_ethernet_v<span class="number">2_5_0</span></span><br><span class="line"><span class="attr">emb_mem_gen_v1_0_1</span> = /home/wcc/Xilinx/xlib_v19/emb_mem_gen_v<span class="number">1_0_1</span></span><br><span class="line"><span class="attr">l_ethernet_v2_4_1</span> = /home/wcc/Xilinx/xlib_v19/l_ethernet_v<span class="number">2_4_1</span></span><br><span class="line"><span class="attr">ddr4_pl_phy_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/ddr4_pl_phy_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">generic_baseblocks_v2_1_0</span> = /home/wcc/Xilinx/xlib_v19/generic_baseblocks_v<span class="number">2_1_0</span></span><br><span class="line"><span class="attr">zynq_ultra_ps_e_v3_2_3</span> = /home/wcc/Xilinx/xlib_v19/zynq_ultra_ps_e_v<span class="number">3_2_3</span></span><br><span class="line"><span class="attr">xlconstant_v1_1_6</span> = /home/wcc/Xilinx/xlib_v19/xlconstant_v<span class="number">1_1_6</span></span><br><span class="line"><span class="attr">v_hdmi_tx_v2_0_0</span> = /home/wcc/Xilinx/xlib_v19/v_hdmi_tx_v<span class="number">2_0_0</span></span><br><span class="line"><span class="attr">noc_nmu_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/noc_nmu_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">ltlib_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/ltlib_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">video_frame_crc_v1_0_1</span> = /home/wcc/Xilinx/xlib_v19/video_frame_crc_v<span class="number">1_0_1</span></span><br><span class="line"><span class="attr">gtwizard_ultrascale_v1_6_11</span> = /home/wcc/Xilinx/xlib_v19/gtwizard_ultrascale_v<span class="number">1_6_11</span></span><br><span class="line"><span class="attr">gigantic_mux</span> = /home/wcc/Xilinx/xlib_v19/gigantic_mux</span><br><span class="line"><span class="attr">sem_ultra_v3_1_11</span> = /home/wcc/Xilinx/xlib_v19/sem_ultra_v<span class="number">3_1_11</span></span><br><span class="line"><span class="attr">mii_to_rmii_v2_0_21</span> = /home/wcc/Xilinx/xlib_v19/mii_to_rmii_v<span class="number">2_0_21</span></span><br><span class="line"><span class="attr">mipi_csi2_tx_ctrl_v1_0_4</span> = /home/wcc/Xilinx/xlib_v19/mipi_csi2_tx_ctrl_v<span class="number">1_0_4</span></span><br><span class="line"><span class="attr">hdcp_keymngmt_blk_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/hdcp_keymngmt_blk_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">tmr_voter_v1_0_2</span> = /home/wcc/Xilinx/xlib_v19/tmr_voter_v<span class="number">1_0_2</span></span><br><span class="line"><span class="attr">xhmc_v1_0_9</span> = /home/wcc/Xilinx/xlib_v19/xhmc_v<span class="number">1_0_9</span></span><br><span class="line"><span class="attr">oddr_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/oddr_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">v_vscaler_v1_0_13</span> = /home/wcc/Xilinx/xlib_v19/v_vscaler_v<span class="number">1_0_13</span></span><br><span class="line"><span class="attr">v_csc_v1_0_13</span> = /home/wcc/Xilinx/xlib_v19/v_csc_v<span class="number">1_0_13</span></span><br><span class="line"><span class="attr">lib_pkg_v1_0_2</span> = /home/wcc/Xilinx/xlib_v19/lib_pkg_v<span class="number">1_0_2</span></span><br><span class="line"><span class="attr">lut_buffer_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/lut_buffer_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">fit_timer_v2_0_10</span> = /home/wcc/Xilinx/xlib_v19/fit_timer_v<span class="number">2_0_10</span></span><br><span class="line"><span class="attr">v_tpg_v8_0_1</span> = /home/wcc/Xilinx/xlib_v19/v_tpg_v<span class="number">8_0_1</span></span><br><span class="line"><span class="attr">v_smpte_sdi_v3_0_8</span> = /home/wcc/Xilinx/xlib_v19/v_smpte_sdi_v<span class="number">3_0_8</span></span><br><span class="line"><span class="attr">axis_infrastructure_v1_1_0</span> = /home/wcc/Xilinx/xlib_v19/axis_infrastructure_v<span class="number">1_1_0</span></span><br><span class="line"><span class="attr">xlconcat_v2_1_3</span> = /home/wcc/Xilinx/xlib_v19/xlconcat_v<span class="number">2_1_3</span></span><br><span class="line"><span class="attr">ai_pl_trig</span> = /home/wcc/Xilinx/xlib_v19/ai_pl_trig</span><br><span class="line"><span class="attr">ethernet_1_10_25g_v2_1_3</span> = /home/wcc/Xilinx/xlib_v19/ethernet_<span class="number">1_10_25</span>g_v<span class="number">2_1_3</span></span><br><span class="line"><span class="attr">audio_clock_recovery_v1_0</span> = /home/wcc/Xilinx/xlib_v19/audio_clock_recovery_v<span class="number">1_0</span></span><br><span class="line"><span class="attr">ahblite_axi_bridge_v3_0_14</span> = /home/wcc/Xilinx/xlib_v19/ahblite_axi_bridge_v<span class="number">3_0_14</span></span><br><span class="line"><span class="attr">hdcp22_rng_v1_0_1</span> = /home/wcc/Xilinx/xlib_v19/hdcp22_rng_v<span class="number">1_0_1</span></span><br><span class="line"><span class="attr">axi_chip2chip_v5_0_5</span> = /home/wcc/Xilinx/xlib_v19/axi_chip2chip_v<span class="number">5_0_5</span></span><br><span class="line"><span class="attr">blk_mem_gen_v8_3_6</span> = /home/wcc/Xilinx/xlib_v19/blk_mem_gen_v<span class="number">8_3_6</span></span><br><span class="line"><span class="attr">sim_rst_gen_v1_0_2</span> = /home/wcc/Xilinx/xlib_v19/sim_rst_gen_v<span class="number">1_0_2</span></span><br><span class="line"><span class="attr">v_frmbuf_wr_v2_1_2</span> = /home/wcc/Xilinx/xlib_v19/v_frmbuf_wr_v<span class="number">2_1_2</span></span><br><span class="line"><span class="attr">roe_framer_v2_0_0</span> = /home/wcc/Xilinx/xlib_v19/roe_framer_v<span class="number">2_0_0</span></span><br><span class="line"><span class="attr">mipi_dsi_tx_ctrl_v1_0_7</span> = /home/wcc/Xilinx/xlib_v19/mipi_dsi_tx_ctrl_v<span class="number">1_0_7</span></span><br><span class="line"><span class="attr">v_axi4s_remap_v1_0_11</span> = /home/wcc/Xilinx/xlib_v19/v_axi4s_remap_v<span class="number">1_0_11</span></span><br><span class="line"><span class="attr">v_vcresampler_v1_0_13</span> = /home/wcc/Xilinx/xlib_v19/v_vcresampler_v<span class="number">1_0_13</span></span><br><span class="line"><span class="attr">xbip_utils_v3_0_10</span> = /home/wcc/Xilinx/xlib_v19/xbip_utils_v<span class="number">3_0_10</span></span><br><span class="line"><span class="attr">v_hscaler_v1_0_13</span> = /home/wcc/Xilinx/xlib_v19/v_hscaler_v<span class="number">1_0_13</span></span><br><span class="line"><span class="attr">high_speed_selectio_wiz_v3_4_1</span> = /home/wcc/Xilinx/xlib_v19/high_speed_selectio_wiz_v<span class="number">3_4_1</span></span><br><span class="line"><span class="attr">v_sdi_rx_vid_bridge_v2_0_0</span> = /home/wcc/Xilinx/xlib_v19/v_sdi_rx_vid_bridge_v<span class="number">2_0_0</span></span><br><span class="line"><span class="attr">v_mix_v4_0_0</span> = /home/wcc/Xilinx/xlib_v19/v_mix_v<span class="number">4_0_0</span></span><br><span class="line"><span class="attr">hdcp22_cipher_v1_0_3</span> = /home/wcc/Xilinx/xlib_v19/hdcp22_cipher_v<span class="number">1_0_3</span></span><br><span class="line"><span class="attr">v_letterbox_v1_0_13</span> = /home/wcc/Xilinx/xlib_v19/v_letterbox_v<span class="number">1_0_13</span></span><br><span class="line"><span class="attr">xxv_ethernet_v2_4_4</span> = /home/wcc/Xilinx/xlib_v19/xxv_ethernet_v<span class="number">2_4_4</span></span><br><span class="line"><span class="attr">xdma_v4_1_3</span> = /home/wcc/Xilinx/xlib_v19/xdma_v<span class="number">4_1_3</span></span><br><span class="line"><span class="attr">v_gamma_lut_v1_0_5</span> = /home/wcc/Xilinx/xlib_v19/v_gamma_lut_v<span class="number">1_0_5</span></span><br><span class="line"><span class="attr">uhdsdi_gt_v2_0_0</span> = /home/wcc/Xilinx/xlib_v19/uhdsdi_gt_v<span class="number">2_0_0</span></span><br><span class="line"><span class="attr">pci32_v5_0_12</span> = /home/wcc/Xilinx/xlib_v19/pci32_v<span class="number">5_0_12</span></span><br><span class="line"><span class="attr">cmac_v2_3_5</span> = /home/wcc/Xilinx/xlib_v19/cmac_v<span class="number">2_3_5</span></span><br><span class="line"><span class="attr">sd_fec_v1_0_2</span> = /home/wcc/Xilinx/xlib_v19/sd_fec_v<span class="number">1_0_2</span></span><br><span class="line"><span class="attr">hdcp_v1_0_3</span> = /home/wcc/Xilinx/xlib_v19/hdcp_v<span class="number">1_0_3</span></span><br><span class="line"><span class="attr">microblaze_v11_0_1</span> = /home/wcc/Xilinx/xlib_v19/microblaze_v<span class="number">11_0_1</span></span><br><span class="line"><span class="attr">v_deinterlacer_v5_0_13</span> = /home/wcc/Xilinx/xlib_v19/v_deinterlacer_v<span class="number">5_0_13</span></span><br><span class="line"><span class="attr">xlslice_v1_0_2</span> = /home/wcc/Xilinx/xlib_v19/xlslice_v<span class="number">1_0_2</span></span><br><span class="line"><span class="attr">rld3_pl_phy_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/rld3_pl_phy_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">mipi_dphy_v4_1_3</span> = /home/wcc/Xilinx/xlib_v19/mipi_dphy_v<span class="number">4_1_3</span></span><br><span class="line"><span class="attr">system_cache_v4_0_6</span> = /home/wcc/Xilinx/xlib_v19/system_cache_v<span class="number">4_0_6</span></span><br><span class="line"><span class="attr">axi_pmon_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/axi_pmon_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">cmac_usplus_v2_6_0</span> = /home/wcc/Xilinx/xlib_v19/cmac_usplus_v<span class="number">2_6_0</span></span><br><span class="line"><span class="attr">vid_edid_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/vid_edid_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">stm_v1_0</span> = /home/wcc/Xilinx/xlib_v19/stm_v<span class="number">1_0</span></span><br><span class="line"><span class="attr">sim_trig_top_v1_0</span> = /home/wcc/Xilinx/xlib_v19/sim_trig_top_v<span class="number">1_0</span></span><br><span class="line"><span class="attr">fifo_generator_v13_0_6</span> = /home/wcc/Xilinx/xlib_v19/fifo_generator_v<span class="number">13_0_6</span></span><br><span class="line"><span class="attr">microblaze_v10_0_7</span> = /home/wcc/Xilinx/xlib_v19/microblaze_v<span class="number">10_0_7</span></span><br><span class="line"><span class="attr">smartconnect_v1_0</span> = /home/wcc/Xilinx/xlib_v19/smartconnect_v<span class="number">1_0</span></span><br><span class="line"><span class="attr">v_multi_scaler_v1_0_1</span> = /home/wcc/Xilinx/xlib_v19/v_multi_scaler_v<span class="number">1_0_1</span></span><br><span class="line"><span class="attr">xbip_dsp48_wrapper_v3_0_4</span> = /home/wcc/Xilinx/xlib_v19/xbip_dsp48_wrapper_v<span class="number">3_0_4</span></span><br><span class="line"><span class="attr">high_speed_selectio_wiz_v3_2_3</span> = /home/wcc/Xilinx/xlib_v19/high_speed_selectio_wiz_v<span class="number">3_2_3</span></span><br><span class="line"><span class="attr">v_uhdsdi_audio_v1_1_0</span> = /home/wcc/Xilinx/xlib_v19/v_uhdsdi_audio_v<span class="number">1_1_0</span></span><br><span class="line"><span class="attr">cmac_v2_4_1</span> = /home/wcc/Xilinx/xlib_v19/cmac_v<span class="number">2_4_1</span></span><br><span class="line"><span class="attr">axis_protocol_checker_v2_0_3</span> = /home/wcc/Xilinx/xlib_v19/axis_protocol_checker_v<span class="number">2_0_3</span></span><br><span class="line"><span class="attr">ethernet_1_10_25g_v2_3_0</span> = /home/wcc/Xilinx/xlib_v19/ethernet_<span class="number">1_10_25</span>g_v<span class="number">2_3_0</span></span><br><span class="line"><span class="attr">pc_cfr_v6_2_2</span> = /home/wcc/Xilinx/xlib_v19/pc_cfr_v<span class="number">6_2_2</span></span><br><span class="line"><span class="attr">high_speed_selectio_wiz_v3_3_1</span> = /home/wcc/Xilinx/xlib_v19/high_speed_selectio_wiz_v<span class="number">3_3_1</span></span><br><span class="line"><span class="attr">microblaze_v9_5_4</span> = /home/wcc/Xilinx/xlib_v19/microblaze_v<span class="number">9_5_4</span></span><br><span class="line"><span class="attr">ddr4_pl_v1_0_2</span> = /home/wcc/Xilinx/xlib_v19/ddr4_pl_v<span class="number">1_0_2</span></span><br><span class="line"><span class="attr">v_tpg_v7_0_13</span> = /home/wcc/Xilinx/xlib_v19/v_tpg_v<span class="number">7_0_13</span></span><br><span class="line"><span class="attr">tsn_endpoint_ethernet_mac_block_v1_0_4</span> = /home/wcc/Xilinx/xlib_v19/tsn_endpoint_ethernet_mac_block_v<span class="number">1_0_4</span></span><br><span class="line"><span class="attr">usxgmii_v1_1_0</span> = /home/wcc/Xilinx/xlib_v19/usxgmii_v<span class="number">1_1_0</span></span><br><span class="line"><span class="attr">vid_phy_controller_v2_1_5</span> = /home/wcc/Xilinx/xlib_v19/vid_phy_controller_v<span class="number">2_1_5</span></span><br><span class="line"><span class="attr">ba317</span> = /home/wcc/Xilinx/xlib_v19/ba317</span><br><span class="line"><span class="attr">v_smpte_uhdsdi_tx_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/v_smpte_uhdsdi_tx_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">clk_vip_v1_0_2</span> = /home/wcc/Xilinx/xlib_v19/clk_vip_v<span class="number">1_0_2</span></span><br><span class="line"><span class="attr">xsdbm_v3_0_0</span> = /home/wcc/Xilinx/xlib_v19/xsdbm_v<span class="number">3_0_0</span></span><br><span class="line"><span class="attr">clk_gen_sim_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/clk_gen_sim_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">gtwizard_ultrascale_v1_5_4</span> = /home/wcc/Xilinx/xlib_v19/gtwizard_ultrascale_v<span class="number">1_5_4</span></span><br><span class="line"><span class="attr">audio_tpg_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/audio_tpg_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">v_smpte_uhdsdi_v1_0_7</span> = /home/wcc/Xilinx/xlib_v19/v_smpte_uhdsdi_v<span class="number">1_0_7</span></span><br><span class="line"><span class="attr">ai_pl</span> = /home/wcc/Xilinx/xlib_v19/ai_pl</span><br><span class="line"><span class="attr">quadsgmii_v3_4_6</span> = /home/wcc/Xilinx/xlib_v19/quadsgmii_v<span class="number">3_4_6</span></span><br><span class="line"><span class="attr">displayport_v7_0_11</span> = /home/wcc/Xilinx/xlib_v19/displayport_v<span class="number">7_0_11</span></span><br><span class="line"><span class="attr">xbip_pipe_v3_0_6</span> = /home/wcc/Xilinx/xlib_v19/xbip_pipe_v<span class="number">3_0_6</span></span><br><span class="line"><span class="attr">xbip_dsp48_addsub_v3_0_6</span> = /home/wcc/Xilinx/xlib_v19/xbip_dsp48_addsub_v<span class="number">3_0_6</span></span><br><span class="line"><span class="attr">xbip_addsub_v3_0_6</span> = /home/wcc/Xilinx/xlib_v19/xbip_addsub_v<span class="number">3_0_6</span></span><br><span class="line"><span class="attr">xbip_bram18k_v3_0_6</span> = /home/wcc/Xilinx/xlib_v19/xbip_bram18k_v<span class="number">3_0_6</span></span><br><span class="line"><span class="attr">mult_gen_v12_0_15</span> = /home/wcc/Xilinx/xlib_v19/mult_gen_v<span class="number">12_0_15</span></span><br><span class="line"><span class="attr">axi_utils_v2_0_6</span> = /home/wcc/Xilinx/xlib_v19/axi_utils_v<span class="number">2_0_6</span></span><br><span class="line"><span class="attr">floating_point_v7_0_16</span> = /home/wcc/Xilinx/xlib_v19/floating_point_v<span class="number">7_0_16</span></span><br><span class="line"><span class="attr">cmpy_v6_0_17</span> = /home/wcc/Xilinx/xlib_v19/cmpy_v<span class="number">6_0_17</span></span><br><span class="line"><span class="attr">c_reg_fd_v12_0_6</span> = /home/wcc/Xilinx/xlib_v19/c_reg_fd_v<span class="number">12_0_6</span></span><br><span class="line"><span class="attr">c_mux_bit_v12_0_6</span> = /home/wcc/Xilinx/xlib_v19/c_mux_bit_v<span class="number">12_0_6</span></span><br><span class="line"><span class="attr">c_shift_ram_v12_0_13</span> = /home/wcc/Xilinx/xlib_v19/c_shift_ram_v<span class="number">12_0_13</span></span><br><span class="line"><span class="attr">c_addsub_v12_0_13</span> = /home/wcc/Xilinx/xlib_v19/c_addsub_v<span class="number">12_0_13</span></span><br><span class="line"><span class="attr">xfft_v7_2_9</span> = /home/wcc/Xilinx/xlib_v19/xfft_v<span class="number">7_2_9</span></span><br><span class="line"><span class="attr">axi_data_fifo_v2_1_18</span> = /home/wcc/Xilinx/xlib_v19/axi_data_fifo_v<span class="number">2_1_18</span></span><br><span class="line"><span class="attr">ieee802d3_200g_rs_fec_v1_0_6</span> = /home/wcc/Xilinx/xlib_v19/ieee802d<span class="number">3_200</span>g_rs_fec_v<span class="number">1_0_6</span></span><br><span class="line"><span class="attr">axis_broadcaster_v1_1_18</span> = /home/wcc/Xilinx/xlib_v19/axis_broadcaster_v<span class="number">1_1_18</span></span><br><span class="line"><span class="attr">lte_fft_v2_0_18</span> = /home/wcc/Xilinx/xlib_v19/lte_fft_v<span class="number">2_0_18</span></span><br><span class="line"><span class="attr">xbip_dsp48_multadd_v3_0_6</span> = /home/wcc/Xilinx/xlib_v19/xbip_dsp48_multadd_v<span class="number">3_0_6</span></span><br><span class="line"><span class="attr">dds_compiler_v6_0_18</span> = /home/wcc/Xilinx/xlib_v19/dds_compiler_v<span class="number">6_0_18</span></span><br><span class="line"><span class="attr">fir_compiler_v7_2_12</span> = /home/wcc/Xilinx/xlib_v19/fir_compiler_v<span class="number">7_2_12</span></span><br><span class="line"><span class="attr">xbip_multadd_v3_0_14</span> = /home/wcc/Xilinx/xlib_v19/xbip_multadd_v<span class="number">3_0_14</span></span><br><span class="line"><span class="attr">xbip_dsp48_mult_v3_0_6</span> = /home/wcc/Xilinx/xlib_v19/xbip_dsp48_mult_v<span class="number">3_0_6</span></span><br><span class="line"><span class="attr">lte_rach_detector_v3_1_5</span> = /home/wcc/Xilinx/xlib_v19/lte_rach_detector_v<span class="number">3_1_5</span></span><br><span class="line"><span class="attr">v_tc_v6_1_13</span> = /home/wcc/Xilinx/xlib_v19/v_tc_v<span class="number">6_1_13</span></span><br><span class="line"><span class="attr">v_rgb2ycrcb_v7_1_13</span> = /home/wcc/Xilinx/xlib_v19/v_rgb2ycrcb_v<span class="number">7_1_13</span></span><br><span class="line"><span class="attr">axis_data_fifo_v2_0_1</span> = /home/wcc/Xilinx/xlib_v19/axis_data_fifo_v<span class="number">2_0_1</span></span><br><span class="line"><span class="attr">soft_ecc_proxy_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/soft_ecc_proxy_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">axi_sideband_util_v1_0_3</span> = /home/wcc/Xilinx/xlib_v19/axi_sideband_util_v<span class="number">1_0_3</span></span><br><span class="line"><span class="attr">lib_fifo_v1_0_13</span> = /home/wcc/Xilinx/xlib_v19/lib_fifo_v<span class="number">1_0_13</span></span><br><span class="line"><span class="attr">lib_bmg_v1_0_12</span> = /home/wcc/Xilinx/xlib_v19/lib_bmg_v<span class="number">1_0_12</span></span><br><span class="line"><span class="attr">etrnic_v1_0_3</span> = /home/wcc/Xilinx/xlib_v19/etrnic_v<span class="number">1_0_3</span></span><br><span class="line"><span class="attr">xbip_dsp48_acc_v3_0_6</span> = /home/wcc/Xilinx/xlib_v19/xbip_dsp48_acc_v<span class="number">3_0_6</span></span><br><span class="line"><span class="attr">xbip_accum_v3_0_6</span> = /home/wcc/Xilinx/xlib_v19/xbip_accum_v<span class="number">3_0_6</span></span><br><span class="line"><span class="attr">axi_epc_v2_0_22</span> = /home/wcc/Xilinx/xlib_v19/axi_epc_v<span class="number">2_0_22</span></span><br><span class="line"><span class="attr">c_gate_bit_v12_0_6</span> = /home/wcc/Xilinx/xlib_v19/c_gate_bit_v<span class="number">12_0_6</span></span><br><span class="line"><span class="attr">xbip_counter_v3_0_6</span> = /home/wcc/Xilinx/xlib_v19/xbip_counter_v<span class="number">3_0_6</span></span><br><span class="line"><span class="attr">c_counter_binary_v12_0_13</span> = /home/wcc/Xilinx/xlib_v19/c_counter_binary_v<span class="number">12_0_13</span></span><br><span class="line"><span class="attr">lib_srl_fifo_v1_0_2</span> = /home/wcc/Xilinx/xlib_v19/lib_srl_fifo_v<span class="number">1_0_2</span></span><br><span class="line"><span class="attr">prc_v1_3_2</span> = /home/wcc/Xilinx/xlib_v19/prc_v<span class="number">1_3_2</span></span><br><span class="line"><span class="attr">axi_clock_converter_v2_1_18</span> = /home/wcc/Xilinx/xlib_v19/axi_clock_converter_v<span class="number">2_1_18</span></span><br><span class="line"><span class="attr">axi_register_slice_v2_1_19</span> = /home/wcc/Xilinx/xlib_v19/axi_register_slice_v<span class="number">2_1_19</span></span><br><span class="line"><span class="attr">axi_protocol_converter_v2_1_19</span> = /home/wcc/Xilinx/xlib_v19/axi_protocol_converter_v<span class="number">2_1_19</span></span><br><span class="line"><span class="attr">axi_dwidth_converter_v2_1_19</span> = /home/wcc/Xilinx/xlib_v19/axi_dwidth_converter_v<span class="number">2_1_19</span></span><br><span class="line"><span class="attr">axi_msg_v1_0_5</span> = /home/wcc/Xilinx/xlib_v19/axi_msg_v<span class="number">1_0_5</span></span><br><span class="line"><span class="attr">cic_compiler_v4_0_14</span> = /home/wcc/Xilinx/xlib_v19/cic_compiler_v<span class="number">4_0_14</span></span><br><span class="line"><span class="attr">interrupt_control_v3_1_4</span> = /home/wcc/Xilinx/xlib_v19/interrupt_control_v<span class="number">3_1_4</span></span><br><span class="line"><span class="attr">axi_hwicap_v3_0_23</span> = /home/wcc/Xilinx/xlib_v19/axi_hwicap_v<span class="number">3_0_23</span></span><br><span class="line"><span class="attr">g975_efec_i7_v2_0_18</span> = /home/wcc/Xilinx/xlib_v19/g975_efec_i7_v<span class="number">2_0_18</span></span><br><span class="line"><span class="attr">v_enhance_v8_0_15</span> = /home/wcc/Xilinx/xlib_v19/v_enhance_v<span class="number">8_0_15</span></span><br><span class="line"><span class="attr">rxaui_v4_4_6</span> = /home/wcc/Xilinx/xlib_v19/rxaui_v<span class="number">4_4_6</span></span><br><span class="line"><span class="attr">lte_3gpp_mimo_encoder_v4_0_14</span> = /home/wcc/Xilinx/xlib_v19/lte_3gpp_mimo_encoder_v<span class="number">4_0_14</span></span><br><span class="line"><span class="attr">axis_clock_converter_v1_1_20</span> = /home/wcc/Xilinx/xlib_v19/axis_clock_converter_v<span class="number">1_1_20</span></span><br><span class="line"><span class="attr">flexo_100g_rs_fec_v1_0_10</span> = /home/wcc/Xilinx/xlib_v19/flexo_100g_rs_fec_v<span class="number">1_0_10</span></span><br><span class="line"><span class="attr">xsdbs_v1_0_2</span> = /home/wcc/Xilinx/xlib_v19/xsdbs_v<span class="number">1_0_2</span></span><br><span class="line"><span class="attr">axis_register_slice_v1_1_19</span> = /home/wcc/Xilinx/xlib_v19/axis_register_slice_v<span class="number">1_1_19</span></span><br><span class="line"><span class="attr">axis_switch_v1_1_19</span> = /home/wcc/Xilinx/xlib_v19/axis_switch_v<span class="number">1_1_19</span></span><br><span class="line"><span class="attr">sync_ip</span> = /home/wcc/Xilinx/xlib_v19/sync_ip</span><br><span class="line"><span class="attr">fec_5g_common_v1_1_1</span> = /home/wcc/Xilinx/xlib_v19/fec_5g_common_v<span class="number">1_1_1</span></span><br><span class="line"><span class="attr">xbip_dsp48_macro_v3_0_17</span> = /home/wcc/Xilinx/xlib_v19/xbip_dsp48_macro_v<span class="number">3_0_17</span></span><br><span class="line"><span class="attr">floating_point_v7_1_8</span> = /home/wcc/Xilinx/xlib_v19/floating_point_v<span class="number">7_1_8</span></span><br><span class="line"><span class="attr">axis_dwidth_converter_v1_1_18</span> = /home/wcc/Xilinx/xlib_v19/axis_dwidth_converter_v<span class="number">1_1_18</span></span><br><span class="line"><span class="attr">ieee802d3_50g_rs_fec_v2_0_0</span> = /home/wcc/Xilinx/xlib_v19/ieee802d<span class="number">3_50</span>g_rs_fec_v<span class="number">2_0_0</span></span><br><span class="line"><span class="attr">proc_sys_reset_v5_0_13</span> = /home/wcc/Xilinx/xlib_v19/proc_sys_reset_v<span class="number">5_0_13</span></span><br><span class="line"><span class="attr">axi_datamover_v5_1_21</span> = /home/wcc/Xilinx/xlib_v19/axi_datamover_v<span class="number">5_1_21</span></span><br><span class="line"><span class="attr">axi_vdma_v6_3_7</span> = /home/wcc/Xilinx/xlib_v19/axi_vdma_v<span class="number">6_3_7</span></span><br><span class="line"><span class="attr">ieee802d3_400g_rs_fec_v1_0_6</span> = /home/wcc/Xilinx/xlib_v19/ieee802d<span class="number">3_400</span>g_rs_fec_v<span class="number">1_0_6</span></span><br><span class="line"><span class="attr">bs_switch_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/bs_switch_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">axi_uart16550_v2_0_21</span> = /home/wcc/Xilinx/xlib_v19/axi_uart16550_v<span class="number">2_0_21</span></span><br><span class="line"><span class="attr">audio_formatter_v1_0_1</span> = /home/wcc/Xilinx/xlib_v19/audio_formatter_v<span class="number">1_0_1</span></span><br><span class="line"><span class="attr">v_gamma_v7_0_15</span> = /home/wcc/Xilinx/xlib_v19/v_gamma_v<span class="number">7_0_15</span></span><br><span class="line"><span class="attr">tmr_sem_v1_0_8</span> = /home/wcc/Xilinx/xlib_v19/tmr_sem_v<span class="number">1_0_8</span></span><br><span class="line"><span class="attr">dp_videoaxi4s_bridge_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/dp_videoaxi4s_bridge_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">c_compare_v12_0_6</span> = /home/wcc/Xilinx/xlib_v19/c_compare_v<span class="number">12_0_6</span></span><br><span class="line"><span class="attr">c_mux_bus_v12_0_6</span> = /home/wcc/Xilinx/xlib_v19/c_mux_bus_v<span class="number">12_0_6</span></span><br><span class="line"><span class="attr">rs_toolbox_v9_0_7</span> = /home/wcc/Xilinx/xlib_v19/rs_toolbox_v<span class="number">9_0_7</span></span><br><span class="line"><span class="attr">rs_encoder_v9_0_15</span> = /home/wcc/Xilinx/xlib_v19/rs_encoder_v<span class="number">9_0_15</span></span><br><span class="line"><span class="attr">v_axi4s_vid_out_v4_0_10</span> = /home/wcc/Xilinx/xlib_v19/v_axi4s_vid_out_v<span class="number">4_0_10</span></span><br><span class="line"><span class="attr">axi4svideo_bridge_v1_0_10</span> = /home/wcc/Xilinx/xlib_v19/axi4svideo_bridge_v<span class="number">1_0_10</span></span><br><span class="line"><span class="attr">axi4stream_vip_v1_1_5</span> = /home/wcc/Xilinx/xlib_v19/axi4stream_vip_v<span class="number">1_1_5</span></span><br><span class="line"><span class="attr">axi_vip_v1_1_5</span> = /home/wcc/Xilinx/xlib_v19/axi_vip_v<span class="number">1_1_5</span></span><br><span class="line"><span class="attr">perf_axi_tg_v1_0_8</span> = /home/wcc/Xilinx/xlib_v19/perf_axi_tg_v<span class="number">1_0_8</span></span><br><span class="line"><span class="attr">zynq_ultra_ps_e_vip_v1_0_5</span> = /home/wcc/Xilinx/xlib_v19/zynq_ultra_ps_e_vip_v<span class="number">1_0_5</span></span><br><span class="line"><span class="attr">v_cresample_v4_0_14</span> = /home/wcc/Xilinx/xlib_v19/v_cresample_v<span class="number">4_0_14</span></span><br><span class="line"><span class="attr">xfft_v9_0_17</span> = /home/wcc/Xilinx/xlib_v19/xfft_v<span class="number">9_0_17</span></span><br><span class="line"><span class="attr">v_cfa_v7_0_14</span> = /home/wcc/Xilinx/xlib_v19/v_cfa_v<span class="number">7_0_14</span></span><br><span class="line"><span class="attr">axi_fifo_mm_s_v4_2_1</span> = /home/wcc/Xilinx/xlib_v19/axi_fifo_mm_s_v<span class="number">4_2_1</span></span><br><span class="line"><span class="attr">axi_vfifo_ctrl_v2_0_21</span> = /home/wcc/Xilinx/xlib_v19/axi_vfifo_ctrl_v<span class="number">2_0_21</span></span><br><span class="line"><span class="attr">pr_axi_shutdown_manager_v1_0_1</span> = /home/wcc/Xilinx/xlib_v19/pr_axi_shutdown_manager_v<span class="number">1_0_1</span></span><br><span class="line"><span class="attr">axi_firewall_v1_0_7</span> = /home/wcc/Xilinx/xlib_v19/axi_firewall_v<span class="number">1_0_7</span></span><br><span class="line"><span class="attr">canfd_v2_0_1</span> = /home/wcc/Xilinx/xlib_v19/canfd_v<span class="number">2_0_1</span></span><br><span class="line"><span class="attr">iomodule_v3_0</span> = /home/wcc/Xilinx/xlib_v19/iomodule_v<span class="number">3_0</span></span><br><span class="line"><span class="attr">lmb_bram_if_cntlr_v4_0</span> = /home/wcc/Xilinx/xlib_v19/lmb_bram_if_cntlr_v<span class="number">4_0</span></span><br><span class="line"><span class="attr">lmb_v10_v3_0</span> = /home/wcc/Xilinx/xlib_v19/lmb_v10_v<span class="number">3_0</span></span><br><span class="line"><span class="attr">axi_lite_ipif_v3_0</span> = /home/wcc/Xilinx/xlib_v19/axi_lite_ipif_v<span class="number">3_0</span></span><br><span class="line"><span class="attr">mdm_v3_2</span> = /home/wcc/Xilinx/xlib_v19/mdm_v<span class="number">3_2</span></span><br><span class="line"><span class="attr">microblaze_mcs_v2_3_6</span> = /home/wcc/Xilinx/xlib_v19/microblaze_mcs_v<span class="number">2_3_6</span></span><br><span class="line"><span class="attr">xbip_dsp48_multacc_v3_0_6</span> = /home/wcc/Xilinx/xlib_v19/xbip_dsp48_multacc_v<span class="number">3_0_6</span></span><br><span class="line"><span class="attr">lte_pucch_receiver_v2_0_16</span> = /home/wcc/Xilinx/xlib_v19/lte_pucch_receiver_v<span class="number">2_0_16</span></span><br><span class="line"><span class="attr">spdif_v2_0_21</span> = /home/wcc/Xilinx/xlib_v19/spdif_v<span class="number">2_0_21</span></span><br><span class="line"><span class="attr">mdm_v3_2_16</span> = /home/wcc/Xilinx/xlib_v19/mdm_v<span class="number">3_2_16</span></span><br><span class="line"><span class="attr">xfft_v9_1_2</span> = /home/wcc/Xilinx/xlib_v19/xfft_v<span class="number">9_1_2</span></span><br><span class="line"><span class="attr">lte_fft_v2_1_0</span> = /home/wcc/Xilinx/xlib_v19/lte_fft_v<span class="number">2_1_0</span></span><br><span class="line"><span class="attr">dsp_macro_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/dsp_macro_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">v_ccm_v6_0_15</span> = /home/wcc/Xilinx/xlib_v19/v_ccm_v<span class="number">6_0_15</span></span><br><span class="line"><span class="attr">axi_mm2s_mapper_v1_1_18</span> = /home/wcc/Xilinx/xlib_v19/axi_mm2s_mapper_v<span class="number">1_1_18</span></span><br><span class="line"><span class="attr">g975_efec_i4_v1_0_17</span> = /home/wcc/Xilinx/xlib_v19/g975_efec_i4_v<span class="number">1_0_17</span></span><br><span class="line"><span class="attr">g709_rs_encoder_v2_2_6</span> = /home/wcc/Xilinx/xlib_v19/g709_rs_encoder_v<span class="number">2_2_6</span></span><br><span class="line"><span class="attr">g709_rs_decoder_v2_2_8</span> = /home/wcc/Xilinx/xlib_v19/g709_rs_decoder_v<span class="number">2_2_8</span></span><br><span class="line"><span class="attr">axi_ethernet_buffer_v2_0_20</span> = /home/wcc/Xilinx/xlib_v19/axi_ethernet_buffer_v<span class="number">2_0_20</span></span><br><span class="line"><span class="attr">rs_decoder_v9_0_16</span> = /home/wcc/Xilinx/xlib_v19/rs_decoder_v<span class="number">9_0_16</span></span><br><span class="line"><span class="attr">axis_subset_converter_v1_1_19</span> = /home/wcc/Xilinx/xlib_v19/axis_subset_converter_v<span class="number">1_1_19</span></span><br><span class="line"><span class="attr">mailbox_v2_1_11</span> = /home/wcc/Xilinx/xlib_v19/mailbox_v<span class="number">2_1_11</span></span><br><span class="line"><span class="attr">c_accum_v12_0_13</span> = /home/wcc/Xilinx/xlib_v19/c_accum_v<span class="number">12_0_13</span></span><br><span class="line"><span class="attr">tsn_temac_v1_0_4</span> = /home/wcc/Xilinx/xlib_v19/tsn_temac_v<span class="number">1_0_4</span></span><br><span class="line"><span class="attr">amm_axi_bridge_v1_0_5</span> = /home/wcc/Xilinx/xlib_v19/amm_axi_bridge_v<span class="number">1_0_5</span></span><br><span class="line"><span class="attr">div_gen_v5_1_15</span> = /home/wcc/Xilinx/xlib_v19/div_gen_v<span class="number">5_1_15</span></span><br><span class="line"><span class="attr">tcc_encoder_3gpplte_v4_0_15</span> = /home/wcc/Xilinx/xlib_v19/tcc_encoder_3gpplte_v<span class="number">4_0_15</span></span><br><span class="line"><span class="attr">lte_dl_channel_encoder_v4_0_0</span> = /home/wcc/Xilinx/xlib_v19/lte_dl_channel_encoder_v<span class="number">4_0_0</span></span><br><span class="line"><span class="attr">axi_intc_v4_1_13</span> = /home/wcc/Xilinx/xlib_v19/axi_intc_v<span class="number">4_1_13</span></span><br><span class="line"><span class="attr">videoaxi4s_bridge_v1_0_5</span> = /home/wcc/Xilinx/xlib_v19/videoaxi4s_bridge_v<span class="number">1_0_5</span></span><br><span class="line"><span class="attr">axi_timer_v2_0_21</span> = /home/wcc/Xilinx/xlib_v19/axi_timer_v<span class="number">2_0_21</span></span><br><span class="line"><span class="attr">tri_mode_ethernet_mac_v9_0_14</span> = /home/wcc/Xilinx/xlib_v19/tri_mode_ethernet_mac_v<span class="number">9_0_14</span></span><br><span class="line"><span class="attr">sid_v8_0_14</span> = /home/wcc/Xilinx/xlib_v19/sid_v<span class="number">8_0_14</span></span><br><span class="line"><span class="attr">displayport_v9_0_1</span> = /home/wcc/Xilinx/xlib_v19/displayport_v<span class="number">9_0_1</span></span><br><span class="line"><span class="attr">axi_apb_bridge_v3_0_15</span> = /home/wcc/Xilinx/xlib_v19/axi_apb_bridge_v<span class="number">3_0_15</span></span><br><span class="line"><span class="attr">dft_v4_1_1</span> = /home/wcc/Xilinx/xlib_v19/dft_v<span class="number">4_1_1</span></span><br><span class="line"><span class="attr">sd_fec_v1_1_3</span> = /home/wcc/Xilinx/xlib_v19/sd_fec_v<span class="number">1_1_3</span></span><br><span class="line"><span class="attr">axi_bram_ctrl_v4_0_14</span> = /home/wcc/Xilinx/xlib_v19/axi_bram_ctrl_v<span class="number">4_0_14</span></span><br><span class="line"><span class="attr">axi_sg_v4_1_12</span> = /home/wcc/Xilinx/xlib_v19/axi_sg_v<span class="number">4_1_12</span></span><br><span class="line"><span class="attr">axi_cdma_v4_1_19</span> = /home/wcc/Xilinx/xlib_v19/axi_cdma_v<span class="number">4_1_19</span></span><br><span class="line"><span class="attr">axis_accelerator_adapter_v2_1_15</span> = /home/wcc/Xilinx/xlib_v19/axis_accelerator_adapter_v<span class="number">2_1_15</span></span><br><span class="line"><span class="attr">axi_ethernetlite_v3_0_17</span> = /home/wcc/Xilinx/xlib_v19/axi_ethernetlite_v<span class="number">3_0_17</span></span><br><span class="line"><span class="attr">axi_uartlite_v2_0_23</span> = /home/wcc/Xilinx/xlib_v19/axi_uartlite_v<span class="number">2_0_23</span></span><br><span class="line"><span class="attr">axi_dma_v7_1_20</span> = /home/wcc/Xilinx/xlib_v19/axi_dma_v<span class="number">7_1_20</span></span><br><span class="line"><span class="attr">cordic_v6_0_15</span> = /home/wcc/Xilinx/xlib_v19/cordic_v<span class="number">6_0_15</span></span><br><span class="line"><span class="attr">axi_pcie_v2_9_1</span> = /home/wcc/Xilinx/xlib_v19/axi_pcie_v<span class="number">2_9_1</span></span><br><span class="line"><span class="attr">cpri_v8_10_0</span> = /home/wcc/Xilinx/xlib_v19/cpri_v<span class="number">8_10_0</span></span><br><span class="line"><span class="attr">dft_v4_0_16</span> = /home/wcc/Xilinx/xlib_v19/dft_v<span class="number">4_0_16</span></span><br><span class="line"><span class="attr">lte_ul_channel_decoder_v4_0_16</span> = /home/wcc/Xilinx/xlib_v19/lte_ul_channel_decoder_v<span class="number">4_0_16</span></span><br><span class="line"><span class="attr">pr_decoupler_v1_0_7</span> = /home/wcc/Xilinx/xlib_v19/pr_decoupler_v<span class="number">1_0_7</span></span><br><span class="line"><span class="attr">fir_compiler_v5_2_6</span> = /home/wcc/Xilinx/xlib_v19/fir_compiler_v<span class="number">5_2_6</span></span><br><span class="line"><span class="attr">duc_ddc_compiler_v3_0_15</span> = /home/wcc/Xilinx/xlib_v19/duc_ddc_compiler_v<span class="number">3_0_15</span></span><br><span class="line"><span class="attr">axis_vio_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/axis_vio_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">tcc_encoder_3gpp_v5_0_15</span> = /home/wcc/Xilinx/xlib_v19/tcc_encoder_3gpp_v<span class="number">5_0_15</span></span><br><span class="line"><span class="attr">v_vid_sdi_tx_bridge_v2_0_0</span> = /home/wcc/Xilinx/xlib_v19/v_vid_sdi_tx_bridge_v<span class="number">2_0_0</span></span><br><span class="line"><span class="attr">v_osd_v6_0_16</span> = /home/wcc/Xilinx/xlib_v19/v_osd_v<span class="number">6_0_16</span></span><br><span class="line"><span class="attr">srio_gen2_v4_1_6</span> = /home/wcc/Xilinx/xlib_v19/srio_gen2_v<span class="number">4_1_6</span></span><br><span class="line"><span class="attr">etrnic_v1_1_2</span> = /home/wcc/Xilinx/xlib_v19/etrnic_v<span class="number">1_1_2</span></span><br><span class="line"><span class="attr">noc_mc_ddr4_phy_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/noc_mc_ddr4_phy_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">g709_fec_v2_3_5</span> = /home/wcc/Xilinx/xlib_v19/g709_fec_v<span class="number">2_3_5</span></span><br><span class="line"><span class="attr">g709_fec_v2_4_1</span> = /home/wcc/Xilinx/xlib_v19/g709_fec_v<span class="number">2_4_1</span></span><br><span class="line"><span class="attr">tcc_decoder_3gppmm_v2_0_18</span> = /home/wcc/Xilinx/xlib_v19/tcc_decoder_3gppmm_v<span class="number">2_0_18</span></span><br><span class="line"><span class="attr">axi_traffic_gen_v3_0_5</span> = /home/wcc/Xilinx/xlib_v19/axi_traffic_gen_v<span class="number">3_0_5</span></span><br><span class="line"><span class="attr">processing_system7_vip_v1_0_7</span> = /home/wcc/Xilinx/xlib_v19/processing_system7_vip_v<span class="number">1_0_7</span></span><br><span class="line"><span class="attr">ernic_v1_0_1</span> = /home/wcc/Xilinx/xlib_v19/ernic_v<span class="number">1_0_1</span></span><br><span class="line"><span class="attr">ieee802d3_rs_fec_v2_0_4</span> = /home/wcc/Xilinx/xlib_v19/ieee802d3_rs_fec_v<span class="number">2_0_4</span></span><br><span class="line"><span class="attr">axi_fifo_mm_s_v4_1_16</span> = /home/wcc/Xilinx/xlib_v19/axi_fifo_mm_s_v<span class="number">4_1_16</span></span><br><span class="line"><span class="attr">switch_core_top_v1_0_7</span> = /home/wcc/Xilinx/xlib_v19/switch_core_top_v<span class="number">1_0_7</span></span><br><span class="line"><span class="attr">viterbi_v9_1_11</span> = /home/wcc/Xilinx/xlib_v19/viterbi_v<span class="number">9_1_11</span></span><br><span class="line"><span class="attr">polar_v1_0_3</span> = /home/wcc/Xilinx/xlib_v19/polar_v<span class="number">1_0_3</span></span><br><span class="line"><span class="attr">axi_mcdma_v1_1_0</span> = /home/wcc/Xilinx/xlib_v19/axi_mcdma_v<span class="number">1_1_0</span></span><br><span class="line"><span class="attr">axi_timebase_wdt_v3_0_11</span> = /home/wcc/Xilinx/xlib_v19/axi_timebase_wdt_v<span class="number">3_0_11</span></span><br><span class="line"><span class="attr">axi_protocol_checker_v2_0_5</span> = /home/wcc/Xilinx/xlib_v19/axi_protocol_checker_v<span class="number">2_0_5</span></span><br><span class="line"><span class="attr">v_ycrcb2rgb_v7_1_13</span> = /home/wcc/Xilinx/xlib_v19/v_ycrcb2rgb_v<span class="number">7_1_13</span></span><br><span class="line"><span class="attr">axi_memory_init_v1_0_0</span> = /home/wcc/Xilinx/xlib_v19/axi_memory_init_v<span class="number">1_0_0</span></span><br><span class="line"><span class="attr">tmr_comparator_v1_0_2</span> = /home/wcc/Xilinx/xlib_v19/tmr_comparator_v<span class="number">1_0_2</span></span><br><span class="line"><span class="attr">axi_crossbar_v2_1_20</span> = /home/wcc/Xilinx/xlib_v19/axi_crossbar_v<span class="number">2_1_20</span></span><br><span class="line"><span class="attr">axi_traffic_gen_v2_0_20</span> = /home/wcc/Xilinx/xlib_v19/axi_traffic_gen_v<span class="number">2_0_20</span></span><br><span class="line"><span class="attr">axi_master_burst_v2_0_7</span> = /home/wcc/Xilinx/xlib_v19/axi_master_burst_v<span class="number">2_0_7</span></span><br><span class="line"><span class="attr">axi_tft_v2_0_22</span> = /home/wcc/Xilinx/xlib_v19/axi_tft_v<span class="number">2_0_22</span></span><br><span class="line"><span class="attr">lte_3gpp_channel_estimator_v2_0_16</span> = /home/wcc/Xilinx/xlib_v19/lte_3gpp_channel_estimator_v<span class="number">2_0_16</span></span><br><span class="line"><span class="attr">ldpc_v2_0_3</span> = /home/wcc/Xilinx/xlib_v19/ldpc_v<span class="number">2_0_3</span></span><br><span class="line"><span class="attr">axis_interconnect_v1_1_17</span> = /home/wcc/Xilinx/xlib_v19/axis_interconnect_v<span class="number">1_1_17</span></span><br><span class="line"><span class="attr">ats_switch_v1_0_2</span> = /home/wcc/Xilinx/xlib_v19/ats_switch_v<span class="number">1_0_2</span></span><br><span class="line"><span class="attr">axis_data_fifo_v1_1_20</span> = /home/wcc/Xilinx/xlib_v19/axis_data_fifo_v<span class="number">1_1_20</span></span><br><span class="line"><span class="attr">axi_usb2_device_v5_0_20</span> = /home/wcc/Xilinx/xlib_v19/axi_usb2_device_v<span class="number">5_0_20</span></span><br><span class="line"><span class="attr">axis_combiner_v1_1_17</span> = /home/wcc/Xilinx/xlib_v19/axis_combiner_v<span class="number">1_1_17</span></span><br><span class="line"><span class="attr">axi_emc_v3_0_19</span> = /home/wcc/Xilinx/xlib_v19/axi_emc_v<span class="number">3_0_19</span></span><br><span class="line"><span class="attr">fc32_rs_fec_v1_0_10</span> = /home/wcc/Xilinx/xlib_v19/fc32_rs_fec_v<span class="number">1_0_10</span></span><br><span class="line"><span class="attr">lte_dl_channel_encoder_v3_0_15</span> = /home/wcc/Xilinx/xlib_v19/lte_dl_channel_encoder_v<span class="number">3_0_15</span></span><br><span class="line"><span class="attr">convolution_v9_0_14</span> = /home/wcc/Xilinx/xlib_v19/convolution_v<span class="number">9_0_14</span></span><br><span class="line"><span class="attr">axi_mmu_v2_1_17</span> = /home/wcc/Xilinx/xlib_v19/axi_mmu_v<span class="number">2_1_17</span></span><br><span class="line"><span class="attr">lte_3gpp_mimo_decoder_v3_0_15</span> = /home/wcc/Xilinx/xlib_v19/lte_3gpp_mimo_decoder_v<span class="number">3_0_15</span></span><br><span class="line"><span class="attr">v_dual_splitter_v1_0_9</span> = /home/wcc/Xilinx/xlib_v19/v_dual_splitter_v<span class="number">1_0_9</span></span><br><span class="line"><span class="attr">pr_bitstream_monitor_v1_0_1</span> = /home/wcc/Xilinx/xlib_v19/pr_bitstream_monitor_v<span class="number">1_0_1</span></span><br><span class="line"><span class="attr">fec_5g_common_v1_0_1</span> = /home/wcc/Xilinx/xlib_v19/fec_5g_common_v<span class="number">1_0_1</span></span><br><span class="line"><span class="attr">displayport_v8_1_1</span> = /home/wcc/Xilinx/xlib_v19/displayport_v<span class="number">8_1_1</span></span><br><span class="line"><span class="attr">axi_iic_v2_0_22</span> = /home/wcc/Xilinx/xlib_v19/axi_iic_v<span class="number">2_0_22</span></span><br><span class="line"><span class="attr">axi_mcdma_v1_0_5</span> = /home/wcc/Xilinx/xlib_v19/axi_mcdma_v<span class="number">1_0_5</span></span><br><span class="line"><span class="attr">ieee802d3_rs_fec_v1_0_15</span> = /home/wcc/Xilinx/xlib_v19/ieee802d3_rs_fec_v<span class="number">1_0_15</span></span><br><span class="line"><span class="attr">axi_gpio_v2_0_21</span> = /home/wcc/Xilinx/xlib_v19/axi_gpio_v<span class="number">2_0_21</span></span><br><span class="line"><span class="attr">can_v5_0_22</span> = /home/wcc/Xilinx/xlib_v19/can_v<span class="number">5_0_22</span></span><br><span class="line"><span class="attr">ieee802d3_50g_rs_fec_v1_0_11</span> = /home/wcc/Xilinx/xlib_v19/ieee802d<span class="number">3_50</span>g_rs_fec_v<span class="number">1_0_11</span></span><br><span class="line"><span class="attr">ieee802d3_25g_rs_fec_v1_0_12</span> = /home/wcc/Xilinx/xlib_v19/ieee802d<span class="number">3_25</span>g_rs_fec_v<span class="number">1_0_12</span></span><br><span class="line"><span class="attr">axi_interconnect_v1_7_16</span> = /home/wcc/Xilinx/xlib_v19/axi_interconnect_v<span class="number">1_7_16</span></span><br><span class="line"><span class="attr">axi_quad_spi_v3_2_18</span> = /home/wcc/Xilinx/xlib_v19/axi_quad_spi_v<span class="number">3_2_18</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h1 id="开始运行仿真"><a href="#开始运行仿真" class="headerlink" title="开始运行仿真"></a>开始运行仿真</h1><p>所有的准备工作完毕之后，就可以开始进行仿真了，在tb目录下有我们的测试脚本和Makefile。我们执行make会为我们生成测试的工程。但是需要注意，在此时还不能完成正常的仿真，因为此时我们传递给questa的参数还不能正确地识别。<br><img src="/2023/06/14/2023.6/cocotb-1-intro/make之后生成的ini文件.png" alt><br>如果此时不能正常工作，可以考虑将前面的那些IP路径添加到这个新生成的modelsim.ini下。然后再运行仿真就可以工作了。<br>最终运行的结果如下：<br><img src="/2023/06/14/2023.6/cocotb-1-intro/仿真结果.png" alt><br>由于我们在Makefile当中制定了WAVES这个选项，因此我们可以仿真结束之后看到一个vsim.wlf文件，该文件可以用questa/modelsim打开，从而观察具体的波形。<br><img src="/2023/06/14/2023.6/cocotb-1-intro/仿真波形.png" alt></p>
<p>到这里就完成了一个cocotb的仿真过程，从上面看到，使用cocotb，我们可以不用再用传统的方式来编写测试用例。这对熟悉python，但是不熟悉verilog的开发人员是很友好的。确实能够感受到这个工具有些强大的地方。再比如结合上python的工具，比如numpy，matplot那么对与数字信号处理的FPGA开发工程师来说，就可以加快验证的verilog模块的能力了。<br>希望在之后我有机会也更多地去使用cocotb完成相关的设计。</p>

    </div>

    
    
    

      <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/FPGA/" rel="tag"># FPGA</a>
              <a href="/tags/cocotb/" rel="tag"># cocotb</a>
          </div>

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/2023/06/13/2023.6/%E4%BD%BF%E7%94%A8FPGA%E5%AE%9E%E7%8E%B0%E7%9B%B8%E5%85%B3%E8%BF%90%E7%AE%97/" rel="prev" title="使用FPGA实现相关运算">
      <i class="fa fa-chevron-left"></i> 使用FPGA实现相关运算
    </a></div>
      <div class="post-nav-item">
    <a href="/2023/06/16/2023.6/cocotb-2-basic/" rel="next" title="cocotb-2-basic">
      cocotb-2-basic <i class="fa fa-chevron-right"></i>
    </a></div>
    </div>
      </footer>
    
  </article>
  
  
  



          </div>
          
    <div class="comments" id="valine-comments"></div>

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          Table of Contents
        </li>
        <li class="sidebar-nav-overview">
          Overview
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%89%8D%E8%A8%80"><span class="nav-number">1.</span> <span class="nav-text">前言</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E7%AE%80%E5%8D%95%E7%9A%84%E4%BE%8B%E5%AD%90"><span class="nav-number">2.</span> <span class="nav-text">简单的例子</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%BC%80%E5%A7%8B%E8%BF%90%E8%A1%8C%E4%BB%BF%E7%9C%9F"><span class="nav-number">3.</span> <span class="nav-text">开始运行仿真</span></a></li></ol></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="wcc"
      src="/./images/avatar.jpg">
  <p class="site-author-name" itemprop="name">wcc</p>
  <div class="site-description" itemprop="description">一点点学习笔记</div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">58</span>
          <span class="site-state-item-name">posts</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">15</span>
        <span class="site-state-item-name">categories</span></a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
          
        <span class="site-state-item-count">23</span>
        <span class="site-state-item-name">tags</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author motion-element">
      <span class="links-of-author-item">
        <a href="https://github.com/black-pigeon" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;black-pigeon" rel="noopener" target="_blank"><i class="fab fa-github fa-fw"></i>GitHub</a>
      </span>
      <span class="links-of-author-item">
        <a href="mailto:1530604142@qq.com" title="E-Mail → mailto:1530604142@qq.com" rel="noopener" target="_blank"><i class="fa fa-envelope fa-fw"></i>E-Mail</a>
      </span>
      <span class="links-of-author-item">
        <a href="https://blog.csdn.net/qq_41332806" title="CSDN → https:&#x2F;&#x2F;blog.csdn.net&#x2F;qq_41332806" rel="noopener" target="_blank"><i class="link fa-fw"></i>CSDN</a>
      </span>
  </div>



      </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        <script async src="https://dn-lbstatics.qbox.me/busuanzi/2.3/busuanzi.pure.mini.js"></script>

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2023</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">wcc</span>
</div>
  <div class="powered-by">Powered by <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://mist.theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Mist</a>
  </div>

        








      </div>
    </footer>
  </div>

  
  <script src="/lib/anime.min.js"></script>
  <script src="//cdn.jsdelivr.net/npm/jquery@3/dist/jquery.min.js"></script>
  <script src="//cdn.jsdelivr.net/gh/fancyapps/fancybox@3/dist/jquery.fancybox.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/muse.js"></script>


<script src="/js/next-boot.js"></script>




  















  

  
      

<script>
  if (typeof MathJax === 'undefined') {
    window.MathJax = {
      loader: {
        source: {
          '[tex]/amsCd': '[tex]/amscd',
          '[tex]/AMScd': '[tex]/amscd'
        }
      },
      tex: {
        inlineMath: {'[+]': [['$', '$']]},
        tags: 'ams'
      },
      options: {
        renderActions: {
          findScript: [10, doc => {
            document.querySelectorAll('script[type^="math/tex"]').forEach(node => {
              const display = !!node.type.match(/; *mode=display/);
              const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display);
              const text = document.createTextNode('');
              node.parentNode.replaceChild(text, node);
              math.start = {node: text, delim: '', n: 0};
              math.end = {node: text, delim: '', n: 0};
              doc.math.push(math);
            });
          }, '', false],
          insertedScript: [200, () => {
            document.querySelectorAll('mjx-container').forEach(node => {
              let target = node.parentNode;
              if (target.nodeName.toLowerCase() === 'li') {
                target.parentNode.classList.add('has-jax');
              }
            });
          }, '', false]
        }
      }
    };
    (function () {
      var script = document.createElement('script');
      script.src = '//cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js';
      script.defer = true;
      document.head.appendChild(script);
    })();
  } else {
    MathJax.startup.document.state(0);
    MathJax.texReset();
    MathJax.typeset();
  }
</script>

    

  


<script>
NexT.utils.loadComments(document.querySelector('#valine-comments'), () => {
  NexT.utils.getScript('//unpkg.com/valine/dist/Valine.min.js', () => {
    var GUEST = ['nick', 'mail', 'link'];
    var guest = 'nick,mail,link';
    guest = guest.split(',').filter(item => {
      return GUEST.includes(item);
    });
    new Valine({
      el         : '#valine-comments',
      verify     : true,
      notify     : true,
      appId      : 'rHwH8GQmfmgbwLmh5m76yRPQ-gzGzoHsz',
      appKey     : 'VtkBzYWU0v1DGxD93SdmvXi4',
      placeholder: "Just go go ^_^",
      avatar     : 'wavatar',
      meta       : guest,
      pageSize   : '10' || 10,
      visitor    : true,
      lang       : '' || 'zh-cn',
      path       : location.pathname,
      recordIP   : false,
      serverURLs : ''
    });
  }, window.Valine);
});
</script>

</body>
</html>
