<!DOCTYPE html>
<html>
  <head>
    <meta charset='utf-8'>
    <meta http-equiv="X-UA-Compatible" content="chrome=1">
    <link href='https://fonts.googleapis.com/css?family=Chivo:900' rel='stylesheet' type='text/css'>
    <link rel="stylesheet" type="text/css" href="stylesheets/stylesheet.css" media="screen">
    <link rel="stylesheet" type="text/css" href="stylesheets/github-dark.css" media="screen">
    <link rel="stylesheet" type="text/css" href="stylesheets/print.css" media="print">
    <!--[if lt IE 9]>
    <script src="//html5shiv.googlecode.com/svn/trunk/html5.js"></script>
    <![endif]-->
    <title>Pyverilog by PyHDI</title>
  </head>

  <body>
    <div id="container">
      <div class="inner">

        <header>
          <h1>Pyverilog</h1>
          <h2>Python-based Hardware Design Processing Toolkit for Verilog HDL</h2>
        </header>

        <section id="downloads" class="clearfix">
          <a href="https://github.com/PyHDI/Pyverilog/zipball/master" id="download-zip" class="button"><span>Download .zip</span></a>
          <a href="https://github.com/PyHDI/Pyverilog/tarball/master" id="download-tar-gz" class="button"><span>Download .tar.gz</span></a>
          <a href="https://github.com/PyHDI/Pyverilog" id="view-on-github" class="button"><span>View on GitHub</span></a>
        </section>

        <hr>

        <section id="main_content">
          <h1>
<a id="publication" class="anchor" href="#publication" aria-hidden="true"><span class="octicon octicon-link"></span></a>Publication</h1>

<p>If you use Pyverilog in your research, please cite my paper.</p>

<ul>
<li>Shinya Takamaeda-Yamazaki: Pyverilog: A Python-based Hardware Design Processing Toolkit for Verilog HDL, 11th International Symposium on Applied Reconfigurable Computing (ARC 2015) (Poster), Lecture Notes in Computer Science, Vol.9040/2015, pp.451-460, April 2015.
<a href="http://link.springer.com/chapter/10.1007/978-3-319-16214-0_42">Paper</a>
</li>
</ul>

<pre><code>@inproceedings{Takamaeda:2015:ARC:Pyverilog,
title={Pyverilog: A Python-Based Hardware Design Processing Toolkit for Verilog HDL},
author={Takamaeda-Yamazaki, Shinya},
booktitle={Applied Reconfigurable Computing},
month={Apr},
year={2015},
pages={451-460},
volume={9040},
series={Lecture Notes in Computer Science},
publisher={Springer International Publishing},
doi={10.1007/978-3-319-16214-0_42},
url={http://dx.doi.org/10.1007/978-3-319-16214-0_42},
}
</code></pre>

<h1>
<a id="whats-pyverilog" class="anchor" href="#whats-pyverilog" aria-hidden="true"><span class="octicon octicon-link"></span></a>What's Pyverilog?</h1>

<p>Pyverilog is an open-source hardware design processing toolkit for Verilog HDL. All source codes are written in Python.</p>

<p>Pyverilog includes <strong>(1) code parser, (2) dataflow analyzer, (3) control-flow analyzer and (4) code generator</strong>.
You can create your own design analyzer, code translator and code generator of Verilog HDL based on this toolkit.</p>

<h1>
<a id="license" class="anchor" href="#license" aria-hidden="true"><span class="octicon octicon-link"></span></a>License</h1>

<p>Apache License 2.0
(<a href="http://www.apache.org/licenses/LICENSE-2.0">http://www.apache.org/licenses/LICENSE-2.0</a>)</p>

<p>This software package includes PLY-3.4 in "vparser/ply". The license of PLY is BSD.</p>

<h1>
<a id="copyright-and-contact" class="anchor" href="#copyright-and-contact" aria-hidden="true"><span class="octicon octicon-link"></span></a>Copyright and Contact</h1>

<p>Copyright (C) 2013, Shinya Takamaeda-Yamazaki</p>

<p>E-mail: shinya_at_is.naist.jp</p>
        </section>

        <footer>
          Pyverilog is maintained by <a href="https://github.com/PyHDI">PyHDI</a><br>
          This page was generated by <a href="https://pages.github.com">GitHub Pages</a>. Tactile theme by <a href="https://twitter.com/jasonlong">Jason Long</a>.
        </footer>

        
      </div>
    </div>
  </body>
</html>
