// Seed: 96308146
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  assign id_5 = id_1;
endmodule
module module_1 #(
    parameter id_16 = 32'd86,
    parameter id_8  = 32'd81
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  inout wire id_23;
  inout wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  inout tri1 id_18;
  inout wire id_17;
  input wire _id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  module_0 modCall_1 (
      id_21,
      id_18,
      id_21,
      id_3,
      id_9
  );
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire _id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_18 = -1;
  logic [1 'b0 : {  id_8  (  id_16  )  }] id_25;
  ;
endmodule
