{"kind":"symbol","metadata":{"modules":[{"name":"CoreAVR"}],"role":"symbol","externalID":"s:7CoreAVR4SPI0V15clockRateSelectAA3SPIO05ClockeF0OvpZ","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"clockRateSelect","kind":"identifier"},{"kind":"text","text":": "},{"preciseIdentifier":"s:7CoreAVR3SPIO","text":"SPI","kind":"typeIdentifier"},{"kind":"text","text":"."},{"preciseIdentifier":"s:7CoreAVR3SPIO15ClockRateSelectO","text":"ClockRateSelect","kind":"typeIdentifier"}],"roleHeading":"Type Property","symbolKind":"property","title":"clockRateSelect"},"identifier":{"url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/clockRateSelect","interfaceLanguage":"swift"},"sections":[],"schemaVersion":{"major":0,"patch":0,"minor":3},"variants":[{"paths":["\/documentation\/coreavr\/spi0-swift.struct\/clockrateselect"],"traits":[{"interfaceLanguage":"swift"}]}],"abstract":[{"type":"text","text":"SPI Clock Rate Select 1 and 0"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 24.9.2."},{"type":"text","text":" "},{"type":"text","text":"SPR1, SPR0 are bits 1 and 0 on SPCR and SPI2X is bit 0 on SPSR"}],"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct"]]},"primaryContentSections":[{"declarations":[{"platforms":["macOS"],"tokens":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"kind":"identifier","text":"clockRateSelect"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"SPI","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI","preciseIdentifier":"s:7CoreAVR3SPIO"},{"text":".","kind":"text"},{"preciseIdentifier":"s:7CoreAVR3SPIO15ClockRateSelectO","text":"ClockRateSelect","kind":"typeIdentifier","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI\/ClockRateSelect"},{"kind":"text","text":" { "},{"kind":"keyword","text":"get"},{"text":" ","kind":"text"},{"kind":"keyword","text":"set"},{"kind":"text","text":" }"}],"languages":["swift"]}],"kind":"declarations"},{"content":[{"level":2,"text":"Discussion","anchor":"discussion","type":"heading"},{"inlineContent":[{"type":"text","text":"These two bits control the SCK rate of the device configured as a Master. SPR1 and SPR0 have no effect on the Slave. The relationship between"},{"type":"text","text":" "},{"text":"SCK and the Oscillator Clock frequency f_osc is shown in the following table:","type":"text"}],"type":"paragraph"},{"code":["| SPI2X | SPR1  | SPR0  | SCK Frequency       |","|-------|-------|-------|---------------------|","| 0     | 0     | 0     | f_osc\/4             |","| 0     | 0     | 1     | f_osc\/16            |","| 0     | 1     | 0     | f_osc\/64            |","| 0     | 1     | 1     | f_osc\/128           |","| 1     | 0     | 0     | f_osc\/2             |","| 1     | 0     | 1     | f_osc\/8             |","| 1     | 1     | 0     | f_osc\/32            |","| 1     | 1     | 1     | f_osc\/64            |"],"syntax":null,"type":"codeListing"}],"kind":"content"}],"references":{"doc://CoreAVR/documentation/CoreAVR/SPI/ClockRateSelect":{"kind":"symbol","title":"SPI.ClockRateSelect","role":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI\/ClockRateSelect","navigatorTitle":[{"text":"ClockRateSelect","kind":"identifier"}],"url":"\/documentation\/coreavr\/spi\/clockrateselect","fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"kind":"identifier","text":"ClockRateSelect"}],"abstract":[],"type":"topic"},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/SPI0-swift.struct/clockRateSelect":{"type":"topic","kind":"symbol","abstract":[{"text":"SPI Clock Rate Select 1 and 0","type":"text"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 24.9.2."},{"text":" ","type":"text"},{"type":"text","text":"SPR1, SPR0 are bits 1 and 0 on SPCR and SPI2X is bit 0 on SPSR"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/clockRateSelect","url":"\/documentation\/coreavr\/spi0-swift.struct\/clockrateselect","role":"symbol","title":"clockRateSelect","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"clockRateSelect","kind":"identifier"},{"text":": ","kind":"text"},{"text":"SPI","kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR3SPIO"},{"kind":"text","text":"."},{"preciseIdentifier":"s:7CoreAVR3SPIO15ClockRateSelectO","text":"ClockRateSelect","kind":"typeIdentifier"}]},"doc://CoreAVR/documentation/CoreAVR/SPI0-swift.struct":{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct","type":"topic","role":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"SPI0","kind":"identifier"}],"navigatorTitle":[{"text":"SPI0","kind":"identifier"}],"abstract":[],"url":"\/documentation\/coreavr\/spi0-swift.struct","title":"SPI0","kind":"symbol"},"doc://CoreAVR/documentation/CoreAVR/SPI":{"kind":"symbol","title":"SPI","role":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI","navigatorTitle":[{"text":"SPI","kind":"identifier"}],"url":"\/documentation\/coreavr\/spi","fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"text":"SPI","kind":"identifier"}],"abstract":[{"text":"SPIü§ûüèº‚Äì Serial Peripheral Interface","type":"text"}],"type":"topic"}}}