//! RP2350 UART peripheral (PL011-derived; datasheet §12.1).
//!
//! Phase 2 of the RP2350 peripheral coverage plan (HLD V5 §6 row 2).
//! UART0 lives at `0x4007_0000`, UART1 at `0x4007_4000`.
//!
//! Mirrors the RP2040 UART (`rp2040_emu::peripherals::uart`) idioms
//! verbatim — same PL011 register surface, same byte-lane narrow-access
//! semantics on `UARTDR`, same PrimeCell ID. The only RP2350 deltas are:
//!
//! * NVIC IRQ number uses [`crate::irq::IRQ_UART0_IRQ`] (`33`), a `u64`
//!   bit on `bus.irq_pending`.
//! * IRQs route through [`crate::Bus::assert_irq_shared`] — UART is a
//!   shared peripheral line on RP2350, not core-local.
//!
//! # Register map (offsets relative to `UART0_BASE`)
//!
//! | Offset  | Name             | Access | Notes                                       |
//! |---------|------------------|--------|---------------------------------------------|
//! | `0x000` | `UARTDR`         | R/W    | Data; byte/halfword side-effect on FIFOs    |
//! | `0x004` | `UARTRSR_ECR`    | R/W    | Receive status/error clear                  |
//! | `0x018` | `UARTFR`         | RO     | Flags (TXFE/TXFF/RXFE/RXFF/BUSY/CTS/DCD/..) |
//! | `0x020` | `UARTILPR`       | R/W    | IrDA low-power counter (unmodelled — RAZ)   |
//! | `0x024` | `UARTIBRD`       | R/W    | Integer baud-rate divisor                   |
//! | `0x028` | `UARTFBRD`       | R/W    | Fractional baud-rate divisor                |
//! | `0x02C` | `UARTLCR_H`      | R/W    | Line control (FEN, WLEN, STP2, PEN, ..)     |
//! | `0x030` | `UARTCR`         | R/W    | Control (UARTEN, TXE, RXE, ..)              |
//! | `0x034` | `UARTIFLS`       | R/W    | FIFO interrupt-level select                 |
//! | `0x038` | `UARTIMSC`       | R/W    | Interrupt mask                              |
//! | `0x03C` | `UARTRIS`        | RO     | Raw interrupt status                        |
//! | `0x040` | `UARTMIS`        | RO     | Masked = RIS & IMSC                         |
//! | `0x044` | `UARTICR`        | W1C    | Interrupt clear                             |
//! | `0x048` | `UARTDMACR`      | R/W    | DMA control                                 |
//! | `0xFE0..0xFEC` | `UARTPERIPHID0..3` | RO | PrimeCell peripheral ID constants    |
//! | `0xFF0..0xFFC` | `UARTPCELLID0..3`  | RO | PrimeCell ID constants                |

use std::collections::VecDeque;

use picoem_common::clocks::ClockTree;

use crate::dreq::{DREQ_UART0_RX, DREQ_UART0_TX};
use crate::irq::IRQ_UART0_IRQ;

/// UART0 base (RP2350 datasheet §12.1.1).
pub const UART0_BASE: u32 = 0x4007_0000;
/// UART1 base (RP2350 datasheet §12.1.1, 4 KB stride).
pub const UART1_BASE: u32 = 0x4007_4000;

/// Offset: `UARTDR` — data register (byte side-effect: FIFO push/pop).
pub const UARTDR: u32 = 0x000;
/// Offset: `UARTRSR_ECR` — receive status / error clear.
pub const UARTRSR_ECR: u32 = 0x004;
/// Offset: `UARTFR` — flag register (read-only).
pub const UARTFR: u32 = 0x018;
/// Offset: `UARTILPR` — IrDA low-power counter. Reads as 0.
pub const UARTILPR: u32 = 0x020;
/// Offset: `UARTIBRD` — integer baud divisor.
pub const UARTIBRD: u32 = 0x024;
/// Offset: `UARTFBRD` — fractional baud divisor (6 bits).
pub const UARTFBRD: u32 = 0x028;
/// Offset: `UARTLCR_H` — line control.
pub const UARTLCR_H: u32 = 0x02C;
/// Offset: `UARTCR` — control.
pub const UARTCR: u32 = 0x030;
/// Offset: `UARTIFLS` — FIFO interrupt level select.
pub const UARTIFLS: u32 = 0x034;
/// Offset: `UARTIMSC` — interrupt mask set/clear.
pub const UARTIMSC: u32 = 0x038;
/// Offset: `UARTRIS` — raw interrupt status (read-only).
pub const UARTRIS: u32 = 0x03C;
/// Offset: `UARTMIS` — masked interrupt status (read-only).
pub const UARTMIS: u32 = 0x040;
/// Offset: `UARTICR` — interrupt clear (W1C).
pub const UARTICR: u32 = 0x044;
/// Offset: `UARTDMACR` — DMA control.
pub const UARTDMACR: u32 = 0x048;

// PrimeCell ID constants (PL011 canonical reset values).
pub const UARTPERIPHID0: u32 = 0xFE0;
pub const UARTPERIPHID1: u32 = 0xFE4;
pub const UARTPERIPHID2: u32 = 0xFE8;
pub const UARTPERIPHID3: u32 = 0xFEC;
pub const UARTPCELLID0: u32 = 0xFF0;
pub const UARTPCELLID1: u32 = 0xFF4;
pub const UARTPCELLID2: u32 = 0xFF8;
pub const UARTPCELLID3: u32 = 0xFFC;

// --- UARTCR bits ------------------------------------------------------
const UARTCR_UARTEN: u32 = 1 << 0;
const UARTCR_LBE: u32 = 1 << 7;
const UARTCR_TXE: u32 = 1 << 8;
const UARTCR_RXE: u32 = 1 << 9;

// --- UARTLCR_H bits ---------------------------------------------------
const UARTLCR_H_FEN: u32 = 1 << 4;

// --- UARTFR bits ------------------------------------------------------
// bit 0: CTS (complement of nUARTCTS pin) — not hardwired; reads 0 when
// GPIO17 is not asserted. Removed as a named constant: no non-test callers.
const UARTFR_BUSY: u32 = 1 << 3;
const UARTFR_RXFE: u32 = 1 << 4;
const UARTFR_TXFF: u32 = 1 << 5;
const UARTFR_RXFF: u32 = 1 << 6;
const UARTFR_TXFE: u32 = 1 << 7;

// --- Interrupt source bits (shared across RIS / IMSC / MIS / ICR) -----
/// CTS modem status change.
pub const UART_INT_CTS: u32 = 1 << 1;
/// Receive IRQ — RX FIFO crossed up over its trigger level.
pub const UART_INT_RX: u32 = 1 << 4;
/// Transmit IRQ — TX FIFO crossed down under its trigger level.
pub const UART_INT_TX: u32 = 1 << 5;
/// Receive timeout.
pub const UART_INT_RT: u32 = 1 << 6;
/// Framing error.
pub const UART_INT_FE: u32 = 1 << 7;
/// Parity error.
pub const UART_INT_PE: u32 = 1 << 8;
/// Break error.
pub const UART_INT_BE: u32 = 1 << 9;
/// Overrun error.
pub const UART_INT_OE: u32 = 1 << 10;
/// Combined mask of all interrupt sources firmware can observe.
const UART_INT_MASK: u32 = UART_INT_CTS
    | UART_INT_RX
    | UART_INT_TX
    | UART_INT_RT
    | UART_INT_FE
    | UART_INT_PE
    | UART_INT_BE
    | UART_INT_OE;

/// FIFO depth (both TX and RX) when `UARTLCR_H.FEN=1`.
pub const UART_FIFO_DEPTH: usize = 16;

/// PL011 peripheral ID bytes (PID0..3). PL011 r1p5 canonical values.
const PERIPH_ID: [u32; 4] = [0x11, 0x10, 0x34, 0x00];
/// PrimeCell ID constants — identical across all PrimeCell peripherals.
const PCELL_ID: [u32; 4] = [0x0D, 0xF0, 0x05, 0xB1];

/// Register storage + state for one PL011-derived UART.
pub struct UartRegs {
    // -- programmable registers --------------------------------------
    rsr_ecr: u32,
    ibrd: u32,
    fbrd: u32,
    lcr_h: u32,
    cr: u32,
    ifls: u32,
    imsc: u32,
    ris: u32,
    dmacr: u32,
    // -- FIFOs --------------------------------------------------------
    tx_fifo: VecDeque<u8>,
    rx_fifo: VecDeque<u8>,
    /// Accumulated sysclk cycles since the last byte was popped from
    /// the TX FIFO. When `>= sysclks_per_byte`, one byte drains.
    tx_cycle_accum: u64,
    /// NVIC IRQ number this UART raises into `bus.irq_pending`.
    /// UART0 → [`IRQ_UART0_IRQ`] (33).
    nvic_irq: u32,
    /// DREQ index for TX FIFO not-full (`DREQ_UART0_TX` / `DREQ_UART1_TX`).
    dreq_tx: u8,
    /// DREQ index for RX FIFO not-empty.
    dreq_rx: u8,
}

impl UartRegs {
    /// Construct a fresh UART at power-on default state. `nvic_irq` is
    /// the NVIC line (33 for UART0, 34 for UART1). `dreq_tx` / `dreq_rx`
    /// are the peripheral's DREQ indices into the DMA matrix.
    pub fn new(nvic_irq: u32, dreq_tx: u8, dreq_rx: u8) -> Self {
        Self {
            rsr_ecr: 0,
            ibrd: 0,
            fbrd: 0,
            lcr_h: 0,
            cr: 0,
            // IFLS reset value per PL011 TRM: TX/RX trigger level = 1/2
            // (field encoding 0b010 for each lane).
            ifls: (0b010 << 3) | 0b010,
            imsc: 0,
            ris: 0,
            dmacr: 0,
            tx_fifo: VecDeque::with_capacity(UART_FIFO_DEPTH),
            rx_fifo: VecDeque::with_capacity(UART_FIFO_DEPTH),
            tx_cycle_accum: 0,
            nvic_irq,
            dreq_tx,
            dreq_rx,
        }
    }

    /// Reset every field to post-init defaults.
    pub fn reset(&mut self) {
        let irq = self.nvic_irq;
        let dtx = self.dreq_tx;
        let drx = self.dreq_rx;
        *self = Self::new(irq, dtx, drx);
    }

    /// DREQ index for TX FIFO (consumed by the DMA matrix).
    #[inline]
    pub fn dreq_tx_index(&self) -> u8 {
        self.dreq_tx
    }

    /// DREQ index for RX FIFO.
    #[inline]
    pub fn dreq_rx_index(&self) -> u8 {
        self.dreq_rx
    }

    /// True iff the UART has no outstanding work (TX FIFO drained, RX
    /// FIFO empty, no latched RIS bit).
    pub fn is_idle(&self) -> bool {
        self.tx_fifo.is_empty() && self.rx_fifo.is_empty() && self.ris == 0
    }

    /// DREQ: TX FIFO has room and the UART is enabled. Consumed by the
    /// RP2350 DMA matrix (Phase 3).
    #[inline]
    pub fn tx_dreq(&self) -> bool {
        self.is_enabled() && self.tx_fifo.len() < self.tx_capacity()
    }

    /// DREQ: RX FIFO non-empty and UART enabled.
    #[inline]
    pub fn rx_dreq(&self) -> bool {
        self.is_enabled() && !self.rx_fifo.is_empty()
    }

    /// Enabled state: UARTEN bit in UARTCR.
    #[inline]
    fn is_enabled(&self) -> bool {
        (self.cr & UARTCR_UARTEN) != 0
    }

    /// TX-enabled state: UARTEN && TXE.
    #[inline]
    fn is_tx_enabled(&self) -> bool {
        self.is_enabled() && (self.cr & UARTCR_TXE) != 0
    }

    /// FIFO-enabled state: LCR_H.FEN. When clear the "FIFOs" collapse
    /// to 1-deep holding registers.
    #[inline]
    fn fifos_enabled(&self) -> bool {
        (self.lcr_h & UARTLCR_H_FEN) != 0
    }

    /// Effective TX FIFO capacity. 16 when FEN=1, 1 when FEN=0.
    #[inline]
    fn tx_capacity(&self) -> usize {
        if self.fifos_enabled() {
            UART_FIFO_DEPTH
        } else {
            1
        }
    }

    /// Build the UARTFR flag word from the live TX/RX FIFO state.
    fn fr_read(&self) -> u32 {
        let mut fr = 0u32;
        // CTS (bit 0): complement of the nUARTCTS modem-input pin.
        // nUARTCTS is mux-routed from a GPIO pad via IO_BANK0 function
        // select (GPIO17 is one candidate for UART0 on RP2354; see RP2350
        // pin-function tables). We model CTS=0 (no modem attached) until
        // the IO mux model carries the real pin state.
        let cap = self.tx_capacity();
        if self.tx_fifo.is_empty() {
            fr |= UARTFR_TXFE;
        } else {
            fr |= UARTFR_BUSY;
            if self.tx_fifo.len() >= cap {
                fr |= UARTFR_TXFF;
            }
        }
        if self.rx_fifo.is_empty() {
            fr |= UARTFR_RXFE;
        } else if self.rx_fifo.len() >= cap {
            fr |= UARTFR_RXFF;
        }
        fr
    }

    /// Translate `UARTIFLS.TXIFLSEL` (bits [2:0]) into the "drain below"
    /// fill threshold.
    fn tx_fill_threshold(&self) -> usize {
        let sel = self.ifls & 0x7;
        let cap = UART_FIFO_DEPTH;
        match sel {
            0 => cap / 8,
            1 => cap / 4,
            2 => cap / 2,
            3 => (cap * 3) / 4,
            4 => (cap * 7) / 8,
            _ => cap / 2,
        }
    }

    /// Recompute `ris` from the live TX FIFO state. Phase 2 models TX
    /// only; RX path is deferred.
    fn refresh_tx_interrupt(&mut self) {
        let lvl = self.tx_fifo.len();
        let thresh = self.tx_fill_threshold();
        if lvl <= thresh {
            self.ris |= UART_INT_TX;
        }
    }

    /// Compute sysclks per transmitted byte given the current IBRD /
    /// FBRD + `clk_peri` state. Falls back to 1 cycle/byte when
    /// unconfigured so tests that skip baud programming stay
    /// deterministic.
    fn sysclks_per_byte(&self, clock_tree: &ClockTree) -> u64 {
        let ibrd = self.ibrd & 0xFFFF;
        let fbrd = self.fbrd & 0x3F;
        if ibrd == 0 && fbrd == 0 {
            return u64::MAX; // baud clock stopped -- no transmission
        }
        let peri = clock_tree.peri_hz().max(1);
        let sys = clock_tree.sys_clk_hz.max(1) as u64;
        let div_64 = (ibrd as u64) * 64 + fbrd as u64;
        if div_64 == 0 {
            return 1;
        }
        let baud = peri.saturating_mul(4) / div_64;
        if baud == 0 {
            return 1;
        }
        (sys.saturating_mul(10) / baud).max(1)
    }

    // -------------------------------------------------------------------
    // Register dispatch
    // -------------------------------------------------------------------

    /// Read a UART register by offset.
    pub fn read32(&mut self, offset: u32) -> u32 {
        match offset {
            UARTDR => self.read_dr() as u32,
            UARTRSR_ECR => self.rsr_ecr & 0xF,
            UARTFR => self.fr_read(),
            UARTILPR => 0,
            UARTIBRD => self.ibrd,
            UARTFBRD => self.fbrd,
            UARTLCR_H => self.lcr_h,
            UARTCR => self.cr,
            UARTIFLS => self.ifls,
            UARTIMSC => self.imsc,
            UARTRIS => self.ris,
            UARTMIS => self.ris & self.imsc,
            UARTICR => 0, // W1C reads as 0
            UARTDMACR => self.dmacr,
            UARTPERIPHID0 => PERIPH_ID[0],
            UARTPERIPHID1 => PERIPH_ID[1],
            UARTPERIPHID2 => PERIPH_ID[2],
            UARTPERIPHID3 => PERIPH_ID[3],
            UARTPCELLID0 => PCELL_ID[0],
            UARTPCELLID1 => PCELL_ID[1],
            UARTPCELLID2 => PCELL_ID[2],
            UARTPCELLID3 => PCELL_ID[3],
            _ => 0,
        }
    }

    /// Write a UART register. Alias semantics apply to plain-storage
    /// registers; side-effect registers (DR push, ICR clear) handle
    /// alias themselves.
    ///
    /// `irqs` is OR'd with `1u64 << nvic_irq` when the write raises the
    /// UART's combined NVIC line.
    pub fn write32(&mut self, offset: u32, value: u32, alias: u32, irqs: &mut u64) {
        match offset {
            UARTDR => {
                self.push_tx(value as u8, irqs);
            }
            UARTRSR_ECR => {
                self.rsr_ecr = 0;
            }
            UARTFR | UARTMIS | UARTRIS => {} // read-only
            UARTILPR => {}                   // unmodelled
            UARTIBRD => {
                let mut stored = self.ibrd;
                super::apply_alias_rmw(&mut stored, value, alias);
                self.ibrd = stored & 0xFFFF;
            }
            UARTFBRD => {
                let mut stored = self.fbrd;
                super::apply_alias_rmw(&mut stored, value, alias);
                self.fbrd = stored & 0x3F;
            }
            UARTLCR_H => {
                let mut stored = self.lcr_h;
                super::apply_alias_rmw(&mut stored, value, alias);
                self.lcr_h = stored;
                if !self.fifos_enabled() {
                    self.tx_fifo.truncate(1);
                    self.rx_fifo.truncate(1);
                }
            }
            UARTCR => {
                let mut stored = self.cr;
                super::apply_alias_rmw(&mut stored, value, alias);
                self.cr = stored;
                if !self.is_enabled() {
                    self.tx_cycle_accum = 0;
                }
            }
            UARTIFLS => {
                let mut stored = self.ifls;
                super::apply_alias_rmw(&mut stored, value, alias);
                self.ifls = stored & 0x3F;
            }
            UARTIMSC => {
                let mut stored = self.imsc;
                super::apply_alias_rmw(&mut stored, value, alias);
                self.imsc = stored & UART_INT_MASK;
                self.route_irq(irqs);
            }
            UARTICR => {
                let mut clr = self.ris;
                super::apply_alias_rmw(&mut clr, value, alias);
                let mask = clr & UART_INT_MASK;
                self.ris &= !mask;
                self.route_irq(irqs);
            }
            UARTDMACR => {
                let mut stored = self.dmacr;
                super::apply_alias_rmw(&mut stored, value, alias);
                self.dmacr = stored & 0x7;
            }
            _ => {}
        }
    }

    /// Byte-accessible read of `UARTDR`. Other offsets fall back to
    /// word reads via the bus.
    pub fn read8(&mut self, offset: u32) -> u8 {
        if offset == UARTDR {
            self.read_dr()
        } else {
            self.read32(offset) as u8
        }
    }

    /// Byte-accessible write of `UARTDR`. Bypasses the word-RMW that
    /// would spuriously re-emit the DR value into the TX FIFO on
    /// sub-word access.
    pub fn write8(&mut self, offset: u32, value: u8, irqs: &mut u64) {
        if offset == UARTDR {
            self.push_tx(value, irqs);
        } else {
            self.write32(offset, value as u32, 0, irqs);
        }
    }

    /// Read UARTDR. If the RX FIFO has data, pop the head byte;
    /// otherwise return 0.
    fn read_dr(&mut self) -> u8 {
        self.rx_fifo.pop_front().unwrap_or(0)
    }

    /// Push a byte into the TX FIFO. If the UART is disabled or
    /// TX-disabled, the write is silently dropped — matches the
    /// PL011 datasheet (UARTEN=0 leaves the FIFO in reset state).
    fn push_tx(&mut self, byte: u8, irqs: &mut u64) {
        if !self.is_tx_enabled() {
            return;
        }
        let cap = self.tx_capacity();
        if self.tx_fifo.len() >= cap {
            return;
        }
        self.tx_fifo.push_back(byte);
        if self.tx_fifo.len() > self.tx_fill_threshold() {
            self.ris &= !UART_INT_TX;
        }
        self.route_irq(irqs);
    }

    /// Aggregate IRQ routing — OR the `1 << nvic_irq` bit into `irqs`
    /// when any unmasked raw-interrupt bit is set.
    fn route_irq(&self, irqs: &mut u64) {
        if (self.ris & self.imsc) != 0 {
            *irqs |= 1u64 << self.nvic_irq;
        }
    }

    /// Advance the UART by `cycles` system-clock cycles.
    pub fn tick(&mut self, cycles: u32, clock_tree: &ClockTree, irqs: &mut u64) {
        if cycles == 0 || !self.is_tx_enabled() || self.tx_fifo.is_empty() {
            return;
        }
        let sysclks_per_byte = self.sysclks_per_byte(clock_tree);
        self.tx_cycle_accum = self.tx_cycle_accum.saturating_add(cycles as u64);
        let loopback = (self.cr & UARTCR_LBE) != 0 && (self.cr & UARTCR_RXE) != 0;
        let rx_cap = if self.fifos_enabled() {
            UART_FIFO_DEPTH
        } else {
            1
        };
        while self.tx_cycle_accum >= sysclks_per_byte && !self.tx_fifo.is_empty() {
            self.tx_cycle_accum -= sysclks_per_byte;
            let byte = self.tx_fifo.pop_front().unwrap();
            if loopback && self.rx_fifo.len() < rx_cap {
                self.rx_fifo.push_back(byte);
            }
        }
        self.refresh_tx_interrupt();
        self.route_irq(irqs);
    }
}

impl Default for UartRegs {
    fn default() -> Self {
        Self::new(IRQ_UART0_IRQ, DREQ_UART0_TX, DREQ_UART0_RX)
    }
}

#[cfg(test)]
mod tests {
    use super::*;
    use crate::dreq::{DREQ_UART1_RX, DREQ_UART1_TX};
    use crate::irq::IRQ_UART1_IRQ;

    const UART0_IRQ: u32 = IRQ_UART0_IRQ;
    const SYS_HZ: u32 = 150_000_000;

    fn u0() -> UartRegs {
        UartRegs::new(UART0_IRQ, DREQ_UART0_TX, DREQ_UART0_RX)
    }

    fn tree(peri: u32) -> ClockTree {
        ClockTree {
            sys_clk_hz: SYS_HZ,
            ref_clk_hz: 12_000_000,
            peri_clk_hz: peri,
        }
    }

    // --- reset / defaults ---------------------------------------------

    #[test]
    fn reset_defaults_all_zero_except_ifls() {
        let u = u0();
        assert_eq!(u.ibrd, 0);
        assert_eq!(u.fbrd, 0);
        assert_eq!(u.lcr_h, 0);
        assert_eq!(u.cr, 0);
        assert_eq!(u.imsc, 0);
        assert_eq!(u.ris, 0);
        assert_eq!(u.ifls, (0b010 << 3) | 0b010);
    }

    #[test]
    fn reset_clears_runtime_state() {
        let mut u = u0();
        let mut irqs = 0u64;
        u.cr = UARTCR_UARTEN | UARTCR_TXE;
        u.lcr_h = UARTLCR_H_FEN;
        u.push_tx(0x5A, &mut irqs);
        assert!(!u.tx_fifo.is_empty());
        u.reset();
        assert!(u.tx_fifo.is_empty());
        assert_eq!(u.cr, 0);
    }

    #[test]
    fn fr_reads_txfe_rxfe_at_reset() {
        let mut u = u0();
        let fr = u.read32(UARTFR);
        assert!(fr & UARTFR_TXFE != 0, "TX FIFO empty at reset");
        assert!(fr & UARTFR_RXFE != 0, "RX FIFO empty at reset");
        assert!(fr & UARTFR_BUSY == 0, "BUSY clear at reset");
    }

    /// CTS must NOT be hardwired high. RP2354 silicon oracle
    /// `uart0_rx_loopback` reads UARTFR = 0x18 (BUSY|RXFE, bit 0 = 0).
    /// Prior to this fix the emulator unconditionally set bit 0 = 1,
    /// producing 0x19 / 0x81 depending on TX state — wrong in both cases.
    #[test]
    fn fr_cts_is_zero_at_reset_not_hardwired_high() {
        let mut u = u0();
        let fr = u.read32(UARTFR);
        assert_eq!(
            fr & (1 << 0),
            0,
            "CTS (bit 0) must be 0 (not hardwired high)"
        );
    }

    /// Replicates the `uart0_rx_loopback` silicon scenario: configure
    /// UART with loopback (LBE=1, RXE=1), push one byte, tick for ~30%
    /// of one byte-time. UARTFR must show BUSY=1 and RXFE=1 (CTS=0) —
    /// i.e. 0x18, matching what RP2354 silicon reports when observed
    /// mid-transmission. Previously the emulator returned 0x19
    /// (BUSY|RXFE|CTS) because CTS was hardwired high.
    ///
    /// At 115200 baud / 150 MHz clk_peri:
    ///   div_64 = 81*64 + 24 = 5208
    ///   baud   ≈ 150 MHz × 4 / 5208 ≈ 115207
    ///   byte-time ≈ 150 MHz × 10 / 115207 ≈ 13020 sysclks
    /// 4000 cycles is well below that threshold, so the TX FIFO is still
    /// non-empty and `tick` has exercised the accumulator code path.
    #[test]
    fn uart_loopback_uartfr_mid_tx_matches_silicon_0x18() {
        let mut u = u0();
        let mut irqs = 0u64;
        // IBRD=81, FBRD=24 → 115200 baud at 150 MHz clk_peri.
        u.write32(UARTIBRD, 81, 0, &mut irqs);
        u.write32(UARTFBRD, 24, 0, &mut irqs);
        u.write32(UARTLCR_H, UARTLCR_H_FEN, 0, &mut irqs);
        u.write32(
            UARTCR,
            UARTCR_UARTEN | UARTCR_LBE | (1 << 9) /* RXE */ | UARTCR_TXE,
            0,
            &mut irqs,
        );
        u.write32(UARTDR, 0x42, 0, &mut irqs);
        // Tick for 4000 sysclks — roughly 30% of one byte-time (~13020
        // cycles). TX FIFO is still non-empty: BUSY=1, RXFE=1, CTS=0.
        let t = tree(SYS_HZ); // 150 MHz
        u.tick(4_000, &t, &mut irqs);
        let fr = u.read32(UARTFR);
        assert_eq!(
            fr, 0x0000_0018,
            "UARTFR mid-TX must be 0x18 (BUSY|RXFE, CTS=0); got 0x{fr:08X}",
        );
    }

    /// After enough cycles for one byte-time, the loopback byte drains from
    /// TX FIFO and appears in RX FIFO. UARTFR should be TXFE=1, RXFE=0,
    /// CTS=0 → 0x80. Previously the emulator returned 0x81 (TXFE|CTS).
    #[test]
    fn uart_loopback_uartfr_after_full_tx_is_0x80() {
        let mut u = u0();
        let mut irqs = 0u64;
        u.write32(UARTIBRD, 81, 0, &mut irqs);
        u.write32(UARTFBRD, 24, 0, &mut irqs);
        u.write32(UARTLCR_H, UARTLCR_H_FEN, 0, &mut irqs);
        u.write32(
            UARTCR,
            UARTCR_UARTEN | UARTCR_LBE | (1 << 9) /* RXE */ | UARTCR_TXE,
            0,
            &mut irqs,
        );
        u.write32(UARTDR, 0x42, 0, &mut irqs);
        // Tick well past one byte-time at 150 MHz (~1302 sysclks).
        let t = tree(SYS_HZ); // 150 MHz
        u.tick(60_000, &t, &mut irqs);
        let fr = u.read32(UARTFR);
        assert_eq!(
            fr, 0x0000_0080,
            "UARTFR post-TX must be 0x80 (TXFE, loopback byte in RX, CTS=0); got 0x{fr:08X}",
        );
        // Also verify the byte is recoverable via UARTDR read.
        assert_eq!(u.read8(UARTDR), 0x42, "loopback byte must be in RX FIFO");
    }

    // --- IBRD / FBRD round-trip ---------------------------------------

    #[test]
    fn ibrd_fbrd_roundtrip() {
        let mut u = u0();
        let mut irqs = 0u64;
        u.write32(UARTIBRD, 81, 0, &mut irqs); // 115200 baud at 150MHz clk_peri
        u.write32(UARTFBRD, 24, 0, &mut irqs);
        assert_eq!(u.read32(UARTIBRD), 81);
        assert_eq!(u.read32(UARTFBRD), 24);
    }

    #[test]
    fn ibrd_truncated_to_16_bits() {
        let mut u = u0();
        let mut irqs = 0u64;
        u.write32(UARTIBRD, 0xDEAD_BEEF, 0, &mut irqs);
        assert_eq!(u.read32(UARTIBRD), 0xBEEF);
    }

    #[test]
    fn fbrd_truncated_to_6_bits() {
        let mut u = u0();
        let mut irqs = 0u64;
        u.write32(UARTFBRD, 0xFF, 0, &mut irqs);
        assert_eq!(u.read32(UARTFBRD), 0x3F);
    }

    // --- TX data path -------------------------------------------------

    #[test]
    fn dr_write_before_enable_is_dropped() {
        let mut u = u0();
        let mut irqs = 0u64;
        u.write32(UARTDR, 0xA5, 0, &mut irqs);
        assert!(u.tx_fifo.is_empty());
    }

    #[test]
    fn dr_write_after_enable_pushes_into_tx_fifo() {
        let mut u = u0();
        let mut irqs = 0u64;
        u.write32(UARTLCR_H, UARTLCR_H_FEN, 0, &mut irqs);
        u.write32(UARTCR, UARTCR_UARTEN | UARTCR_TXE, 0, &mut irqs);
        u.write32(UARTDR, 0xA5, 0, &mut irqs);
        assert_eq!(u.tx_fifo.len(), 1);
        assert_eq!(u.tx_fifo.front().copied(), Some(0xA5));
    }

    #[test]
    fn byte_write_to_dr_uses_narrow_path() {
        let mut u = u0();
        let mut irqs = 0u64;
        u.write32(UARTLCR_H, UARTLCR_H_FEN, 0, &mut irqs);
        u.write32(UARTCR, UARTCR_UARTEN | UARTCR_TXE, 0, &mut irqs);
        u.write8(UARTDR, 0x5A, &mut irqs);
        assert_eq!(u.tx_fifo.front().copied(), Some(0x5A));
    }

    #[test]
    fn tx_fifo_caps_at_16_when_fen_set() {
        let mut u = u0();
        let mut irqs = 0u64;
        u.write32(UARTLCR_H, UARTLCR_H_FEN, 0, &mut irqs);
        u.write32(UARTCR, UARTCR_UARTEN | UARTCR_TXE, 0, &mut irqs);
        for i in 0..20u8 {
            u.write32(UARTDR, i as u32, 0, &mut irqs);
        }
        assert_eq!(u.tx_fifo.len(), 16, "FIFO must cap at 16 with FEN=1");
    }

    #[test]
    fn tx_fifo_caps_at_1_when_fen_clear() {
        let mut u = u0();
        let mut irqs = 0u64;
        u.write32(UARTCR, UARTCR_UARTEN | UARTCR_TXE, 0, &mut irqs);
        for i in 0..5u8 {
            u.write32(UARTDR, i as u32, 0, &mut irqs);
        }
        assert_eq!(u.tx_fifo.len(), 1, "holding register only with FEN=0");
    }

    // --- DR read pops RX FIFO ----------------------------------------

    #[test]
    fn byte_read_dr_pops_rx_fifo_head() {
        let mut u = u0();
        u.rx_fifo.push_back(0xAB);
        u.rx_fifo.push_back(0xCD);
        assert_eq!(u.read8(UARTDR), 0xAB);
        assert_eq!(u.read8(UARTDR), 0xCD);
        assert_eq!(u.read8(UARTDR), 0x00, "empty FIFO returns 0");
    }

    #[test]
    fn word_read_dr_also_pops_one_byte() {
        // Word reads are the non-narrow path; they still pop one byte.
        let mut u = u0();
        u.rx_fifo.push_back(0xAB);
        u.rx_fifo.push_back(0xCD);
        assert_eq!(u.read32(UARTDR) & 0xFF, 0xAB);
        assert_eq!(u.rx_fifo.len(), 1);
    }

    // --- Baud-rate cadence --------------------------------------------

    #[test]
    fn tick_drains_fifo_at_derived_cadence() {
        let mut u = u0();
        let mut irqs = 0u64;
        u.write32(UARTLCR_H, UARTLCR_H_FEN, 0, &mut irqs);
        u.write32(UARTCR, UARTCR_UARTEN | UARTCR_TXE, 0, &mut irqs);
        // 115200 baud at 150 MHz clk_peri: IBRD=81, FBRD=24.
        u.write32(UARTIBRD, 81, 0, &mut irqs);
        u.write32(UARTFBRD, 24, 0, &mut irqs);
        for b in [0x11, 0x22, 0x33, 0x44] {
            u.write32(UARTDR, b, 0, &mut irqs);
        }
        assert_eq!(u.tx_fifo.len(), 4);
        let t = tree(SYS_HZ);
        // ~10850 cycles/byte at 125 MHz; at 150 MHz ~13020 cycles/byte;
        // 4 bytes = ~52080 cycles. 60_000 is comfortably above.
        u.tick(60_000, &t, &mut irqs);
        assert!(u.tx_fifo.is_empty(), "FIFO must drain after 4 × byte-time");
    }

    #[test]
    fn tick_ignored_when_uart_disabled() {
        let mut u = u0();
        let mut irqs = 0u64;
        u.write32(UARTCR, UARTCR_TXE, 0, &mut irqs);
        u.tx_fifo.push_back(0xFF);
        let t = tree(SYS_HZ);
        u.tick(1_000_000, &t, &mut irqs);
        assert_eq!(u.tx_fifo.len(), 1, "disabled UART must not drain");
    }

    // --- IRQ routing --------------------------------------------------

    #[test]
    fn tx_empty_raises_txis_when_imsc_set() {
        let mut u = u0();
        let mut irqs = 0u64;
        u.write32(UARTLCR_H, UARTLCR_H_FEN, 0, &mut irqs);
        u.write32(UARTCR, UARTCR_UARTEN | UARTCR_TXE, 0, &mut irqs);
        u.write32(UARTIMSC, UART_INT_TX, 0, &mut irqs);
        u.write32(UARTIBRD, 81, 0, &mut irqs);
        u.write32(UARTFBRD, 24, 0, &mut irqs);
        u.write32(UARTDR, 0x5A, 0, &mut irqs);
        let t = tree(SYS_HZ);
        u.tick(60_000, &t, &mut irqs);
        assert_eq!(u.ris & UART_INT_TX, UART_INT_TX);
        assert_eq!(u.read32(UARTMIS) & UART_INT_TX, UART_INT_TX);
        assert!(
            irqs & (1u64 << UART0_IRQ) != 0,
            "irqs must carry the NVIC bit for UART0"
        );
    }

    #[test]
    fn icr_is_write_one_to_clear() {
        let mut u = u0();
        let mut irqs = 0u64;
        u.ris = UART_INT_TX | UART_INT_RX;
        u.write32(UARTICR, UART_INT_TX, 0, &mut irqs);
        assert_eq!(u.ris & UART_INT_TX, 0);
        assert_eq!(u.ris & UART_INT_RX, UART_INT_RX);
    }

    #[test]
    fn ris_and_mis_readonly_writes_are_dropped() {
        let mut u = u0();
        let mut irqs = 0u64;
        u.ris = UART_INT_TX;
        u.write32(UARTRIS, 0xFF, 0, &mut irqs);
        u.write32(UARTMIS, 0xFF, 0, &mut irqs);
        assert_eq!(u.ris, UART_INT_TX);
    }

    #[test]
    fn mis_is_ris_masked_by_imsc() {
        let mut u = u0();
        u.ris = UART_INT_TX | UART_INT_RX;
        u.imsc = UART_INT_RX;
        assert_eq!(u.read32(UARTMIS), UART_INT_RX);
    }

    // --- is_idle ------------------------------------------------------

    #[test]
    fn is_idle_true_at_reset() {
        let u = u0();
        assert!(u.is_idle());
    }

    #[test]
    fn is_idle_false_with_pending_tx() {
        let mut u = u0();
        let mut irqs = 0u64;
        u.write32(UARTLCR_H, UARTLCR_H_FEN, 0, &mut irqs);
        u.write32(UARTCR, UARTCR_UARTEN | UARTCR_TXE, 0, &mut irqs);
        u.write32(UARTDR, 0xA5, 0, &mut irqs);
        assert!(!u.is_idle());
    }

    // --- FIFO enable truncates ---------------------------------------

    #[test]
    fn clearing_fen_truncates_tx_fifo_to_one() {
        let mut u = u0();
        let mut irqs = 0u64;
        u.write32(UARTLCR_H, UARTLCR_H_FEN, 0, &mut irqs);
        u.write32(UARTCR, UARTCR_UARTEN | UARTCR_TXE, 0, &mut irqs);
        for i in 0..5u8 {
            u.write32(UARTDR, i as u32, 0, &mut irqs);
        }
        u.write32(UARTLCR_H, 0, 0, &mut irqs);
        assert!(u.tx_fifo.len() <= 1);
    }

    // --- PrimeCell ID -------------------------------------------------

    #[test]
    fn peripheral_and_pcell_id_match_pl011() {
        let mut u = u0();
        assert_eq!(u.read32(UARTPERIPHID0), 0x11);
        assert_eq!(u.read32(UARTPERIPHID1), 0x10);
        assert_eq!(u.read32(UARTPERIPHID2), 0x34);
        assert_eq!(u.read32(UARTPERIPHID3), 0x00);
        assert_eq!(u.read32(UARTPCELLID0), 0x0D);
        assert_eq!(u.read32(UARTPCELLID1), 0xF0);
        assert_eq!(u.read32(UARTPCELLID2), 0x05);
        assert_eq!(u.read32(UARTPCELLID3), 0xB1);
    }

    // --- alias semantics ----------------------------------------------

    #[test]
    fn imsc_bitset_alias_works() {
        let mut u = u0();
        let mut irqs = 0u64;
        u.write32(UARTIMSC, UART_INT_TX, 2, &mut irqs);
        u.write32(UARTIMSC, UART_INT_RX, 2, &mut irqs);
        assert_eq!(u.imsc, UART_INT_TX | UART_INT_RX);
    }

    #[test]
    fn imsc_bitclr_alias_works() {
        let mut u = u0();
        let mut irqs = 0u64;
        u.imsc = UART_INT_MASK;
        u.write32(UARTIMSC, UART_INT_TX, 3, &mut irqs);
        assert_eq!(u.imsc & UART_INT_TX, 0);
    }

    // --- two-instance reshape (HLD V5 §6.C) --------------------------------

    #[test]
    fn constructor_records_irq_and_dreq_indices() {
        let u0 = UartRegs::new(IRQ_UART0_IRQ, DREQ_UART0_TX, DREQ_UART0_RX);
        let u1 = UartRegs::new(IRQ_UART1_IRQ, DREQ_UART1_TX, DREQ_UART1_RX);
        assert_eq!(u0.nvic_irq, IRQ_UART0_IRQ);
        assert_eq!(u0.dreq_tx_index(), DREQ_UART0_TX);
        assert_eq!(u0.dreq_rx_index(), DREQ_UART0_RX);
        assert_eq!(u1.nvic_irq, IRQ_UART1_IRQ);
        assert_eq!(u1.dreq_tx_index(), DREQ_UART1_TX);
        assert_eq!(u1.dreq_rx_index(), DREQ_UART1_RX);
    }

    #[test]
    fn two_instances_do_not_alias_state() {
        let mut u0 = UartRegs::new(IRQ_UART0_IRQ, DREQ_UART0_TX, DREQ_UART0_RX);
        let mut u1 = UartRegs::new(IRQ_UART1_IRQ, DREQ_UART1_TX, DREQ_UART1_RX);
        let mut irqs0 = 0u64;
        let mut irqs1 = 0u64;
        u0.write32(UARTLCR_H, UARTLCR_H_FEN, 0, &mut irqs0);
        u0.write32(UARTCR, UARTCR_UARTEN | UARTCR_TXE, 0, &mut irqs0);
        u1.write32(UARTLCR_H, UARTLCR_H_FEN, 0, &mut irqs1);
        u1.write32(UARTCR, UARTCR_UARTEN | UARTCR_TXE, 0, &mut irqs1);
        u0.write32(UARTDR, 0xAA, 0, &mut irqs0);
        assert_eq!(u0.tx_fifo.len(), 1);
        assert_eq!(u1.tx_fifo.len(), 0, "UART1 must not see UART0 TX push");
        u1.write32(UARTDR, 0xBB, 0, &mut irqs1);
        assert_eq!(u0.tx_fifo.front().copied(), Some(0xAA));
        assert_eq!(u1.tx_fifo.front().copied(), Some(0xBB));
    }

    /// Bus-level routing proof for the two-instance reshape: writes to
    /// `UART0_BASE + UARTIBRD` and `UART1_BASE + UARTIBRD` must land in
    /// independent instances behind the Bus dispatch (HLD V5 §6.C Step 2).
    /// UART1 is held in reset post-bootrom, so release it via RESETS BITCLR
    /// first.
    #[test]
    fn uart1_routes_independently_from_uart0() {
        use crate::Bus;
        use crate::bus::RESET_UART1;
        const RESETS_BASE: u32 = 0x4002_0000;
        let mut bus = Bus::new();
        // Release UART1 (post-bootrom holds it).
        bus.write32(RESETS_BASE + 0x3000, 1 << RESET_UART1, 0);
        bus.write32(UART0_BASE + UARTIBRD, 0x11, 0);
        bus.write32(UART1_BASE + UARTIBRD, 0x22, 0);
        assert_eq!(bus.read32(UART0_BASE + UARTIBRD, 0), 0x11);
        assert_eq!(bus.read32(UART1_BASE + UARTIBRD, 0), 0x22);
    }

    /// End-to-end replica of the `uart0_rx_loopback` silicon scenario:
    /// writes go through `Bus::write32` in the same order the scenario
    /// applies them on silicon, including the `CLK_PERI_CTRL.ENABLE=1`
    /// and `UARTLCR_H.WLEN=8-bit` writes that close residual A.2.2.
    /// Asserts EMU side produces UARTFR = 0x80 after one byte-time at
    /// 150 MHz and that the looped-back byte is recoverable from UARTDR.
    ///
    /// Two of the scenario writes are no-ops on EMU today:
    ///   * `CLK_PERI_CTRL` — the emulator runs clk_peri unconditionally
    ///     (tech_debt.md "UART/SPI/I2C ignore CLK_PERI_CTRL.ENABLE").
    ///   * `UARTLCR_H.WLEN` — the emulator doesn't mask transmitted/
    ///     received data to `WLEN+5` bits (PL011 silicon does; WLEN=00
    ///     at reset truncates `0x42` to `0x02` on the wire).
    ///
    /// This test locks in both invariants so a future emulator refactor
    /// that starts honouring either gate keeps the scenario passing.
    ///
    /// At 115200 baud / 150 MHz clk_peri:
    ///   div_64 = 81*64 + 24 = 5208
    ///   baud   ≈ 150 MHz × 4 / 5208 ≈ 115207
    ///   byte-time ≈ 150 MHz × 10 / 115207 ≈ 13020 sysclks
    /// 60_000 sysclks (matching the scenario's max_sysclks) is well
    /// above one byte-time.
    #[test]
    fn scenario_uart0_rx_loopback_emu_end_to_end_matches_silicon_expected() {
        use crate::Bus;
        use crate::bus::RESET_UART0;
        // Scenario constants mirror `silicon_scenarios.rs` by design —
        // rp2350_emu is upstream of the harness, so we can't import them.
        const RESETS_SET: u32 = 0x4002_0000 + 0x2000;
        const RESETS_CLR: u32 = 0x4002_0000 + 0x3000;
        const CLOCKS_CLK_PERI_CTRL: u32 = 0x4001_0048;
        const CLK_CTRL_ENABLE: u32 = 1 << 11;
        const LCR_H_WLEN_8: u32 = 0b11 << 5;

        let mut bus = Bus::new();
        // Release UART0 (scenario's RESETS_CLR_ALL does this; UART0 is
        // already released post-bootrom on the emulator, but we mirror
        // the silicon setup sequence exactly).
        bus.write32(RESETS_CLR, 1 << RESET_UART0, 0);
        // Mirror the PREFIX_UART0_HARD_RESET pulse the scenario now
        // prepends (HLD "Silicon Scenario State Reset V1" §4.5): slams
        // UART0 back into reset, then releases it. Must precede the
        // CLK_PERI / UARTIBRD / UARTLCR_H writes so the A.2.2 ordering
        // is preserved.
        bus.write32(RESETS_SET, 1 << RESET_UART0, 0);
        bus.write32(RESETS_CLR, 1 << RESET_UART0, 0);
        // Scenario setup sequence (matching silicon_scenarios.rs order).
        bus.write32(CLOCKS_CLK_PERI_CTRL, CLK_CTRL_ENABLE, 0);
        bus.write32(UART0_BASE + UARTIBRD, 81, 0);
        bus.write32(UART0_BASE + UARTFBRD, 24, 0);
        bus.write32(UART0_BASE + UARTLCR_H, UARTLCR_H_FEN | LCR_H_WLEN_8, 0);
        bus.write32(
            UART0_BASE + UARTCR,
            UARTCR_UARTEN | UARTCR_LBE | UARTCR_RXE | UARTCR_TXE,
            0,
        );
        bus.write32(UART0_BASE + UARTDR, 0x42, 0);
        // Advance 60,000 sysclks (matching the scenario's max_sysclks).
        bus.tick_peripherals(60_000);
        let fr = bus.read32(UART0_BASE + UARTFR, 0);
        assert_eq!(
            fr, 0x0000_0080,
            "end-to-end EMU UARTFR must be 0x80 (TXFE + RX byte + CTS=0); got 0x{fr:08X}",
        );
        // The looped-back byte must be recoverable — the observable
        // UARTDR mask 0xFF on silicon reads 0x42 after the fix.
        let dr = bus.read32(UART0_BASE + UARTDR, 0) & 0xFF;
        assert_eq!(
            dr, 0x42,
            "RX FIFO must hold the loopback byte 0x42; got 0x{dr:02X}"
        );
    }
}
