Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Apr 22 23:41:37 2025
| Host         : archlinux running 64-bit unknown
| Command      : report_utilization -hierarchical -cells [get_cells arrayUnit] -file ../reports/u_arrayUnit_b8_c8_mr8_k12_.csv
| Design       : ArrayContainer
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------+------------------+------------+------------+---------+------+------+--------+--------+------------+
|       Instance       |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+----------------------+------------------+------------+------------+---------+------+------+--------+--------+------------+
| arrayUnit            |        ArrayUnit |       2353 |       2353 |       0 |    0 | 1289 |      0 |      0 |          0 |
|   arrayUnit          |        ArrayUnit |       2353 |       2353 |       0 |    0 | 1289 |      0 |      0 |          0 |
|     (arrayUnit)      |        ArrayUnit |         52 |         52 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor        |        Processor |        204 |        204 |       0 |    0 |  115 |      0 |      0 |          0 |
|       (Processor)    |        Processor |        142 |        142 |       0 |    0 |  115 |      0 |      0 |          0 |
|       ruu            | RankUpdateUnit_9 |         62 |         62 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor_1      |      Processor_1 |        202 |        202 |       0 |    0 |  115 |      0 |      0 |          0 |
|       (Processor_1)  |      Processor_1 |        143 |        143 |       0 |    0 |  115 |      0 |      0 |          0 |
|       ruu            | RankUpdateUnit_8 |         59 |         59 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor_10     |     Processor_10 |        165 |        165 |       0 |    0 |  112 |      0 |      0 |          0 |
|       (Processor_10) |     Processor_10 |        115 |        115 |       0 |    0 |  112 |      0 |      0 |          0 |
|       ruu            | RankUpdateUnit_7 |         50 |         50 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor_2      |      Processor_2 |        221 |        221 |       0 |    0 |  115 |      0 |      0 |          0 |
|       (Processor_2)  |      Processor_2 |        161 |        161 |       0 |    0 |  115 |      0 |      0 |          0 |
|       ruu            | RankUpdateUnit_6 |         60 |         60 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor_3      |      Processor_3 |        201 |        201 |       0 |    0 |  115 |      0 |      0 |          0 |
|       (Processor_3)  |      Processor_3 |        141 |        141 |       0 |    0 |  115 |      0 |      0 |          0 |
|       ruu            | RankUpdateUnit_5 |         60 |         60 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor_4      |      Processor_4 |        204 |        204 |       0 |    0 |  115 |      0 |      0 |          0 |
|       (Processor_4)  |      Processor_4 |        144 |        144 |       0 |    0 |  115 |      0 |      0 |          0 |
|       ruu            | RankUpdateUnit_4 |         60 |         60 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor_5      |      Processor_5 |        217 |        217 |       0 |    0 |  115 |      0 |      0 |          0 |
|       (Processor_5)  |      Processor_5 |        157 |        157 |       0 |    0 |  115 |      0 |      0 |          0 |
|       ruu            | RankUpdateUnit_3 |         60 |         60 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor_6      |      Processor_6 |        201 |        201 |       0 |    0 |  115 |      0 |      0 |          0 |
|       (Processor_6)  |      Processor_6 |        141 |        141 |       0 |    0 |  115 |      0 |      0 |          0 |
|       ruu            | RankUpdateUnit_2 |         60 |         60 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor_7      |      Processor_7 |        204 |        204 |       0 |    0 |  115 |      0 |      0 |          0 |
|       (Processor_7)  |      Processor_7 |        144 |        144 |       0 |    0 |  115 |      0 |      0 |          0 |
|       ruu            | RankUpdateUnit_1 |         60 |         60 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor_8      |      Processor_8 |        226 |        226 |       0 |    0 |  115 |      0 |      0 |          0 |
|       (Processor_8)  |      Processor_8 |        172 |        172 |       0 |    0 |  115 |      0 |      0 |          0 |
|       ruu            | RankUpdateUnit_0 |         54 |         54 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor_9      |      Processor_9 |        192 |        192 |       0 |    0 |  115 |      0 |      0 |          0 |
|       (Processor_9)  |      Processor_9 |        136 |        136 |       0 |    0 |  115 |      0 |      0 |          0 |
|       ruu            |   RankUpdateUnit |         56 |         56 |       0 |    0 |    0 |      0 |      0 |          0 |
|     p_0              |       Processor0 |         64 |         64 |       0 |    0 |   27 |      0 |      0 |          0 |
+----------------------+------------------+------------+------------+---------+------+------+--------+--------+------------+


