SUBDESIGN RegLoad(
	Reloj, Reset, Dato[7..0],Cmd [2..0], Enable : INPUT;
	Salida[7..0] : OUTPUT;
)

VARIABLE
R[7..0] : DFF;

BEGIN
	
	R[].(clk,clrn) = (Reloj,!Reset);
	
	IF (Enable == VCC) THEN
		
		CASE Cmd[] IS
			WHEN 0 =>
				R[] = R[];
			WHEN 1 =>
				R[] = Dato[];
			WHEN OTHERS =>
				R[] = R[];
		END CASE;
		
	ELSE 
		R[].D = R[].Q;
		
	END IF;
	
	Salida[] = R[];
END;