

================================================================
== Vivado HLS Report for 'Square_root'
================================================================
* Date:           Thu Apr 20 11:51:13 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        root_explo
* Solution:       solution2
* Product family: artix7
* Target device:  xc7a200tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  30.00|     25.86|        3.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+-----+-----+-----+-----+---------+
        |                            |                 |  Latency  |  Interval | Pipeline|
        |          Instance          |      Module     | min | max | min | max |   Type  |
        +----------------------------+-----------------+-----+-----+-----+-----+---------+
        |grp_Square_root_dup_fu_452  |Square_root_dup  |    ?|    ?|    ?|    ?|   none  |
        +----------------------------+-----------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|      ?|    no    |
        |- Loop 2  |    ?|    ?|        36|          -|          -|      ?|    no    |
        |- Loop 3  |    1|    9|         1|          -|          -| 1 ~ 9 |    no    |
        |- Loop 4  |    1|    4|         1|          -|          -| 1 ~ 4 |    no    |
        |- Loop 5  |    ?|    ?|         ?|          -|          -|      ?|    no    |
        |- Loop 6  |    ?|    ?|         6|          -|          -|      ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|     21|       0|    1701|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|     11|    1866|    3019|
|Memory           |        1|      -|      64|      10|
|Multiplexer      |        -|      -|       -|     713|
|Register         |        -|      -|    1023|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|     33|    2953|    5443|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      4|       1|       4|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------------------+-------------------------------------+---------+-------+-----+------+
    |                Instance                |                Module               | BRAM_18K| DSP48E|  FF |  LUT |
    +----------------------------------------+-------------------------------------+---------+-------+-----+------+
    |grp_Square_root_dup_fu_452              |Square_root_dup                      |        0|     11|  821|  1134|
    |Square_root_fdiv_32ns_32ns_32_6_U5      |Square_root_fdiv_32ns_32ns_32_6      |        0|      0|  269|   786|
    |Square_root_sdiv_17s_6ns_17_21_seq_U8   |Square_root_sdiv_17s_6ns_17_21_seq   |        0|      0|  136|   161|
    |Square_root_sitofp_32ns_32_1_U6         |Square_root_sitofp_32ns_32_1         |        0|      0|  128|   330|
    |Square_root_srem_32ns_5ns_6_36_seq_U7   |Square_root_srem_32ns_5ns_6_36_seq   |        0|      0|  256|   304|
    |Square_root_udiv_32ns_5ns_32_36_seq_U9  |Square_root_udiv_32ns_5ns_32_36_seq  |        0|      0|  256|   304|
    +----------------------------------------+-------------------------------------+---------+-------+-----+------+
    |Total                                   |                                     |        0|     11| 1866|  3019|
    +----------------------------------------+-------------------------------------+---------+-------+-----+------+

    * DSP48: 
    +----------------------------------------------+------------------------------------------+--------------+
    |                   Instance                   |                  Module                  |  Expression  |
    +----------------------------------------------+------------------------------------------+--------------+
    |Square_root_mac_mulsub_4ns_4ns_12ns_12_1_U10  |Square_root_mac_mulsub_4ns_4ns_12ns_12_1  | i0 - i1 * i1 |
    +----------------------------------------------+------------------------------------------+--------------+

    * Memory: 
    +--------+------------------+---------+----+----+------+-----+------+-------------+
    | Memory |      Module      | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+------------------+---------+----+----+------+-----+------+-------------+
    |h_U     |Square_root_h     |        1|   0|   0|   100|    8|     1|          800|
    |remy_U  |Square_root_remy  |        0|  64|  10|    20|   32|     1|          640|
    +--------+------------------+---------+----+----+------+-----+------+-------------+
    |Total   |                  |        1|  64|  10|   120|   40|     2|         1440|
    +--------+------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul1_fu_1361_p2         |     *    |      4|  0|   3|          33|          32|
    |mul2_fu_1425_p2         |     *    |      4|  0|   3|          33|          32|
    |mul6_fu_580_p2          |     *    |      4|  0|   3|          33|          32|
    |mul_fu_490_p2           |     *    |      4|  0|   3|          32|          33|
    |tmp_25_fu_852_p2        |     *    |      1|  0|   4|           3|           3|
    |tmp_27_fu_780_p2        |     *    |      1|  0|   6|           4|           4|
    |tmp_33_fu_1111_p2       |     *    |      1|  0|   0|           4|          17|
    |tmp_51_fu_1315_p2       |     *    |      2|  0|   1|          31|           4|
    |Ny_fu_1051_p2           |     +    |      0|  0|  22|          22|          22|
    |a_1_fu_801_p2           |     +    |      0|  0|   4|           4|           2|
    |a_5_fu_873_p2           |     +    |      0|  0|   3|           3|           2|
    |a_6_fu_1102_p2          |     +    |      0|  0|  16|          17|          17|
    |a_7_fu_1262_p2          |     +    |      0|  0|  32|           2|          32|
    |a_8_fu_1305_p2          |     +    |      0|  0|  16|          32|          32|
    |i_3_fu_867_p2           |     +    |      0|  0|   3|           3|           1|
    |i_4_fu_1552_p2          |     +    |      0|  0|  31|          31|           1|
    |i_fu_795_p2             |     +    |      0|  0|   4|           4|           1|
    |k_2_fu_822_p2           |     +    |      0|  0|   3|           3|           1|
    |k_3_fu_1252_p2          |     +    |      0|  0|  32|           1|          32|
    |k_4_fu_1179_p2          |     +    |      0|  0|  32|           2|          32|
    |len2_1_fu_675_p2        |     +    |      0|  0|  32|           2|          32|
    |len_fu_480_p2           |     +    |      0|  0|  32|          32|           1|
    |new_temp_fu_1227_p2     |     +    |      0|  0|  16|          32|          32|
    |remainder_3_fu_1522_p2  |     +    |      0|  0|  32|          32|          32|
    |t_1_fu_1338_p2          |     +    |      0|  0|  32|           1|          32|
    |t_2_fu_1168_p2          |     +    |      0|  0|  32|           2|          32|
    |temp_1_fu_712_p2        |     +    |      0|  0|   9|           9|           7|
    |temp_2_fu_945_p2        |     +    |      0|  0|  16|          16|          16|
    |temp_fu_764_p2          |     +    |      0|  0|  16|          12|          12|
    |tmp10_fu_1299_p2        |     +    |      0|  0|  16|          32|          32|
    |tmp2_fu_748_p2          |     +    |      0|  0|  16|          12|          12|
    |tmp3_fu_754_p2          |     +    |      0|  0|  11|          11|          11|
    |tmp5_fu_929_p2          |     +    |      0|  0|  16|          16|          16|
    |tmp6_fu_935_p2          |     +    |      0|  0|   9|           9|           7|
    |tmp7_fu_1096_p2         |     +    |      0|  0|  16|          17|          17|
    |tmp8_fu_1211_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp9_fu_1217_p2         |     +    |      0|  0|   9|           7|           9|
    |tmp_15_fu_686_p2        |     +    |      0|  0|  32|          32|           2|
    |tmp_17_fu_697_p2        |     +    |      0|  0|  32|          32|           2|
    |tmp_20_fu_664_p2        |     +    |      0|  0|   6|           6|           6|
    |tmp_30_fu_811_p2        |     +    |      0|  0|   2|           2|           2|
    |tmp_37_fu_1140_p2       |     +    |      0|  0|  32|          32|           3|
    |tmp_56_fu_1495_p2       |     +    |      0|  0|  32|          32|           3|
    |tmp_58_fu_1537_p2       |     +    |      0|  0|  32|          32|          32|
    |neg_mul1_fu_1367_p2     |     -    |      0|  0|  65|           1|          65|
    |neg_mul2_fu_1431_p2     |     -    |      0|  0|  65|           1|          65|
    |neg_mul7_fu_586_p2      |     -    |      0|  0|  65|           1|          65|
    |neg_mul_fu_496_p2       |     -    |      0|  0|  65|           1|          65|
    |neg_ti1_fu_636_p2       |     -    |      0|  0|  32|           1|          32|
    |neg_ti2_fu_1408_p2      |     -    |      0|  0|  29|           1|          29|
    |neg_ti3_fu_1472_p2      |     -    |      0|  0|  32|           1|          32|
    |neg_ti_fu_546_p2        |     -    |      0|  0|  32|           1|          32|
    |p_neg_fu_973_p2         |     -    |      0|  0|  32|           1|          32|
    |p_neg_t_fu_993_p2       |     -    |      0|  0|  32|           1|          32|
    |remainder_1_fu_1129_p2  |     -    |      0|  0|  23|          23|          23|
    |remainder_2_fu_1328_p2  |     -    |      0|  0|  32|          32|          32|
    |temp2_1_fu_1233_p2      |     -    |      0|  0|  16|          32|          32|
    |tmp_40_fu_1190_p2       |     -    |      0|  0|  32|          32|          32|
    |slt_fu_1060_p2          |   icmp   |      0|  0|   8|          22|          22|
    |tmp_11_fu_564_p2        |   icmp   |      0|  0|  11|          32|           1|
    |tmp_23_fu_846_p2        |   icmp   |      0|  0|   2|           3|           3|
    |tmp_24_fu_774_p2        |   icmp   |      0|  0|   2|           4|           4|
    |tmp_26_fu_862_p2        |   icmp   |      0|  0|   3|           9|           9|
    |tmp_28_fu_790_p2        |   icmp   |      0|  0|   5|          12|          12|
    |tmp_38_fu_1163_p2       |   icmp   |      0|  0|  11|          32|          32|
    |tmp_46_fu_1547_p2       |   icmp   |      0|  0|  11|          32|          32|
    |tmp_47_fu_1489_p2       |   icmp   |      0|  0|  10|          29|          29|
    |tmp_48_fu_1275_p2       |   icmp   |      0|  0|  11|          32|           4|
    |tmp_fu_474_p2           |   icmp   |      0|  0|  11|          32|           1|
    |n_1_fu_552_p3           |  select  |      0|  0|  32|           1|          32|
    |p_6_fu_1281_p3          |  select  |      0|  0|  32|           1|           4|
    |p_s_fu_1072_p3          |  select  |      0|  0|  17|           1|           4|
    |p_v_v_fu_1400_p3        |  select  |      0|  0|  29|           1|          29|
    |size_of_a_fu_1013_p3    |  select  |      0|  0|  32|           1|          32|
    |tmp_22_fu_642_p3        |  select  |      0|  0|  32|           1|          32|
    |tmp_45_fu_538_p3        |  select  |      0|  0|  32|           1|          32|
    |tmp_60_fu_628_p3        |  select  |      0|  0|  32|           1|          32|
    |tmp_71_fu_1414_p3       |  select  |      0|  0|  29|           1|          29|
    |tmp_74_fu_1465_p3       |  select  |      0|  0|  32|           1|          32|
    |vr2_fu_1478_p3          |  select  |      0|  0|  32|           1|          32|
    |rev_fu_1066_p2          |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |     21|  0|1701|        1119|        1723|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |a_2_reg_343             |    4|          2|    4|          8|
    |a_3_reg_385             |    4|          4|    4|         16|
    |a_4_fu_138              |   32|          4|   32|        128|
    |a_reg_331               |    4|          2|    4|          8|
    |ans_local_reg_430       |   32|          2|   32|         64|
    |ap_NS_fsm               |  238|        111|    1|        111|
    |h_address0              |    7|          6|    7|         42|
    |h_address1              |    7|          5|    7|         35|
    |h_d0                    |    8|          3|    8|         24|
    |i_1_reg_374             |    3|          2|    3|          6|
    |i_2_reg_441             |   31|          2|   31|         62|
    |k_1_fu_146              |   32|          3|   32|         96|
    |k_phi_fu_360_p8         |    1|          2|    1|          2|
    |len1_reg_320            |   32|          2|   32|         64|
    |len2_reg_298            |   32|          2|   32|         64|
    |n1_reg_289              |   32|          2|   32|         64|
    |num_o                   |   32|          2|   32|         64|
    |remainder_4_fu_142      |   32|          3|   32|         96|
    |remy_address0           |   10|          8|    5|         40|
    |remy_d0                 |   32|          6|   32|        192|
    |size_of_a_0_in_reg_415  |   32|          2|   32|         64|
    |t_fu_150                |   32|          3|   32|         96|
    |temp2_reg_402           |   12|          2|   12|         24|
    |tmp_s_reg_310           |   32|          2|   32|         64|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  713|        182|  471|       1434|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+-----+----+-----+-----------+
    |                    Name                    |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------+-----+----+-----+-----------+
    |a_2_reg_343                                 |    4|   0|    4|          0|
    |a_3_reg_385                                 |    4|   0|    4|          0|
    |a_4_fu_138                                  |   32|   0|   32|          0|
    |a_4_load_1_reg_1764                         |   32|   0|   32|          0|
    |a_7_reg_1820                                |   32|   0|   32|          0|
    |a_reg_331                                   |    4|   0|    4|          0|
    |ans_local_reg_430                           |   32|   0|   32|          0|
    |ap_CS_fsm                                   |  110|   0|  110|          0|
    |ap_reg_grp_Square_root_dup_fu_452_ap_start  |    1|   0|    1|          0|
    |divisor_cast1_reg_1717                      |    4|   0|   17|         13|
    |divisor_cast_reg_1739                       |    4|   0|   32|         28|
    |divisor_reg_1712                            |    4|   0|    5|          1|
    |h_load_reg_1613                             |    8|   0|    8|          0|
    |i_1_reg_374                                 |    3|   0|    3|          0|
    |i_2_reg_441                                 |   31|   0|   31|          0|
    |i_4_reg_1843                                |   31|   0|   31|          0|
    |k_1_fu_146                                  |   32|   0|   32|          0|
    |k_1_load_reg_1756                           |   32|   0|   32|          0|
    |k_4_reg_1790                                |   32|   0|   32|          0|
    |k_reg_356                                   |    1|   0|    2|          1|
    |len1_reg_320                                |   32|   0|   32|          0|
    |len2_reg_298                                |   32|   0|   32|          0|
    |len_reg_1578                                |   32|   0|   32|          0|
    |n1_reg_289                                  |   32|   0|   32|          0|
    |n_reg_1569                                  |   32|   0|   32|          0|
    |remainder_4_fu_142                          |   32|   0|   32|          0|
    |remy_addr_2_reg_1785                        |    5|   0|    5|          0|
    |remy_addr_4_reg_1835                        |    5|   0|    5|          0|
    |size_of_a_0_in_reg_415                      |   32|   0|   32|          0|
    |size_of_a_reg_1734                          |   32|   0|   32|          0|
    |t_2_reg_1780                                |   32|   0|   32|          0|
    |t_fu_150                                    |   32|   0|   32|          0|
    |t_load_2_reg_1774                           |   32|   0|   32|          0|
    |temp2_1_reg_1810                            |   32|   0|   32|          0|
    |temp2_reg_402                               |   12|   0|   12|          0|
    |temp_1_cast_reg_1629                        |   12|   0|   12|          0|
    |temp_1_reg_1624                             |    9|   0|    9|          0|
    |temp_2_reg_1723                             |   16|   0|   16|          0|
    |temp_reg_1635                               |   12|   0|   12|          0|
    |tmp_22_reg_1598                             |   32|   0|   32|          0|
    |tmp_32_reg_1591                             |    1|   0|    1|          0|
    |tmp_37_reg_1746                             |   32|   0|   32|          0|
    |tmp_40_reg_1805                             |   32|   0|   32|          0|
    |tmp_50_reg_1751                             |    4|   0|   31|         27|
    |tmp_77_reg_1816                             |    1|   0|    1|          0|
    |tmp_81_reg_1826                             |    1|   0|    1|          0|
    |tmp_s_reg_310                               |   32|   0|   32|          0|
    +--------------------------------------------+-----+----+-----+-----------+
    |Total                                       | 1023|   0| 1093|         70|
    +--------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |  Square_root | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |  Square_root | return value |
|ap_start      |  in |    1| ap_ctrl_hs |  Square_root | return value |
|ap_done       | out |    1| ap_ctrl_hs |  Square_root | return value |
|ap_idle       | out |    1| ap_ctrl_hs |  Square_root | return value |
|ap_ready      | out |    1| ap_ctrl_hs |  Square_root | return value |
|num_i         |  in |   32|   ap_ovld  |      num     |    pointer   |
|num_o         | out |   32|   ap_ovld  |      num     |    pointer   |
|num_o_ap_vld  | out |    1|   ap_ovld  |      num     |    pointer   |
|ans           | out |   32|   ap_vld   |      ans     |    pointer   |
|ans_ap_vld    | out |    1|   ap_vld   |      ans     |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

