# ShiftAES_Encryption_Model
This repo contains a **64-bit ShiftAES Encryption Model** in Verilog for FPGA (Vivado). It features dynamic key scheduling, barrel shifting, and non-linear XOR for security. Includes design, testbench, and project files. ðŸš€
