#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Feb  6 01:09:25 2021
# Process ID: 4940
# Current directory: C:/Users/Usuario/Desktop/2021-1/barbosa/GCD_LCM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4224 C:\Users\Usuario\Desktop\2021-1\barbosa\GCD_LCM\GCD_LCM.xpr
# Log file: C:/Users/Usuario/Desktop/2021-1/barbosa/GCD_LCM/vivado.log
# Journal file: C:/Users/Usuario/Desktop/2021-1/barbosa/GCD_LCM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Usuario/Desktop/2021-1/barbosa/GCD_LCM/GCD_LCM.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 1014.855 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/Usuario/Desktop/2021-1/barbosa/GCD_LCM/GCD_LCM.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a12ticsg325-1L
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1014.855 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1068.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 1 instance 

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 1203.293 ; gain = 188.438
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/Usuario/Desktop/2021-1/barbosa/GCD_LCM/GCD_LCM.sim/sim_1/synth/func/xsim/LCM_GCD_TB_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Usuario/Desktop/2021-1/barbosa/GCD_LCM/GCD_LCM.sim/sim_1/synth/func/xsim/LCM_GCD_TB_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'LCM_GCD_TB' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Usuario/Desktop/2021-1/barbosa/GCD_LCM/GCD_LCM.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj LCM_GCD_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Usuario/Desktop/2021-1/barbosa/GCD_LCM/GCD_LCM.sim/sim_1/synth/func/xsim/LCM_GCD_TB_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'COMPARADOR'
INFO: [VRFC 10-3107] analyzing entity 'MUX_X'
INFO: [VRFC 10-3107] analyzing entity 'MUX_Y'
INFO: [VRFC 10-3107] analyzing entity 'REG_ABSELECT'
INFO: [VRFC 10-3107] analyzing entity 'REG_OUT'
INFO: [VRFC 10-3107] analyzing entity 'REG_X'
INFO: [VRFC 10-3107] analyzing entity 'REG_Y'
INFO: [VRFC 10-3107] analyzing entity 'RESTADOR_X'
INFO: [VRFC 10-3107] analyzing entity 'RESTADOR_Y'
INFO: [VRFC 10-3107] analyzing entity 'SUMADOR_X'
INFO: [VRFC 10-3107] analyzing entity 'SUMADOR_Y'
INFO: [VRFC 10-3107] analyzing entity 'UNIDAD_CONTROL'
INFO: [VRFC 10-3107] analyzing entity 'LCM_GCD'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Usuario/Desktop/2021-1/barbosa/GCD_LCM/GCD_LCM.sim/sim_1/synth/func/xsim'
"xelab -wto 985f4259f5144c46a2cbb375c56f9a37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LCM_GCD_TB_func_synth xil_defaultlib.LCM_GCD_TB -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 985f4259f5144c46a2cbb375c56f9a37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LCM_GCD_TB_func_synth xil_defaultlib.LCM_GCD_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00110010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture ldcp_v of entity unisim.LDCP [ldcp_default]
Compiling architecture structure of entity xil_defaultlib.COMPARADOR [comparador_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101111110000001010...]
Compiling architecture structure of entity xil_defaultlib.MUX_X [mux_x_default]
Compiling architecture structure of entity xil_defaultlib.MUX_Y [mux_y_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture structure of entity xil_defaultlib.REG_OUT [reg_out_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.REG_X [reg_x_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.REG_Y [reg_y_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.REG_ABSELECT [reg_abselect_default]
Compiling architecture structure of entity xil_defaultlib.RESTADOR_X [restador_x_default]
Compiling architecture structure of entity xil_defaultlib.RESTADOR_Y [restador_y_default]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.SUMADOR_X [sumador_x_default]
Compiling architecture structure of entity xil_defaultlib.SUMADOR_Y [sumador_y_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture structure of entity xil_defaultlib.UNIDAD_CONTROL [unidad_control_default]
Compiling architecture structure of entity xil_defaultlib.LCM_GCD [lcm_gcd_default]
Compiling architecture behavioral of entity xil_defaultlib.lcm_gcd_tb
Built simulation snapshot LCM_GCD_TB_func_synth
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1268.820 ; gain = 32.648
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Usuario/Desktop/2021-1/barbosa/GCD_LCM/GCD_LCM.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LCM_GCD_TB_func_synth -key {Post-Synthesis:sim_1:Functional:LCM_GCD_TB} -tclbatch {LCM_GCD_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source LCM_GCD_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 1718.512 ; gain = 444.188
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LCM_GCD_TB_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:08 ; elapsed = 00:00:39 . Memory (MB): peak = 1718.512 ; gain = 703.656
update_compile_order -fileset sources_1
run 100 s
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1783.715 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/Usuario/Desktop/2021-1/barbosa/GCD_LCM/GCD_LCM.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/Usuario/Desktop/2021-1/barbosa/GCD_LCM/GCD_LCM.sim/sim_1/synth/func/xsim/LCM_GCD_TB_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Usuario/Desktop/2021-1/barbosa/GCD_LCM/GCD_LCM.sim/sim_1/synth/func/xsim/LCM_GCD_TB_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'LCM_GCD_TB' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Usuario/Desktop/2021-1/barbosa/GCD_LCM/GCD_LCM.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj LCM_GCD_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Usuario/Desktop/2021-1/barbosa/GCD_LCM/GCD_LCM.sim/sim_1/synth/func/xsim/LCM_GCD_TB_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'COMPARADOR'
INFO: [VRFC 10-3107] analyzing entity 'MUX_X'
INFO: [VRFC 10-3107] analyzing entity 'MUX_Y'
INFO: [VRFC 10-3107] analyzing entity 'REG_ABSELECT'
INFO: [VRFC 10-3107] analyzing entity 'REG_OUT'
INFO: [VRFC 10-3107] analyzing entity 'REG_X'
INFO: [VRFC 10-3107] analyzing entity 'REG_Y'
INFO: [VRFC 10-3107] analyzing entity 'RESTADOR_X'
INFO: [VRFC 10-3107] analyzing entity 'RESTADOR_Y'
INFO: [VRFC 10-3107] analyzing entity 'SUMADOR_X'
INFO: [VRFC 10-3107] analyzing entity 'SUMADOR_Y'
INFO: [VRFC 10-3107] analyzing entity 'UNIDAD_CONTROL'
INFO: [VRFC 10-3107] analyzing entity 'LCM_GCD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Usuario/Desktop/2021-1/barbosa/GCD_LCM/GCD_LCM.srcs/sim_1/new/LCM_GCD_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LCM_GCD_TB'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/Usuario/Desktop/2021-1/barbosa/GCD_LCM/GCD_LCM.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Usuario/Desktop/2021-1/barbosa/GCD_LCM/GCD_LCM.sim/sim_1/synth/func/xsim'
"xelab -wto 985f4259f5144c46a2cbb375c56f9a37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LCM_GCD_TB_func_synth xil_defaultlib.LCM_GCD_TB -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 985f4259f5144c46a2cbb375c56f9a37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LCM_GCD_TB_func_synth xil_defaultlib.LCM_GCD_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00110010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture ldcp_v of entity unisim.LDCP [ldcp_default]
Compiling architecture structure of entity xil_defaultlib.COMPARADOR [comparador_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101111110000001010...]
Compiling architecture structure of entity xil_defaultlib.MUX_X [mux_x_default]
Compiling architecture structure of entity xil_defaultlib.MUX_Y [mux_y_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture structure of entity xil_defaultlib.REG_OUT [reg_out_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.REG_X [reg_x_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.REG_Y [reg_y_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.REG_ABSELECT [reg_abselect_default]
Compiling architecture structure of entity xil_defaultlib.RESTADOR_X [restador_x_default]
Compiling architecture structure of entity xil_defaultlib.RESTADOR_Y [restador_y_default]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.SUMADOR_X [sumador_x_default]
Compiling architecture structure of entity xil_defaultlib.SUMADOR_Y [sumador_y_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture structure of entity xil_defaultlib.UNIDAD_CONTROL [unidad_control_default]
Compiling architecture structure of entity xil_defaultlib.LCM_GCD [lcm_gcd_default]
Compiling architecture behavioral of entity xil_defaultlib.lcm_gcd_tb
Built simulation snapshot LCM_GCD_TB_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1806.879 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1806.879 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1806.879 ; gain = 4.484
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb  6 01:14:04 2021...
