Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Thu Jan 13 17:38:37 2022
| Host             : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2/post_synth_power.rpt
| Design           : sv_chip2_hierarchy_no_mem
| Device           : xc7z020clg484-3
| Design State     : synthesized
| Grade            : extended
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (mW) | 599.437      |
| Design Power Budget (mW) | Unspecified* |
| Power Budget Margin (mW) | NA           |
| Dynamic (mW)             | 489.115      |
| Device Static (mW)       | 110.322      |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 93.1         |
| Junction Temperature (C) | 31.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+------------+----------+-----------+-----------------+
| On-Chip                 | Power (mW) | Used     | Available | Utilization (%) |
+-------------------------+------------+----------+-----------+-----------------+
| Clocks                  |    69.317  |        3 |       --- |             --- |
| Slice Logic             |   117.691  |    27241 |       --- |             --- |
|   LUT as Logic          |    80.677  |     9940 |     53200 |           18.68 |
|   CARRY4                |    22.803  |     2938 |     13300 |           22.09 |
|   Register              |     9.737  |    11807 |    106400 |           11.10 |
|   LUT as Shift Register |     4.470  |      876 |     17400 |            5.03 |
|   F7/F8 Muxes           |     0.003  |       16 |     53200 |            0.03 |
|   Others                |     0.000  |      340 |       --- |             --- |
| Signals                 |   147.287  |    28930 |       --- |             --- |
| DSPs                    |   154.820  |      210 |       220 |           95.45 |
| Static Power            |   110.322  |          |           |                 |
| Total                   |   599.437  |          |           |                 |
+-------------------------+------------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.498 |       0.489 |      0.009 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.020 |       0.000 |      0.020 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                          | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+------------+-----------------+
| Clock | Domain     | Constraint (ns) |
+-------+------------+-----------------+
| clk   | tm3_clk_v0 |            10.0 |
+-------+------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+------------+
| Name                      | Power (mW) |
+---------------------------+------------+
| sv_chip2_hierarchy_no_mem |   489.115  |
|   h_fltr_1_left           |    53.883  |
|     my_steer_fltr_inst    |    10.386  |
|     your_instance_name_f1 |     6.959  |
|     your_instance_name_f2 |     4.916  |
|     your_instance_name_f3 |     6.394  |
|     your_instance_name_h1 |     6.249  |
|     your_instance_name_h2 |     4.604  |
|     your_instance_name_h3 |     6.347  |
|     your_instance_name_h4 |     5.749  |
|   h_fltr_1_right          |    61.617  |
|     my_steer_fltr_inst    |    13.175  |
|     your_instance_name_f1 |     7.214  |
|     your_instance_name_f2 |     5.506  |
|     your_instance_name_f3 |     6.810  |
|     your_instance_name_h1 |     6.661  |
|     your_instance_name_h2 |     5.215  |
|     your_instance_name_h3 |     6.810  |
|     your_instance_name_h4 |     7.407  |
|   h_fltr_2_left           |    61.617  |
|     my_steer_fltr_inst    |    13.175  |
|     your_instance_name_f1 |     7.214  |
|     your_instance_name_f2 |     5.506  |
|     your_instance_name_f3 |     6.810  |
|     your_instance_name_h1 |     6.661  |
|     your_instance_name_h2 |     5.215  |
|     your_instance_name_h3 |     6.810  |
|     your_instance_name_h4 |     7.407  |
|   h_fltr_2_right          |    61.617  |
|     my_steer_fltr_inst    |    13.175  |
|     your_instance_name_f1 |     7.214  |
|     your_instance_name_f2 |     5.506  |
|     your_instance_name_f3 |     6.810  |
|     your_instance_name_h1 |     6.661  |
|     your_instance_name_h2 |     5.215  |
|     your_instance_name_h3 |     6.810  |
|     your_instance_name_h4 |     7.407  |
|   h_fltr_4_left           |    61.617  |
|     my_steer_fltr_inst    |    13.175  |
|     your_instance_name_f1 |     7.214  |
|     your_instance_name_f2 |     5.506  |
|     your_instance_name_f3 |     6.810  |
|     your_instance_name_h1 |     6.661  |
|     your_instance_name_h2 |     5.215  |
|     your_instance_name_h3 |     6.810  |
|     your_instance_name_h4 |     7.407  |
|   h_fltr_4_right          |    61.617  |
|     my_steer_fltr_inst    |    13.175  |
|     your_instance_name_f1 |     7.214  |
|     your_instance_name_f2 |     5.506  |
|     your_instance_name_f3 |     6.810  |
|     your_instance_name_h1 |     6.661  |
|     your_instance_name_h2 |     5.215  |
|     your_instance_name_h3 |     6.810  |
|     your_instance_name_h4 |     7.407  |
|   port_bus_2to1_inst      |     4.431  |
|   v_fltr_1_left           |    10.392  |
|     fifo0                 |     0.197  |
|     fifo1                 |     0.167  |
|     fifo2                 |     0.122  |
|     fifo3                 |     0.108  |
|     fifo4                 |     0.095  |
|     fifo5                 |     0.091  |
|     fifo6                 |     0.088  |
|     inst_fltr_compute_f1  |     1.997  |
|     inst_fltr_compute_f2  |     1.481  |
|     inst_fltr_compute_f3  |     1.743  |
|     inst_fltr_compute_h1  |     1.229  |
|     inst_fltr_compute_h3  |     1.545  |
|     inst_fltr_compute_h4  |     1.528  |
|   v_fltr_1_right          |    21.237  |
|     fifo0                 |     0.465  |
|     fifo1                 |     0.650  |
|     fifo2                 |     0.582  |
|     fifo3                 |     0.611  |
|     fifo4                 |     0.573  |
|     fifo5                 |     0.630  |
|     fifo6                 |     0.446  |
|     inst_fltr_compute_f1  |     3.303  |
|     inst_fltr_compute_f2  |     2.985  |
|     inst_fltr_compute_f3  |     3.635  |
|     inst_fltr_compute_h1  |     2.181  |
|     inst_fltr_compute_h3  |     2.634  |
|     inst_fltr_compute_h4  |     2.542  |
|   v_fltr_2_left           |    21.237  |
|     fifo0                 |     0.465  |
|     fifo1                 |     0.650  |
|     fifo2                 |     0.582  |
|     fifo3                 |     0.611  |
|     fifo4                 |     0.573  |
|     fifo5                 |     0.630  |
|     fifo6                 |     0.446  |
|     inst_fltr_compute_f1  |     3.303  |
|     inst_fltr_compute_f2  |     2.985  |
|     inst_fltr_compute_f3  |     3.635  |
|     inst_fltr_compute_h1  |     2.181  |
|     inst_fltr_compute_h3  |     2.634  |
|     inst_fltr_compute_h4  |     2.542  |
|   v_fltr_2_right          |    21.237  |
|     fifo0                 |     0.465  |
|     fifo1                 |     0.650  |
|     fifo2                 |     0.582  |
|     fifo3                 |     0.611  |
|     fifo4                 |     0.573  |
|     fifo5                 |     0.630  |
|     fifo6                 |     0.446  |
|     inst_fltr_compute_f1  |     3.303  |
|     inst_fltr_compute_f2  |     2.985  |
|     inst_fltr_compute_f3  |     3.635  |
|     inst_fltr_compute_h1  |     2.181  |
|     inst_fltr_compute_h3  |     2.634  |
|     inst_fltr_compute_h4  |     2.542  |
|   v_fltr_4_left           |    21.237  |
|     fifo0                 |     0.465  |
|     fifo1                 |     0.650  |
|     fifo2                 |     0.582  |
|     fifo3                 |     0.611  |
|     fifo4                 |     0.573  |
|     fifo5                 |     0.630  |
|     fifo6                 |     0.446  |
|     inst_fltr_compute_f1  |     3.303  |
|     inst_fltr_compute_f2  |     2.985  |
|     inst_fltr_compute_f3  |     3.635  |
|     inst_fltr_compute_h1  |     2.181  |
|     inst_fltr_compute_h3  |     2.634  |
|     inst_fltr_compute_h4  |     2.542  |
|   v_fltr_4_right          |    21.237  |
|     fifo0                 |     0.465  |
|     fifo1                 |     0.650  |
|     fifo2                 |     0.582  |
|     fifo3                 |     0.611  |
|     fifo4                 |     0.573  |
|     fifo5                 |     0.630  |
|     fifo6                 |     0.446  |
|     inst_fltr_compute_f1  |     3.303  |
|     inst_fltr_compute_f2  |     2.985  |
|     inst_fltr_compute_f3  |     3.635  |
|     inst_fltr_compute_h1  |     2.181  |
|     inst_fltr_compute_h3  |     2.634  |
|     inst_fltr_compute_h4  |     2.542  |
+---------------------------+------------+


