<stg><name>init_arr</name>


<trans_list>

<trans id="20" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="21" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:2 %specpipeline_ln5 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln5"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:3 %store_ln5 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
entry:4 %br_ln8 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %i_2 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:1 %icmp_ln8 = icmp_eq  i7 %i_2, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:2 %add_ln8 = add i7 %i_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln8 = br i1 %icmp_ln8, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:0 %zext_ln8 = zext i7 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %speclooptripcount_ln9 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln9"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln11"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:3 %out_arr_addr = getelementptr i32 %out_arr, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="out_arr_addr"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
for.inc.split:4 %store_ln10 = store i32 0, i7 %out_arr_addr

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:5 %store_ln5 = store i7 %add_ln8, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:6 %br_ln8 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0">
<![CDATA[
for.end:0 %ret_ln12 = ret

]]></Node>
<StgValue><ssdm name="ret_ln12"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="22" name="out_arr" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_arr"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="24" from="StgValue_23" to="i" fromId="23" toId="3">
</dataflow>
<dataflow id="26" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="25" toId="4">
</dataflow>
<dataflow id="27" from="out_arr" to="specinterface_ln0" fromId="22" toId="4">
</dataflow>
<dataflow id="29" from="empty" to="specinterface_ln0" fromId="28" toId="4">
</dataflow>
<dataflow id="31" from="StgValue_30" to="specinterface_ln0" fromId="30" toId="4">
</dataflow>
<dataflow id="32" from="StgValue_30" to="specinterface_ln0" fromId="30" toId="4">
</dataflow>
<dataflow id="34" from="empty_0" to="specinterface_ln0" fromId="33" toId="4">
</dataflow>
<dataflow id="36" from="StgValue_35" to="specinterface_ln0" fromId="35" toId="4">
</dataflow>
<dataflow id="37" from="StgValue_30" to="specinterface_ln0" fromId="30" toId="4">
</dataflow>
<dataflow id="38" from="empty_0" to="specinterface_ln0" fromId="33" toId="4">
</dataflow>
<dataflow id="39" from="empty_0" to="specinterface_ln0" fromId="33" toId="4">
</dataflow>
<dataflow id="40" from="empty_0" to="specinterface_ln0" fromId="33" toId="4">
</dataflow>
<dataflow id="41" from="StgValue_30" to="specinterface_ln0" fromId="30" toId="4">
</dataflow>
<dataflow id="42" from="StgValue_30" to="specinterface_ln0" fromId="30" toId="4">
</dataflow>
<dataflow id="43" from="StgValue_30" to="specinterface_ln0" fromId="30" toId="4">
</dataflow>
<dataflow id="44" from="StgValue_30" to="specinterface_ln0" fromId="30" toId="4">
</dataflow>
<dataflow id="45" from="empty_0" to="specinterface_ln0" fromId="33" toId="4">
</dataflow>
<dataflow id="46" from="empty_0" to="specinterface_ln0" fromId="33" toId="4">
</dataflow>
<dataflow id="47" from="StgValue_35" to="specinterface_ln0" fromId="35" toId="4">
</dataflow>
<dataflow id="48" from="StgValue_30" to="specinterface_ln0" fromId="30" toId="4">
</dataflow>
<dataflow id="50" from="_ssdm_op_SpecPipeline" to="specpipeline_ln5" fromId="49" toId="5">
</dataflow>
<dataflow id="51" from="StgValue_30" to="specpipeline_ln5" fromId="30" toId="5">
</dataflow>
<dataflow id="52" from="StgValue_30" to="specpipeline_ln5" fromId="30" toId="5">
</dataflow>
<dataflow id="53" from="StgValue_23" to="specpipeline_ln5" fromId="23" toId="5">
</dataflow>
<dataflow id="54" from="StgValue_30" to="specpipeline_ln5" fromId="30" toId="5">
</dataflow>
<dataflow id="55" from="empty_0" to="specpipeline_ln5" fromId="33" toId="5">
</dataflow>
<dataflow id="57" from="StgValue_56" to="store_ln5" fromId="56" toId="6">
</dataflow>
<dataflow id="58" from="i" to="store_ln5" fromId="3" toId="6">
</dataflow>
<dataflow id="59" from="i" to="i_2" fromId="3" toId="8">
</dataflow>
<dataflow id="60" from="i_2" to="icmp_ln8" fromId="8" toId="9">
</dataflow>
<dataflow id="62" from="StgValue_61" to="icmp_ln8" fromId="61" toId="9">
</dataflow>
<dataflow id="63" from="i_2" to="add_ln8" fromId="8" toId="10">
</dataflow>
<dataflow id="65" from="StgValue_64" to="add_ln8" fromId="64" toId="10">
</dataflow>
<dataflow id="66" from="icmp_ln8" to="br_ln8" fromId="9" toId="11">
</dataflow>
<dataflow id="67" from="i_2" to="zext_ln8" fromId="8" toId="12">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln9" fromId="68" toId="13">
</dataflow>
<dataflow id="71" from="StgValue_70" to="speclooptripcount_ln9" fromId="70" toId="13">
</dataflow>
<dataflow id="72" from="StgValue_70" to="speclooptripcount_ln9" fromId="70" toId="13">
</dataflow>
<dataflow id="73" from="StgValue_70" to="speclooptripcount_ln9" fromId="70" toId="13">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecLoopName" to="specloopname_ln11" fromId="74" toId="14">
</dataflow>
<dataflow id="77" from="empty_4" to="specloopname_ln11" fromId="76" toId="14">
</dataflow>
<dataflow id="78" from="out_arr" to="out_arr_addr" fromId="22" toId="15">
</dataflow>
<dataflow id="80" from="StgValue_79" to="out_arr_addr" fromId="79" toId="15">
</dataflow>
<dataflow id="81" from="zext_ln8" to="out_arr_addr" fromId="12" toId="15">
</dataflow>
<dataflow id="82" from="StgValue_30" to="store_ln10" fromId="30" toId="16">
</dataflow>
<dataflow id="83" from="out_arr_addr" to="store_ln10" fromId="15" toId="16">
</dataflow>
<dataflow id="84" from="add_ln8" to="store_ln5" fromId="10" toId="17">
</dataflow>
<dataflow id="85" from="i" to="store_ln5" fromId="3" toId="17">
</dataflow>
<dataflow id="86" from="icmp_ln8" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
