
LTDC_SDCard_UART_CaptureImage_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009960  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d4  08009b30  08009b30  0000ab30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a104  0800a104  0000c070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a104  0800a104  0000b104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a10c  0800a10c  0000c070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a10c  0800a10c  0000b10c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a110  0800a110  0000b110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  0800a114  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00015000  20000070  0800a184  0000c070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20015070  0800a184  0000c070  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002c755  00000000  00000000  0000c0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005815  00000000  00000000  000387f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001950  00000000  00000000  0003e010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015bb  00000000  00000000  0003f960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c418  00000000  00000000  00040f1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002cc81  00000000  00000000  0006d333  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00101fa1  00000000  00000000  00099fb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0019bf55  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005100  00000000  00000000  0019bf98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 00015320  00000000  00000000  001a1098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000d8  00000000  00000000  001b63b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009b18 	.word	0x08009b18

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08009b18 	.word	0x08009b18

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_dmul>:
 80002e0:	b570      	push	{r4, r5, r6, lr}
 80002e2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80002e6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80002ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002ee:	bf1d      	ittte	ne
 80002f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002f4:	ea94 0f0c 	teqne	r4, ip
 80002f8:	ea95 0f0c 	teqne	r5, ip
 80002fc:	f000 f8de 	bleq	80004bc <__aeabi_dmul+0x1dc>
 8000300:	442c      	add	r4, r5
 8000302:	ea81 0603 	eor.w	r6, r1, r3
 8000306:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800030a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800030e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000312:	bf18      	it	ne
 8000314:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000318:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800031c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000320:	d038      	beq.n	8000394 <__aeabi_dmul+0xb4>
 8000322:	fba0 ce02 	umull	ip, lr, r0, r2
 8000326:	f04f 0500 	mov.w	r5, #0
 800032a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800032e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000332:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000336:	f04f 0600 	mov.w	r6, #0
 800033a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800033e:	f09c 0f00 	teq	ip, #0
 8000342:	bf18      	it	ne
 8000344:	f04e 0e01 	orrne.w	lr, lr, #1
 8000348:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800034c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000350:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000354:	d204      	bcs.n	8000360 <__aeabi_dmul+0x80>
 8000356:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800035a:	416d      	adcs	r5, r5
 800035c:	eb46 0606 	adc.w	r6, r6, r6
 8000360:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000364:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000368:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800036c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000370:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000374:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000378:	bf88      	it	hi
 800037a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800037e:	d81e      	bhi.n	80003be <__aeabi_dmul+0xde>
 8000380:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000384:	bf08      	it	eq
 8000386:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800038a:	f150 0000 	adcs.w	r0, r0, #0
 800038e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000392:	bd70      	pop	{r4, r5, r6, pc}
 8000394:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000398:	ea46 0101 	orr.w	r1, r6, r1
 800039c:	ea40 0002 	orr.w	r0, r0, r2
 80003a0:	ea81 0103 	eor.w	r1, r1, r3
 80003a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80003a8:	bfc2      	ittt	gt
 80003aa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80003ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80003b2:	bd70      	popgt	{r4, r5, r6, pc}
 80003b4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80003b8:	f04f 0e00 	mov.w	lr, #0
 80003bc:	3c01      	subs	r4, #1
 80003be:	f300 80ab 	bgt.w	8000518 <__aeabi_dmul+0x238>
 80003c2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80003c6:	bfde      	ittt	le
 80003c8:	2000      	movle	r0, #0
 80003ca:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80003ce:	bd70      	pople	{r4, r5, r6, pc}
 80003d0:	f1c4 0400 	rsb	r4, r4, #0
 80003d4:	3c20      	subs	r4, #32
 80003d6:	da35      	bge.n	8000444 <__aeabi_dmul+0x164>
 80003d8:	340c      	adds	r4, #12
 80003da:	dc1b      	bgt.n	8000414 <__aeabi_dmul+0x134>
 80003dc:	f104 0414 	add.w	r4, r4, #20
 80003e0:	f1c4 0520 	rsb	r5, r4, #32
 80003e4:	fa00 f305 	lsl.w	r3, r0, r5
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f205 	lsl.w	r2, r1, r5
 80003f0:	ea40 0002 	orr.w	r0, r0, r2
 80003f4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80003f8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80003fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000400:	fa21 f604 	lsr.w	r6, r1, r4
 8000404:	eb42 0106 	adc.w	r1, r2, r6
 8000408:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800040c:	bf08      	it	eq
 800040e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000412:	bd70      	pop	{r4, r5, r6, pc}
 8000414:	f1c4 040c 	rsb	r4, r4, #12
 8000418:	f1c4 0520 	rsb	r5, r4, #32
 800041c:	fa00 f304 	lsl.w	r3, r0, r4
 8000420:	fa20 f005 	lsr.w	r0, r0, r5
 8000424:	fa01 f204 	lsl.w	r2, r1, r4
 8000428:	ea40 0002 	orr.w	r0, r0, r2
 800042c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000430:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000434:	f141 0100 	adc.w	r1, r1, #0
 8000438:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800043c:	bf08      	it	eq
 800043e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000442:	bd70      	pop	{r4, r5, r6, pc}
 8000444:	f1c4 0520 	rsb	r5, r4, #32
 8000448:	fa00 f205 	lsl.w	r2, r0, r5
 800044c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000450:	fa20 f304 	lsr.w	r3, r0, r4
 8000454:	fa01 f205 	lsl.w	r2, r1, r5
 8000458:	ea43 0302 	orr.w	r3, r3, r2
 800045c:	fa21 f004 	lsr.w	r0, r1, r4
 8000460:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000464:	fa21 f204 	lsr.w	r2, r1, r4
 8000468:	ea20 0002 	bic.w	r0, r0, r2
 800046c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000470:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000474:	bf08      	it	eq
 8000476:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800047a:	bd70      	pop	{r4, r5, r6, pc}
 800047c:	f094 0f00 	teq	r4, #0
 8000480:	d10f      	bne.n	80004a2 <__aeabi_dmul+0x1c2>
 8000482:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000486:	0040      	lsls	r0, r0, #1
 8000488:	eb41 0101 	adc.w	r1, r1, r1
 800048c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000490:	bf08      	it	eq
 8000492:	3c01      	subeq	r4, #1
 8000494:	d0f7      	beq.n	8000486 <__aeabi_dmul+0x1a6>
 8000496:	ea41 0106 	orr.w	r1, r1, r6
 800049a:	f095 0f00 	teq	r5, #0
 800049e:	bf18      	it	ne
 80004a0:	4770      	bxne	lr
 80004a2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80004a6:	0052      	lsls	r2, r2, #1
 80004a8:	eb43 0303 	adc.w	r3, r3, r3
 80004ac:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80004b0:	bf08      	it	eq
 80004b2:	3d01      	subeq	r5, #1
 80004b4:	d0f7      	beq.n	80004a6 <__aeabi_dmul+0x1c6>
 80004b6:	ea43 0306 	orr.w	r3, r3, r6
 80004ba:	4770      	bx	lr
 80004bc:	ea94 0f0c 	teq	r4, ip
 80004c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80004c4:	bf18      	it	ne
 80004c6:	ea95 0f0c 	teqne	r5, ip
 80004ca:	d00c      	beq.n	80004e6 <__aeabi_dmul+0x206>
 80004cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004d0:	bf18      	it	ne
 80004d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004d6:	d1d1      	bne.n	800047c <__aeabi_dmul+0x19c>
 80004d8:	ea81 0103 	eor.w	r1, r1, r3
 80004dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	f04f 0000 	mov.w	r0, #0
 80004e4:	bd70      	pop	{r4, r5, r6, pc}
 80004e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004ea:	bf06      	itte	eq
 80004ec:	4610      	moveq	r0, r2
 80004ee:	4619      	moveq	r1, r3
 80004f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004f4:	d019      	beq.n	800052a <__aeabi_dmul+0x24a>
 80004f6:	ea94 0f0c 	teq	r4, ip
 80004fa:	d102      	bne.n	8000502 <__aeabi_dmul+0x222>
 80004fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000500:	d113      	bne.n	800052a <__aeabi_dmul+0x24a>
 8000502:	ea95 0f0c 	teq	r5, ip
 8000506:	d105      	bne.n	8000514 <__aeabi_dmul+0x234>
 8000508:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800050c:	bf1c      	itt	ne
 800050e:	4610      	movne	r0, r2
 8000510:	4619      	movne	r1, r3
 8000512:	d10a      	bne.n	800052a <__aeabi_dmul+0x24a>
 8000514:	ea81 0103 	eor.w	r1, r1, r3
 8000518:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800051c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd70      	pop	{r4, r5, r6, pc}
 800052a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800052e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000532:	bd70      	pop	{r4, r5, r6, pc}

08000534 <__aeabi_drsub>:
 8000534:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e002      	b.n	8000540 <__adddf3>
 800053a:	bf00      	nop

0800053c <__aeabi_dsub>:
 800053c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000540 <__adddf3>:
 8000540:	b530      	push	{r4, r5, lr}
 8000542:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000546:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800054a:	ea94 0f05 	teq	r4, r5
 800054e:	bf08      	it	eq
 8000550:	ea90 0f02 	teqeq	r0, r2
 8000554:	bf1f      	itttt	ne
 8000556:	ea54 0c00 	orrsne.w	ip, r4, r0
 800055a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800055e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000562:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000566:	f000 80e2 	beq.w	800072e <__adddf3+0x1ee>
 800056a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800056e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000572:	bfb8      	it	lt
 8000574:	426d      	neglt	r5, r5
 8000576:	dd0c      	ble.n	8000592 <__adddf3+0x52>
 8000578:	442c      	add	r4, r5
 800057a:	ea80 0202 	eor.w	r2, r0, r2
 800057e:	ea81 0303 	eor.w	r3, r1, r3
 8000582:	ea82 0000 	eor.w	r0, r2, r0
 8000586:	ea83 0101 	eor.w	r1, r3, r1
 800058a:	ea80 0202 	eor.w	r2, r0, r2
 800058e:	ea81 0303 	eor.w	r3, r1, r3
 8000592:	2d36      	cmp	r5, #54	@ 0x36
 8000594:	bf88      	it	hi
 8000596:	bd30      	pophi	{r4, r5, pc}
 8000598:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800059c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80005a0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80005a4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80005a8:	d002      	beq.n	80005b0 <__adddf3+0x70>
 80005aa:	4240      	negs	r0, r0
 80005ac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80005b4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80005b8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80005bc:	d002      	beq.n	80005c4 <__adddf3+0x84>
 80005be:	4252      	negs	r2, r2
 80005c0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80005c4:	ea94 0f05 	teq	r4, r5
 80005c8:	f000 80a7 	beq.w	800071a <__adddf3+0x1da>
 80005cc:	f1a4 0401 	sub.w	r4, r4, #1
 80005d0:	f1d5 0e20 	rsbs	lr, r5, #32
 80005d4:	db0d      	blt.n	80005f2 <__adddf3+0xb2>
 80005d6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005da:	fa22 f205 	lsr.w	r2, r2, r5
 80005de:	1880      	adds	r0, r0, r2
 80005e0:	f141 0100 	adc.w	r1, r1, #0
 80005e4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005e8:	1880      	adds	r0, r0, r2
 80005ea:	fa43 f305 	asr.w	r3, r3, r5
 80005ee:	4159      	adcs	r1, r3
 80005f0:	e00e      	b.n	8000610 <__adddf3+0xd0>
 80005f2:	f1a5 0520 	sub.w	r5, r5, #32
 80005f6:	f10e 0e20 	add.w	lr, lr, #32
 80005fa:	2a01      	cmp	r2, #1
 80005fc:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000600:	bf28      	it	cs
 8000602:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000606:	fa43 f305 	asr.w	r3, r3, r5
 800060a:	18c0      	adds	r0, r0, r3
 800060c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000610:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000614:	d507      	bpl.n	8000626 <__adddf3+0xe6>
 8000616:	f04f 0e00 	mov.w	lr, #0
 800061a:	f1dc 0c00 	rsbs	ip, ip, #0
 800061e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000622:	eb6e 0101 	sbc.w	r1, lr, r1
 8000626:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800062a:	d31b      	bcc.n	8000664 <__adddf3+0x124>
 800062c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000630:	d30c      	bcc.n	800064c <__adddf3+0x10c>
 8000632:	0849      	lsrs	r1, r1, #1
 8000634:	ea5f 0030 	movs.w	r0, r0, rrx
 8000638:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800063c:	f104 0401 	add.w	r4, r4, #1
 8000640:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000644:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000648:	f080 809a 	bcs.w	8000780 <__adddf3+0x240>
 800064c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000650:	bf08      	it	eq
 8000652:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000656:	f150 0000 	adcs.w	r0, r0, #0
 800065a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065e:	ea41 0105 	orr.w	r1, r1, r5
 8000662:	bd30      	pop	{r4, r5, pc}
 8000664:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000668:	4140      	adcs	r0, r0
 800066a:	eb41 0101 	adc.w	r1, r1, r1
 800066e:	3c01      	subs	r4, #1
 8000670:	bf28      	it	cs
 8000672:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000676:	d2e9      	bcs.n	800064c <__adddf3+0x10c>
 8000678:	f091 0f00 	teq	r1, #0
 800067c:	bf04      	itt	eq
 800067e:	4601      	moveq	r1, r0
 8000680:	2000      	moveq	r0, #0
 8000682:	fab1 f381 	clz	r3, r1
 8000686:	bf08      	it	eq
 8000688:	3320      	addeq	r3, #32
 800068a:	f1a3 030b 	sub.w	r3, r3, #11
 800068e:	f1b3 0220 	subs.w	r2, r3, #32
 8000692:	da0c      	bge.n	80006ae <__adddf3+0x16e>
 8000694:	320c      	adds	r2, #12
 8000696:	dd08      	ble.n	80006aa <__adddf3+0x16a>
 8000698:	f102 0c14 	add.w	ip, r2, #20
 800069c:	f1c2 020c 	rsb	r2, r2, #12
 80006a0:	fa01 f00c 	lsl.w	r0, r1, ip
 80006a4:	fa21 f102 	lsr.w	r1, r1, r2
 80006a8:	e00c      	b.n	80006c4 <__adddf3+0x184>
 80006aa:	f102 0214 	add.w	r2, r2, #20
 80006ae:	bfd8      	it	le
 80006b0:	f1c2 0c20 	rsble	ip, r2, #32
 80006b4:	fa01 f102 	lsl.w	r1, r1, r2
 80006b8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80006bc:	bfdc      	itt	le
 80006be:	ea41 010c 	orrle.w	r1, r1, ip
 80006c2:	4090      	lslle	r0, r2
 80006c4:	1ae4      	subs	r4, r4, r3
 80006c6:	bfa2      	ittt	ge
 80006c8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80006cc:	4329      	orrge	r1, r5
 80006ce:	bd30      	popge	{r4, r5, pc}
 80006d0:	ea6f 0404 	mvn.w	r4, r4
 80006d4:	3c1f      	subs	r4, #31
 80006d6:	da1c      	bge.n	8000712 <__adddf3+0x1d2>
 80006d8:	340c      	adds	r4, #12
 80006da:	dc0e      	bgt.n	80006fa <__adddf3+0x1ba>
 80006dc:	f104 0414 	add.w	r4, r4, #20
 80006e0:	f1c4 0220 	rsb	r2, r4, #32
 80006e4:	fa20 f004 	lsr.w	r0, r0, r4
 80006e8:	fa01 f302 	lsl.w	r3, r1, r2
 80006ec:	ea40 0003 	orr.w	r0, r0, r3
 80006f0:	fa21 f304 	lsr.w	r3, r1, r4
 80006f4:	ea45 0103 	orr.w	r1, r5, r3
 80006f8:	bd30      	pop	{r4, r5, pc}
 80006fa:	f1c4 040c 	rsb	r4, r4, #12
 80006fe:	f1c4 0220 	rsb	r2, r4, #32
 8000702:	fa20 f002 	lsr.w	r0, r0, r2
 8000706:	fa01 f304 	lsl.w	r3, r1, r4
 800070a:	ea40 0003 	orr.w	r0, r0, r3
 800070e:	4629      	mov	r1, r5
 8000710:	bd30      	pop	{r4, r5, pc}
 8000712:	fa21 f004 	lsr.w	r0, r1, r4
 8000716:	4629      	mov	r1, r5
 8000718:	bd30      	pop	{r4, r5, pc}
 800071a:	f094 0f00 	teq	r4, #0
 800071e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000722:	bf06      	itte	eq
 8000724:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000728:	3401      	addeq	r4, #1
 800072a:	3d01      	subne	r5, #1
 800072c:	e74e      	b.n	80005cc <__adddf3+0x8c>
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf18      	it	ne
 8000734:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000738:	d029      	beq.n	800078e <__adddf3+0x24e>
 800073a:	ea94 0f05 	teq	r4, r5
 800073e:	bf08      	it	eq
 8000740:	ea90 0f02 	teqeq	r0, r2
 8000744:	d005      	beq.n	8000752 <__adddf3+0x212>
 8000746:	ea54 0c00 	orrs.w	ip, r4, r0
 800074a:	bf04      	itt	eq
 800074c:	4619      	moveq	r1, r3
 800074e:	4610      	moveq	r0, r2
 8000750:	bd30      	pop	{r4, r5, pc}
 8000752:	ea91 0f03 	teq	r1, r3
 8000756:	bf1e      	ittt	ne
 8000758:	2100      	movne	r1, #0
 800075a:	2000      	movne	r0, #0
 800075c:	bd30      	popne	{r4, r5, pc}
 800075e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000762:	d105      	bne.n	8000770 <__adddf3+0x230>
 8000764:	0040      	lsls	r0, r0, #1
 8000766:	4149      	adcs	r1, r1
 8000768:	bf28      	it	cs
 800076a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800076e:	bd30      	pop	{r4, r5, pc}
 8000770:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000774:	bf3c      	itt	cc
 8000776:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800077a:	bd30      	popcc	{r4, r5, pc}
 800077c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000780:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000784:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000788:	f04f 0000 	mov.w	r0, #0
 800078c:	bd30      	pop	{r4, r5, pc}
 800078e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000792:	bf1a      	itte	ne
 8000794:	4619      	movne	r1, r3
 8000796:	4610      	movne	r0, r2
 8000798:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800079c:	bf1c      	itt	ne
 800079e:	460b      	movne	r3, r1
 80007a0:	4602      	movne	r2, r0
 80007a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80007a6:	bf06      	itte	eq
 80007a8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80007ac:	ea91 0f03 	teqeq	r1, r3
 80007b0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80007b4:	bd30      	pop	{r4, r5, pc}
 80007b6:	bf00      	nop

080007b8 <__aeabi_ui2d>:
 80007b8:	f090 0f00 	teq	r0, #0
 80007bc:	bf04      	itt	eq
 80007be:	2100      	moveq	r1, #0
 80007c0:	4770      	bxeq	lr
 80007c2:	b530      	push	{r4, r5, lr}
 80007c4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007c8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007cc:	f04f 0500 	mov.w	r5, #0
 80007d0:	f04f 0100 	mov.w	r1, #0
 80007d4:	e750      	b.n	8000678 <__adddf3+0x138>
 80007d6:	bf00      	nop

080007d8 <__aeabi_i2d>:
 80007d8:	f090 0f00 	teq	r0, #0
 80007dc:	bf04      	itt	eq
 80007de:	2100      	moveq	r1, #0
 80007e0:	4770      	bxeq	lr
 80007e2:	b530      	push	{r4, r5, lr}
 80007e4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007e8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007ec:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80007f0:	bf48      	it	mi
 80007f2:	4240      	negmi	r0, r0
 80007f4:	f04f 0100 	mov.w	r1, #0
 80007f8:	e73e      	b.n	8000678 <__adddf3+0x138>
 80007fa:	bf00      	nop

080007fc <__aeabi_f2d>:
 80007fc:	0042      	lsls	r2, r0, #1
 80007fe:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000802:	ea4f 0131 	mov.w	r1, r1, rrx
 8000806:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800080a:	bf1f      	itttt	ne
 800080c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000810:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000814:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000818:	4770      	bxne	lr
 800081a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800081e:	bf08      	it	eq
 8000820:	4770      	bxeq	lr
 8000822:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000826:	bf04      	itt	eq
 8000828:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800082c:	4770      	bxeq	lr
 800082e:	b530      	push	{r4, r5, lr}
 8000830:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000834:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000838:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800083c:	e71c      	b.n	8000678 <__adddf3+0x138>
 800083e:	bf00      	nop

08000840 <__aeabi_ul2d>:
 8000840:	ea50 0201 	orrs.w	r2, r0, r1
 8000844:	bf08      	it	eq
 8000846:	4770      	bxeq	lr
 8000848:	b530      	push	{r4, r5, lr}
 800084a:	f04f 0500 	mov.w	r5, #0
 800084e:	e00a      	b.n	8000866 <__aeabi_l2d+0x16>

08000850 <__aeabi_l2d>:
 8000850:	ea50 0201 	orrs.w	r2, r0, r1
 8000854:	bf08      	it	eq
 8000856:	4770      	bxeq	lr
 8000858:	b530      	push	{r4, r5, lr}
 800085a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800085e:	d502      	bpl.n	8000866 <__aeabi_l2d+0x16>
 8000860:	4240      	negs	r0, r0
 8000862:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000866:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800086a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800086e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000872:	f43f aed8 	beq.w	8000626 <__adddf3+0xe6>
 8000876:	f04f 0203 	mov.w	r2, #3
 800087a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800087e:	bf18      	it	ne
 8000880:	3203      	addne	r2, #3
 8000882:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000886:	bf18      	it	ne
 8000888:	3203      	addne	r2, #3
 800088a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800088e:	f1c2 0320 	rsb	r3, r2, #32
 8000892:	fa00 fc03 	lsl.w	ip, r0, r3
 8000896:	fa20 f002 	lsr.w	r0, r0, r2
 800089a:	fa01 fe03 	lsl.w	lr, r1, r3
 800089e:	ea40 000e 	orr.w	r0, r0, lr
 80008a2:	fa21 f102 	lsr.w	r1, r1, r2
 80008a6:	4414      	add	r4, r2
 80008a8:	e6bd      	b.n	8000626 <__adddf3+0xe6>
 80008aa:	bf00      	nop

080008ac <__aeabi_d2uiz>:
 80008ac:	004a      	lsls	r2, r1, #1
 80008ae:	d211      	bcs.n	80008d4 <__aeabi_d2uiz+0x28>
 80008b0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008b4:	d211      	bcs.n	80008da <__aeabi_d2uiz+0x2e>
 80008b6:	d50d      	bpl.n	80008d4 <__aeabi_d2uiz+0x28>
 80008b8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008bc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008c0:	d40e      	bmi.n	80008e0 <__aeabi_d2uiz+0x34>
 80008c2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008c6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80008ca:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80008ce:	fa23 f002 	lsr.w	r0, r3, r2
 80008d2:	4770      	bx	lr
 80008d4:	f04f 0000 	mov.w	r0, #0
 80008d8:	4770      	bx	lr
 80008da:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80008de:	d102      	bne.n	80008e6 <__aeabi_d2uiz+0x3a>
 80008e0:	f04f 30ff 	mov.w	r0, #4294967295
 80008e4:	4770      	bx	lr
 80008e6:	f04f 0000 	mov.w	r0, #0
 80008ea:	4770      	bx	lr

080008ec <__aeabi_uldivmod>:
 80008ec:	b953      	cbnz	r3, 8000904 <__aeabi_uldivmod+0x18>
 80008ee:	b94a      	cbnz	r2, 8000904 <__aeabi_uldivmod+0x18>
 80008f0:	2900      	cmp	r1, #0
 80008f2:	bf08      	it	eq
 80008f4:	2800      	cmpeq	r0, #0
 80008f6:	bf1c      	itt	ne
 80008f8:	f04f 31ff 	movne.w	r1, #4294967295
 80008fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000900:	f000 b988 	b.w	8000c14 <__aeabi_idiv0>
 8000904:	f1ad 0c08 	sub.w	ip, sp, #8
 8000908:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800090c:	f000 f806 	bl	800091c <__udivmoddi4>
 8000910:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000914:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000918:	b004      	add	sp, #16
 800091a:	4770      	bx	lr

0800091c <__udivmoddi4>:
 800091c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000920:	9d08      	ldr	r5, [sp, #32]
 8000922:	468e      	mov	lr, r1
 8000924:	4604      	mov	r4, r0
 8000926:	4688      	mov	r8, r1
 8000928:	2b00      	cmp	r3, #0
 800092a:	d14a      	bne.n	80009c2 <__udivmoddi4+0xa6>
 800092c:	428a      	cmp	r2, r1
 800092e:	4617      	mov	r7, r2
 8000930:	d962      	bls.n	80009f8 <__udivmoddi4+0xdc>
 8000932:	fab2 f682 	clz	r6, r2
 8000936:	b14e      	cbz	r6, 800094c <__udivmoddi4+0x30>
 8000938:	f1c6 0320 	rsb	r3, r6, #32
 800093c:	fa01 f806 	lsl.w	r8, r1, r6
 8000940:	fa20 f303 	lsr.w	r3, r0, r3
 8000944:	40b7      	lsls	r7, r6
 8000946:	ea43 0808 	orr.w	r8, r3, r8
 800094a:	40b4      	lsls	r4, r6
 800094c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000950:	fa1f fc87 	uxth.w	ip, r7
 8000954:	fbb8 f1fe 	udiv	r1, r8, lr
 8000958:	0c23      	lsrs	r3, r4, #16
 800095a:	fb0e 8811 	mls	r8, lr, r1, r8
 800095e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000962:	fb01 f20c 	mul.w	r2, r1, ip
 8000966:	429a      	cmp	r2, r3
 8000968:	d909      	bls.n	800097e <__udivmoddi4+0x62>
 800096a:	18fb      	adds	r3, r7, r3
 800096c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000970:	f080 80ea 	bcs.w	8000b48 <__udivmoddi4+0x22c>
 8000974:	429a      	cmp	r2, r3
 8000976:	f240 80e7 	bls.w	8000b48 <__udivmoddi4+0x22c>
 800097a:	3902      	subs	r1, #2
 800097c:	443b      	add	r3, r7
 800097e:	1a9a      	subs	r2, r3, r2
 8000980:	b2a3      	uxth	r3, r4
 8000982:	fbb2 f0fe 	udiv	r0, r2, lr
 8000986:	fb0e 2210 	mls	r2, lr, r0, r2
 800098a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800098e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000992:	459c      	cmp	ip, r3
 8000994:	d909      	bls.n	80009aa <__udivmoddi4+0x8e>
 8000996:	18fb      	adds	r3, r7, r3
 8000998:	f100 32ff 	add.w	r2, r0, #4294967295
 800099c:	f080 80d6 	bcs.w	8000b4c <__udivmoddi4+0x230>
 80009a0:	459c      	cmp	ip, r3
 80009a2:	f240 80d3 	bls.w	8000b4c <__udivmoddi4+0x230>
 80009a6:	443b      	add	r3, r7
 80009a8:	3802      	subs	r0, #2
 80009aa:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80009ae:	eba3 030c 	sub.w	r3, r3, ip
 80009b2:	2100      	movs	r1, #0
 80009b4:	b11d      	cbz	r5, 80009be <__udivmoddi4+0xa2>
 80009b6:	40f3      	lsrs	r3, r6
 80009b8:	2200      	movs	r2, #0
 80009ba:	e9c5 3200 	strd	r3, r2, [r5]
 80009be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009c2:	428b      	cmp	r3, r1
 80009c4:	d905      	bls.n	80009d2 <__udivmoddi4+0xb6>
 80009c6:	b10d      	cbz	r5, 80009cc <__udivmoddi4+0xb0>
 80009c8:	e9c5 0100 	strd	r0, r1, [r5]
 80009cc:	2100      	movs	r1, #0
 80009ce:	4608      	mov	r0, r1
 80009d0:	e7f5      	b.n	80009be <__udivmoddi4+0xa2>
 80009d2:	fab3 f183 	clz	r1, r3
 80009d6:	2900      	cmp	r1, #0
 80009d8:	d146      	bne.n	8000a68 <__udivmoddi4+0x14c>
 80009da:	4573      	cmp	r3, lr
 80009dc:	d302      	bcc.n	80009e4 <__udivmoddi4+0xc8>
 80009de:	4282      	cmp	r2, r0
 80009e0:	f200 8105 	bhi.w	8000bee <__udivmoddi4+0x2d2>
 80009e4:	1a84      	subs	r4, r0, r2
 80009e6:	eb6e 0203 	sbc.w	r2, lr, r3
 80009ea:	2001      	movs	r0, #1
 80009ec:	4690      	mov	r8, r2
 80009ee:	2d00      	cmp	r5, #0
 80009f0:	d0e5      	beq.n	80009be <__udivmoddi4+0xa2>
 80009f2:	e9c5 4800 	strd	r4, r8, [r5]
 80009f6:	e7e2      	b.n	80009be <__udivmoddi4+0xa2>
 80009f8:	2a00      	cmp	r2, #0
 80009fa:	f000 8090 	beq.w	8000b1e <__udivmoddi4+0x202>
 80009fe:	fab2 f682 	clz	r6, r2
 8000a02:	2e00      	cmp	r6, #0
 8000a04:	f040 80a4 	bne.w	8000b50 <__udivmoddi4+0x234>
 8000a08:	1a8a      	subs	r2, r1, r2
 8000a0a:	0c03      	lsrs	r3, r0, #16
 8000a0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a10:	b280      	uxth	r0, r0
 8000a12:	b2bc      	uxth	r4, r7
 8000a14:	2101      	movs	r1, #1
 8000a16:	fbb2 fcfe 	udiv	ip, r2, lr
 8000a1a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000a1e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a22:	fb04 f20c 	mul.w	r2, r4, ip
 8000a26:	429a      	cmp	r2, r3
 8000a28:	d907      	bls.n	8000a3a <__udivmoddi4+0x11e>
 8000a2a:	18fb      	adds	r3, r7, r3
 8000a2c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000a30:	d202      	bcs.n	8000a38 <__udivmoddi4+0x11c>
 8000a32:	429a      	cmp	r2, r3
 8000a34:	f200 80e0 	bhi.w	8000bf8 <__udivmoddi4+0x2dc>
 8000a38:	46c4      	mov	ip, r8
 8000a3a:	1a9b      	subs	r3, r3, r2
 8000a3c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000a40:	fb0e 3312 	mls	r3, lr, r2, r3
 8000a44:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000a48:	fb02 f404 	mul.w	r4, r2, r4
 8000a4c:	429c      	cmp	r4, r3
 8000a4e:	d907      	bls.n	8000a60 <__udivmoddi4+0x144>
 8000a50:	18fb      	adds	r3, r7, r3
 8000a52:	f102 30ff 	add.w	r0, r2, #4294967295
 8000a56:	d202      	bcs.n	8000a5e <__udivmoddi4+0x142>
 8000a58:	429c      	cmp	r4, r3
 8000a5a:	f200 80ca 	bhi.w	8000bf2 <__udivmoddi4+0x2d6>
 8000a5e:	4602      	mov	r2, r0
 8000a60:	1b1b      	subs	r3, r3, r4
 8000a62:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000a66:	e7a5      	b.n	80009b4 <__udivmoddi4+0x98>
 8000a68:	f1c1 0620 	rsb	r6, r1, #32
 8000a6c:	408b      	lsls	r3, r1
 8000a6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000a72:	431f      	orrs	r7, r3
 8000a74:	fa0e f401 	lsl.w	r4, lr, r1
 8000a78:	fa20 f306 	lsr.w	r3, r0, r6
 8000a7c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000a80:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000a84:	4323      	orrs	r3, r4
 8000a86:	fa00 f801 	lsl.w	r8, r0, r1
 8000a8a:	fa1f fc87 	uxth.w	ip, r7
 8000a8e:	fbbe f0f9 	udiv	r0, lr, r9
 8000a92:	0c1c      	lsrs	r4, r3, #16
 8000a94:	fb09 ee10 	mls	lr, r9, r0, lr
 8000a98:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000a9c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000aa0:	45a6      	cmp	lr, r4
 8000aa2:	fa02 f201 	lsl.w	r2, r2, r1
 8000aa6:	d909      	bls.n	8000abc <__udivmoddi4+0x1a0>
 8000aa8:	193c      	adds	r4, r7, r4
 8000aaa:	f100 3aff 	add.w	sl, r0, #4294967295
 8000aae:	f080 809c 	bcs.w	8000bea <__udivmoddi4+0x2ce>
 8000ab2:	45a6      	cmp	lr, r4
 8000ab4:	f240 8099 	bls.w	8000bea <__udivmoddi4+0x2ce>
 8000ab8:	3802      	subs	r0, #2
 8000aba:	443c      	add	r4, r7
 8000abc:	eba4 040e 	sub.w	r4, r4, lr
 8000ac0:	fa1f fe83 	uxth.w	lr, r3
 8000ac4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ac8:	fb09 4413 	mls	r4, r9, r3, r4
 8000acc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ad0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ad4:	45a4      	cmp	ip, r4
 8000ad6:	d908      	bls.n	8000aea <__udivmoddi4+0x1ce>
 8000ad8:	193c      	adds	r4, r7, r4
 8000ada:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ade:	f080 8082 	bcs.w	8000be6 <__udivmoddi4+0x2ca>
 8000ae2:	45a4      	cmp	ip, r4
 8000ae4:	d97f      	bls.n	8000be6 <__udivmoddi4+0x2ca>
 8000ae6:	3b02      	subs	r3, #2
 8000ae8:	443c      	add	r4, r7
 8000aea:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000aee:	eba4 040c 	sub.w	r4, r4, ip
 8000af2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000af6:	4564      	cmp	r4, ip
 8000af8:	4673      	mov	r3, lr
 8000afa:	46e1      	mov	r9, ip
 8000afc:	d362      	bcc.n	8000bc4 <__udivmoddi4+0x2a8>
 8000afe:	d05f      	beq.n	8000bc0 <__udivmoddi4+0x2a4>
 8000b00:	b15d      	cbz	r5, 8000b1a <__udivmoddi4+0x1fe>
 8000b02:	ebb8 0203 	subs.w	r2, r8, r3
 8000b06:	eb64 0409 	sbc.w	r4, r4, r9
 8000b0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000b0e:	fa22 f301 	lsr.w	r3, r2, r1
 8000b12:	431e      	orrs	r6, r3
 8000b14:	40cc      	lsrs	r4, r1
 8000b16:	e9c5 6400 	strd	r6, r4, [r5]
 8000b1a:	2100      	movs	r1, #0
 8000b1c:	e74f      	b.n	80009be <__udivmoddi4+0xa2>
 8000b1e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000b22:	0c01      	lsrs	r1, r0, #16
 8000b24:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000b28:	b280      	uxth	r0, r0
 8000b2a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000b2e:	463b      	mov	r3, r7
 8000b30:	4638      	mov	r0, r7
 8000b32:	463c      	mov	r4, r7
 8000b34:	46b8      	mov	r8, r7
 8000b36:	46be      	mov	lr, r7
 8000b38:	2620      	movs	r6, #32
 8000b3a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000b3e:	eba2 0208 	sub.w	r2, r2, r8
 8000b42:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000b46:	e766      	b.n	8000a16 <__udivmoddi4+0xfa>
 8000b48:	4601      	mov	r1, r0
 8000b4a:	e718      	b.n	800097e <__udivmoddi4+0x62>
 8000b4c:	4610      	mov	r0, r2
 8000b4e:	e72c      	b.n	80009aa <__udivmoddi4+0x8e>
 8000b50:	f1c6 0220 	rsb	r2, r6, #32
 8000b54:	fa2e f302 	lsr.w	r3, lr, r2
 8000b58:	40b7      	lsls	r7, r6
 8000b5a:	40b1      	lsls	r1, r6
 8000b5c:	fa20 f202 	lsr.w	r2, r0, r2
 8000b60:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b64:	430a      	orrs	r2, r1
 8000b66:	fbb3 f8fe 	udiv	r8, r3, lr
 8000b6a:	b2bc      	uxth	r4, r7
 8000b6c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000b70:	0c11      	lsrs	r1, r2, #16
 8000b72:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b76:	fb08 f904 	mul.w	r9, r8, r4
 8000b7a:	40b0      	lsls	r0, r6
 8000b7c:	4589      	cmp	r9, r1
 8000b7e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000b82:	b280      	uxth	r0, r0
 8000b84:	d93e      	bls.n	8000c04 <__udivmoddi4+0x2e8>
 8000b86:	1879      	adds	r1, r7, r1
 8000b88:	f108 3cff 	add.w	ip, r8, #4294967295
 8000b8c:	d201      	bcs.n	8000b92 <__udivmoddi4+0x276>
 8000b8e:	4589      	cmp	r9, r1
 8000b90:	d81f      	bhi.n	8000bd2 <__udivmoddi4+0x2b6>
 8000b92:	eba1 0109 	sub.w	r1, r1, r9
 8000b96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b9a:	fb09 f804 	mul.w	r8, r9, r4
 8000b9e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ba2:	b292      	uxth	r2, r2
 8000ba4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ba8:	4542      	cmp	r2, r8
 8000baa:	d229      	bcs.n	8000c00 <__udivmoddi4+0x2e4>
 8000bac:	18ba      	adds	r2, r7, r2
 8000bae:	f109 31ff 	add.w	r1, r9, #4294967295
 8000bb2:	d2c4      	bcs.n	8000b3e <__udivmoddi4+0x222>
 8000bb4:	4542      	cmp	r2, r8
 8000bb6:	d2c2      	bcs.n	8000b3e <__udivmoddi4+0x222>
 8000bb8:	f1a9 0102 	sub.w	r1, r9, #2
 8000bbc:	443a      	add	r2, r7
 8000bbe:	e7be      	b.n	8000b3e <__udivmoddi4+0x222>
 8000bc0:	45f0      	cmp	r8, lr
 8000bc2:	d29d      	bcs.n	8000b00 <__udivmoddi4+0x1e4>
 8000bc4:	ebbe 0302 	subs.w	r3, lr, r2
 8000bc8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000bcc:	3801      	subs	r0, #1
 8000bce:	46e1      	mov	r9, ip
 8000bd0:	e796      	b.n	8000b00 <__udivmoddi4+0x1e4>
 8000bd2:	eba7 0909 	sub.w	r9, r7, r9
 8000bd6:	4449      	add	r1, r9
 8000bd8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000bdc:	fbb1 f9fe 	udiv	r9, r1, lr
 8000be0:	fb09 f804 	mul.w	r8, r9, r4
 8000be4:	e7db      	b.n	8000b9e <__udivmoddi4+0x282>
 8000be6:	4673      	mov	r3, lr
 8000be8:	e77f      	b.n	8000aea <__udivmoddi4+0x1ce>
 8000bea:	4650      	mov	r0, sl
 8000bec:	e766      	b.n	8000abc <__udivmoddi4+0x1a0>
 8000bee:	4608      	mov	r0, r1
 8000bf0:	e6fd      	b.n	80009ee <__udivmoddi4+0xd2>
 8000bf2:	443b      	add	r3, r7
 8000bf4:	3a02      	subs	r2, #2
 8000bf6:	e733      	b.n	8000a60 <__udivmoddi4+0x144>
 8000bf8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bfc:	443b      	add	r3, r7
 8000bfe:	e71c      	b.n	8000a3a <__udivmoddi4+0x11e>
 8000c00:	4649      	mov	r1, r9
 8000c02:	e79c      	b.n	8000b3e <__udivmoddi4+0x222>
 8000c04:	eba1 0109 	sub.w	r1, r1, r9
 8000c08:	46c4      	mov	ip, r8
 8000c0a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c0e:	fb09 f804 	mul.w	r8, r9, r4
 8000c12:	e7c4      	b.n	8000b9e <__udivmoddi4+0x282>

08000c14 <__aeabi_idiv0>:
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000c18:	4b03      	ldr	r3, [pc, #12]	@ (8000c28 <vApplicationGetIdleTaskMemory+0x10>)
 8000c1a:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000c1c:	4b03      	ldr	r3, [pc, #12]	@ (8000c2c <vApplicationGetIdleTaskMemory+0x14>)
 8000c1e:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000c20:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c24:	6013      	str	r3, [r2, #0]
  /* place for user code */
}
 8000c26:	4770      	bx	lr
 8000c28:	2000048c 	.word	0x2000048c
 8000c2c:	2000008c 	.word	0x2000008c

08000c30 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000c30:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000c32:	4e06      	ldr	r6, [pc, #24]	@ (8000c4c <StartDefaultTask+0x1c>)
 8000c34:	f44f 4500 	mov.w	r5, #32768	@ 0x8000
	  osDelay(1000);
 8000c38:	f44f 747a 	mov.w	r4, #1000	@ 0x3e8
	  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000c3c:	4629      	mov	r1, r5
 8000c3e:	4630      	mov	r0, r6
 8000c40:	f001 f86a 	bl	8001d18 <HAL_GPIO_TogglePin>
	  osDelay(1000);
 8000c44:	4620      	mov	r0, r4
 8000c46:	f006 f819 	bl	8006c7c <osDelay>
  for(;;)
 8000c4a:	e7f7      	b.n	8000c3c <StartDefaultTask+0xc>
 8000c4c:	40021c00 	.word	0x40021c00

08000c50 <StartReceiveDataTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReceiveDataTask */
void StartReceiveDataTask(void const * argument)
{
 8000c50:	b580      	push	{r7, lr}
  /* USER CODE BEGIN StartReceiveDataTask */
  /* Infinite loop */
	for(;;)
	{
		if(xSemaphoreTake(recDataBinarySemaphoreHandle, portMAX_DELAY) == pdTRUE)
 8000c52:	4d19      	ldr	r5, [pc, #100]	@ (8000cb8 <StartReceiveDataTask+0x68>)
		{
			recBuffer[recCount++] = RecData;
 8000c54:	4e19      	ldr	r6, [pc, #100]	@ (8000cbc <StartReceiveDataTask+0x6c>)
 8000c56:	4f1a      	ldr	r7, [pc, #104]	@ (8000cc0 <StartReceiveDataTask+0x70>)
		if(xSemaphoreTake(recDataBinarySemaphoreHandle, portMAX_DELAY) == pdTRUE)
 8000c58:	f04f 34ff 	mov.w	r4, #4294967295
 8000c5c:	4621      	mov	r1, r4
 8000c5e:	6828      	ldr	r0, [r5, #0]
 8000c60:	f006 fd53 	bl	800770a <xQueueSemaphoreTake>
 8000c64:	2801      	cmp	r0, #1
 8000c66:	d1f9      	bne.n	8000c5c <StartReceiveDataTask+0xc>
			recBuffer[recCount++] = RecData;
 8000c68:	6832      	ldr	r2, [r6, #0]
 8000c6a:	1c53      	adds	r3, r2, #1
 8000c6c:	6033      	str	r3, [r6, #0]
 8000c6e:	4915      	ldr	r1, [pc, #84]	@ (8000cc4 <StartReceiveDataTask+0x74>)
 8000c70:	7809      	ldrb	r1, [r1, #0]
 8000c72:	54b9      	strb	r1, [r7, r2]
			if(recCount == 9)
 8000c74:	2b09      	cmp	r3, #9
 8000c76:	d1ef      	bne.n	8000c58 <StartReceiveDataTask+0x8>
			{
				if(recBuffer[1] == 'I' && recBuffer[2] == 'M' && recBuffer[3] == 'G' && recBuffer[4] == '0')
 8000c78:	787b      	ldrb	r3, [r7, #1]
 8000c7a:	2b49      	cmp	r3, #73	@ 0x49
 8000c7c:	d1ec      	bne.n	8000c58 <StartReceiveDataTask+0x8>
 8000c7e:	78bb      	ldrb	r3, [r7, #2]
 8000c80:	2b4d      	cmp	r3, #77	@ 0x4d
 8000c82:	d1e9      	bne.n	8000c58 <StartReceiveDataTask+0x8>
 8000c84:	78fb      	ldrb	r3, [r7, #3]
 8000c86:	2b47      	cmp	r3, #71	@ 0x47
 8000c88:	d1e6      	bne.n	8000c58 <StartReceiveDataTask+0x8>
 8000c8a:	793b      	ldrb	r3, [r7, #4]
 8000c8c:	2b30      	cmp	r3, #48	@ 0x30
 8000c8e:	d1e3      	bne.n	8000c58 <StartReceiveDataTask+0x8>
				{
					printf("<---- ----- Marker was OK ----- ---->\r\n");
 8000c90:	480d      	ldr	r0, [pc, #52]	@ (8000cc8 <StartReceiveDataTask+0x78>)
 8000c92:	f008 f921 	bl	8008ed8 <puts>
					imageLen = (uint32_t)recBuffer[5] | ((uint32_t)recBuffer[6] << 8) | ((uint32_t)recBuffer[7] << 16) | ((uint32_t)recBuffer[8] << 24);
 8000c96:	4b0a      	ldr	r3, [pc, #40]	@ (8000cc0 <StartReceiveDataTask+0x70>)
 8000c98:	799a      	ldrb	r2, [r3, #6]
 8000c9a:	79d9      	ldrb	r1, [r3, #7]
 8000c9c:	0409      	lsls	r1, r1, #16
 8000c9e:	ea41 2102 	orr.w	r1, r1, r2, lsl #8
 8000ca2:	795a      	ldrb	r2, [r3, #5]
 8000ca4:	4311      	orrs	r1, r2
 8000ca6:	7a1b      	ldrb	r3, [r3, #8]
 8000ca8:	ea41 6103 	orr.w	r1, r1, r3, lsl #24
 8000cac:	4b07      	ldr	r3, [pc, #28]	@ (8000ccc <StartReceiveDataTask+0x7c>)
 8000cae:	6019      	str	r1, [r3, #0]
					printf("<---- ----- Image Length is: %lu ----- ---->\r\n", (unsigned long)imageLen);
 8000cb0:	4807      	ldr	r0, [pc, #28]	@ (8000cd0 <StartReceiveDataTask+0x80>)
 8000cb2:	f008 f8a9 	bl	8008e08 <iprintf>
 8000cb6:	e7cf      	b.n	8000c58 <StartReceiveDataTask+0x8>
 8000cb8:	2000f000 	.word	0x2000f000
 8000cbc:	20007ac4 	.word	0x20007ac4
 8000cc0:	20007ac8 	.word	0x20007ac8
 8000cc4:	2000eff8 	.word	0x2000eff8
 8000cc8:	08009bb0 	.word	0x08009bb0
 8000ccc:	20007ac0 	.word	0x20007ac0
 8000cd0:	08009bd8 	.word	0x08009bd8

08000cd4 <StartAnalysisDataTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartAnalysisDataTask */
void StartAnalysisDataTask(void const * argument)
{
 8000cd4:	b570      	push	{r4, r5, r6, lr}
  /* USER CODE BEGIN StartAnalysisDataTask */
  /* Infinite loop */
  for(;;)
  {
	  if(recCount == imageLen)
 8000cd6:	4d11      	ldr	r5, [pc, #68]	@ (8000d1c <StartAnalysisDataTask+0x48>)
 8000cd8:	4c11      	ldr	r4, [pc, #68]	@ (8000d20 <StartAnalysisDataTask+0x4c>)
	  {
		  for(uint32_t i = 0; i < imageLen; i++)
		  {
			  imageBuffer[i] = recBuffer[i + 9];
		  }
		  printf("<---- ----- Image was copied to buffer ----- ---->\r\n");
 8000cda:	4e12      	ldr	r6, [pc, #72]	@ (8000d24 <StartAnalysisDataTask+0x50>)
 8000cdc:	e00e      	b.n	8000cfc <StartAnalysisDataTask+0x28>
 8000cde:	4630      	mov	r0, r6
 8000ce0:	f008 f8fa 	bl	8008ed8 <puts>

		  recCount = 1;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	6023      	str	r3, [r4, #0]
		  xSemaphoreGive(saveSdCardBinarySemaphoreHandle);
 8000ce8:	2300      	movs	r3, #0
 8000cea:	461a      	mov	r2, r3
 8000cec:	4619      	mov	r1, r3
 8000cee:	480e      	ldr	r0, [pc, #56]	@ (8000d28 <StartAnalysisDataTask+0x54>)
 8000cf0:	6800      	ldr	r0, [r0, #0]
 8000cf2:	f006 fab3 	bl	800725c <xQueueGenericSend>
	  }

	  osDelay(1);
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	f005 ffc0 	bl	8006c7c <osDelay>
	  if(recCount == imageLen)
 8000cfc:	6828      	ldr	r0, [r5, #0]
 8000cfe:	6823      	ldr	r3, [r4, #0]
 8000d00:	4283      	cmp	r3, r0
 8000d02:	d1f8      	bne.n	8000cf6 <StartAnalysisDataTask+0x22>
		  for(uint32_t i = 0; i < imageLen; i++)
 8000d04:	2800      	cmp	r0, #0
 8000d06:	d0ea      	beq.n	8000cde <StartAnalysisDataTask+0xa>
 8000d08:	4a08      	ldr	r2, [pc, #32]	@ (8000d2c <StartAnalysisDataTask+0x58>)
 8000d0a:	4b09      	ldr	r3, [pc, #36]	@ (8000d30 <StartAnalysisDataTask+0x5c>)
 8000d0c:	4418      	add	r0, r3
			  imageBuffer[i] = recBuffer[i + 9];
 8000d0e:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8000d12:	f803 1b01 	strb.w	r1, [r3], #1
		  for(uint32_t i = 0; i < imageLen; i++)
 8000d16:	4283      	cmp	r3, r0
 8000d18:	d1f9      	bne.n	8000d0e <StartAnalysisDataTask+0x3a>
 8000d1a:	e7e0      	b.n	8000cde <StartAnalysisDataTask+0xa>
 8000d1c:	20007ac0 	.word	0x20007ac0
 8000d20:	20007ac4 	.word	0x20007ac4
 8000d24:	08009c08 	.word	0x08009c08
 8000d28:	2000effc 	.word	0x2000effc
 8000d2c:	20007ad0 	.word	0x20007ad0
 8000d30:	20000590 	.word	0x20000590

08000d34 <StartSaveToSdCardTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSaveToSdCardTask */
void StartSaveToSdCardTask(void const * argument)
{
 8000d34:	b580      	push	{r7, lr}
  /* USER CODE BEGIN StartSaveToSdCardTask */
  /* Infinite loop */
  for(;;)
  {
	  if(xSemaphoreTake(saveSdCardBinarySemaphoreHandle, portMAX_DELAY) == pdTRUE)
 8000d36:	4d18      	ldr	r5, [pc, #96]	@ (8000d98 <StartSaveToSdCardTask+0x64>)
	  {
		  Mount_SD(SDPath);
 8000d38:	f8df 8070 	ldr.w	r8, [pc, #112]	@ 8000dac <StartSaveToSdCardTask+0x78>
		  Format_SD();
		  Check_SD_Space();
		  Create_File("MRL.txt");
 8000d3c:	4f17      	ldr	r7, [pc, #92]	@ (8000d9c <StartSaveToSdCardTask+0x68>)
	  if(xSemaphoreTake(saveSdCardBinarySemaphoreHandle, portMAX_DELAY) == pdTRUE)
 8000d3e:	f04f 34ff 	mov.w	r4, #4294967295
 8000d42:	4621      	mov	r1, r4
 8000d44:	6828      	ldr	r0, [r5, #0]
 8000d46:	f006 fce0 	bl	800770a <xQueueSemaphoreTake>
 8000d4a:	2801      	cmp	r0, #1
 8000d4c:	d1f9      	bne.n	8000d42 <StartSaveToSdCardTask+0xe>
		  Mount_SD(SDPath);
 8000d4e:	4640      	mov	r0, r8
 8000d50:	f004 f80c 	bl	8004d6c <Mount_SD>
		  Format_SD();
 8000d54:	f004 f84c 	bl	8004df0 <Format_SD>
		  Check_SD_Space();
 8000d58:	f004 f94c 	bl	8004ff4 <Check_SD_Space>
		  Create_File("MRL.txt");
 8000d5c:	4638      	mov	r0, r7
 8000d5e:	f004 f88d 	bl	8004e7c <Create_File>
		  sprintf(sd_buffer, "Hello to MRL-HSL from Sbzrgn \n");
 8000d62:	4e0f      	ldr	r6, [pc, #60]	@ (8000da0 <StartSaveToSdCardTask+0x6c>)
 8000d64:	46b4      	mov	ip, r6
 8000d66:	4c0f      	ldr	r4, [pc, #60]	@ (8000da4 <StartSaveToSdCardTask+0x70>)
 8000d68:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d6a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000d6e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000d72:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
 8000d76:	f82c 3b02 	strh.w	r3, [ip], #2
 8000d7a:	0c1b      	lsrs	r3, r3, #16
 8000d7c:	f88c 3000 	strb.w	r3, [ip]
		  Update_File("MRL.txt", sd_buffer);
 8000d80:	4631      	mov	r1, r6
 8000d82:	4638      	mov	r0, r7
 8000d84:	f004 f8c6 	bl	8004f14 <Update_File>
		  Unmount_SD(SDPath);
 8000d88:	4640      	mov	r0, r8
 8000d8a:	f004 f811 	bl	8004db0 <Unmount_SD>
		  printf("sssssssssssssssssssssssssss\r\n");
 8000d8e:	4806      	ldr	r0, [pc, #24]	@ (8000da8 <StartSaveToSdCardTask+0x74>)
 8000d90:	f008 f8a2 	bl	8008ed8 <puts>
 8000d94:	e7d3      	b.n	8000d3e <StartSaveToSdCardTask+0xa>
 8000d96:	bf00      	nop
 8000d98:	2000effc 	.word	0x2000effc
 8000d9c:	08009c3c 	.word	0x08009c3c
 8000da0:	2000052c 	.word	0x2000052c
 8000da4:	08009c44 	.word	0x08009c44
 8000da8:	08009c64 	.word	0x08009c64
 8000dac:	2000f234 	.word	0x2000f234

08000db0 <_write>:
	for(i = 0; i < len; i++)
 8000db0:	1e10      	subs	r0, r2, #0
 8000db2:	dd2d      	ble.n	8000e10 <_write+0x60>
 8000db4:	eb01 0c00 	add.w	ip, r1, r0
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000db8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000dbc:	e003      	b.n	8000dc6 <_write+0x16>
}
 8000dbe:	f85d fb04 	ldr.w	pc, [sp], #4
	for(i = 0; i < len; i++)
 8000dc2:	458c      	cmp	ip, r1
 8000dc4:	d023      	beq.n	8000e0e <_write+0x5e>
		ITM_SendChar(*ptr++);
 8000dc6:	3101      	adds	r1, #1
 8000dc8:	f8d3 2e80 	ldr.w	r2, [r3, #3712]	@ 0xe80
 8000dcc:	f012 0f01 	tst.w	r2, #1
 8000dd0:	d0f7      	beq.n	8000dc2 <_write+0x12>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000dd2:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	@ 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000dd6:	f012 0f01 	tst.w	r2, #1
 8000dda:	d0f2      	beq.n	8000dc2 <_write+0x12>
{
 8000ddc:	b500      	push	{lr}
		ITM_SendChar(*ptr++);
 8000dde:	f811 ec01 	ldrb.w	lr, [r1, #-1]
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000de2:	681a      	ldr	r2, [r3, #0]
 8000de4:	b91a      	cbnz	r2, 8000dee <_write+0x3e>
    {
      __NOP();
 8000de6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000de8:	681a      	ldr	r2, [r3, #0]
 8000dea:	2a00      	cmp	r2, #0
 8000dec:	d0fb      	beq.n	8000de6 <_write+0x36>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000dee:	f883 e000 	strb.w	lr, [r3]
	for(i = 0; i < len; i++)
 8000df2:	458c      	cmp	ip, r1
 8000df4:	d0e3      	beq.n	8000dbe <_write+0xe>
		ITM_SendChar(*ptr++);
 8000df6:	3101      	adds	r1, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000df8:	f8d3 2e80 	ldr.w	r2, [r3, #3712]	@ 0xe80
 8000dfc:	f012 0f01 	tst.w	r2, #1
 8000e00:	d0f7      	beq.n	8000df2 <_write+0x42>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000e02:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	@ 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000e06:	f012 0f01 	tst.w	r2, #1
 8000e0a:	d0f2      	beq.n	8000df2 <_write+0x42>
 8000e0c:	e7e7      	b.n	8000dde <_write+0x2e>
 8000e0e:	4770      	bx	lr
}
 8000e10:	4770      	bx	lr
	...

08000e14 <SystemClock_Config>:
{
 8000e14:	b500      	push	{lr}
 8000e16:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e18:	2230      	movs	r2, #48	@ 0x30
 8000e1a:	2100      	movs	r1, #0
 8000e1c:	a808      	add	r0, sp, #32
 8000e1e:	f008 f93b 	bl	8009098 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e22:	2300      	movs	r3, #0
 8000e24:	9303      	str	r3, [sp, #12]
 8000e26:	9304      	str	r3, [sp, #16]
 8000e28:	9305      	str	r3, [sp, #20]
 8000e2a:	9306      	str	r3, [sp, #24]
 8000e2c:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e2e:	4b20      	ldr	r3, [pc, #128]	@ (8000eb0 <SystemClock_Config+0x9c>)
 8000e30:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e32:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000e36:	641a      	str	r2, [r3, #64]	@ 0x40
 8000e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e3e:	9301      	str	r3, [sp, #4]
 8000e40:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e42:	4b1c      	ldr	r3, [pc, #112]	@ (8000eb4 <SystemClock_Config+0xa0>)
 8000e44:	681a      	ldr	r2, [r3, #0]
 8000e46:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8000e4a:	601a      	str	r2, [r3, #0]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e52:	9302      	str	r3, [sp, #8]
 8000e54:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e56:	2301      	movs	r3, #1
 8000e58:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e5a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e5e:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e60:	2202      	movs	r2, #2
 8000e62:	920e      	str	r2, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e64:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000e68:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8000e6a:	230f      	movs	r3, #15
 8000e6c:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000e6e:	21d8      	movs	r1, #216	@ 0xd8
 8000e70:	9111      	str	r1, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e72:	9212      	str	r2, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 15;
 8000e74:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e76:	a808      	add	r0, sp, #32
 8000e78:	f000 ff58 	bl	8001d2c <HAL_RCC_OscConfig>
 8000e7c:	b998      	cbnz	r0, 8000ea6 <SystemClock_Config+0x92>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e7e:	230f      	movs	r3, #15
 8000e80:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e82:	2302      	movs	r3, #2
 8000e84:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e86:	2300      	movs	r3, #0
 8000e88:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000e8a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000e8e:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000e90:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e94:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000e96:	2105      	movs	r1, #5
 8000e98:	a803      	add	r0, sp, #12
 8000e9a:	f001 f9b7 	bl	800220c <HAL_RCC_ClockConfig>
 8000e9e:	b920      	cbnz	r0, 8000eaa <SystemClock_Config+0x96>
}
 8000ea0:	b015      	add	sp, #84	@ 0x54
 8000ea2:	f85d fb04 	ldr.w	pc, [sp], #4
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ea6:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ea8:	e7fe      	b.n	8000ea8 <SystemClock_Config+0x94>
 8000eaa:	b672      	cpsid	i
 8000eac:	e7fe      	b.n	8000eac <SystemClock_Config+0x98>
 8000eae:	bf00      	nop
 8000eb0:	40023800 	.word	0x40023800
 8000eb4:	40007000 	.word	0x40007000

08000eb8 <main>:
{
 8000eb8:	b500      	push	{lr}
 8000eba:	b0ab      	sub	sp, #172	@ 0xac
  HAL_Init();
 8000ebc:	f000 fb53 	bl	8001566 <HAL_Init>
  SystemClock_Config();
 8000ec0:	f7ff ffa8 	bl	8000e14 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec4:	2400      	movs	r4, #0
 8000ec6:	9405      	str	r4, [sp, #20]
 8000ec8:	9406      	str	r4, [sp, #24]
 8000eca:	9407      	str	r4, [sp, #28]
 8000ecc:	9408      	str	r4, [sp, #32]
 8000ece:	9409      	str	r4, [sp, #36]	@ 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ed0:	4d69      	ldr	r5, [pc, #420]	@ (8001078 <main+0x1c0>)
 8000ed2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000ed4:	f043 0304 	orr.w	r3, r3, #4
 8000ed8:	632b      	str	r3, [r5, #48]	@ 0x30
 8000eda:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000edc:	f003 0304 	and.w	r3, r3, #4
 8000ee0:	9301      	str	r3, [sp, #4]
 8000ee2:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ee4:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000ee6:	f043 0301 	orr.w	r3, r3, #1
 8000eea:	632b      	str	r3, [r5, #48]	@ 0x30
 8000eec:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000eee:	f003 0301 	and.w	r3, r3, #1
 8000ef2:	9302      	str	r3, [sp, #8]
 8000ef4:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ef6:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000ef8:	f043 0308 	orr.w	r3, r3, #8
 8000efc:	632b      	str	r3, [r5, #48]	@ 0x30
 8000efe:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000f00:	f003 0308 	and.w	r3, r3, #8
 8000f04:	9303      	str	r3, [sp, #12]
 8000f06:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f08:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000f0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f0e:	632b      	str	r3, [r5, #48]	@ 0x30
 8000f10:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000f12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f16:	9304      	str	r3, [sp, #16]
 8000f18:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000f1a:	4e58      	ldr	r6, [pc, #352]	@ (800107c <main+0x1c4>)
 8000f1c:	4622      	mov	r2, r4
 8000f1e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f22:	4630      	mov	r0, r6
 8000f24:	f000 fef2 	bl	8001d0c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = SDMMC1_Detect_Pin;
 8000f28:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f2c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f2e:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f30:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(SDMMC1_Detect_GPIO_Port, &GPIO_InitStruct);
 8000f32:	a905      	add	r1, sp, #20
 8000f34:	4852      	ldr	r0, [pc, #328]	@ (8001080 <main+0x1c8>)
 8000f36:	f000 fde7 	bl	8001b08 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED_Pin;
 8000f3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000f3e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f40:	2301      	movs	r3, #1
 8000f42:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f44:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f46:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000f48:	a905      	add	r1, sp, #20
 8000f4a:	4630      	mov	r0, r6
 8000f4c:	f000 fddc 	bl	8001b08 <HAL_GPIO_Init>
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000f50:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000f52:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000f56:	632b      	str	r3, [r5, #48]	@ 0x30
 8000f58:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000f5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000f5e:	9305      	str	r3, [sp, #20]
 8000f60:	9b05      	ldr	r3, [sp, #20]
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8000f62:	4622      	mov	r2, r4
 8000f64:	2105      	movs	r1, #5
 8000f66:	203b      	movs	r0, #59	@ 0x3b
 8000f68:	f000 fb40 	bl	80015ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000f6c:	203b      	movs	r0, #59	@ 0x3b
 8000f6e:	f000 fb71 	bl	8001654 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8000f72:	4622      	mov	r2, r4
 8000f74:	2105      	movs	r1, #5
 8000f76:	2045      	movs	r0, #69	@ 0x45
 8000f78:	f000 fb38 	bl	80015ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000f7c:	2045      	movs	r0, #69	@ 0x45
 8000f7e:	f000 fb69 	bl	8001654 <HAL_NVIC_EnableIRQ>
  huart6.Instance = USART6;
 8000f82:	4840      	ldr	r0, [pc, #256]	@ (8001084 <main+0x1cc>)
 8000f84:	4b40      	ldr	r3, [pc, #256]	@ (8001088 <main+0x1d0>)
 8000f86:	6003      	str	r3, [r0, #0]
  huart6.Init.BaudRate = 115200;
 8000f88:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000f8c:	6043      	str	r3, [r0, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000f8e:	6084      	str	r4, [r0, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000f90:	60c4      	str	r4, [r0, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000f92:	6104      	str	r4, [r0, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000f94:	230c      	movs	r3, #12
 8000f96:	6143      	str	r3, [r0, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f98:	6184      	str	r4, [r0, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f9a:	61c4      	str	r4, [r0, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f9c:	6204      	str	r4, [r0, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f9e:	6244      	str	r4, [r0, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000fa0:	f003 f941 	bl	8004226 <HAL_UART_Init>
 8000fa4:	2800      	cmp	r0, #0
 8000fa6:	d165      	bne.n	8001074 <main+0x1bc>
  hsd1.Instance = SDMMC1;
 8000fa8:	4b38      	ldr	r3, [pc, #224]	@ (800108c <main+0x1d4>)
 8000faa:	4a39      	ldr	r2, [pc, #228]	@ (8001090 <main+0x1d8>)
 8000fac:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000fae:	2400      	movs	r4, #0
 8000fb0:	605c      	str	r4, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8000fb2:	609c      	str	r4, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000fb4:	60dc      	str	r4, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8000fb6:	611c      	str	r4, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000fb8:	615c      	str	r4, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8000fba:	619c      	str	r4, [r3, #24]
  MX_FATFS_Init();
 8000fbc:	f003 fd44 	bl	8004a48 <MX_FATFS_Init>
  HAL_UART_Receive_IT(&huart6, &RecData, 1);
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	4934      	ldr	r1, [pc, #208]	@ (8001094 <main+0x1dc>)
 8000fc4:	482f      	ldr	r0, [pc, #188]	@ (8001084 <main+0x1cc>)
 8000fc6:	f003 f9bf 	bl	8004348 <HAL_UART_Receive_IT>
  osSemaphoreDef(recDataBinarySemaphore);
 8000fca:	9428      	str	r4, [sp, #160]	@ 0xa0
 8000fcc:	9429      	str	r4, [sp, #164]	@ 0xa4
  recDataBinarySemaphoreHandle = osSemaphoreCreate(osSemaphore(recDataBinarySemaphore), 1);
 8000fce:	2101      	movs	r1, #1
 8000fd0:	a828      	add	r0, sp, #160	@ 0xa0
 8000fd2:	f005 fe5b 	bl	8006c8c <osSemaphoreCreate>
 8000fd6:	4b30      	ldr	r3, [pc, #192]	@ (8001098 <main+0x1e0>)
 8000fd8:	6018      	str	r0, [r3, #0]
  osSemaphoreDef(saveSdCardBinarySemaphore);
 8000fda:	9426      	str	r4, [sp, #152]	@ 0x98
 8000fdc:	9427      	str	r4, [sp, #156]	@ 0x9c
  saveSdCardBinarySemaphoreHandle = osSemaphoreCreate(osSemaphore(saveSdCardBinarySemaphore), 1);
 8000fde:	2101      	movs	r1, #1
 8000fe0:	a826      	add	r0, sp, #152	@ 0x98
 8000fe2:	f005 fe53 	bl	8006c8c <osSemaphoreCreate>
 8000fe6:	4b2d      	ldr	r3, [pc, #180]	@ (800109c <main+0x1e4>)
 8000fe8:	6018      	str	r0, [r3, #0]
  if(saveSdCardBinarySemaphoreHandle != NULL)
 8000fea:	b110      	cbz	r0, 8000ff2 <main+0x13a>
      osSemaphoreWait(saveSdCardBinarySemaphoreHandle, 0);
 8000fec:	4621      	mov	r1, r4
 8000fee:	f005 fe79 	bl	8006ce4 <osSemaphoreWait>
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 8000ff2:	4c2b      	ldr	r4, [pc, #172]	@ (80010a0 <main+0x1e8>)
 8000ff4:	ad1f      	add	r5, sp, #124	@ 0x7c
 8000ff6:	46a4      	mov	ip, r4
 8000ff8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8000ffc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ffe:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8001002:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001006:	2100      	movs	r1, #0
 8001008:	a81f      	add	r0, sp, #124	@ 0x7c
 800100a:	f005 fe02 	bl	8006c12 <osThreadCreate>
 800100e:	4b25      	ldr	r3, [pc, #148]	@ (80010a4 <main+0x1ec>)
 8001010:	6018      	str	r0, [r3, #0]
  osThreadDef(recDataTask, StartReceiveDataTask, osPriorityAboveNormal, 0, 1024);
 8001012:	ad18      	add	r5, sp, #96	@ 0x60
 8001014:	f104 0c1c 	add.w	ip, r4, #28
 8001018:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800101c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800101e:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8001022:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  recDataTaskHandle = osThreadCreate(osThread(recDataTask), NULL);
 8001026:	2100      	movs	r1, #0
 8001028:	a818      	add	r0, sp, #96	@ 0x60
 800102a:	f005 fdf2 	bl	8006c12 <osThreadCreate>
 800102e:	4b1e      	ldr	r3, [pc, #120]	@ (80010a8 <main+0x1f0>)
 8001030:	6018      	str	r0, [r3, #0]
  osThreadDef(analysisDataTas, StartAnalysisDataTask, osPriorityNormal, 0, 1024);
 8001032:	ad11      	add	r5, sp, #68	@ 0x44
 8001034:	f104 0c38 	add.w	ip, r4, #56	@ 0x38
 8001038:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800103c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800103e:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8001042:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  analysisDataTasHandle = osThreadCreate(osThread(analysisDataTas), NULL);
 8001046:	2100      	movs	r1, #0
 8001048:	a811      	add	r0, sp, #68	@ 0x44
 800104a:	f005 fde2 	bl	8006c12 <osThreadCreate>
 800104e:	4b17      	ldr	r3, [pc, #92]	@ (80010ac <main+0x1f4>)
 8001050:	6018      	str	r0, [r3, #0]
  osThreadDef(saveSdCardTask, StartSaveToSdCardTask, osPriorityNormal, 0, 1024);
 8001052:	ad0a      	add	r5, sp, #40	@ 0x28
 8001054:	3454      	adds	r4, #84	@ 0x54
 8001056:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001058:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800105a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800105e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  saveSdCardTaskHandle = osThreadCreate(osThread(saveSdCardTask), NULL);
 8001062:	2100      	movs	r1, #0
 8001064:	a80a      	add	r0, sp, #40	@ 0x28
 8001066:	f005 fdd4 	bl	8006c12 <osThreadCreate>
 800106a:	4b11      	ldr	r3, [pc, #68]	@ (80010b0 <main+0x1f8>)
 800106c:	6018      	str	r0, [r3, #0]
  osKernelStart();
 800106e:	f005 fdba 	bl	8006be6 <osKernelStart>
  while (1)
 8001072:	e7fe      	b.n	8001072 <main+0x1ba>
 8001074:	b672      	cpsid	i
  while (1)
 8001076:	e7fe      	b.n	8001076 <main+0x1be>
 8001078:	40023800 	.word	0x40023800
 800107c:	40021c00 	.word	0x40021c00
 8001080:	40020800 	.word	0x40020800
 8001084:	2000f014 	.word	0x2000f014
 8001088:	40011400 	.word	0x40011400
 800108c:	2000f15c 	.word	0x2000f15c
 8001090:	40012c00 	.word	0x40012c00
 8001094:	2000eff8 	.word	0x2000eff8
 8001098:	2000f000 	.word	0x2000f000
 800109c:	2000effc 	.word	0x2000effc
 80010a0:	08009b30 	.word	0x08009b30
 80010a4:	2000f010 	.word	0x2000f010
 80010a8:	2000f00c 	.word	0x2000f00c
 80010ac:	2000f008 	.word	0x2000f008
 80010b0:	2000f004 	.word	0x2000f004

080010b4 <HAL_UART_RxCpltCallback>:
	if(huart->Instance == USART6)
 80010b4:	6802      	ldr	r2, [r0, #0]
 80010b6:	4b10      	ldr	r3, [pc, #64]	@ (80010f8 <HAL_UART_RxCpltCallback+0x44>)
 80010b8:	429a      	cmp	r2, r3
 80010ba:	d000      	beq.n	80010be <HAL_UART_RxCpltCallback+0xa>
 80010bc:	4770      	bx	lr
{
 80010be:	b500      	push	{lr}
 80010c0:	b083      	sub	sp, #12
		HAL_UART_Receive_IT(&huart6, &RecData, 1);
 80010c2:	2201      	movs	r2, #1
 80010c4:	490d      	ldr	r1, [pc, #52]	@ (80010fc <HAL_UART_RxCpltCallback+0x48>)
 80010c6:	480e      	ldr	r0, [pc, #56]	@ (8001100 <HAL_UART_RxCpltCallback+0x4c>)
 80010c8:	f003 f93e 	bl	8004348 <HAL_UART_Receive_IT>
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80010cc:	2300      	movs	r3, #0
 80010ce:	9301      	str	r3, [sp, #4]
        xSemaphoreGiveFromISR(recDataBinarySemaphoreHandle, &xHigherPriorityTaskWoken);
 80010d0:	a901      	add	r1, sp, #4
 80010d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001104 <HAL_UART_RxCpltCallback+0x50>)
 80010d4:	6818      	ldr	r0, [r3, #0]
 80010d6:	f006 fa01 	bl	80074dc <xQueueGiveFromISR>
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80010da:	9b01      	ldr	r3, [sp, #4]
 80010dc:	b14b      	cbz	r3, 80010f2 <HAL_UART_RxCpltCallback+0x3e>
 80010de:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80010e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80010e6:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80010ea:	f3bf 8f4f 	dsb	sy
 80010ee:	f3bf 8f6f 	isb	sy
}
 80010f2:	b003      	add	sp, #12
 80010f4:	f85d fb04 	ldr.w	pc, [sp], #4
 80010f8:	40011400 	.word	0x40011400
 80010fc:	2000eff8 	.word	0x2000eff8
 8001100:	2000f014 	.word	0x2000f014
 8001104:	2000f000 	.word	0x2000f000

08001108 <HAL_TIM_PeriodElapsedCallback>:
{
 8001108:	b508      	push	{r3, lr}
  if (htim->Instance == TIM14)
 800110a:	6802      	ldr	r2, [r0, #0]
 800110c:	4b03      	ldr	r3, [pc, #12]	@ (800111c <HAL_TIM_PeriodElapsedCallback+0x14>)
 800110e:	429a      	cmp	r2, r3
 8001110:	d000      	beq.n	8001114 <HAL_TIM_PeriodElapsedCallback+0xc>
}
 8001112:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 8001114:	f000 fa32 	bl	800157c <HAL_IncTick>
}
 8001118:	e7fb      	b.n	8001112 <HAL_TIM_PeriodElapsedCallback+0xa>
 800111a:	bf00      	nop
 800111c:	40002000 	.word	0x40002000

08001120 <Error_Handler>:
 8001120:	b672      	cpsid	i
  while (1)
 8001122:	e7fe      	b.n	8001122 <Error_Handler+0x2>

08001124 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001124:	b500      	push	{lr}
 8001126:	b083      	sub	sp, #12

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001128:	4b0d      	ldr	r3, [pc, #52]	@ (8001160 <HAL_MspInit+0x3c>)
 800112a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800112c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001130:	641a      	str	r2, [r3, #64]	@ 0x40
 8001132:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001134:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8001138:	9200      	str	r2, [sp, #0]
 800113a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800113c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800113e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001142:	645a      	str	r2, [r3, #68]	@ 0x44
 8001144:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001146:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800114a:	9301      	str	r3, [sp, #4]
 800114c:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800114e:	2200      	movs	r2, #0
 8001150:	210f      	movs	r1, #15
 8001152:	f06f 0001 	mvn.w	r0, #1
 8001156:	f000 fa49 	bl	80015ec <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800115a:	b003      	add	sp, #12
 800115c:	f85d fb04 	ldr.w	pc, [sp], #4
 8001160:	40023800 	.word	0x40023800

08001164 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001164:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001168:	b0ab      	sub	sp, #172	@ 0xac
 800116a:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800116c:	2100      	movs	r1, #0
 800116e:	9125      	str	r1, [sp, #148]	@ 0x94
 8001170:	9126      	str	r1, [sp, #152]	@ 0x98
 8001172:	9127      	str	r1, [sp, #156]	@ 0x9c
 8001174:	9128      	str	r1, [sp, #160]	@ 0xa0
 8001176:	9129      	str	r1, [sp, #164]	@ 0xa4
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001178:	2284      	movs	r2, #132	@ 0x84
 800117a:	a804      	add	r0, sp, #16
 800117c:	f007 ff8c 	bl	8009098 <memset>
  if(hsd->Instance==SDMMC1)
 8001180:	6822      	ldr	r2, [r4, #0]
 8001182:	4b52      	ldr	r3, [pc, #328]	@ (80012cc <HAL_SD_MspInit+0x168>)
 8001184:	429a      	cmp	r2, r3
 8001186:	d002      	beq.n	800118e <HAL_SD_MspInit+0x2a>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 8001188:	b02b      	add	sp, #172	@ 0xac
 800118a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
 800118e:	f44f 0320 	mov.w	r3, #10485760	@ 0xa00000
 8001192:	9304      	str	r3, [sp, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001194:	a804      	add	r0, sp, #16
 8001196:	f001 f92f 	bl	80023f8 <HAL_RCCEx_PeriphCLKConfig>
 800119a:	2800      	cmp	r0, #0
 800119c:	f040 808d 	bne.w	80012ba <HAL_SD_MspInit+0x156>
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80011a0:	4b4b      	ldr	r3, [pc, #300]	@ (80012d0 <HAL_SD_MspInit+0x16c>)
 80011a2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80011a4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80011a8:	645a      	str	r2, [r3, #68]	@ 0x44
 80011aa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80011ac:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80011b0:	9201      	str	r2, [sp, #4]
 80011b2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80011b6:	f042 0204 	orr.w	r2, r2, #4
 80011ba:	631a      	str	r2, [r3, #48]	@ 0x30
 80011bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80011be:	f002 0204 	and.w	r2, r2, #4
 80011c2:	9202      	str	r2, [sp, #8]
 80011c4:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80011c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80011c8:	f042 0208 	orr.w	r2, r2, #8
 80011cc:	631a      	str	r2, [r3, #48]	@ 0x30
 80011ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d0:	f003 0308 	and.w	r3, r3, #8
 80011d4:	9303      	str	r3, [sp, #12]
 80011d6:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_8;
 80011d8:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
 80011dc:	9325      	str	r3, [sp, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011de:	f04f 0902 	mov.w	r9, #2
 80011e2:	f8cd 9098 	str.w	r9, [sp, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e6:	2500      	movs	r5, #0
 80011e8:	9527      	str	r5, [sp, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011ea:	2603      	movs	r6, #3
 80011ec:	9628      	str	r6, [sp, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80011ee:	f04f 080c 	mov.w	r8, #12
 80011f2:	f8cd 80a4 	str.w	r8, [sp, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011f6:	a925      	add	r1, sp, #148	@ 0x94
 80011f8:	4836      	ldr	r0, [pc, #216]	@ (80012d4 <HAL_SD_MspInit+0x170>)
 80011fa:	f000 fc85 	bl	8001b08 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80011fe:	2704      	movs	r7, #4
 8001200:	9725      	str	r7, [sp, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001202:	f8cd 9098 	str.w	r9, [sp, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001206:	9527      	str	r5, [sp, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001208:	9628      	str	r6, [sp, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800120a:	f8cd 80a4 	str.w	r8, [sp, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800120e:	a925      	add	r1, sp, #148	@ 0x94
 8001210:	4831      	ldr	r0, [pc, #196]	@ (80012d8 <HAL_SD_MspInit+0x174>)
 8001212:	f000 fc79 	bl	8001b08 <HAL_GPIO_Init>
    hdma_sdmmc1_rx.Instance = DMA2_Stream3;
 8001216:	4831      	ldr	r0, [pc, #196]	@ (80012dc <HAL_SD_MspInit+0x178>)
 8001218:	4b31      	ldr	r3, [pc, #196]	@ (80012e0 <HAL_SD_MspInit+0x17c>)
 800121a:	6003      	str	r3, [r0, #0]
    hdma_sdmmc1_rx.Init.Channel = DMA_CHANNEL_4;
 800121c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8001220:	6043      	str	r3, [r0, #4]
    hdma_sdmmc1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001222:	6085      	str	r5, [r0, #8]
    hdma_sdmmc1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001224:	60c5      	str	r5, [r0, #12]
    hdma_sdmmc1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001226:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800122a:	6103      	str	r3, [r0, #16]
    hdma_sdmmc1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800122c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001230:	6143      	str	r3, [r0, #20]
    hdma_sdmmc1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001232:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001236:	6183      	str	r3, [r0, #24]
    hdma_sdmmc1_rx.Init.Mode = DMA_PFCTRL;
 8001238:	2320      	movs	r3, #32
 800123a:	61c3      	str	r3, [r0, #28]
    hdma_sdmmc1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800123c:	6205      	str	r5, [r0, #32]
    hdma_sdmmc1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800123e:	6247      	str	r7, [r0, #36]	@ 0x24
    hdma_sdmmc1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001240:	6286      	str	r6, [r0, #40]	@ 0x28
    hdma_sdmmc1_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001242:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001246:	62c3      	str	r3, [r0, #44]	@ 0x2c
    hdma_sdmmc1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001248:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800124c:	6303      	str	r3, [r0, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_rx) != HAL_OK)
 800124e:	f000 fa2d 	bl	80016ac <HAL_DMA_Init>
 8001252:	2800      	cmp	r0, #0
 8001254:	d134      	bne.n	80012c0 <HAL_SD_MspInit+0x15c>
    __HAL_LINKDMA(hsd,hdmarx,hdma_sdmmc1_rx);
 8001256:	4b21      	ldr	r3, [pc, #132]	@ (80012dc <HAL_SD_MspInit+0x178>)
 8001258:	6423      	str	r3, [r4, #64]	@ 0x40
 800125a:	639c      	str	r4, [r3, #56]	@ 0x38
    hdma_sdmmc1_tx.Instance = DMA2_Stream6;
 800125c:	4821      	ldr	r0, [pc, #132]	@ (80012e4 <HAL_SD_MspInit+0x180>)
 800125e:	4b22      	ldr	r3, [pc, #136]	@ (80012e8 <HAL_SD_MspInit+0x184>)
 8001260:	6003      	str	r3, [r0, #0]
    hdma_sdmmc1_tx.Init.Channel = DMA_CHANNEL_4;
 8001262:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8001266:	6043      	str	r3, [r0, #4]
    hdma_sdmmc1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001268:	2340      	movs	r3, #64	@ 0x40
 800126a:	6083      	str	r3, [r0, #8]
    hdma_sdmmc1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800126c:	2300      	movs	r3, #0
 800126e:	60c3      	str	r3, [r0, #12]
    hdma_sdmmc1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001270:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001274:	6102      	str	r2, [r0, #16]
    hdma_sdmmc1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001276:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800127a:	6142      	str	r2, [r0, #20]
    hdma_sdmmc1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800127c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001280:	6182      	str	r2, [r0, #24]
    hdma_sdmmc1_tx.Init.Mode = DMA_PFCTRL;
 8001282:	2220      	movs	r2, #32
 8001284:	61c2      	str	r2, [r0, #28]
    hdma_sdmmc1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001286:	6203      	str	r3, [r0, #32]
    hdma_sdmmc1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001288:	2304      	movs	r3, #4
 800128a:	6243      	str	r3, [r0, #36]	@ 0x24
    hdma_sdmmc1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800128c:	2303      	movs	r3, #3
 800128e:	6283      	str	r3, [r0, #40]	@ 0x28
    hdma_sdmmc1_tx.Init.MemBurst = DMA_MBURST_INC4;
 8001290:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001294:	62c3      	str	r3, [r0, #44]	@ 0x2c
    hdma_sdmmc1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001296:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800129a:	6303      	str	r3, [r0, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_tx) != HAL_OK)
 800129c:	f000 fa06 	bl	80016ac <HAL_DMA_Init>
 80012a0:	b988      	cbnz	r0, 80012c6 <HAL_SD_MspInit+0x162>
    __HAL_LINKDMA(hsd,hdmatx,hdma_sdmmc1_tx);
 80012a2:	4b10      	ldr	r3, [pc, #64]	@ (80012e4 <HAL_SD_MspInit+0x180>)
 80012a4:	63e3      	str	r3, [r4, #60]	@ 0x3c
 80012a6:	639c      	str	r4, [r3, #56]	@ 0x38
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 80012a8:	2200      	movs	r2, #0
 80012aa:	2105      	movs	r1, #5
 80012ac:	2031      	movs	r0, #49	@ 0x31
 80012ae:	f000 f99d 	bl	80015ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 80012b2:	2031      	movs	r0, #49	@ 0x31
 80012b4:	f000 f9ce 	bl	8001654 <HAL_NVIC_EnableIRQ>
}
 80012b8:	e766      	b.n	8001188 <HAL_SD_MspInit+0x24>
      Error_Handler();
 80012ba:	f7ff ff31 	bl	8001120 <Error_Handler>
 80012be:	e76f      	b.n	80011a0 <HAL_SD_MspInit+0x3c>
      Error_Handler();
 80012c0:	f7ff ff2e 	bl	8001120 <Error_Handler>
 80012c4:	e7c7      	b.n	8001256 <HAL_SD_MspInit+0xf2>
      Error_Handler();
 80012c6:	f7ff ff2b 	bl	8001120 <Error_Handler>
 80012ca:	e7ea      	b.n	80012a2 <HAL_SD_MspInit+0x13e>
 80012cc:	40012c00 	.word	0x40012c00
 80012d0:	40023800 	.word	0x40023800
 80012d4:	40020800 	.word	0x40020800
 80012d8:	40020c00 	.word	0x40020c00
 80012dc:	2000f0fc 	.word	0x2000f0fc
 80012e0:	40026458 	.word	0x40026458
 80012e4:	2000f09c 	.word	0x2000f09c
 80012e8:	400264a0 	.word	0x400264a0

080012ec <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012ec:	b510      	push	{r4, lr}
 80012ee:	b0a8      	sub	sp, #160	@ 0xa0
 80012f0:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f2:	2100      	movs	r1, #0
 80012f4:	9123      	str	r1, [sp, #140]	@ 0x8c
 80012f6:	9124      	str	r1, [sp, #144]	@ 0x90
 80012f8:	9125      	str	r1, [sp, #148]	@ 0x94
 80012fa:	9126      	str	r1, [sp, #152]	@ 0x98
 80012fc:	9127      	str	r1, [sp, #156]	@ 0x9c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80012fe:	2284      	movs	r2, #132	@ 0x84
 8001300:	a802      	add	r0, sp, #8
 8001302:	f007 fec9 	bl	8009098 <memset>
  if(huart->Instance==USART6)
 8001306:	6822      	ldr	r2, [r4, #0]
 8001308:	4b1c      	ldr	r3, [pc, #112]	@ (800137c <HAL_UART_MspInit+0x90>)
 800130a:	429a      	cmp	r2, r3
 800130c:	d001      	beq.n	8001312 <HAL_UART_MspInit+0x26>

    /* USER CODE END USART6_MspInit 1 */

  }

}
 800130e:	b028      	add	sp, #160	@ 0xa0
 8001310:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8001312:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001316:	9302      	str	r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001318:	a802      	add	r0, sp, #8
 800131a:	f001 f86d 	bl	80023f8 <HAL_RCCEx_PeriphCLKConfig>
 800131e:	bb48      	cbnz	r0, 8001374 <HAL_UART_MspInit+0x88>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001320:	4b17      	ldr	r3, [pc, #92]	@ (8001380 <HAL_UART_MspInit+0x94>)
 8001322:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001324:	f042 0220 	orr.w	r2, r2, #32
 8001328:	645a      	str	r2, [r3, #68]	@ 0x44
 800132a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800132c:	f002 0220 	and.w	r2, r2, #32
 8001330:	9200      	str	r2, [sp, #0]
 8001332:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001334:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001336:	f042 0204 	orr.w	r2, r2, #4
 800133a:	631a      	str	r2, [r3, #48]	@ 0x30
 800133c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800133e:	f003 0304 	and.w	r3, r3, #4
 8001342:	9301      	str	r3, [sp, #4]
 8001344:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8001346:	23c0      	movs	r3, #192	@ 0xc0
 8001348:	9323      	str	r3, [sp, #140]	@ 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800134a:	2302      	movs	r3, #2
 800134c:	9324      	str	r3, [sp, #144]	@ 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134e:	2400      	movs	r4, #0
 8001350:	9425      	str	r4, [sp, #148]	@ 0x94
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001352:	2303      	movs	r3, #3
 8001354:	9326      	str	r3, [sp, #152]	@ 0x98
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001356:	2308      	movs	r3, #8
 8001358:	9327      	str	r3, [sp, #156]	@ 0x9c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800135a:	a923      	add	r1, sp, #140	@ 0x8c
 800135c:	4809      	ldr	r0, [pc, #36]	@ (8001384 <HAL_UART_MspInit+0x98>)
 800135e:	f000 fbd3 	bl	8001b08 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8001362:	4622      	mov	r2, r4
 8001364:	2105      	movs	r1, #5
 8001366:	2047      	movs	r0, #71	@ 0x47
 8001368:	f000 f940 	bl	80015ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800136c:	2047      	movs	r0, #71	@ 0x47
 800136e:	f000 f971 	bl	8001654 <HAL_NVIC_EnableIRQ>
}
 8001372:	e7cc      	b.n	800130e <HAL_UART_MspInit+0x22>
      Error_Handler();
 8001374:	f7ff fed4 	bl	8001120 <Error_Handler>
 8001378:	e7d2      	b.n	8001320 <HAL_UART_MspInit+0x34>
 800137a:	bf00      	nop
 800137c:	40011400 	.word	0x40011400
 8001380:	40023800 	.word	0x40023800
 8001384:	40020800 	.word	0x40020800

08001388 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001388:	b530      	push	{r4, r5, lr}
 800138a:	b089      	sub	sp, #36	@ 0x24
 800138c:	4604      	mov	r4, r0
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 800138e:	4b21      	ldr	r3, [pc, #132]	@ (8001414 <HAL_InitTick+0x8c>)
 8001390:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001392:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001396:	641a      	str	r2, [r3, #64]	@ 0x40
 8001398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800139a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800139e:	9301      	str	r3, [sp, #4]
 80013a0:	9b01      	ldr	r3, [sp, #4]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80013a2:	a902      	add	r1, sp, #8
 80013a4:	a803      	add	r0, sp, #12
 80013a6:	f001 f809 	bl	80023bc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
  /* Compute TIM14 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80013aa:	9b06      	ldr	r3, [sp, #24]
 80013ac:	b9cb      	cbnz	r3, 80013e2 <HAL_InitTick+0x5a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80013ae:	f000 ffe5 	bl	800237c <HAL_RCC_GetPCLK1Freq>
 80013b2:	4603      	mov	r3, r0

  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 80013b4:	4818      	ldr	r0, [pc, #96]	@ (8001418 <HAL_InitTick+0x90>)
 80013b6:	4a19      	ldr	r2, [pc, #100]	@ (800141c <HAL_InitTick+0x94>)
 80013b8:	6002      	str	r2, [r0, #0]
   * Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 80013ba:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80013be:	60c2      	str	r2, [r0, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80013c0:	4a17      	ldr	r2, [pc, #92]	@ (8001420 <HAL_InitTick+0x98>)
 80013c2:	fba2 2303 	umull	r2, r3, r2, r3
 80013c6:	0c9b      	lsrs	r3, r3, #18
 80013c8:	3b01      	subs	r3, #1
  htim14.Init.Prescaler = uwPrescalerValue;
 80013ca:	6043      	str	r3, [r0, #4]
  htim14.Init.ClockDivision = 0;
 80013cc:	2300      	movs	r3, #0
 80013ce:	6103      	str	r3, [r0, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013d0:	6083      	str	r3, [r0, #8]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013d2:	6183      	str	r3, [r0, #24]

  status = HAL_TIM_Base_Init(&htim14);
 80013d4:	f002 f9dc 	bl	8003790 <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 80013d8:	4605      	mov	r5, r0
 80013da:	b130      	cbz	r0, 80013ea <HAL_InitTick+0x62>
    }
  }

 /* Return function status */
  return status;
}
 80013dc:	4628      	mov	r0, r5
 80013de:	b009      	add	sp, #36	@ 0x24
 80013e0:	bd30      	pop	{r4, r5, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80013e2:	f000 ffcb 	bl	800237c <HAL_RCC_GetPCLK1Freq>
 80013e6:	0043      	lsls	r3, r0, #1
 80013e8:	e7e4      	b.n	80013b4 <HAL_InitTick+0x2c>
    status = HAL_TIM_Base_Start_IT(&htim14);
 80013ea:	480b      	ldr	r0, [pc, #44]	@ (8001418 <HAL_InitTick+0x90>)
 80013ec:	f002 f830 	bl	8003450 <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 80013f0:	4605      	mov	r5, r0
 80013f2:	2800      	cmp	r0, #0
 80013f4:	d1f2      	bne.n	80013dc <HAL_InitTick+0x54>
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 80013f6:	202d      	movs	r0, #45	@ 0x2d
 80013f8:	f000 f92c 	bl	8001654 <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013fc:	2c0f      	cmp	r4, #15
 80013fe:	d901      	bls.n	8001404 <HAL_InitTick+0x7c>
        status = HAL_ERROR;
 8001400:	2501      	movs	r5, #1
 8001402:	e7eb      	b.n	80013dc <HAL_InitTick+0x54>
        HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority, 0U);
 8001404:	2200      	movs	r2, #0
 8001406:	4621      	mov	r1, r4
 8001408:	202d      	movs	r0, #45	@ 0x2d
 800140a:	f000 f8ef 	bl	80015ec <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800140e:	4b05      	ldr	r3, [pc, #20]	@ (8001424 <HAL_InitTick+0x9c>)
 8001410:	601c      	str	r4, [r3, #0]
 8001412:	e7e3      	b.n	80013dc <HAL_InitTick+0x54>
 8001414:	40023800 	.word	0x40023800
 8001418:	2000f1e0 	.word	0x2000f1e0
 800141c:	40002000 	.word	0x40002000
 8001420:	431bde83 	.word	0x431bde83
 8001424:	20000008 	.word	0x20000008

08001428 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001428:	e7fe      	b.n	8001428 <NMI_Handler>

0800142a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800142a:	e7fe      	b.n	800142a <HardFault_Handler>

0800142c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800142c:	e7fe      	b.n	800142c <MemManage_Handler>

0800142e <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800142e:	e7fe      	b.n	800142e <BusFault_Handler>

08001430 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001430:	e7fe      	b.n	8001430 <UsageFault_Handler>

08001432 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001432:	4770      	bx	lr

08001434 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8001434:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001436:	4802      	ldr	r0, [pc, #8]	@ (8001440 <TIM8_TRG_COM_TIM14_IRQHandler+0xc>)
 8001438:	f002 f866 	bl	8003508 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 800143c:	bd08      	pop	{r3, pc}
 800143e:	bf00      	nop
 8001440:	2000f1e0 	.word	0x2000f1e0

08001444 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8001444:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8001446:	4802      	ldr	r0, [pc, #8]	@ (8001450 <SDMMC1_IRQHandler+0xc>)
 8001448:	f001 febc 	bl	80031c4 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 800144c:	bd08      	pop	{r3, pc}
 800144e:	bf00      	nop
 8001450:	2000f15c 	.word	0x2000f15c

08001454 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001454:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_rx);
 8001456:	4802      	ldr	r0, [pc, #8]	@ (8001460 <DMA2_Stream3_IRQHandler+0xc>)
 8001458:	f000 fa66 	bl	8001928 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800145c:	bd08      	pop	{r3, pc}
 800145e:	bf00      	nop
 8001460:	2000f0fc 	.word	0x2000f0fc

08001464 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8001464:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_tx);
 8001466:	4802      	ldr	r0, [pc, #8]	@ (8001470 <DMA2_Stream6_IRQHandler+0xc>)
 8001468:	f000 fa5e 	bl	8001928 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800146c:	bd08      	pop	{r3, pc}
 800146e:	bf00      	nop
 8001470:	2000f09c 	.word	0x2000f09c

08001474 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001474:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001476:	4802      	ldr	r0, [pc, #8]	@ (8001480 <USART6_IRQHandler+0xc>)
 8001478:	f002 f9f2 	bl	8003860 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800147c:	bd08      	pop	{r3, pc}
 800147e:	bf00      	nop
 8001480:	2000f014 	.word	0x2000f014

08001484 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001484:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001486:	1e16      	subs	r6, r2, #0
 8001488:	dd07      	ble.n	800149a <_read+0x16>
 800148a:	460c      	mov	r4, r1
 800148c:	198d      	adds	r5, r1, r6
  {
    *ptr++ = __io_getchar();
 800148e:	f3af 8000 	nop.w
 8001492:	f804 0b01 	strb.w	r0, [r4], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001496:	42a5      	cmp	r5, r4
 8001498:	d1f9      	bne.n	800148e <_read+0xa>
  }

  return len;
}
 800149a:	4630      	mov	r0, r6
 800149c:	bd70      	pop	{r4, r5, r6, pc}

0800149e <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 800149e:	f04f 30ff 	mov.w	r0, #4294967295
 80014a2:	4770      	bx	lr

080014a4 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 80014a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014a8:	604b      	str	r3, [r1, #4]
  return 0;
}
 80014aa:	2000      	movs	r0, #0
 80014ac:	4770      	bx	lr

080014ae <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 80014ae:	2001      	movs	r0, #1
 80014b0:	4770      	bx	lr

080014b2 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 80014b2:	2000      	movs	r0, #0
 80014b4:	4770      	bx	lr
	...

080014b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014b8:	b508      	push	{r3, lr}
 80014ba:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014bc:	4a0c      	ldr	r2, [pc, #48]	@ (80014f0 <_sbrk+0x38>)
 80014be:	6812      	ldr	r2, [r2, #0]
 80014c0:	b152      	cbz	r2, 80014d8 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014c2:	4a0b      	ldr	r2, [pc, #44]	@ (80014f0 <_sbrk+0x38>)
 80014c4:	6810      	ldr	r0, [r2, #0]
 80014c6:	4403      	add	r3, r0
 80014c8:	4a0a      	ldr	r2, [pc, #40]	@ (80014f4 <_sbrk+0x3c>)
 80014ca:	490b      	ldr	r1, [pc, #44]	@ (80014f8 <_sbrk+0x40>)
 80014cc:	1a52      	subs	r2, r2, r1
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d806      	bhi.n	80014e0 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80014d2:	4a07      	ldr	r2, [pc, #28]	@ (80014f0 <_sbrk+0x38>)
 80014d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 80014d6:	bd08      	pop	{r3, pc}
    __sbrk_heap_end = &_end;
 80014d8:	4a05      	ldr	r2, [pc, #20]	@ (80014f0 <_sbrk+0x38>)
 80014da:	4908      	ldr	r1, [pc, #32]	@ (80014fc <_sbrk+0x44>)
 80014dc:	6011      	str	r1, [r2, #0]
 80014de:	e7f0      	b.n	80014c2 <_sbrk+0xa>
    errno = ENOMEM;
 80014e0:	f007 fe96 	bl	8009210 <__errno>
 80014e4:	230c      	movs	r3, #12
 80014e6:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80014e8:	f04f 30ff 	mov.w	r0, #4294967295
 80014ec:	e7f3      	b.n	80014d6 <_sbrk+0x1e>
 80014ee:	bf00      	nop
 80014f0:	2000f22c 	.word	0x2000f22c
 80014f4:	20050000 	.word	0x20050000
 80014f8:	00000400 	.word	0x00000400
 80014fc:	20015070 	.word	0x20015070

08001500 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001500:	4a03      	ldr	r2, [pc, #12]	@ (8001510 <SystemInit+0x10>)
 8001502:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001506:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800150a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800150e:	4770      	bx	lr
 8001510:	e000ed00 	.word	0xe000ed00

08001514 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001514:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800154c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001518:	f7ff fff2 	bl	8001500 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800151c:	480c      	ldr	r0, [pc, #48]	@ (8001550 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800151e:	490d      	ldr	r1, [pc, #52]	@ (8001554 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001520:	4a0d      	ldr	r2, [pc, #52]	@ (8001558 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001522:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001524:	e002      	b.n	800152c <LoopCopyDataInit>

08001526 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001526:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001528:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800152a:	3304      	adds	r3, #4

0800152c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800152c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800152e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001530:	d3f9      	bcc.n	8001526 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001532:	4a0a      	ldr	r2, [pc, #40]	@ (800155c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001534:	4c0a      	ldr	r4, [pc, #40]	@ (8001560 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001536:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001538:	e001      	b.n	800153e <LoopFillZerobss>

0800153a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800153a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800153c:	3204      	adds	r2, #4

0800153e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800153e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001540:	d3fb      	bcc.n	800153a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001542:	f007 fe6b 	bl	800921c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001546:	f7ff fcb7 	bl	8000eb8 <main>
  bx  lr    
 800154a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800154c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001550:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001554:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001558:	0800a114 	.word	0x0800a114
  ldr r2, =_sbss
 800155c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001560:	20015070 	.word	0x20015070

08001564 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001564:	e7fe      	b.n	8001564 <ADC_IRQHandler>

08001566 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001566:	b508      	push	{r3, lr}
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001568:	2003      	movs	r0, #3
 800156a:	f000 f82d 	bl	80015c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800156e:	200f      	movs	r0, #15
 8001570:	f7ff ff0a 	bl	8001388 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001574:	f7ff fdd6 	bl	8001124 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8001578:	2000      	movs	r0, #0
 800157a:	bd08      	pop	{r3, pc}

0800157c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800157c:	4a03      	ldr	r2, [pc, #12]	@ (800158c <HAL_IncTick+0x10>)
 800157e:	6811      	ldr	r1, [r2, #0]
 8001580:	4b03      	ldr	r3, [pc, #12]	@ (8001590 <HAL_IncTick+0x14>)
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	440b      	add	r3, r1
 8001586:	6013      	str	r3, [r2, #0]
}
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	2000f230 	.word	0x2000f230
 8001590:	20000004 	.word	0x20000004

08001594 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001594:	4b01      	ldr	r3, [pc, #4]	@ (800159c <HAL_GetTick+0x8>)
 8001596:	6818      	ldr	r0, [r3, #0]
}
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	2000f230 	.word	0x2000f230

080015a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015a0:	b538      	push	{r3, r4, r5, lr}
 80015a2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80015a4:	f7ff fff6 	bl	8001594 <HAL_GetTick>
 80015a8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015aa:	f1b4 3fff 	cmp.w	r4, #4294967295
 80015ae:	d002      	beq.n	80015b6 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80015b0:	4b04      	ldr	r3, [pc, #16]	@ (80015c4 <HAL_Delay+0x24>)
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015b6:	f7ff ffed 	bl	8001594 <HAL_GetTick>
 80015ba:	1b40      	subs	r0, r0, r5
 80015bc:	42a0      	cmp	r0, r4
 80015be:	d3fa      	bcc.n	80015b6 <HAL_Delay+0x16>
  {
  }
}
 80015c0:	bd38      	pop	{r3, r4, r5, pc}
 80015c2:	bf00      	nop
 80015c4:	20000004 	.word	0x20000004

080015c8 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015c8:	4a06      	ldr	r2, [pc, #24]	@ (80015e4 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 80015ca:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015cc:	0200      	lsls	r0, r0, #8
 80015ce:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015d2:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80015d6:	041b      	lsls	r3, r3, #16
 80015d8:	0c1b      	lsrs	r3, r3, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015da:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 80015dc:	4b02      	ldr	r3, [pc, #8]	@ (80015e8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80015de:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80015e0:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80015e2:	4770      	bx	lr
 80015e4:	e000ed00 	.word	0xe000ed00
 80015e8:	05fa0000 	.word	0x05fa0000

080015ec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015ec:	b500      	push	{lr}
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015ee:	4b16      	ldr	r3, [pc, #88]	@ (8001648 <HAL_NVIC_SetPriority+0x5c>)
 80015f0:	68db      	ldr	r3, [r3, #12]
 80015f2:	f3c3 2302 	ubfx	r3, r3, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015f6:	f1c3 0c07 	rsb	ip, r3, #7
 80015fa:	f1bc 0f04 	cmp.w	ip, #4
 80015fe:	bf28      	it	cs
 8001600:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001604:	f103 0e04 	add.w	lr, r3, #4
 8001608:	f1be 0f06 	cmp.w	lr, #6
 800160c:	bf8c      	ite	hi
 800160e:	3b03      	subhi	r3, #3
 8001610:	2300      	movls	r3, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001612:	f04f 3eff 	mov.w	lr, #4294967295
 8001616:	fa0e fc0c 	lsl.w	ip, lr, ip
 800161a:	ea21 010c 	bic.w	r1, r1, ip
 800161e:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001620:	fa0e fe03 	lsl.w	lr, lr, r3
 8001624:	ea22 020e 	bic.w	r2, r2, lr
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001628:	4311      	orrs	r1, r2
  if ((int32_t)(IRQn) >= 0)
 800162a:	2800      	cmp	r0, #0
 800162c:	db05      	blt.n	800163a <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800162e:	0109      	lsls	r1, r1, #4
 8001630:	b2c9      	uxtb	r1, r1
 8001632:	4b06      	ldr	r3, [pc, #24]	@ (800164c <HAL_NVIC_SetPriority+0x60>)
 8001634:	5419      	strb	r1, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001636:	f85d fb04 	ldr.w	pc, [sp], #4
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800163a:	f000 000f 	and.w	r0, r0, #15
 800163e:	0109      	lsls	r1, r1, #4
 8001640:	b2c9      	uxtb	r1, r1
 8001642:	4b03      	ldr	r3, [pc, #12]	@ (8001650 <HAL_NVIC_SetPriority+0x64>)
 8001644:	5419      	strb	r1, [r3, r0]
 8001646:	e7f6      	b.n	8001636 <HAL_NVIC_SetPriority+0x4a>
 8001648:	e000ed00 	.word	0xe000ed00
 800164c:	e000e400 	.word	0xe000e400
 8001650:	e000ed14 	.word	0xe000ed14

08001654 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001654:	2800      	cmp	r0, #0
 8001656:	db07      	blt.n	8001668 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001658:	0941      	lsrs	r1, r0, #5
 800165a:	f000 001f 	and.w	r0, r0, #31
 800165e:	2301      	movs	r3, #1
 8001660:	4083      	lsls	r3, r0
 8001662:	4a02      	ldr	r2, [pc, #8]	@ (800166c <HAL_NVIC_EnableIRQ+0x18>)
 8001664:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	e000e100 	.word	0xe000e100

08001670 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001670:	b410      	push	{r4}
 8001672:	4602      	mov	r2, r0
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001674:	6803      	ldr	r3, [r0, #0]
 8001676:	b2d8      	uxtb	r0, r3
 8001678:	3810      	subs	r0, #16
 800167a:	4909      	ldr	r1, [pc, #36]	@ (80016a0 <DMA_CalcBaseAndBitshift+0x30>)
 800167c:	fba1 4100 	umull	r4, r1, r1, r0
 8001680:	0909      	lsrs	r1, r1, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001682:	4c08      	ldr	r4, [pc, #32]	@ (80016a4 <DMA_CalcBaseAndBitshift+0x34>)
 8001684:	5c61      	ldrb	r1, [r4, r1]
 8001686:	65d1      	str	r1, [r2, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001688:	285f      	cmp	r0, #95	@ 0x5f
 800168a:	d906      	bls.n	800169a <DMA_CalcBaseAndBitshift+0x2a>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800168c:	f36f 0309 	bfc	r3, #0, #10
 8001690:	1d18      	adds	r0, r3, #4
 8001692:	6590      	str	r0, [r2, #88]	@ 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 8001694:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001698:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800169a:	4803      	ldr	r0, [pc, #12]	@ (80016a8 <DMA_CalcBaseAndBitshift+0x38>)
 800169c:	4018      	ands	r0, r3
 800169e:	e7f8      	b.n	8001692 <DMA_CalcBaseAndBitshift+0x22>
 80016a0:	aaaaaaab 	.word	0xaaaaaaab
 80016a4:	0800a034 	.word	0x0800a034
 80016a8:	fffffc00 	.word	0xfffffc00

080016ac <HAL_DMA_Init>:
{
 80016ac:	b538      	push	{r3, r4, r5, lr}
 80016ae:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80016b0:	f7ff ff70 	bl	8001594 <HAL_GetTick>
  if(hdma == NULL)
 80016b4:	2c00      	cmp	r4, #0
 80016b6:	f000 808c 	beq.w	80017d2 <HAL_DMA_Init+0x126>
 80016ba:	4605      	mov	r5, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 80016bc:	2302      	movs	r3, #2
 80016be:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  __HAL_UNLOCK(hdma);
 80016c2:	2300      	movs	r3, #0
 80016c4:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
  __HAL_DMA_DISABLE(hdma);
 80016c8:	6822      	ldr	r2, [r4, #0]
 80016ca:	6813      	ldr	r3, [r2, #0]
 80016cc:	f023 0301 	bic.w	r3, r3, #1
 80016d0:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80016d2:	6823      	ldr	r3, [r4, #0]
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	f012 0f01 	tst.w	r2, #1
 80016da:	d00a      	beq.n	80016f2 <HAL_DMA_Init+0x46>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80016dc:	f7ff ff5a 	bl	8001594 <HAL_GetTick>
 80016e0:	1b43      	subs	r3, r0, r5
 80016e2:	2b05      	cmp	r3, #5
 80016e4:	d9f5      	bls.n	80016d2 <HAL_DMA_Init+0x26>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80016e6:	2320      	movs	r3, #32
 80016e8:	6563      	str	r3, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80016ea:	2003      	movs	r0, #3
 80016ec:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
}
 80016f0:	bd38      	pop	{r3, r4, r5, pc}
  tmp = hdma->Instance->CR;
 80016f2:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80016f4:	4938      	ldr	r1, [pc, #224]	@ (80017d8 <HAL_DMA_Init+0x12c>)
 80016f6:	4011      	ands	r1, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80016f8:	6862      	ldr	r2, [r4, #4]
 80016fa:	68a0      	ldr	r0, [r4, #8]
 80016fc:	4302      	orrs	r2, r0
 80016fe:	68e0      	ldr	r0, [r4, #12]
 8001700:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001702:	6920      	ldr	r0, [r4, #16]
 8001704:	4302      	orrs	r2, r0
 8001706:	6960      	ldr	r0, [r4, #20]
 8001708:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800170a:	69a0      	ldr	r0, [r4, #24]
 800170c:	4302      	orrs	r2, r0
 800170e:	69e0      	ldr	r0, [r4, #28]
 8001710:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8001712:	6a20      	ldr	r0, [r4, #32]
 8001714:	4302      	orrs	r2, r0
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001716:	430a      	orrs	r2, r1
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001718:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800171a:	2904      	cmp	r1, #4
 800171c:	d021      	beq.n	8001762 <HAL_DMA_Init+0xb6>
  hdma->Instance->CR = tmp;  
 800171e:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8001720:	6821      	ldr	r1, [r4, #0]
 8001722:	694a      	ldr	r2, [r1, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001724:	f022 0207 	bic.w	r2, r2, #7
  tmp |= hdma->Init.FIFOMode;
 8001728:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800172a:	431a      	orrs	r2, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800172c:	2b04      	cmp	r3, #4
 800172e:	d10a      	bne.n	8001746 <HAL_DMA_Init+0x9a>
    tmp |= hdma->Init.FIFOThreshold;
 8001730:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8001732:	4302      	orrs	r2, r0
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001734:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001736:	b133      	cbz	r3, 8001746 <HAL_DMA_Init+0x9a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001738:	69a5      	ldr	r5, [r4, #24]
 800173a:	bb45      	cbnz	r5, 800178e <HAL_DMA_Init+0xe2>
  {
    switch (tmp)
 800173c:	2801      	cmp	r0, #1
 800173e:	d020      	beq.n	8001782 <HAL_DMA_Init+0xd6>
 8001740:	f030 0002 	bics.w	r0, r0, #2
 8001744:	d012      	beq.n	800176c <HAL_DMA_Init+0xc0>
  hdma->Instance->FCR = tmp;
 8001746:	614a      	str	r2, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001748:	4620      	mov	r0, r4
 800174a:	f7ff ff91 	bl	8001670 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800174e:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001750:	233f      	movs	r3, #63	@ 0x3f
 8001752:	4093      	lsls	r3, r2
 8001754:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001756:	2000      	movs	r0, #0
 8001758:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800175a:	2301      	movs	r3, #1
 800175c:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  return HAL_OK;
 8001760:	e7c6      	b.n	80016f0 <HAL_DMA_Init+0x44>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001762:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8001764:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8001766:	4301      	orrs	r1, r0
 8001768:	430a      	orrs	r2, r1
 800176a:	e7d8      	b.n	800171e <HAL_DMA_Init+0x72>
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800176c:	f3c3 6300 	ubfx	r3, r3, #24, #1
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001770:	2b00      	cmp	r3, #0
 8001772:	d0e8      	beq.n	8001746 <HAL_DMA_Init+0x9a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001774:	2340      	movs	r3, #64	@ 0x40
 8001776:	6563      	str	r3, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_RESET;
 8001778:	2300      	movs	r3, #0
 800177a:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        return HAL_ERROR; 
 800177e:	2001      	movs	r0, #1
 8001780:	e7b6      	b.n	80016f0 <HAL_DMA_Init+0x44>
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001782:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001786:	bf14      	ite	ne
 8001788:	2300      	movne	r3, #0
 800178a:	2301      	moveq	r3, #1
 800178c:	e7f0      	b.n	8001770 <HAL_DMA_Init+0xc4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800178e:	f5b5 5f00 	cmp.w	r5, #8192	@ 0x2000
 8001792:	d008      	beq.n	80017a6 <HAL_DMA_Init+0xfa>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001794:	2802      	cmp	r0, #2
 8001796:	d9ed      	bls.n	8001774 <HAL_DMA_Init+0xc8>
 8001798:	2803      	cmp	r0, #3
 800179a:	d1d4      	bne.n	8001746 <HAL_DMA_Init+0x9a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800179c:	f3c3 6300 	ubfx	r3, r3, #24, #1
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d0d0      	beq.n	8001746 <HAL_DMA_Init+0x9a>
 80017a4:	e7e6      	b.n	8001774 <HAL_DMA_Init+0xc8>
    switch (tmp)
 80017a6:	2803      	cmp	r0, #3
 80017a8:	d8cd      	bhi.n	8001746 <HAL_DMA_Init+0x9a>
 80017aa:	a501      	add	r5, pc, #4	@ (adr r5, 80017b0 <HAL_DMA_Init+0x104>)
 80017ac:	f855 f020 	ldr.w	pc, [r5, r0, lsl #2]
 80017b0:	08001775 	.word	0x08001775
 80017b4:	080017c1 	.word	0x080017c1
 80017b8:	08001775 	.word	0x08001775
 80017bc:	080017c7 	.word	0x080017c7
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80017c0:	f3c3 6300 	ubfx	r3, r3, #24, #1
 80017c4:	e7ec      	b.n	80017a0 <HAL_DMA_Init+0xf4>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80017c6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80017ca:	bf14      	ite	ne
 80017cc:	2300      	movne	r3, #0
 80017ce:	2301      	moveq	r3, #1
 80017d0:	e7e6      	b.n	80017a0 <HAL_DMA_Init+0xf4>
    return HAL_ERROR;
 80017d2:	2001      	movs	r0, #1
 80017d4:	e78c      	b.n	80016f0 <HAL_DMA_Init+0x44>
 80017d6:	bf00      	nop
 80017d8:	f010803f 	.word	0xf010803f

080017dc <HAL_DMA_Start_IT>:
{
 80017dc:	b470      	push	{r4, r5, r6}
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80017de:	6d84      	ldr	r4, [r0, #88]	@ 0x58
  __HAL_LOCK(hdma);
 80017e0:	f890 c034 	ldrb.w	ip, [r0, #52]	@ 0x34
 80017e4:	f1bc 0f01 	cmp.w	ip, #1
 80017e8:	d044      	beq.n	8001874 <HAL_DMA_Start_IT+0x98>
 80017ea:	f04f 0c01 	mov.w	ip, #1
 80017ee:	f880 c034 	strb.w	ip, [r0, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80017f2:	f890 c035 	ldrb.w	ip, [r0, #53]	@ 0x35
 80017f6:	fa5f fc8c 	uxtb.w	ip, ip
 80017fa:	f1bc 0f01 	cmp.w	ip, #1
 80017fe:	d005      	beq.n	800180c <HAL_DMA_Start_IT+0x30>
    __HAL_UNLOCK(hdma);	  
 8001800:	2300      	movs	r3, #0
 8001802:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
    status = HAL_BUSY;
 8001806:	2002      	movs	r0, #2
}
 8001808:	bc70      	pop	{r4, r5, r6}
 800180a:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 800180c:	2502      	movs	r5, #2
 800180e:	f880 5035 	strb.w	r5, [r0, #53]	@ 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001812:	2500      	movs	r5, #0
 8001814:	6545      	str	r5, [r0, #84]	@ 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001816:	6806      	ldr	r6, [r0, #0]
 8001818:	6835      	ldr	r5, [r6, #0]
 800181a:	f425 2580 	bic.w	r5, r5, #262144	@ 0x40000
 800181e:	6035      	str	r5, [r6, #0]
  hdma->Instance->NDTR = DataLength;
 8001820:	6805      	ldr	r5, [r0, #0]
 8001822:	606b      	str	r3, [r5, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001824:	6883      	ldr	r3, [r0, #8]
 8001826:	2b40      	cmp	r3, #64	@ 0x40
 8001828:	d01f      	beq.n	800186a <HAL_DMA_Start_IT+0x8e>
    hdma->Instance->PAR = SrcAddress;
 800182a:	6803      	ldr	r3, [r0, #0]
 800182c:	6099      	str	r1, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800182e:	6803      	ldr	r3, [r0, #0]
 8001830:	60da      	str	r2, [r3, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001832:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8001834:	233f      	movs	r3, #63	@ 0x3f
 8001836:	4093      	lsls	r3, r2
 8001838:	60a3      	str	r3, [r4, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800183a:	6802      	ldr	r2, [r0, #0]
 800183c:	6813      	ldr	r3, [r2, #0]
 800183e:	f043 0316 	orr.w	r3, r3, #22
 8001842:	6013      	str	r3, [r2, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001844:	6802      	ldr	r2, [r0, #0]
 8001846:	6953      	ldr	r3, [r2, #20]
 8001848:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800184c:	6153      	str	r3, [r2, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 800184e:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8001850:	b123      	cbz	r3, 800185c <HAL_DMA_Start_IT+0x80>
      hdma->Instance->CR  |= DMA_IT_HT;
 8001852:	6802      	ldr	r2, [r0, #0]
 8001854:	6813      	ldr	r3, [r2, #0]
 8001856:	f043 0308 	orr.w	r3, r3, #8
 800185a:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 800185c:	6802      	ldr	r2, [r0, #0]
 800185e:	6813      	ldr	r3, [r2, #0]
 8001860:	f043 0301 	orr.w	r3, r3, #1
 8001864:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001866:	2000      	movs	r0, #0
 8001868:	e7ce      	b.n	8001808 <HAL_DMA_Start_IT+0x2c>
    hdma->Instance->PAR = DstAddress;
 800186a:	6803      	ldr	r3, [r0, #0]
 800186c:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = SrcAddress;
 800186e:	6803      	ldr	r3, [r0, #0]
 8001870:	60d9      	str	r1, [r3, #12]
 8001872:	e7de      	b.n	8001832 <HAL_DMA_Start_IT+0x56>
  __HAL_LOCK(hdma);
 8001874:	2002      	movs	r0, #2
 8001876:	e7c7      	b.n	8001808 <HAL_DMA_Start_IT+0x2c>

08001878 <HAL_DMA_Abort>:
{
 8001878:	b570      	push	{r4, r5, r6, lr}
 800187a:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800187c:	6d86      	ldr	r6, [r0, #88]	@ 0x58
  uint32_t tickstart = HAL_GetTick();
 800187e:	f7ff fe89 	bl	8001594 <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001882:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8001886:	b2db      	uxtb	r3, r3
 8001888:	2b02      	cmp	r3, #2
 800188a:	d006      	beq.n	800189a <HAL_DMA_Abort+0x22>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800188c:	2380      	movs	r3, #128	@ 0x80
 800188e:	6563      	str	r3, [r4, #84]	@ 0x54
    return HAL_ERROR;
 8001890:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 8001892:	2300      	movs	r3, #0
 8001894:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 8001898:	bd70      	pop	{r4, r5, r6, pc}
 800189a:	4605      	mov	r5, r0
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800189c:	6822      	ldr	r2, [r4, #0]
 800189e:	6813      	ldr	r3, [r2, #0]
 80018a0:	f023 0316 	bic.w	r3, r3, #22
 80018a4:	6013      	str	r3, [r2, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80018a6:	6822      	ldr	r2, [r4, #0]
 80018a8:	6953      	ldr	r3, [r2, #20]
 80018aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80018ae:	6153      	str	r3, [r2, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80018b0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80018b2:	b1cb      	cbz	r3, 80018e8 <HAL_DMA_Abort+0x70>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80018b4:	6822      	ldr	r2, [r4, #0]
 80018b6:	6813      	ldr	r3, [r2, #0]
 80018b8:	f023 0308 	bic.w	r3, r3, #8
 80018bc:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80018be:	6822      	ldr	r2, [r4, #0]
 80018c0:	6813      	ldr	r3, [r2, #0]
 80018c2:	f023 0301 	bic.w	r3, r3, #1
 80018c6:	6013      	str	r3, [r2, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80018c8:	6823      	ldr	r3, [r4, #0]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f013 0f01 	tst.w	r3, #1
 80018d0:	d00e      	beq.n	80018f0 <HAL_DMA_Abort+0x78>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80018d2:	f7ff fe5f 	bl	8001594 <HAL_GetTick>
 80018d6:	1b43      	subs	r3, r0, r5
 80018d8:	2b05      	cmp	r3, #5
 80018da:	d9f5      	bls.n	80018c8 <HAL_DMA_Abort+0x50>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80018dc:	2320      	movs	r3, #32
 80018de:	6563      	str	r3, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80018e0:	2003      	movs	r0, #3
 80018e2:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
        return HAL_TIMEOUT;
 80018e6:	e7d4      	b.n	8001892 <HAL_DMA_Abort+0x1a>
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80018e8:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d1e2      	bne.n	80018b4 <HAL_DMA_Abort+0x3c>
 80018ee:	e7e6      	b.n	80018be <HAL_DMA_Abort+0x46>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80018f0:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80018f2:	233f      	movs	r3, #63	@ 0x3f
 80018f4:	4093      	lsls	r3, r2
 80018f6:	60b3      	str	r3, [r6, #8]
    hdma->State = HAL_DMA_STATE_READY;
 80018f8:	2301      	movs	r3, #1
 80018fa:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  return HAL_OK;
 80018fe:	2000      	movs	r0, #0
 8001900:	e7c7      	b.n	8001892 <HAL_DMA_Abort+0x1a>

08001902 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001902:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 8001906:	b2db      	uxtb	r3, r3
 8001908:	2b02      	cmp	r3, #2
 800190a:	d003      	beq.n	8001914 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800190c:	2380      	movs	r3, #128	@ 0x80
 800190e:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 8001910:	2001      	movs	r0, #1
 8001912:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_ABORT;
 8001914:	2305      	movs	r3, #5
 8001916:	f880 3035 	strb.w	r3, [r0, #53]	@ 0x35
    __HAL_DMA_DISABLE(hdma);
 800191a:	6802      	ldr	r2, [r0, #0]
 800191c:	6813      	ldr	r3, [r2, #0]
 800191e:	f023 0301 	bic.w	r3, r3, #1
 8001922:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8001924:	2000      	movs	r0, #0
}
 8001926:	4770      	bx	lr

08001928 <HAL_DMA_IRQHandler>:
{
 8001928:	b5f0      	push	{r4, r5, r6, r7, lr}
 800192a:	b083      	sub	sp, #12
 800192c:	4604      	mov	r4, r0
  __IO uint32_t count = 0;
 800192e:	2300      	movs	r3, #0
 8001930:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600;
 8001932:	4b72      	ldr	r3, [pc, #456]	@ (8001afc <HAL_DMA_IRQHandler+0x1d4>)
 8001934:	681e      	ldr	r6, [r3, #0]
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001936:	6d87      	ldr	r7, [r0, #88]	@ 0x58
  tmpisr = regs->ISR;
 8001938:	683d      	ldr	r5, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800193a:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 800193c:	2308      	movs	r3, #8
 800193e:	4093      	lsls	r3, r2
 8001940:	422b      	tst	r3, r5
 8001942:	d010      	beq.n	8001966 <HAL_DMA_IRQHandler+0x3e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001944:	6803      	ldr	r3, [r0, #0]
 8001946:	681a      	ldr	r2, [r3, #0]
 8001948:	f012 0f04 	tst.w	r2, #4
 800194c:	d00b      	beq.n	8001966 <HAL_DMA_IRQHandler+0x3e>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	f022 0204 	bic.w	r2, r2, #4
 8001954:	601a      	str	r2, [r3, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001956:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8001958:	2308      	movs	r3, #8
 800195a:	4093      	lsls	r3, r2
 800195c:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800195e:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8001960:	f043 0301 	orr.w	r3, r3, #1
 8001964:	6543      	str	r3, [r0, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001966:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001968:	2301      	movs	r3, #1
 800196a:	4093      	lsls	r3, r2
 800196c:	422b      	tst	r3, r5
 800196e:	d009      	beq.n	8001984 <HAL_DMA_IRQHandler+0x5c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001970:	6822      	ldr	r2, [r4, #0]
 8001972:	6952      	ldr	r2, [r2, #20]
 8001974:	f012 0f80 	tst.w	r2, #128	@ 0x80
 8001978:	d004      	beq.n	8001984 <HAL_DMA_IRQHandler+0x5c>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800197a:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800197c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800197e:	f043 0302 	orr.w	r3, r3, #2
 8001982:	6563      	str	r3, [r4, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001984:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001986:	2304      	movs	r3, #4
 8001988:	4093      	lsls	r3, r2
 800198a:	422b      	tst	r3, r5
 800198c:	d009      	beq.n	80019a2 <HAL_DMA_IRQHandler+0x7a>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800198e:	6822      	ldr	r2, [r4, #0]
 8001990:	6812      	ldr	r2, [r2, #0]
 8001992:	f012 0f02 	tst.w	r2, #2
 8001996:	d004      	beq.n	80019a2 <HAL_DMA_IRQHandler+0x7a>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001998:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800199a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800199c:	f043 0304 	orr.w	r3, r3, #4
 80019a0:	6563      	str	r3, [r4, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80019a2:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80019a4:	2310      	movs	r3, #16
 80019a6:	4093      	lsls	r3, r2
 80019a8:	422b      	tst	r3, r5
 80019aa:	d024      	beq.n	80019f6 <HAL_DMA_IRQHandler+0xce>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80019ac:	6822      	ldr	r2, [r4, #0]
 80019ae:	6812      	ldr	r2, [r2, #0]
 80019b0:	f012 0f08 	tst.w	r2, #8
 80019b4:	d01f      	beq.n	80019f6 <HAL_DMA_IRQHandler+0xce>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80019b6:	60bb      	str	r3, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80019b8:	6823      	ldr	r3, [r4, #0]
 80019ba:	681a      	ldr	r2, [r3, #0]
 80019bc:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 80019c0:	d00d      	beq.n	80019de <HAL_DMA_IRQHandler+0xb6>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 80019c8:	d104      	bne.n	80019d4 <HAL_DMA_IRQHandler+0xac>
          if(hdma->XferHalfCpltCallback != NULL)
 80019ca:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80019cc:	b19b      	cbz	r3, 80019f6 <HAL_DMA_IRQHandler+0xce>
            hdma->XferHalfCpltCallback(hdma);
 80019ce:	4620      	mov	r0, r4
 80019d0:	4798      	blx	r3
 80019d2:	e010      	b.n	80019f6 <HAL_DMA_IRQHandler+0xce>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80019d4:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80019d6:	b173      	cbz	r3, 80019f6 <HAL_DMA_IRQHandler+0xce>
            hdma->XferM1HalfCpltCallback(hdma);
 80019d8:	4620      	mov	r0, r4
 80019da:	4798      	blx	r3
 80019dc:	e00b      	b.n	80019f6 <HAL_DMA_IRQHandler+0xce>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80019de:	681a      	ldr	r2, [r3, #0]
 80019e0:	f412 7f80 	tst.w	r2, #256	@ 0x100
 80019e4:	d103      	bne.n	80019ee <HAL_DMA_IRQHandler+0xc6>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	f022 0208 	bic.w	r2, r2, #8
 80019ec:	601a      	str	r2, [r3, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 80019ee:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80019f0:	b10b      	cbz	r3, 80019f6 <HAL_DMA_IRQHandler+0xce>
          hdma->XferHalfCpltCallback(hdma);
 80019f2:	4620      	mov	r0, r4
 80019f4:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80019f6:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80019f8:	2320      	movs	r3, #32
 80019fa:	4093      	lsls	r3, r2
 80019fc:	422b      	tst	r3, r5
 80019fe:	d055      	beq.n	8001aac <HAL_DMA_IRQHandler+0x184>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001a00:	6822      	ldr	r2, [r4, #0]
 8001a02:	6812      	ldr	r2, [r2, #0]
 8001a04:	f012 0f10 	tst.w	r2, #16
 8001a08:	d050      	beq.n	8001aac <HAL_DMA_IRQHandler+0x184>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001a0a:	60bb      	str	r3, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001a0c:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8001a10:	b2db      	uxtb	r3, r3
 8001a12:	2b05      	cmp	r3, #5
 8001a14:	d00e      	beq.n	8001a34 <HAL_DMA_IRQHandler+0x10c>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001a16:	6823      	ldr	r3, [r4, #0]
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 8001a1e:	d033      	beq.n	8001a88 <HAL_DMA_IRQHandler+0x160>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8001a26:	d12a      	bne.n	8001a7e <HAL_DMA_IRQHandler+0x156>
          if(hdma->XferM1CpltCallback != NULL)
 8001a28:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d03e      	beq.n	8001aac <HAL_DMA_IRQHandler+0x184>
            hdma->XferM1CpltCallback(hdma);
 8001a2e:	4620      	mov	r0, r4
 8001a30:	4798      	blx	r3
 8001a32:	e03b      	b.n	8001aac <HAL_DMA_IRQHandler+0x184>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001a34:	6822      	ldr	r2, [r4, #0]
 8001a36:	6813      	ldr	r3, [r2, #0]
 8001a38:	f023 0316 	bic.w	r3, r3, #22
 8001a3c:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001a3e:	6822      	ldr	r2, [r4, #0]
 8001a40:	6953      	ldr	r3, [r2, #20]
 8001a42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001a46:	6153      	str	r3, [r2, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001a48:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001a4a:	b1a3      	cbz	r3, 8001a76 <HAL_DMA_IRQHandler+0x14e>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001a4c:	6822      	ldr	r2, [r4, #0]
 8001a4e:	6813      	ldr	r3, [r2, #0]
 8001a50:	f023 0308 	bic.w	r3, r3, #8
 8001a54:	6013      	str	r3, [r2, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a56:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001a58:	233f      	movs	r3, #63	@ 0x3f
 8001a5a:	4093      	lsls	r3, r2
 8001a5c:	60bb      	str	r3, [r7, #8]
        hdma->State = HAL_DMA_STATE_READY;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 8001a64:	2300      	movs	r3, #0
 8001a66:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferAbortCallback != NULL)
 8001a6a:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d043      	beq.n	8001af8 <HAL_DMA_IRQHandler+0x1d0>
          hdma->XferAbortCallback(hdma);
 8001a70:	4620      	mov	r0, r4
 8001a72:	4798      	blx	r3
 8001a74:	e040      	b.n	8001af8 <HAL_DMA_IRQHandler+0x1d0>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001a76:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d1e7      	bne.n	8001a4c <HAL_DMA_IRQHandler+0x124>
 8001a7c:	e7eb      	b.n	8001a56 <HAL_DMA_IRQHandler+0x12e>
          if(hdma->XferCpltCallback != NULL)
 8001a7e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001a80:	b1a3      	cbz	r3, 8001aac <HAL_DMA_IRQHandler+0x184>
            hdma->XferCpltCallback(hdma);
 8001a82:	4620      	mov	r0, r4
 8001a84:	4798      	blx	r3
 8001a86:	e011      	b.n	8001aac <HAL_DMA_IRQHandler+0x184>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001a88:	681a      	ldr	r2, [r3, #0]
 8001a8a:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8001a8e:	d109      	bne.n	8001aa4 <HAL_DMA_IRQHandler+0x17c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	f022 0210 	bic.w	r2, r2, #16
 8001a96:	601a      	str	r2, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferCpltCallback != NULL)
 8001aa4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001aa6:	b10b      	cbz	r3, 8001aac <HAL_DMA_IRQHandler+0x184>
          hdma->XferCpltCallback(hdma);
 8001aa8:	4620      	mov	r0, r4
 8001aaa:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001aac:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001aae:	b31b      	cbz	r3, 8001af8 <HAL_DMA_IRQHandler+0x1d0>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001ab0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001ab2:	f013 0f01 	tst.w	r3, #1
 8001ab6:	d01b      	beq.n	8001af0 <HAL_DMA_IRQHandler+0x1c8>
  uint32_t timeout = SystemCoreClock / 9600;
 8001ab8:	4b11      	ldr	r3, [pc, #68]	@ (8001b00 <HAL_DMA_IRQHandler+0x1d8>)
 8001aba:	fba3 3606 	umull	r3, r6, r3, r6
 8001abe:	0ab6      	lsrs	r6, r6, #10
      hdma->State = HAL_DMA_STATE_ABORT;
 8001ac0:	2305      	movs	r3, #5
 8001ac2:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 8001ac6:	6822      	ldr	r2, [r4, #0]
 8001ac8:	6813      	ldr	r3, [r2, #0]
 8001aca:	f023 0301 	bic.w	r3, r3, #1
 8001ace:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 8001ad0:	9b01      	ldr	r3, [sp, #4]
 8001ad2:	3301      	adds	r3, #1
 8001ad4:	9301      	str	r3, [sp, #4]
 8001ad6:	42b3      	cmp	r3, r6
 8001ad8:	d804      	bhi.n	8001ae4 <HAL_DMA_IRQHandler+0x1bc>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001ada:	6823      	ldr	r3, [r4, #0]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f013 0f01 	tst.w	r3, #1
 8001ae2:	d1f5      	bne.n	8001ad0 <HAL_DMA_IRQHandler+0x1a8>
      hdma->State = HAL_DMA_STATE_READY;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 8001aea:	2300      	movs	r3, #0
 8001aec:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    if(hdma->XferErrorCallback != NULL)
 8001af0:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8001af2:	b10b      	cbz	r3, 8001af8 <HAL_DMA_IRQHandler+0x1d0>
      hdma->XferErrorCallback(hdma);
 8001af4:	4620      	mov	r0, r4
 8001af6:	4798      	blx	r3
}
 8001af8:	b003      	add	sp, #12
 8001afa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001afc:	20000000 	.word	0x20000000
 8001b00:	1b4e81b5 	.word	0x1b4e81b5

08001b04 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8001b04:	6d40      	ldr	r0, [r0, #84]	@ 0x54
}
 8001b06:	4770      	bx	lr

08001b08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b0c:	b083      	sub	sp, #12
 8001b0e:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001b10:	4613      	mov	r3, r2
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001b12:	f04f 0e01 	mov.w	lr, #1
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001b16:	2503      	movs	r5, #3
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001b18:	f04f 080f 	mov.w	r8, #15
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b1c:	4c75      	ldr	r4, [pc, #468]	@ (8001cf4 <HAL_GPIO_Init+0x1ec>)
 8001b1e:	e04a      	b.n	8001bb6 <HAL_GPIO_Init+0xae>
        temp = GPIOx->OSPEEDR;
 8001b20:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001b22:	fa05 fa02 	lsl.w	sl, r5, r2
 8001b26:	ea27 0a0a 	bic.w	sl, r7, sl
        temp |= (GPIO_Init->Speed << (position * 2));
 8001b2a:	68cf      	ldr	r7, [r1, #12]
 8001b2c:	4097      	lsls	r7, r2
 8001b2e:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8001b32:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001b34:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b36:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b3a:	684f      	ldr	r7, [r1, #4]
 8001b3c:	f3c7 1700 	ubfx	r7, r7, #4, #1
 8001b40:	409f      	lsls	r7, r3
 8001b42:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->OTYPER = temp;
 8001b46:	6047      	str	r7, [r0, #4]
 8001b48:	e043      	b.n	8001bd2 <HAL_GPIO_Init+0xca>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001b4a:	2700      	movs	r7, #0
 8001b4c:	fa07 f70b 	lsl.w	r7, r7, fp
 8001b50:	ea47 070a 	orr.w	r7, r7, sl
        SYSCFG->EXTICR[position >> 2] = temp;
 8001b54:	f8cc 7008 	str.w	r7, [ip, #8]
        temp = EXTI->RTSR;
 8001b58:	68a7      	ldr	r7, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 8001b5a:	ea6f 0c09 	mvn.w	ip, r9
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b5e:	684e      	ldr	r6, [r1, #4]
 8001b60:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
        temp &= ~((uint32_t)iocurrent);
 8001b64:	bf0c      	ite	eq
 8001b66:	ea0c 0707 	andeq.w	r7, ip, r7
        {
          temp |= iocurrent;
 8001b6a:	ea49 0707 	orrne.w	r7, r9, r7
        }
        EXTI->RTSR = temp;
 8001b6e:	60a7      	str	r7, [r4, #8]

        temp = EXTI->FTSR;
 8001b70:	68e7      	ldr	r7, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b72:	684e      	ldr	r6, [r1, #4]
 8001b74:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
        temp &= ~((uint32_t)iocurrent);
 8001b78:	bf0c      	ite	eq
 8001b7a:	ea0c 0707 	andeq.w	r7, ip, r7
        {
          temp |= iocurrent;
 8001b7e:	ea49 0707 	orrne.w	r7, r9, r7
        }
        EXTI->FTSR = temp;
 8001b82:	60e7      	str	r7, [r4, #12]

        temp = EXTI->EMR;
 8001b84:	6867      	ldr	r7, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b86:	684e      	ldr	r6, [r1, #4]
 8001b88:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
        temp &= ~((uint32_t)iocurrent);
 8001b8c:	bf0c      	ite	eq
 8001b8e:	ea0c 0707 	andeq.w	r7, ip, r7
        {
          temp |= iocurrent;
 8001b92:	ea49 0707 	orrne.w	r7, r9, r7
        }
        EXTI->EMR = temp;
 8001b96:	6067      	str	r7, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b98:	6827      	ldr	r7, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b9a:	684e      	ldr	r6, [r1, #4]
 8001b9c:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
        temp &= ~((uint32_t)iocurrent);
 8001ba0:	bf0c      	ite	eq
 8001ba2:	ea0c 0707 	andeq.w	r7, ip, r7
        {
          temp |= iocurrent;
 8001ba6:	ea49 0707 	orrne.w	r7, r9, r7
        }
        EXTI->IMR = temp;
 8001baa:	6027      	str	r7, [r4, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001bac:	3301      	adds	r3, #1
 8001bae:	3202      	adds	r2, #2
 8001bb0:	2b10      	cmp	r3, #16
 8001bb2:	f000 809c 	beq.w	8001cee <HAL_GPIO_Init+0x1e6>
    ioposition = ((uint32_t)0x01) << position;
 8001bb6:	fa0e fc03 	lsl.w	ip, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001bba:	680f      	ldr	r7, [r1, #0]
 8001bbc:	ea0c 0907 	and.w	r9, ip, r7
    if (iocurrent == ioposition)
 8001bc0:	ea3c 0707 	bics.w	r7, ip, r7
 8001bc4:	d1f2      	bne.n	8001bac <HAL_GPIO_Init+0xa4>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001bc6:	684f      	ldr	r7, [r1, #4]
 8001bc8:	f007 0703 	and.w	r7, r7, #3
 8001bcc:	3f01      	subs	r7, #1
 8001bce:	2f01      	cmp	r7, #1
 8001bd0:	d9a6      	bls.n	8001b20 <HAL_GPIO_Init+0x18>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bd2:	684f      	ldr	r7, [r1, #4]
 8001bd4:	f007 0703 	and.w	r7, r7, #3
 8001bd8:	2f03      	cmp	r7, #3
 8001bda:	d023      	beq.n	8001c24 <HAL_GPIO_Init+0x11c>
        temp = GPIOx->PUPDR;
 8001bdc:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001bde:	fa05 fc02 	lsl.w	ip, r5, r2
 8001be2:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001be6:	688f      	ldr	r7, [r1, #8]
 8001be8:	4097      	lsls	r7, r2
 8001bea:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->PUPDR = temp;
 8001bee:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bf0:	684f      	ldr	r7, [r1, #4]
 8001bf2:	f007 0703 	and.w	r7, r7, #3
 8001bf6:	2f02      	cmp	r7, #2
 8001bf8:	d114      	bne.n	8001c24 <HAL_GPIO_Init+0x11c>
        temp = GPIOx->AFR[position >> 3];
 8001bfa:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 8001bfe:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 8001c02:	f8dc 7020 	ldr.w	r7, [ip, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001c06:	f003 0b07 	and.w	fp, r3, #7
 8001c0a:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001c0e:	fa08 fa0b 	lsl.w	sl, r8, fp
 8001c12:	ea27 0a0a 	bic.w	sl, r7, sl
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001c16:	690f      	ldr	r7, [r1, #16]
 8001c18:	fa07 f70b 	lsl.w	r7, r7, fp
 8001c1c:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->AFR[position >> 3] = temp;
 8001c20:	f8cc 7020 	str.w	r7, [ip, #32]
      temp = GPIOx->MODER;
 8001c24:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001c26:	fa05 fc02 	lsl.w	ip, r5, r2
 8001c2a:	ea27 0c0c 	bic.w	ip, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001c2e:	684f      	ldr	r7, [r1, #4]
 8001c30:	f007 0703 	and.w	r7, r7, #3
 8001c34:	4097      	lsls	r7, r2
 8001c36:	ea47 070c 	orr.w	r7, r7, ip
      GPIOx->MODER = temp;
 8001c3a:	6007      	str	r7, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c3c:	684f      	ldr	r7, [r1, #4]
 8001c3e:	f417 3f40 	tst.w	r7, #196608	@ 0x30000
 8001c42:	d0b3      	beq.n	8001bac <HAL_GPIO_Init+0xa4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c44:	4e2c      	ldr	r6, [pc, #176]	@ (8001cf8 <HAL_GPIO_Init+0x1f0>)
 8001c46:	6c77      	ldr	r7, [r6, #68]	@ 0x44
 8001c48:	f447 4780 	orr.w	r7, r7, #16384	@ 0x4000
 8001c4c:	6477      	str	r7, [r6, #68]	@ 0x44
 8001c4e:	6c77      	ldr	r7, [r6, #68]	@ 0x44
 8001c50:	f407 4780 	and.w	r7, r7, #16384	@ 0x4000
 8001c54:	9701      	str	r7, [sp, #4]
 8001c56:	9f01      	ldr	r7, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8001c58:	f023 0c03 	bic.w	ip, r3, #3
 8001c5c:	f10c 4c80 	add.w	ip, ip, #1073741824	@ 0x40000000
 8001c60:	f50c 3c9c 	add.w	ip, ip, #79872	@ 0x13800
 8001c64:	f8dc 7008 	ldr.w	r7, [ip, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001c68:	f003 0b03 	and.w	fp, r3, #3
 8001c6c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001c70:	fa08 fa0b 	lsl.w	sl, r8, fp
 8001c74:	ea27 0a0a 	bic.w	sl, r7, sl
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001c78:	4f20      	ldr	r7, [pc, #128]	@ (8001cfc <HAL_GPIO_Init+0x1f4>)
 8001c7a:	42b8      	cmp	r0, r7
 8001c7c:	f43f af65 	beq.w	8001b4a <HAL_GPIO_Init+0x42>
 8001c80:	f5a6 5650 	sub.w	r6, r6, #13312	@ 0x3400
 8001c84:	42b0      	cmp	r0, r6
 8001c86:	d022      	beq.n	8001cce <HAL_GPIO_Init+0x1c6>
 8001c88:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8001c8c:	42b0      	cmp	r0, r6
 8001c8e:	d020      	beq.n	8001cd2 <HAL_GPIO_Init+0x1ca>
 8001c90:	f507 6740 	add.w	r7, r7, #3072	@ 0xc00
 8001c94:	42b8      	cmp	r0, r7
 8001c96:	d01e      	beq.n	8001cd6 <HAL_GPIO_Init+0x1ce>
 8001c98:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 8001c9c:	42b8      	cmp	r0, r7
 8001c9e:	d01c      	beq.n	8001cda <HAL_GPIO_Init+0x1d2>
 8001ca0:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 8001ca4:	42b8      	cmp	r0, r7
 8001ca6:	d01a      	beq.n	8001cde <HAL_GPIO_Init+0x1d6>
 8001ca8:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 8001cac:	42b8      	cmp	r0, r7
 8001cae:	d018      	beq.n	8001ce2 <HAL_GPIO_Init+0x1da>
 8001cb0:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 8001cb4:	42b8      	cmp	r0, r7
 8001cb6:	d016      	beq.n	8001ce6 <HAL_GPIO_Init+0x1de>
 8001cb8:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 8001cbc:	42b8      	cmp	r0, r7
 8001cbe:	d014      	beq.n	8001cea <HAL_GPIO_Init+0x1e2>
 8001cc0:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 8001cc4:	42b8      	cmp	r0, r7
 8001cc6:	bf14      	ite	ne
 8001cc8:	270a      	movne	r7, #10
 8001cca:	2709      	moveq	r7, #9
 8001ccc:	e73e      	b.n	8001b4c <HAL_GPIO_Init+0x44>
 8001cce:	2701      	movs	r7, #1
 8001cd0:	e73c      	b.n	8001b4c <HAL_GPIO_Init+0x44>
 8001cd2:	2702      	movs	r7, #2
 8001cd4:	e73a      	b.n	8001b4c <HAL_GPIO_Init+0x44>
 8001cd6:	2703      	movs	r7, #3
 8001cd8:	e738      	b.n	8001b4c <HAL_GPIO_Init+0x44>
 8001cda:	2704      	movs	r7, #4
 8001cdc:	e736      	b.n	8001b4c <HAL_GPIO_Init+0x44>
 8001cde:	2705      	movs	r7, #5
 8001ce0:	e734      	b.n	8001b4c <HAL_GPIO_Init+0x44>
 8001ce2:	2706      	movs	r7, #6
 8001ce4:	e732      	b.n	8001b4c <HAL_GPIO_Init+0x44>
 8001ce6:	2707      	movs	r7, #7
 8001ce8:	e730      	b.n	8001b4c <HAL_GPIO_Init+0x44>
 8001cea:	2708      	movs	r7, #8
 8001cec:	e72e      	b.n	8001b4c <HAL_GPIO_Init+0x44>
      }
    }
  }
}
 8001cee:	b003      	add	sp, #12
 8001cf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001cf4:	40013c00 	.word	0x40013c00
 8001cf8:	40023800 	.word	0x40023800
 8001cfc:	40020000 	.word	0x40020000

08001d00 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d00:	6903      	ldr	r3, [r0, #16]
 8001d02:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8001d04:	bf14      	ite	ne
 8001d06:	2001      	movne	r0, #1
 8001d08:	2000      	moveq	r0, #0
 8001d0a:	4770      	bx	lr

08001d0c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d0c:	b10a      	cbz	r2, 8001d12 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d0e:	6181      	str	r1, [r0, #24]
 8001d10:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001d12:	0409      	lsls	r1, r1, #16
 8001d14:	6181      	str	r1, [r0, #24]
  }
}
 8001d16:	4770      	bx	lr

08001d18 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001d18:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001d1a:	ea01 0203 	and.w	r2, r1, r3
 8001d1e:	ea21 0103 	bic.w	r1, r1, r3
 8001d22:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8001d26:	6181      	str	r1, [r0, #24]
}
 8001d28:	4770      	bx	lr
	...

08001d2c <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d2c:	2800      	cmp	r0, #0
 8001d2e:	f000 8202 	beq.w	8002136 <HAL_RCC_OscConfig+0x40a>
{
 8001d32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d3a:	6803      	ldr	r3, [r0, #0]
 8001d3c:	f013 0f01 	tst.w	r3, #1
 8001d40:	d029      	beq.n	8001d96 <HAL_RCC_OscConfig+0x6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d42:	4b96      	ldr	r3, [pc, #600]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	f003 030c 	and.w	r3, r3, #12
 8001d4a:	2b04      	cmp	r3, #4
 8001d4c:	d01a      	beq.n	8001d84 <HAL_RCC_OscConfig+0x58>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d4e:	4b93      	ldr	r3, [pc, #588]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	f003 030c 	and.w	r3, r3, #12
 8001d56:	2b08      	cmp	r3, #8
 8001d58:	d00f      	beq.n	8001d7a <HAL_RCC_OscConfig+0x4e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d5a:	6863      	ldr	r3, [r4, #4]
 8001d5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d60:	d040      	beq.n	8001de4 <HAL_RCC_OscConfig+0xb8>
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d154      	bne.n	8001e10 <HAL_RCC_OscConfig+0xe4>
 8001d66:	4b8d      	ldr	r3, [pc, #564]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001d6e:	601a      	str	r2, [r3, #0]
 8001d70:	681a      	ldr	r2, [r3, #0]
 8001d72:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001d76:	601a      	str	r2, [r3, #0]
 8001d78:	e039      	b.n	8001dee <HAL_RCC_OscConfig+0xc2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d7a:	4b88      	ldr	r3, [pc, #544]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8001d82:	d0ea      	beq.n	8001d5a <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d84:	4b85      	ldr	r3, [pc, #532]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001d8c:	d003      	beq.n	8001d96 <HAL_RCC_OscConfig+0x6a>
 8001d8e:	6863      	ldr	r3, [r4, #4]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	f000 81d2 	beq.w	800213a <HAL_RCC_OscConfig+0x40e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d96:	6823      	ldr	r3, [r4, #0]
 8001d98:	f013 0f02 	tst.w	r3, #2
 8001d9c:	d074      	beq.n	8001e88 <HAL_RCC_OscConfig+0x15c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d9e:	4b7f      	ldr	r3, [pc, #508]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	f013 0f0c 	tst.w	r3, #12
 8001da6:	d05e      	beq.n	8001e66 <HAL_RCC_OscConfig+0x13a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001da8:	4b7c      	ldr	r3, [pc, #496]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001daa:	689b      	ldr	r3, [r3, #8]
 8001dac:	f003 030c 	and.w	r3, r3, #12
 8001db0:	2b08      	cmp	r3, #8
 8001db2:	d053      	beq.n	8001e5c <HAL_RCC_OscConfig+0x130>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001db4:	68e3      	ldr	r3, [r4, #12]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	f000 8089 	beq.w	8001ece <HAL_RCC_OscConfig+0x1a2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001dbc:	4a77      	ldr	r2, [pc, #476]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001dbe:	6813      	ldr	r3, [r2, #0]
 8001dc0:	f043 0301 	orr.w	r3, r3, #1
 8001dc4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dc6:	f7ff fbe5 	bl	8001594 <HAL_GetTick>
 8001dca:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dcc:	4e73      	ldr	r6, [pc, #460]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001dce:	6833      	ldr	r3, [r6, #0]
 8001dd0:	f013 0f02 	tst.w	r3, #2
 8001dd4:	d172      	bne.n	8001ebc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dd6:	f7ff fbdd 	bl	8001594 <HAL_GetTick>
 8001dda:	1b40      	subs	r0, r0, r5
 8001ddc:	2802      	cmp	r0, #2
 8001dde:	d9f6      	bls.n	8001dce <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_TIMEOUT;
 8001de0:	2003      	movs	r0, #3
 8001de2:	e1af      	b.n	8002144 <HAL_RCC_OscConfig+0x418>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001de4:	4a6d      	ldr	r2, [pc, #436]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001de6:	6813      	ldr	r3, [r2, #0]
 8001de8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001dec:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001dee:	6863      	ldr	r3, [r4, #4]
 8001df0:	b32b      	cbz	r3, 8001e3e <HAL_RCC_OscConfig+0x112>
        tickstart = HAL_GetTick();
 8001df2:	f7ff fbcf 	bl	8001594 <HAL_GetTick>
 8001df6:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001df8:	4e68      	ldr	r6, [pc, #416]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001dfa:	6833      	ldr	r3, [r6, #0]
 8001dfc:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001e00:	d1c9      	bne.n	8001d96 <HAL_RCC_OscConfig+0x6a>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e02:	f7ff fbc7 	bl	8001594 <HAL_GetTick>
 8001e06:	1b40      	subs	r0, r0, r5
 8001e08:	2864      	cmp	r0, #100	@ 0x64
 8001e0a:	d9f6      	bls.n	8001dfa <HAL_RCC_OscConfig+0xce>
            return HAL_TIMEOUT;
 8001e0c:	2003      	movs	r0, #3
 8001e0e:	e199      	b.n	8002144 <HAL_RCC_OscConfig+0x418>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e10:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e14:	d009      	beq.n	8001e2a <HAL_RCC_OscConfig+0xfe>
 8001e16:	4b61      	ldr	r3, [pc, #388]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001e1e:	601a      	str	r2, [r3, #0]
 8001e20:	681a      	ldr	r2, [r3, #0]
 8001e22:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001e26:	601a      	str	r2, [r3, #0]
 8001e28:	e7e1      	b.n	8001dee <HAL_RCC_OscConfig+0xc2>
 8001e2a:	4b5c      	ldr	r3, [pc, #368]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8001e32:	601a      	str	r2, [r3, #0]
 8001e34:	681a      	ldr	r2, [r3, #0]
 8001e36:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001e3a:	601a      	str	r2, [r3, #0]
 8001e3c:	e7d7      	b.n	8001dee <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8001e3e:	f7ff fba9 	bl	8001594 <HAL_GetTick>
 8001e42:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e44:	4e55      	ldr	r6, [pc, #340]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001e46:	6833      	ldr	r3, [r6, #0]
 8001e48:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001e4c:	d0a3      	beq.n	8001d96 <HAL_RCC_OscConfig+0x6a>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e4e:	f7ff fba1 	bl	8001594 <HAL_GetTick>
 8001e52:	1b40      	subs	r0, r0, r5
 8001e54:	2864      	cmp	r0, #100	@ 0x64
 8001e56:	d9f6      	bls.n	8001e46 <HAL_RCC_OscConfig+0x11a>
            return HAL_TIMEOUT;
 8001e58:	2003      	movs	r0, #3
 8001e5a:	e173      	b.n	8002144 <HAL_RCC_OscConfig+0x418>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e5c:	4b4f      	ldr	r3, [pc, #316]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8001e64:	d1a6      	bne.n	8001db4 <HAL_RCC_OscConfig+0x88>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e66:	4b4d      	ldr	r3, [pc, #308]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f013 0f02 	tst.w	r3, #2
 8001e6e:	d003      	beq.n	8001e78 <HAL_RCC_OscConfig+0x14c>
 8001e70:	68e3      	ldr	r3, [r4, #12]
 8001e72:	2b01      	cmp	r3, #1
 8001e74:	f040 8163 	bne.w	800213e <HAL_RCC_OscConfig+0x412>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e78:	4a48      	ldr	r2, [pc, #288]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001e7a:	6813      	ldr	r3, [r2, #0]
 8001e7c:	6921      	ldr	r1, [r4, #16]
 8001e7e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8001e82:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001e86:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e88:	6823      	ldr	r3, [r4, #0]
 8001e8a:	f013 0f08 	tst.w	r3, #8
 8001e8e:	d046      	beq.n	8001f1e <HAL_RCC_OscConfig+0x1f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001e90:	6963      	ldr	r3, [r4, #20]
 8001e92:	b383      	cbz	r3, 8001ef6 <HAL_RCC_OscConfig+0x1ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e94:	4a41      	ldr	r2, [pc, #260]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001e96:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 8001e98:	f043 0301 	orr.w	r3, r3, #1
 8001e9c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e9e:	f7ff fb79 	bl	8001594 <HAL_GetTick>
 8001ea2:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ea4:	4e3d      	ldr	r6, [pc, #244]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001ea6:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8001ea8:	f013 0f02 	tst.w	r3, #2
 8001eac:	d137      	bne.n	8001f1e <HAL_RCC_OscConfig+0x1f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001eae:	f7ff fb71 	bl	8001594 <HAL_GetTick>
 8001eb2:	1b40      	subs	r0, r0, r5
 8001eb4:	2802      	cmp	r0, #2
 8001eb6:	d9f6      	bls.n	8001ea6 <HAL_RCC_OscConfig+0x17a>
        {
          return HAL_TIMEOUT;
 8001eb8:	2003      	movs	r0, #3
 8001eba:	e143      	b.n	8002144 <HAL_RCC_OscConfig+0x418>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ebc:	4a37      	ldr	r2, [pc, #220]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001ebe:	6813      	ldr	r3, [r2, #0]
 8001ec0:	6921      	ldr	r1, [r4, #16]
 8001ec2:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8001ec6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001eca:	6013      	str	r3, [r2, #0]
 8001ecc:	e7dc      	b.n	8001e88 <HAL_RCC_OscConfig+0x15c>
        __HAL_RCC_HSI_DISABLE();
 8001ece:	4a33      	ldr	r2, [pc, #204]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001ed0:	6813      	ldr	r3, [r2, #0]
 8001ed2:	f023 0301 	bic.w	r3, r3, #1
 8001ed6:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001ed8:	f7ff fb5c 	bl	8001594 <HAL_GetTick>
 8001edc:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ede:	4e2f      	ldr	r6, [pc, #188]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001ee0:	6833      	ldr	r3, [r6, #0]
 8001ee2:	f013 0f02 	tst.w	r3, #2
 8001ee6:	d0cf      	beq.n	8001e88 <HAL_RCC_OscConfig+0x15c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ee8:	f7ff fb54 	bl	8001594 <HAL_GetTick>
 8001eec:	1b40      	subs	r0, r0, r5
 8001eee:	2802      	cmp	r0, #2
 8001ef0:	d9f6      	bls.n	8001ee0 <HAL_RCC_OscConfig+0x1b4>
            return HAL_TIMEOUT;
 8001ef2:	2003      	movs	r0, #3
 8001ef4:	e126      	b.n	8002144 <HAL_RCC_OscConfig+0x418>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ef6:	4a29      	ldr	r2, [pc, #164]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001ef8:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 8001efa:	f023 0301 	bic.w	r3, r3, #1
 8001efe:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f00:	f7ff fb48 	bl	8001594 <HAL_GetTick>
 8001f04:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f06:	4e25      	ldr	r6, [pc, #148]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001f08:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8001f0a:	f013 0f02 	tst.w	r3, #2
 8001f0e:	d006      	beq.n	8001f1e <HAL_RCC_OscConfig+0x1f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f10:	f7ff fb40 	bl	8001594 <HAL_GetTick>
 8001f14:	1b40      	subs	r0, r0, r5
 8001f16:	2802      	cmp	r0, #2
 8001f18:	d9f6      	bls.n	8001f08 <HAL_RCC_OscConfig+0x1dc>
        {
          return HAL_TIMEOUT;
 8001f1a:	2003      	movs	r0, #3
 8001f1c:	e112      	b.n	8002144 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f1e:	6823      	ldr	r3, [r4, #0]
 8001f20:	f013 0f04 	tst.w	r3, #4
 8001f24:	d07e      	beq.n	8002024 <HAL_RCC_OscConfig+0x2f8>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f26:	4b1d      	ldr	r3, [pc, #116]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2a:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8001f2e:	d11e      	bne.n	8001f6e <HAL_RCC_OscConfig+0x242>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f30:	4b1a      	ldr	r3, [pc, #104]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001f32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f34:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001f38:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f40:	9301      	str	r3, [sp, #4]
 8001f42:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001f44:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f46:	4b16      	ldr	r3, [pc, #88]	@ (8001fa0 <HAL_RCC_OscConfig+0x274>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001f4e:	d010      	beq.n	8001f72 <HAL_RCC_OscConfig+0x246>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f50:	68a3      	ldr	r3, [r4, #8]
 8001f52:	2b01      	cmp	r3, #1
 8001f54:	d026      	beq.n	8001fa4 <HAL_RCC_OscConfig+0x278>
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d13c      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x2a8>
 8001f5a:	4b10      	ldr	r3, [pc, #64]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001f5c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001f5e:	f022 0201 	bic.w	r2, r2, #1
 8001f62:	671a      	str	r2, [r3, #112]	@ 0x70
 8001f64:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001f66:	f022 0204 	bic.w	r2, r2, #4
 8001f6a:	671a      	str	r2, [r3, #112]	@ 0x70
 8001f6c:	e01f      	b.n	8001fae <HAL_RCC_OscConfig+0x282>
  FlagStatus pwrclkchanged = RESET;
 8001f6e:	2500      	movs	r5, #0
 8001f70:	e7e9      	b.n	8001f46 <HAL_RCC_OscConfig+0x21a>
      PWR->CR1 |= PWR_CR1_DBP;
 8001f72:	4a0b      	ldr	r2, [pc, #44]	@ (8001fa0 <HAL_RCC_OscConfig+0x274>)
 8001f74:	6813      	ldr	r3, [r2, #0]
 8001f76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f7a:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001f7c:	f7ff fb0a 	bl	8001594 <HAL_GetTick>
 8001f80:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f82:	4f07      	ldr	r7, [pc, #28]	@ (8001fa0 <HAL_RCC_OscConfig+0x274>)
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001f8a:	d1e1      	bne.n	8001f50 <HAL_RCC_OscConfig+0x224>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f8c:	f7ff fb02 	bl	8001594 <HAL_GetTick>
 8001f90:	1b80      	subs	r0, r0, r6
 8001f92:	2864      	cmp	r0, #100	@ 0x64
 8001f94:	d9f6      	bls.n	8001f84 <HAL_RCC_OscConfig+0x258>
          return HAL_TIMEOUT;
 8001f96:	2003      	movs	r0, #3
 8001f98:	e0d4      	b.n	8002144 <HAL_RCC_OscConfig+0x418>
 8001f9a:	bf00      	nop
 8001f9c:	40023800 	.word	0x40023800
 8001fa0:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fa4:	4a6e      	ldr	r2, [pc, #440]	@ (8002160 <HAL_RCC_OscConfig+0x434>)
 8001fa6:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8001fa8:	f043 0301 	orr.w	r3, r3, #1
 8001fac:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001fae:	68a3      	ldr	r3, [r4, #8]
 8001fb0:	b333      	cbz	r3, 8002000 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fb2:	f7ff faef 	bl	8001594 <HAL_GetTick>
 8001fb6:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fb8:	4f69      	ldr	r7, [pc, #420]	@ (8002160 <HAL_RCC_OscConfig+0x434>)
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fba:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fbe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001fc0:	f013 0f02 	tst.w	r3, #2
 8001fc4:	d12d      	bne.n	8002022 <HAL_RCC_OscConfig+0x2f6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fc6:	f7ff fae5 	bl	8001594 <HAL_GetTick>
 8001fca:	1b80      	subs	r0, r0, r6
 8001fcc:	4540      	cmp	r0, r8
 8001fce:	d9f6      	bls.n	8001fbe <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8001fd0:	2003      	movs	r0, #3
 8001fd2:	e0b7      	b.n	8002144 <HAL_RCC_OscConfig+0x418>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fd4:	2b05      	cmp	r3, #5
 8001fd6:	d009      	beq.n	8001fec <HAL_RCC_OscConfig+0x2c0>
 8001fd8:	4b61      	ldr	r3, [pc, #388]	@ (8002160 <HAL_RCC_OscConfig+0x434>)
 8001fda:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001fdc:	f022 0201 	bic.w	r2, r2, #1
 8001fe0:	671a      	str	r2, [r3, #112]	@ 0x70
 8001fe2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001fe4:	f022 0204 	bic.w	r2, r2, #4
 8001fe8:	671a      	str	r2, [r3, #112]	@ 0x70
 8001fea:	e7e0      	b.n	8001fae <HAL_RCC_OscConfig+0x282>
 8001fec:	4b5c      	ldr	r3, [pc, #368]	@ (8002160 <HAL_RCC_OscConfig+0x434>)
 8001fee:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001ff0:	f042 0204 	orr.w	r2, r2, #4
 8001ff4:	671a      	str	r2, [r3, #112]	@ 0x70
 8001ff6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001ff8:	f042 0201 	orr.w	r2, r2, #1
 8001ffc:	671a      	str	r2, [r3, #112]	@ 0x70
 8001ffe:	e7d6      	b.n	8001fae <HAL_RCC_OscConfig+0x282>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002000:	f7ff fac8 	bl	8001594 <HAL_GetTick>
 8002004:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002006:	4f56      	ldr	r7, [pc, #344]	@ (8002160 <HAL_RCC_OscConfig+0x434>)
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002008:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800200c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800200e:	f013 0f02 	tst.w	r3, #2
 8002012:	d006      	beq.n	8002022 <HAL_RCC_OscConfig+0x2f6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002014:	f7ff fabe 	bl	8001594 <HAL_GetTick>
 8002018:	1b80      	subs	r0, r0, r6
 800201a:	4540      	cmp	r0, r8
 800201c:	d9f6      	bls.n	800200c <HAL_RCC_OscConfig+0x2e0>
        {
          return HAL_TIMEOUT;
 800201e:	2003      	movs	r0, #3
 8002020:	e090      	b.n	8002144 <HAL_RCC_OscConfig+0x418>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002022:	b9fd      	cbnz	r5, 8002064 <HAL_RCC_OscConfig+0x338>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002024:	69a3      	ldr	r3, [r4, #24]
 8002026:	2b00      	cmp	r3, #0
 8002028:	f000 808b 	beq.w	8002142 <HAL_RCC_OscConfig+0x416>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800202c:	4a4c      	ldr	r2, [pc, #304]	@ (8002160 <HAL_RCC_OscConfig+0x434>)
 800202e:	6892      	ldr	r2, [r2, #8]
 8002030:	f002 020c 	and.w	r2, r2, #12
 8002034:	2a08      	cmp	r2, #8
 8002036:	d058      	beq.n	80020ea <HAL_RCC_OscConfig+0x3be>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002038:	2b02      	cmp	r3, #2
 800203a:	d019      	beq.n	8002070 <HAL_RCC_OscConfig+0x344>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800203c:	4a48      	ldr	r2, [pc, #288]	@ (8002160 <HAL_RCC_OscConfig+0x434>)
 800203e:	6813      	ldr	r3, [r2, #0]
 8002040:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002044:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002046:	f7ff faa5 	bl	8001594 <HAL_GetTick>
 800204a:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800204c:	4d44      	ldr	r5, [pc, #272]	@ (8002160 <HAL_RCC_OscConfig+0x434>)
 800204e:	682b      	ldr	r3, [r5, #0]
 8002050:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002054:	d047      	beq.n	80020e6 <HAL_RCC_OscConfig+0x3ba>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002056:	f7ff fa9d 	bl	8001594 <HAL_GetTick>
 800205a:	1b00      	subs	r0, r0, r4
 800205c:	2802      	cmp	r0, #2
 800205e:	d9f6      	bls.n	800204e <HAL_RCC_OscConfig+0x322>
          {
            return HAL_TIMEOUT;
 8002060:	2003      	movs	r0, #3
 8002062:	e06f      	b.n	8002144 <HAL_RCC_OscConfig+0x418>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002064:	4a3e      	ldr	r2, [pc, #248]	@ (8002160 <HAL_RCC_OscConfig+0x434>)
 8002066:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8002068:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800206c:	6413      	str	r3, [r2, #64]	@ 0x40
 800206e:	e7d9      	b.n	8002024 <HAL_RCC_OscConfig+0x2f8>
        __HAL_RCC_PLL_DISABLE();
 8002070:	4a3b      	ldr	r2, [pc, #236]	@ (8002160 <HAL_RCC_OscConfig+0x434>)
 8002072:	6813      	ldr	r3, [r2, #0]
 8002074:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002078:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800207a:	f7ff fa8b 	bl	8001594 <HAL_GetTick>
 800207e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002080:	4e37      	ldr	r6, [pc, #220]	@ (8002160 <HAL_RCC_OscConfig+0x434>)
 8002082:	6833      	ldr	r3, [r6, #0]
 8002084:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002088:	d006      	beq.n	8002098 <HAL_RCC_OscConfig+0x36c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800208a:	f7ff fa83 	bl	8001594 <HAL_GetTick>
 800208e:	1b40      	subs	r0, r0, r5
 8002090:	2802      	cmp	r0, #2
 8002092:	d9f6      	bls.n	8002082 <HAL_RCC_OscConfig+0x356>
            return HAL_TIMEOUT;
 8002094:	2003      	movs	r0, #3
 8002096:	e055      	b.n	8002144 <HAL_RCC_OscConfig+0x418>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002098:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800209a:	085b      	lsrs	r3, r3, #1
 800209c:	1e5a      	subs	r2, r3, #1
 800209e:	69e3      	ldr	r3, [r4, #28]
 80020a0:	6a21      	ldr	r1, [r4, #32]
 80020a2:	430b      	orrs	r3, r1
 80020a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80020a8:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80020aa:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80020ae:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80020b0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80020b4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80020b8:	4a29      	ldr	r2, [pc, #164]	@ (8002160 <HAL_RCC_OscConfig+0x434>)
 80020ba:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 80020bc:	6813      	ldr	r3, [r2, #0]
 80020be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80020c2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80020c4:	f7ff fa66 	bl	8001594 <HAL_GetTick>
 80020c8:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020ca:	4d25      	ldr	r5, [pc, #148]	@ (8002160 <HAL_RCC_OscConfig+0x434>)
 80020cc:	682b      	ldr	r3, [r5, #0]
 80020ce:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80020d2:	d106      	bne.n	80020e2 <HAL_RCC_OscConfig+0x3b6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020d4:	f7ff fa5e 	bl	8001594 <HAL_GetTick>
 80020d8:	1b00      	subs	r0, r0, r4
 80020da:	2802      	cmp	r0, #2
 80020dc:	d9f6      	bls.n	80020cc <HAL_RCC_OscConfig+0x3a0>
            return HAL_TIMEOUT;
 80020de:	2003      	movs	r0, #3
 80020e0:	e030      	b.n	8002144 <HAL_RCC_OscConfig+0x418>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 80020e2:	2000      	movs	r0, #0
 80020e4:	e02e      	b.n	8002144 <HAL_RCC_OscConfig+0x418>
 80020e6:	2000      	movs	r0, #0
 80020e8:	e02c      	b.n	8002144 <HAL_RCC_OscConfig+0x418>
      pll_config = RCC->PLLCFGR;
 80020ea:	4a1d      	ldr	r2, [pc, #116]	@ (8002160 <HAL_RCC_OscConfig+0x434>)
 80020ec:	6852      	ldr	r2, [r2, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d02b      	beq.n	800214a <HAL_RCC_OscConfig+0x41e>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020f2:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020f6:	69e1      	ldr	r1, [r4, #28]
 80020f8:	428b      	cmp	r3, r1
 80020fa:	d128      	bne.n	800214e <HAL_RCC_OscConfig+0x422>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80020fc:	f002 033f 	and.w	r3, r2, #63	@ 0x3f
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002100:	6a21      	ldr	r1, [r4, #32]
 8002102:	428b      	cmp	r3, r1
 8002104:	d125      	bne.n	8002152 <HAL_RCC_OscConfig+0x426>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002106:	6a61      	ldr	r1, [r4, #36]	@ 0x24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002108:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800210c:	4013      	ands	r3, r2
 800210e:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 8002112:	d120      	bne.n	8002156 <HAL_RCC_OscConfig+0x42a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002114:	f402 3140 	and.w	r1, r2, #196608	@ 0x30000
 8002118:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800211a:	085b      	lsrs	r3, r3, #1
 800211c:	3b01      	subs	r3, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800211e:	ebb1 4f03 	cmp.w	r1, r3, lsl #16
 8002122:	d11a      	bne.n	800215a <HAL_RCC_OscConfig+0x42e>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002124:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002126:	f002 6270 	and.w	r2, r2, #251658240	@ 0xf000000
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800212a:	ebb2 6f03 	cmp.w	r2, r3, lsl #24
 800212e:	bf14      	ite	ne
 8002130:	2001      	movne	r0, #1
 8002132:	2000      	moveq	r0, #0
 8002134:	e006      	b.n	8002144 <HAL_RCC_OscConfig+0x418>
    return HAL_ERROR;
 8002136:	2001      	movs	r0, #1
}
 8002138:	4770      	bx	lr
        return HAL_ERROR;
 800213a:	2001      	movs	r0, #1
 800213c:	e002      	b.n	8002144 <HAL_RCC_OscConfig+0x418>
        return HAL_ERROR;
 800213e:	2001      	movs	r0, #1
 8002140:	e000      	b.n	8002144 <HAL_RCC_OscConfig+0x418>
  return HAL_OK;
 8002142:	2000      	movs	r0, #0
}
 8002144:	b002      	add	sp, #8
 8002146:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return HAL_ERROR;
 800214a:	2001      	movs	r0, #1
 800214c:	e7fa      	b.n	8002144 <HAL_RCC_OscConfig+0x418>
 800214e:	2001      	movs	r0, #1
 8002150:	e7f8      	b.n	8002144 <HAL_RCC_OscConfig+0x418>
 8002152:	2001      	movs	r0, #1
 8002154:	e7f6      	b.n	8002144 <HAL_RCC_OscConfig+0x418>
 8002156:	2001      	movs	r0, #1
 8002158:	e7f4      	b.n	8002144 <HAL_RCC_OscConfig+0x418>
 800215a:	2001      	movs	r0, #1
 800215c:	e7f2      	b.n	8002144 <HAL_RCC_OscConfig+0x418>
 800215e:	bf00      	nop
 8002160:	40023800 	.word	0x40023800

08002164 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002164:	b508      	push	{r3, lr}
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002166:	4b26      	ldr	r3, [pc, #152]	@ (8002200 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002168:	689b      	ldr	r3, [r3, #8]
 800216a:	f003 030c 	and.w	r3, r3, #12
 800216e:	2b04      	cmp	r3, #4
 8002170:	d041      	beq.n	80021f6 <HAL_RCC_GetSysClockFreq+0x92>
 8002172:	2b08      	cmp	r3, #8
 8002174:	d141      	bne.n	80021fa <HAL_RCC_GetSysClockFreq+0x96>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002176:	4b22      	ldr	r3, [pc, #136]	@ (8002200 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002178:	685a      	ldr	r2, [r3, #4]
 800217a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8002184:	d012      	beq.n	80021ac <HAL_RCC_GetSysClockFreq+0x48>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002186:	4b1e      	ldr	r3, [pc, #120]	@ (8002200 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002188:	6859      	ldr	r1, [r3, #4]
 800218a:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800218e:	481d      	ldr	r0, [pc, #116]	@ (8002204 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002190:	2300      	movs	r3, #0
 8002192:	fba1 0100 	umull	r0, r1, r1, r0
 8002196:	f7fe fba9 	bl	80008ec <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800219a:	4b19      	ldr	r3, [pc, #100]	@ (8002200 <HAL_RCC_GetSysClockFreq+0x9c>)
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80021a2:	3301      	adds	r3, #1
 80021a4:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 80021a6:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80021aa:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80021ac:	4b14      	ldr	r3, [pc, #80]	@ (8002200 <HAL_RCC_GetSysClockFreq+0x9c>)
 80021ae:	6858      	ldr	r0, [r3, #4]
 80021b0:	f3c0 1088 	ubfx	r0, r0, #6, #9
 80021b4:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 80021b8:	ebbc 0c00 	subs.w	ip, ip, r0
 80021bc:	eb6e 0e0e 	sbc.w	lr, lr, lr
 80021c0:	ea4f 138e 	mov.w	r3, lr, lsl #6
 80021c4:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 80021c8:	ea4f 118c 	mov.w	r1, ip, lsl #6
 80021cc:	ebb1 010c 	subs.w	r1, r1, ip
 80021d0:	eb63 030e 	sbc.w	r3, r3, lr
 80021d4:	00db      	lsls	r3, r3, #3
 80021d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80021da:	00c9      	lsls	r1, r1, #3
 80021dc:	eb11 0c00 	adds.w	ip, r1, r0
 80021e0:	f143 0300 	adc.w	r3, r3, #0
 80021e4:	0299      	lsls	r1, r3, #10
 80021e6:	2300      	movs	r3, #0
 80021e8:	ea4f 208c 	mov.w	r0, ip, lsl #10
 80021ec:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 80021f0:	f7fe fb7c 	bl	80008ec <__aeabi_uldivmod>
 80021f4:	e7d1      	b.n	800219a <HAL_RCC_GetSysClockFreq+0x36>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80021f6:	4803      	ldr	r0, [pc, #12]	@ (8002204 <HAL_RCC_GetSysClockFreq+0xa0>)
 80021f8:	e7d7      	b.n	80021aa <HAL_RCC_GetSysClockFreq+0x46>
      sysclockfreq = HSI_VALUE;
 80021fa:	4803      	ldr	r0, [pc, #12]	@ (8002208 <HAL_RCC_GetSysClockFreq+0xa4>)
  return sysclockfreq;
 80021fc:	e7d5      	b.n	80021aa <HAL_RCC_GetSysClockFreq+0x46>
 80021fe:	bf00      	nop
 8002200:	40023800 	.word	0x40023800
 8002204:	017d7840 	.word	0x017d7840
 8002208:	00f42400 	.word	0x00f42400

0800220c <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 800220c:	2800      	cmp	r0, #0
 800220e:	f000 80a2 	beq.w	8002356 <HAL_RCC_ClockConfig+0x14a>
{
 8002212:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002216:	460d      	mov	r5, r1
 8002218:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800221a:	4b53      	ldr	r3, [pc, #332]	@ (8002368 <HAL_RCC_ClockConfig+0x15c>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f003 030f 	and.w	r3, r3, #15
 8002222:	428b      	cmp	r3, r1
 8002224:	d20b      	bcs.n	800223e <HAL_RCC_ClockConfig+0x32>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002226:	4a50      	ldr	r2, [pc, #320]	@ (8002368 <HAL_RCC_ClockConfig+0x15c>)
 8002228:	6813      	ldr	r3, [r2, #0]
 800222a:	f023 030f 	bic.w	r3, r3, #15
 800222e:	430b      	orrs	r3, r1
 8002230:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002232:	6813      	ldr	r3, [r2, #0]
 8002234:	f003 030f 	and.w	r3, r3, #15
 8002238:	428b      	cmp	r3, r1
 800223a:	f040 808e 	bne.w	800235a <HAL_RCC_ClockConfig+0x14e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800223e:	6823      	ldr	r3, [r4, #0]
 8002240:	f013 0f02 	tst.w	r3, #2
 8002244:	d017      	beq.n	8002276 <HAL_RCC_ClockConfig+0x6a>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002246:	f013 0f04 	tst.w	r3, #4
 800224a:	d004      	beq.n	8002256 <HAL_RCC_ClockConfig+0x4a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800224c:	4a47      	ldr	r2, [pc, #284]	@ (800236c <HAL_RCC_ClockConfig+0x160>)
 800224e:	6893      	ldr	r3, [r2, #8]
 8002250:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002254:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002256:	6823      	ldr	r3, [r4, #0]
 8002258:	f013 0f08 	tst.w	r3, #8
 800225c:	d004      	beq.n	8002268 <HAL_RCC_ClockConfig+0x5c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800225e:	4a43      	ldr	r2, [pc, #268]	@ (800236c <HAL_RCC_ClockConfig+0x160>)
 8002260:	6893      	ldr	r3, [r2, #8]
 8002262:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002266:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002268:	4a40      	ldr	r2, [pc, #256]	@ (800236c <HAL_RCC_ClockConfig+0x160>)
 800226a:	6893      	ldr	r3, [r2, #8]
 800226c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002270:	68a1      	ldr	r1, [r4, #8]
 8002272:	430b      	orrs	r3, r1
 8002274:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002276:	6823      	ldr	r3, [r4, #0]
 8002278:	f013 0f01 	tst.w	r3, #1
 800227c:	d031      	beq.n	80022e2 <HAL_RCC_ClockConfig+0xd6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800227e:	6862      	ldr	r2, [r4, #4]
 8002280:	2a01      	cmp	r2, #1
 8002282:	d020      	beq.n	80022c6 <HAL_RCC_ClockConfig+0xba>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002284:	2a02      	cmp	r2, #2
 8002286:	d025      	beq.n	80022d4 <HAL_RCC_ClockConfig+0xc8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002288:	4b38      	ldr	r3, [pc, #224]	@ (800236c <HAL_RCC_ClockConfig+0x160>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f013 0f02 	tst.w	r3, #2
 8002290:	d065      	beq.n	800235e <HAL_RCC_ClockConfig+0x152>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002292:	4936      	ldr	r1, [pc, #216]	@ (800236c <HAL_RCC_ClockConfig+0x160>)
 8002294:	688b      	ldr	r3, [r1, #8]
 8002296:	f023 0303 	bic.w	r3, r3, #3
 800229a:	4313      	orrs	r3, r2
 800229c:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 800229e:	f7ff f979 	bl	8001594 <HAL_GetTick>
 80022a2:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022a4:	4f31      	ldr	r7, [pc, #196]	@ (800236c <HAL_RCC_ClockConfig+0x160>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022a6:	f241 3888 	movw	r8, #5000	@ 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	f003 030c 	and.w	r3, r3, #12
 80022b0:	6862      	ldr	r2, [r4, #4]
 80022b2:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80022b6:	d014      	beq.n	80022e2 <HAL_RCC_ClockConfig+0xd6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022b8:	f7ff f96c 	bl	8001594 <HAL_GetTick>
 80022bc:	1b80      	subs	r0, r0, r6
 80022be:	4540      	cmp	r0, r8
 80022c0:	d9f3      	bls.n	80022aa <HAL_RCC_ClockConfig+0x9e>
        return HAL_TIMEOUT;
 80022c2:	2003      	movs	r0, #3
 80022c4:	e045      	b.n	8002352 <HAL_RCC_ClockConfig+0x146>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022c6:	4b29      	ldr	r3, [pc, #164]	@ (800236c <HAL_RCC_ClockConfig+0x160>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80022ce:	d1e0      	bne.n	8002292 <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 80022d0:	2001      	movs	r0, #1
 80022d2:	e03e      	b.n	8002352 <HAL_RCC_ClockConfig+0x146>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022d4:	4b25      	ldr	r3, [pc, #148]	@ (800236c <HAL_RCC_ClockConfig+0x160>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80022dc:	d1d9      	bne.n	8002292 <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 80022de:	2001      	movs	r0, #1
 80022e0:	e037      	b.n	8002352 <HAL_RCC_ClockConfig+0x146>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80022e2:	4b21      	ldr	r3, [pc, #132]	@ (8002368 <HAL_RCC_ClockConfig+0x15c>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 030f 	and.w	r3, r3, #15
 80022ea:	42ab      	cmp	r3, r5
 80022ec:	d90a      	bls.n	8002304 <HAL_RCC_ClockConfig+0xf8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022ee:	4a1e      	ldr	r2, [pc, #120]	@ (8002368 <HAL_RCC_ClockConfig+0x15c>)
 80022f0:	6813      	ldr	r3, [r2, #0]
 80022f2:	f023 030f 	bic.w	r3, r3, #15
 80022f6:	432b      	orrs	r3, r5
 80022f8:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022fa:	6813      	ldr	r3, [r2, #0]
 80022fc:	f003 030f 	and.w	r3, r3, #15
 8002300:	42ab      	cmp	r3, r5
 8002302:	d12e      	bne.n	8002362 <HAL_RCC_ClockConfig+0x156>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002304:	6823      	ldr	r3, [r4, #0]
 8002306:	f013 0f04 	tst.w	r3, #4
 800230a:	d006      	beq.n	800231a <HAL_RCC_ClockConfig+0x10e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800230c:	4a17      	ldr	r2, [pc, #92]	@ (800236c <HAL_RCC_ClockConfig+0x160>)
 800230e:	6893      	ldr	r3, [r2, #8]
 8002310:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8002314:	68e1      	ldr	r1, [r4, #12]
 8002316:	430b      	orrs	r3, r1
 8002318:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800231a:	6823      	ldr	r3, [r4, #0]
 800231c:	f013 0f08 	tst.w	r3, #8
 8002320:	d007      	beq.n	8002332 <HAL_RCC_ClockConfig+0x126>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002322:	4a12      	ldr	r2, [pc, #72]	@ (800236c <HAL_RCC_ClockConfig+0x160>)
 8002324:	6893      	ldr	r3, [r2, #8]
 8002326:	6921      	ldr	r1, [r4, #16]
 8002328:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800232c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002330:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002332:	f7ff ff17 	bl	8002164 <HAL_RCC_GetSysClockFreq>
 8002336:	4b0d      	ldr	r3, [pc, #52]	@ (800236c <HAL_RCC_ClockConfig+0x160>)
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800233e:	4a0c      	ldr	r2, [pc, #48]	@ (8002370 <HAL_RCC_ClockConfig+0x164>)
 8002340:	5cd3      	ldrb	r3, [r2, r3]
 8002342:	40d8      	lsrs	r0, r3
 8002344:	4b0b      	ldr	r3, [pc, #44]	@ (8002374 <HAL_RCC_ClockConfig+0x168>)
 8002346:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8002348:	4b0b      	ldr	r3, [pc, #44]	@ (8002378 <HAL_RCC_ClockConfig+0x16c>)
 800234a:	6818      	ldr	r0, [r3, #0]
 800234c:	f7ff f81c 	bl	8001388 <HAL_InitTick>
  return HAL_OK;
 8002350:	2000      	movs	r0, #0
}
 8002352:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 8002356:	2001      	movs	r0, #1
}
 8002358:	4770      	bx	lr
      return HAL_ERROR;
 800235a:	2001      	movs	r0, #1
 800235c:	e7f9      	b.n	8002352 <HAL_RCC_ClockConfig+0x146>
        return HAL_ERROR;
 800235e:	2001      	movs	r0, #1
 8002360:	e7f7      	b.n	8002352 <HAL_RCC_ClockConfig+0x146>
      return HAL_ERROR;
 8002362:	2001      	movs	r0, #1
 8002364:	e7f5      	b.n	8002352 <HAL_RCC_ClockConfig+0x146>
 8002366:	bf00      	nop
 8002368:	40023c00 	.word	0x40023c00
 800236c:	40023800 	.word	0x40023800
 8002370:	0800a024 	.word	0x0800a024
 8002374:	20000000 	.word	0x20000000
 8002378:	20000008 	.word	0x20000008

0800237c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800237c:	4b04      	ldr	r3, [pc, #16]	@ (8002390 <HAL_RCC_GetPCLK1Freq+0x14>)
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002384:	4a03      	ldr	r2, [pc, #12]	@ (8002394 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002386:	5cd3      	ldrb	r3, [r2, r3]
 8002388:	4a03      	ldr	r2, [pc, #12]	@ (8002398 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800238a:	6810      	ldr	r0, [r2, #0]
}
 800238c:	40d8      	lsrs	r0, r3
 800238e:	4770      	bx	lr
 8002390:	40023800 	.word	0x40023800
 8002394:	0800a01c 	.word	0x0800a01c
 8002398:	20000000 	.word	0x20000000

0800239c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800239c:	4b04      	ldr	r3, [pc, #16]	@ (80023b0 <HAL_RCC_GetPCLK2Freq+0x14>)
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80023a4:	4a03      	ldr	r2, [pc, #12]	@ (80023b4 <HAL_RCC_GetPCLK2Freq+0x18>)
 80023a6:	5cd3      	ldrb	r3, [r2, r3]
 80023a8:	4a03      	ldr	r2, [pc, #12]	@ (80023b8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80023aa:	6810      	ldr	r0, [r2, #0]
}
 80023ac:	40d8      	lsrs	r0, r3
 80023ae:	4770      	bx	lr
 80023b0:	40023800 	.word	0x40023800
 80023b4:	0800a01c 	.word	0x0800a01c
 80023b8:	20000000 	.word	0x20000000

080023bc <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80023bc:	230f      	movs	r3, #15
 80023be:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80023c0:	4b0b      	ldr	r3, [pc, #44]	@ (80023f0 <HAL_RCC_GetClockConfig+0x34>)
 80023c2:	689a      	ldr	r2, [r3, #8]
 80023c4:	f002 0203 	and.w	r2, r2, #3
 80023c8:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80023ca:	689a      	ldr	r2, [r3, #8]
 80023cc:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 80023d0:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80023d2:	689a      	ldr	r2, [r3, #8]
 80023d4:	f402 52e0 	and.w	r2, r2, #7168	@ 0x1c00
 80023d8:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	08db      	lsrs	r3, r3, #3
 80023de:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 80023e2:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80023e4:	4b03      	ldr	r3, [pc, #12]	@ (80023f4 <HAL_RCC_GetClockConfig+0x38>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f003 030f 	and.w	r3, r3, #15
 80023ec:	600b      	str	r3, [r1, #0]
}
 80023ee:	4770      	bx	lr
 80023f0:	40023800 	.word	0x40023800
 80023f4:	40023c00 	.word	0x40023c00

080023f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80023f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80023fc:	b083      	sub	sp, #12
 80023fe:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002400:	6806      	ldr	r6, [r0, #0]
 8002402:	f016 0601 	ands.w	r6, r6, #1
 8002406:	d00c      	beq.n	8002422 <HAL_RCCEx_PeriphCLKConfig+0x2a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002408:	4bb3      	ldr	r3, [pc, #716]	@ (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800240a:	689a      	ldr	r2, [r3, #8]
 800240c:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
 8002410:	609a      	str	r2, [r3, #8]
 8002412:	689a      	ldr	r2, [r3, #8]
 8002414:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8002416:	430a      	orrs	r2, r1
 8002418:	609a      	str	r2, [r3, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800241a:	6b46      	ldr	r6, [r0, #52]	@ 0x34
 800241c:	fab6 f686 	clz	r6, r6
 8002420:	0976      	lsrs	r6, r6, #5
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002422:	6825      	ldr	r5, [r4, #0]
 8002424:	f415 2500 	ands.w	r5, r5, #524288	@ 0x80000
 8002428:	d010      	beq.n	800244c <HAL_RCCEx_PeriphCLKConfig+0x54>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800242a:	4aab      	ldr	r2, [pc, #684]	@ (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800242c:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 8002430:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8002434:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8002436:	430b      	orrs	r3, r1
 8002438:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800243c:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
    {
      plli2sused = 1;
 800243e:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
 8002442:	bf08      	it	eq
 8002444:	2601      	moveq	r6, #1
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002446:	fab5 f585 	clz	r5, r5
 800244a:	096d      	lsrs	r5, r5, #5
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800244c:	6823      	ldr	r3, [r4, #0]
 800244e:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8002452:	d010      	beq.n	8002476 <HAL_RCCEx_PeriphCLKConfig+0x7e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002454:	4aa0      	ldr	r2, [pc, #640]	@ (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002456:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 800245a:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800245e:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8002460:	430b      	orrs	r3, r1
 8002462:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002466:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002468:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800246c:	f000 8112 	beq.w	8002694 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1;
 8002470:	2b00      	cmp	r3, #0
 8002472:	bf08      	it	eq
 8002474:	2501      	moveq	r5, #1
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002476:	6823      	ldr	r3, [r4, #0]
  {
      plli2sused = 1;
 8002478:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 800247c:	bf18      	it	ne
 800247e:	2601      	movne	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002480:	f013 0f20 	tst.w	r3, #32
 8002484:	f040 8108 	bne.w	8002698 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002488:	6823      	ldr	r3, [r4, #0]
 800248a:	f013 0f10 	tst.w	r3, #16
 800248e:	d00c      	beq.n	80024aa <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002490:	4b91      	ldr	r3, [pc, #580]	@ (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002492:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8002496:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 800249a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 800249e:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80024a2:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80024a4:	430a      	orrs	r2, r1
 80024a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80024aa:	6823      	ldr	r3, [r4, #0]
 80024ac:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 80024b0:	d008      	beq.n	80024c4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80024b2:	4a89      	ldr	r2, [pc, #548]	@ (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80024b4:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80024b8:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80024bc:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 80024be:	430b      	orrs	r3, r1
 80024c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80024c4:	6823      	ldr	r3, [r4, #0]
 80024c6:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 80024ca:	d008      	beq.n	80024de <HAL_RCCEx_PeriphCLKConfig+0xe6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80024cc:	4a82      	ldr	r2, [pc, #520]	@ (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80024ce:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80024d2:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 80024d6:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 80024d8:	430b      	orrs	r3, r1
 80024da:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80024de:	6823      	ldr	r3, [r4, #0]
 80024e0:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80024e4:	d008      	beq.n	80024f8 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80024e6:	4a7c      	ldr	r2, [pc, #496]	@ (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80024e8:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80024ec:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80024f0:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 80024f2:	430b      	orrs	r3, r1
 80024f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80024f8:	6823      	ldr	r3, [r4, #0]
 80024fa:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80024fe:	d008      	beq.n	8002512 <HAL_RCCEx_PeriphCLKConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002500:	4a75      	ldr	r2, [pc, #468]	@ (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002502:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8002506:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800250a:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 800250c:	430b      	orrs	r3, r1
 800250e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002512:	6823      	ldr	r3, [r4, #0]
 8002514:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8002518:	d008      	beq.n	800252c <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800251a:	4a6f      	ldr	r2, [pc, #444]	@ (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800251c:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8002520:	f023 0303 	bic.w	r3, r3, #3
 8002524:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8002526:	430b      	orrs	r3, r1
 8002528:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800252c:	6823      	ldr	r3, [r4, #0]
 800252e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002532:	d008      	beq.n	8002546 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002534:	4a68      	ldr	r2, [pc, #416]	@ (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002536:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800253a:	f023 030c 	bic.w	r3, r3, #12
 800253e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8002540:	430b      	orrs	r3, r1
 8002542:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002546:	6823      	ldr	r3, [r4, #0]
 8002548:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800254c:	d008      	beq.n	8002560 <HAL_RCCEx_PeriphCLKConfig+0x168>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800254e:	4a62      	ldr	r2, [pc, #392]	@ (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002550:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8002554:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002558:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 800255a:	430b      	orrs	r3, r1
 800255c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002560:	6823      	ldr	r3, [r4, #0]
 8002562:	f413 7f00 	tst.w	r3, #512	@ 0x200
 8002566:	d008      	beq.n	800257a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002568:	4a5b      	ldr	r2, [pc, #364]	@ (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800256a:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800256e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002572:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8002574:	430b      	orrs	r3, r1
 8002576:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800257a:	6823      	ldr	r3, [r4, #0]
 800257c:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8002580:	d008      	beq.n	8002594 <HAL_RCCEx_PeriphCLKConfig+0x19c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002582:	4a55      	ldr	r2, [pc, #340]	@ (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002584:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8002588:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800258c:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 800258e:	430b      	orrs	r3, r1
 8002590:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002594:	6823      	ldr	r3, [r4, #0]
 8002596:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 800259a:	d008      	beq.n	80025ae <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800259c:	4a4e      	ldr	r2, [pc, #312]	@ (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800259e:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80025a2:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80025a6:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 80025a8:	430b      	orrs	r3, r1
 80025aa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80025ae:	6823      	ldr	r3, [r4, #0]
 80025b0:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 80025b4:	d008      	beq.n	80025c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80025b6:	4a48      	ldr	r2, [pc, #288]	@ (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80025b8:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80025bc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80025c0:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 80025c2:	430b      	orrs	r3, r1
 80025c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80025c8:	6823      	ldr	r3, [r4, #0]
 80025ca:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 80025ce:	d008      	beq.n	80025e2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80025d0:	4a41      	ldr	r2, [pc, #260]	@ (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80025d2:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80025d6:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80025da:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 80025dc:	430b      	orrs	r3, r1
 80025de:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80025e2:	6823      	ldr	r3, [r4, #0]
 80025e4:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80025e8:	d008      	beq.n	80025fc <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80025ea:	4a3b      	ldr	r2, [pc, #236]	@ (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80025ec:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80025f0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80025f4:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 80025f6:	430b      	orrs	r3, r1
 80025f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80025fc:	6823      	ldr	r3, [r4, #0]
 80025fe:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 8002602:	d00d      	beq.n	8002620 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002604:	4a34      	ldr	r2, [pc, #208]	@ (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002606:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800260a:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 800260e:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 8002610:	430b      	orrs	r3, r1
 8002612:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002616:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
    {
      pllsaiused = 1;
 8002618:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800261c:	bf08      	it	eq
 800261e:	2501      	moveq	r5, #1
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002620:	6823      	ldr	r3, [r4, #0]
  {
    pllsaiused = 1;
 8002622:	f013 0f08 	tst.w	r3, #8
 8002626:	bf18      	it	ne
 8002628:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800262a:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 800262e:	d008      	beq.n	8002642 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002630:	4a29      	ldr	r2, [pc, #164]	@ (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002632:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8002636:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 800263a:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 800263c:	430b      	orrs	r3, r1
 800263e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002642:	6823      	ldr	r3, [r4, #0]
 8002644:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8002648:	d009      	beq.n	800265e <HAL_RCCEx_PeriphCLKConfig+0x266>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800264a:	4a23      	ldr	r2, [pc, #140]	@ (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800264c:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8002650:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002654:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 8002658:	430b      	orrs	r3, r1
 800265a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800265e:	2e01      	cmp	r6, #1
 8002660:	d004      	beq.n	800266c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8002662:	6823      	ldr	r3, [r4, #0]
 8002664:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002668:	f000 8102 	beq.w	8002870 <HAL_RCCEx_PeriphCLKConfig+0x478>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800266c:	4a1a      	ldr	r2, [pc, #104]	@ (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800266e:	6813      	ldr	r3, [r2, #0]
 8002670:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002674:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002676:	f7fe ff8d 	bl	8001594 <HAL_GetTick>
 800267a:	4606      	mov	r6, r0

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800267c:	4f16      	ldr	r7, [pc, #88]	@ (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8002684:	d076      	beq.n	8002774 <HAL_RCCEx_PeriphCLKConfig+0x37c>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002686:	f7fe ff85 	bl	8001594 <HAL_GetTick>
 800268a:	1b80      	subs	r0, r0, r6
 800268c:	2864      	cmp	r0, #100	@ 0x64
 800268e:	d9f6      	bls.n	800267e <HAL_RCCEx_PeriphCLKConfig+0x286>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002690:	2003      	movs	r0, #3
 8002692:	e0f0      	b.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0x47e>
      plli2sused = 1;
 8002694:	2601      	movs	r6, #1
 8002696:	e6ee      	b.n	8002476 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    __HAL_RCC_PWR_CLK_ENABLE();
 8002698:	4b0f      	ldr	r3, [pc, #60]	@ (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800269a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800269c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80026a0:	641a      	str	r2, [r3, #64]	@ 0x40
 80026a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026a8:	9301      	str	r3, [sp, #4]
 80026aa:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 80026ac:	4a0b      	ldr	r2, [pc, #44]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80026ae:	6813      	ldr	r3, [r2, #0]
 80026b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026b4:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80026b6:	f7fe ff6d 	bl	8001594 <HAL_GetTick>
 80026ba:	4607      	mov	r7, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80026bc:	f8df 801c 	ldr.w	r8, [pc, #28]	@ 80026dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
 80026c0:	f8d8 3000 	ldr.w	r3, [r8]
 80026c4:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80026c8:	d10a      	bne.n	80026e0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026ca:	f7fe ff63 	bl	8001594 <HAL_GetTick>
 80026ce:	1bc0      	subs	r0, r0, r7
 80026d0:	2864      	cmp	r0, #100	@ 0x64
 80026d2:	d9f5      	bls.n	80026c0 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
        return HAL_TIMEOUT;
 80026d4:	2003      	movs	r0, #3
 80026d6:	e0ce      	b.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0x47e>
 80026d8:	40023800 	.word	0x40023800
 80026dc:	40007000 	.word	0x40007000
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80026e0:	4bab      	ldr	r3, [pc, #684]	@ (8002990 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 80026e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80026e4:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 80026e8:	d015      	beq.n	8002716 <HAL_RCCEx_PeriphCLKConfig+0x31e>
 80026ea:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80026ec:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d010      	beq.n	8002716 <HAL_RCCEx_PeriphCLKConfig+0x31e>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80026f4:	4ba6      	ldr	r3, [pc, #664]	@ (8002990 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 80026f6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80026f8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 80026fc:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80026fe:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 8002702:	6719      	str	r1, [r3, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002704:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8002706:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 800270a:	6719      	str	r1, [r3, #112]	@ 0x70
      RCC->BDCR = tmpreg0;
 800270c:	671a      	str	r2, [r3, #112]	@ 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800270e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002710:	f013 0f01 	tst.w	r3, #1
 8002714:	d112      	bne.n	800273c <HAL_RCCEx_PeriphCLKConfig+0x344>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002716:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002718:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800271c:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8002720:	d01f      	beq.n	8002762 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8002722:	4a9b      	ldr	r2, [pc, #620]	@ (8002990 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8002724:	6893      	ldr	r3, [r2, #8]
 8002726:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800272a:	6093      	str	r3, [r2, #8]
 800272c:	4a98      	ldr	r2, [pc, #608]	@ (8002990 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 800272e:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 8002730:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002732:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002736:	430b      	orrs	r3, r1
 8002738:	6713      	str	r3, [r2, #112]	@ 0x70
 800273a:	e6a5      	b.n	8002488 <HAL_RCCEx_PeriphCLKConfig+0x90>
        tickstart = HAL_GetTick();
 800273c:	f7fe ff2a 	bl	8001594 <HAL_GetTick>
 8002740:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002742:	f8df 824c 	ldr.w	r8, [pc, #588]	@ 8002990 <HAL_RCCEx_PeriphCLKConfig+0x598>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002746:	f241 3988 	movw	r9, #5000	@ 0x1388
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800274a:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 800274e:	f013 0f02 	tst.w	r3, #2
 8002752:	d1e0      	bne.n	8002716 <HAL_RCCEx_PeriphCLKConfig+0x31e>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002754:	f7fe ff1e 	bl	8001594 <HAL_GetTick>
 8002758:	1bc0      	subs	r0, r0, r7
 800275a:	4548      	cmp	r0, r9
 800275c:	d9f5      	bls.n	800274a <HAL_RCCEx_PeriphCLKConfig+0x352>
            return HAL_TIMEOUT;
 800275e:	2003      	movs	r0, #3
 8002760:	e089      	b.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0x47e>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002762:	488b      	ldr	r0, [pc, #556]	@ (8002990 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8002764:	6882      	ldr	r2, [r0, #8]
 8002766:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 800276a:	498a      	ldr	r1, [pc, #552]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 800276c:	4019      	ands	r1, r3
 800276e:	430a      	orrs	r2, r1
 8002770:	6082      	str	r2, [r0, #8]
 8002772:	e7db      	b.n	800272c <HAL_RCCEx_PeriphCLKConfig+0x334>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002774:	6823      	ldr	r3, [r4, #0]
 8002776:	f013 0f01 	tst.w	r3, #1
 800277a:	d013      	beq.n	80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 800277c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800277e:	b98b      	cbnz	r3, 80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002780:	4a83      	ldr	r2, [pc, #524]	@ (8002990 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8002782:	f8d2 3084 	ldr.w	r3, [r2, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002786:	f8d2 1084 	ldr.w	r1, [r2, #132]	@ 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800278a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800278e:	f001 6170 	and.w	r1, r1, #251658240	@ 0xf000000
 8002792:	430b      	orrs	r3, r1
 8002794:	6861      	ldr	r1, [r4, #4]
 8002796:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 800279a:	68a1      	ldr	r1, [r4, #8]
 800279c:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 80027a0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80027a4:	6823      	ldr	r3, [r4, #0]
 80027a6:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 80027aa:	d003      	beq.n	80027b4 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 80027ac:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80027ae:	f5b2 1f80 	cmp.w	r2, #1048576	@ 0x100000
 80027b2:	d006      	beq.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
 80027b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80027b8:	d01e      	beq.n	80027f8 <HAL_RCCEx_PeriphCLKConfig+0x400>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80027ba:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80027bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80027c0:	d11a      	bne.n	80027f8 <HAL_RCCEx_PeriphCLKConfig+0x400>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80027c2:	4a73      	ldr	r2, [pc, #460]	@ (8002990 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 80027c4:	f8d2 3084 	ldr.w	r3, [r2, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80027c8:	f8d2 1084 	ldr.w	r1, [r2, #132]	@ 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80027cc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80027d0:	f001 41e0 	and.w	r1, r1, #1879048192	@ 0x70000000
 80027d4:	430b      	orrs	r3, r1
 80027d6:	6861      	ldr	r1, [r4, #4]
 80027d8:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 80027dc:	68e1      	ldr	r1, [r4, #12]
 80027de:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80027e2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80027e6:	f8d2 108c 	ldr.w	r1, [r2, #140]	@ 0x8c
 80027ea:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80027ec:	3b01      	subs	r3, #1
 80027ee:	f021 011f 	bic.w	r1, r1, #31
 80027f2:	430b      	orrs	r3, r1
 80027f4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80027f8:	6823      	ldr	r3, [r4, #0]
 80027fa:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 80027fe:	d011      	beq.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0x42c>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002800:	4a63      	ldr	r2, [pc, #396]	@ (8002990 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8002802:	f8d2 3084 	ldr.w	r3, [r2, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002806:	f8d2 1084 	ldr.w	r1, [r2, #132]	@ 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800280a:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 800280e:	f001 41e0 	and.w	r1, r1, #1879048192	@ 0x70000000
 8002812:	430b      	orrs	r3, r1
 8002814:	6861      	ldr	r1, [r4, #4]
 8002816:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 800281a:	6921      	ldr	r1, [r4, #16]
 800281c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8002820:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002824:	6823      	ldr	r3, [r4, #0]
 8002826:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800282a:	d00d      	beq.n	8002848 <HAL_RCCEx_PeriphCLKConfig+0x450>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800282c:	6862      	ldr	r2, [r4, #4]
 800282e:	6923      	ldr	r3, [r4, #16]
 8002830:	041b      	lsls	r3, r3, #16
 8002832:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002836:	68e2      	ldr	r2, [r4, #12]
 8002838:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800283c:	68a2      	ldr	r2, [r4, #8]
 800283e:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8002842:	4a53      	ldr	r2, [pc, #332]	@ (8002990 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8002844:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002848:	4a51      	ldr	r2, [pc, #324]	@ (8002990 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 800284a:	6813      	ldr	r3, [r2, #0]
 800284c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002850:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002852:	f7fe fe9f 	bl	8001594 <HAL_GetTick>
 8002856:	4606      	mov	r6, r0

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002858:	4f4d      	ldr	r7, [pc, #308]	@ (8002990 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8002860:	d106      	bne.n	8002870 <HAL_RCCEx_PeriphCLKConfig+0x478>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002862:	f7fe fe97 	bl	8001594 <HAL_GetTick>
 8002866:	1b80      	subs	r0, r0, r6
 8002868:	2864      	cmp	r0, #100	@ 0x64
 800286a:	d9f6      	bls.n	800285a <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800286c:	2003      	movs	r0, #3
 800286e:	e002      	b.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0x47e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002870:	2d01      	cmp	r5, #1
 8002872:	d003      	beq.n	800287c <HAL_RCCEx_PeriphCLKConfig+0x484>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8002874:	2000      	movs	r0, #0
}
 8002876:	b003      	add	sp, #12
 8002878:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_PLLSAI_DISABLE();
 800287c:	4a44      	ldr	r2, [pc, #272]	@ (8002990 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 800287e:	6813      	ldr	r3, [r2, #0]
 8002880:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002884:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002886:	f7fe fe85 	bl	8001594 <HAL_GetTick>
 800288a:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800288c:	4e40      	ldr	r6, [pc, #256]	@ (8002990 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 800288e:	6833      	ldr	r3, [r6, #0]
 8002890:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 8002894:	d006      	beq.n	80028a4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002896:	f7fe fe7d 	bl	8001594 <HAL_GetTick>
 800289a:	1b40      	subs	r0, r0, r5
 800289c:	2864      	cmp	r0, #100	@ 0x64
 800289e:	d9f6      	bls.n	800288e <HAL_RCCEx_PeriphCLKConfig+0x496>
        return HAL_TIMEOUT;
 80028a0:	2003      	movs	r0, #3
 80028a2:	e7e8      	b.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0x47e>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80028a4:	6823      	ldr	r3, [r4, #0]
 80028a6:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 80028aa:	d001      	beq.n	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
 80028ac:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80028ae:	b122      	cbz	r2, 80028ba <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80028b0:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80028b4:	d01d      	beq.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80028b6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80028b8:	b9db      	cbnz	r3, 80028f2 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80028ba:	4a35      	ldr	r2, [pc, #212]	@ (8002990 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 80028bc:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80028c0:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80028c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80028c8:	f001 41e0 	and.w	r1, r1, #1879048192	@ 0x70000000
 80028cc:	430b      	orrs	r3, r1
 80028ce:	6961      	ldr	r1, [r4, #20]
 80028d0:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 80028d4:	69a1      	ldr	r1, [r4, #24]
 80028d6:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80028da:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80028de:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 80028e2:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80028e4:	3901      	subs	r1, #1
 80028e6:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 80028ea:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80028ee:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80028f2:	6823      	ldr	r3, [r4, #0]
 80028f4:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 80028f8:	d003      	beq.n	8002902 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 80028fa:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 80028fc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002900:	d031      	beq.n	8002966 <HAL_RCCEx_PeriphCLKConfig+0x56e>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002902:	6823      	ldr	r3, [r4, #0]
 8002904:	f013 0f08 	tst.w	r3, #8
 8002908:	d019      	beq.n	800293e <HAL_RCCEx_PeriphCLKConfig+0x546>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800290a:	4a21      	ldr	r2, [pc, #132]	@ (8002990 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 800290c:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002910:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002914:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002918:	f001 6170 	and.w	r1, r1, #251658240	@ 0xf000000
 800291c:	430b      	orrs	r3, r1
 800291e:	6961      	ldr	r1, [r4, #20]
 8002920:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8002924:	69e1      	ldr	r1, [r4, #28]
 8002926:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 800292a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800292e:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 8002932:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8002936:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8002938:	430b      	orrs	r3, r1
 800293a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    __HAL_RCC_PLLSAI_ENABLE();
 800293e:	4a14      	ldr	r2, [pc, #80]	@ (8002990 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8002940:	6813      	ldr	r3, [r2, #0]
 8002942:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002946:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002948:	f7fe fe24 	bl	8001594 <HAL_GetTick>
 800294c:	4604      	mov	r4, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800294e:	4d10      	ldr	r5, [pc, #64]	@ (8002990 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8002950:	682b      	ldr	r3, [r5, #0]
 8002952:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 8002956:	d119      	bne.n	800298c <HAL_RCCEx_PeriphCLKConfig+0x594>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002958:	f7fe fe1c 	bl	8001594 <HAL_GetTick>
 800295c:	1b00      	subs	r0, r0, r4
 800295e:	2864      	cmp	r0, #100	@ 0x64
 8002960:	d9f6      	bls.n	8002950 <HAL_RCCEx_PeriphCLKConfig+0x558>
        return HAL_TIMEOUT;
 8002962:	2003      	movs	r0, #3
 8002964:	e787      	b.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0x47e>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002966:	4a0a      	ldr	r2, [pc, #40]	@ (8002990 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8002968:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800296c:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002970:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 8002974:	f001 41e0 	and.w	r1, r1, #1879048192	@ 0x70000000
 8002978:	430b      	orrs	r3, r1
 800297a:	6961      	ldr	r1, [r4, #20]
 800297c:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8002980:	6a21      	ldr	r1, [r4, #32]
 8002982:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8002986:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 800298a:	e7ba      	b.n	8002902 <HAL_RCCEx_PeriphCLKConfig+0x50a>
  return HAL_OK;
 800298c:	2000      	movs	r0, #0
 800298e:	e772      	b.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8002990:	40023800 	.word	0x40023800
 8002994:	0ffffcff 	.word	0x0ffffcff

08002998 <SD_DMATransmitCplt>:
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 8002998:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 800299e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029a2:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80029a4:	4770      	bx	lr
	...

080029a8 <HAL_SD_ReadBlocks_DMA>:
{
 80029a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80029ac:	b087      	sub	sp, #28
 80029ae:	4604      	mov	r4, r0
  if(NULL == pData)
 80029b0:	b191      	cbz	r1, 80029d8 <HAL_SD_ReadBlocks_DMA+0x30>
 80029b2:	4616      	mov	r6, r2
 80029b4:	461f      	mov	r7, r3
 80029b6:	460a      	mov	r2, r1
  if(hsd->State == HAL_SD_STATE_READY)
 80029b8:	f890 5034 	ldrb.w	r5, [r0, #52]	@ 0x34
 80029bc:	b2ed      	uxtb	r5, r5
 80029be:	2d01      	cmp	r5, #1
 80029c0:	d17f      	bne.n	8002ac2 <HAL_SD_ReadBlocks_DMA+0x11a>
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80029c2:	2300      	movs	r3, #0
 80029c4:	6383      	str	r3, [r0, #56]	@ 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80029c6:	19f0      	adds	r0, r6, r7
 80029c8:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80029ca:	4298      	cmp	r0, r3
 80029cc:	d90a      	bls.n	80029e4 <HAL_SD_ReadBlocks_DMA+0x3c>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80029ce:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80029d0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80029d4:	63a3      	str	r3, [r4, #56]	@ 0x38
      return HAL_ERROR;
 80029d6:	e075      	b.n	8002ac4 <HAL_SD_ReadBlocks_DMA+0x11c>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80029d8:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80029da:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80029de:	6383      	str	r3, [r0, #56]	@ 0x38
    return HAL_ERROR;
 80029e0:	2501      	movs	r5, #1
 80029e2:	e06f      	b.n	8002ac4 <HAL_SD_ReadBlocks_DMA+0x11c>
    hsd->State = HAL_SD_STATE_BUSY;
 80029e4:	2303      	movs	r3, #3
 80029e6:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    hsd->Instance->DCTRL = 0U;
 80029ea:	6821      	ldr	r1, [r4, #0]
 80029ec:	2300      	movs	r3, #0
 80029ee:	62cb      	str	r3, [r1, #44]	@ 0x2c
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 80029f0:	6820      	ldr	r0, [r4, #0]
 80029f2:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 80029f4:	f441 7195 	orr.w	r1, r1, #298	@ 0x12a
 80029f8:	63c1      	str	r1, [r0, #60]	@ 0x3c
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 80029fa:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 80029fc:	4834      	ldr	r0, [pc, #208]	@ (8002ad0 <HAL_SD_ReadBlocks_DMA+0x128>)
 80029fe:	63c8      	str	r0, [r1, #60]	@ 0x3c
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8002a00:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8002a02:	4834      	ldr	r0, [pc, #208]	@ (8002ad4 <HAL_SD_ReadBlocks_DMA+0x12c>)
 8002a04:	64c8      	str	r0, [r1, #76]	@ 0x4c
    hsd->hdmarx->XferAbortCallback = NULL;
 8002a06:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8002a08:	650b      	str	r3, [r1, #80]	@ 0x50
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a0a:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8002a0c:	608b      	str	r3, [r1, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8002a0e:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8002a10:	6801      	ldr	r1, [r0, #0]
 8002a12:	680b      	ldr	r3, [r1, #0]
 8002a14:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002a18:	6880      	ldr	r0, [r0, #8]
 8002a1a:	4303      	orrs	r3, r0
 8002a1c:	600b      	str	r3, [r1, #0]
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8002a1e:	ea4f 2947 	mov.w	r9, r7, lsl #9
 8002a22:	6821      	ldr	r1, [r4, #0]
 8002a24:	ea4f 0399 	mov.w	r3, r9, lsr #2
 8002a28:	3180      	adds	r1, #128	@ 0x80
 8002a2a:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8002a2c:	f7fe fed6 	bl	80017dc <HAL_DMA_Start_IT>
 8002a30:	4680      	mov	r8, r0
 8002a32:	2800      	cmp	r0, #0
 8002a34:	d12e      	bne.n	8002a94 <HAL_SD_ReadBlocks_DMA+0xec>
      __HAL_SD_DMA_ENABLE(hsd);
 8002a36:	6822      	ldr	r2, [r4, #0]
 8002a38:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002a3a:	f043 0308 	orr.w	r3, r3, #8
 8002a3e:	62d3      	str	r3, [r2, #44]	@ 0x2c
      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8002a40:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002a42:	2b01      	cmp	r3, #1
        add *= 512U;
 8002a44:	bf18      	it	ne
 8002a46:	0276      	lslne	r6, r6, #9
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8002a48:	f04f 33ff 	mov.w	r3, #4294967295
 8002a4c:	9300      	str	r3, [sp, #0]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8002a4e:	f8cd 9004 	str.w	r9, [sp, #4]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8002a52:	2390      	movs	r3, #144	@ 0x90
 8002a54:	9302      	str	r3, [sp, #8]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8002a56:	2302      	movs	r3, #2
 8002a58:	9303      	str	r3, [sp, #12]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	9304      	str	r3, [sp, #16]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	9305      	str	r3, [sp, #20]
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8002a62:	4669      	mov	r1, sp
 8002a64:	6820      	ldr	r0, [r4, #0]
 8002a66:	f001 fccd 	bl	8004404 <SDMMC_ConfigData>
      if(NumberOfBlocks > 1U)
 8002a6a:	2f01      	cmp	r7, #1
 8002a6c:	d922      	bls.n	8002ab4 <HAL_SD_ReadBlocks_DMA+0x10c>
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8002a6e:	2382      	movs	r3, #130	@ 0x82
 8002a70:	6323      	str	r3, [r4, #48]	@ 0x30
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8002a72:	4631      	mov	r1, r6
 8002a74:	6820      	ldr	r0, [r4, #0]
 8002a76:	f001 fde5 	bl	8004644 <SDMMC_CmdReadMultiBlock>
      if(errorstate != HAL_SD_ERROR_NONE)
 8002a7a:	b338      	cbz	r0, 8002acc <HAL_SD_ReadBlocks_DMA+0x124>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002a7c:	6823      	ldr	r3, [r4, #0]
 8002a7e:	4a16      	ldr	r2, [pc, #88]	@ (8002ad8 <HAL_SD_ReadBlocks_DMA+0x130>)
 8002a80:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8002a82:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002a84:	4303      	orrs	r3, r0
 8002a86:	63a3      	str	r3, [r4, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	6323      	str	r3, [r4, #48]	@ 0x30
        return HAL_ERROR;
 8002a92:	e017      	b.n	8002ac4 <HAL_SD_ReadBlocks_DMA+0x11c>
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8002a94:	6822      	ldr	r2, [r4, #0]
 8002a96:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 8002a98:	f423 7395 	bic.w	r3, r3, #298	@ 0x12a
 8002a9c:	63d3      	str	r3, [r2, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002a9e:	6823      	ldr	r3, [r4, #0]
 8002aa0:	4a0d      	ldr	r2, [pc, #52]	@ (8002ad8 <HAL_SD_ReadBlocks_DMA+0x130>)
 8002aa2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8002aa4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002aa6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002aaa:	63a3      	str	r3, [r4, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002aac:	2301      	movs	r3, #1
 8002aae:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
      return HAL_ERROR;
 8002ab2:	e007      	b.n	8002ac4 <HAL_SD_ReadBlocks_DMA+0x11c>
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8002ab4:	2381      	movs	r3, #129	@ 0x81
 8002ab6:	6323      	str	r3, [r4, #48]	@ 0x30
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8002ab8:	4631      	mov	r1, r6
 8002aba:	6820      	ldr	r0, [r4, #0]
 8002abc:	f001 fdaa 	bl	8004614 <SDMMC_CmdReadSingleBlock>
 8002ac0:	e7db      	b.n	8002a7a <HAL_SD_ReadBlocks_DMA+0xd2>
    return HAL_BUSY;
 8002ac2:	2502      	movs	r5, #2
}
 8002ac4:	4628      	mov	r0, r5
 8002ac6:	b007      	add	sp, #28
 8002ac8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return HAL_OK;
 8002acc:	4645      	mov	r5, r8
 8002ace:	e7f9      	b.n	8002ac4 <HAL_SD_ReadBlocks_DMA+0x11c>
 8002ad0:	08002c0f 	.word	0x08002c0f
 8002ad4:	080030d5 	.word	0x080030d5
 8002ad8:	004005ff 	.word	0x004005ff

08002adc <HAL_SD_WriteBlocks_DMA>:
{
 8002adc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ade:	b087      	sub	sp, #28
 8002ae0:	4604      	mov	r4, r0
  if(NULL == pData)
 8002ae2:	2900      	cmp	r1, #0
 8002ae4:	d039      	beq.n	8002b5a <HAL_SD_WriteBlocks_DMA+0x7e>
 8002ae6:	461e      	mov	r6, r3
 8002ae8:	460f      	mov	r7, r1
  if(hsd->State == HAL_SD_STATE_READY)
 8002aea:	f890 5034 	ldrb.w	r5, [r0, #52]	@ 0x34
 8002aee:	b2ed      	uxtb	r5, r5
 8002af0:	2d01      	cmp	r5, #1
 8002af2:	f040 8081 	bne.w	8002bf8 <HAL_SD_WriteBlocks_DMA+0x11c>
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002af6:	2300      	movs	r3, #0
 8002af8:	6383      	str	r3, [r0, #56]	@ 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002afa:	1993      	adds	r3, r2, r6
 8002afc:	6dc1      	ldr	r1, [r0, #92]	@ 0x5c
 8002afe:	428b      	cmp	r3, r1
 8002b00:	d831      	bhi.n	8002b66 <HAL_SD_WriteBlocks_DMA+0x8a>
    hsd->State = HAL_SD_STATE_BUSY;
 8002b02:	2303      	movs	r3, #3
 8002b04:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
    hsd->Instance->DCTRL = 0U;
 8002b08:	6803      	ldr	r3, [r0, #0]
 8002b0a:	2100      	movs	r1, #0
 8002b0c:	62d9      	str	r1, [r3, #44]	@ 0x2c
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 8002b0e:	6800      	ldr	r0, [r0, #0]
 8002b10:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8002b12:	f043 031a 	orr.w	r3, r3, #26
 8002b16:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8002b18:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002b1a:	4839      	ldr	r0, [pc, #228]	@ (8002c00 <HAL_SD_WriteBlocks_DMA+0x124>)
 8002b1c:	63d8      	str	r0, [r3, #60]	@ 0x3c
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8002b1e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002b20:	4838      	ldr	r0, [pc, #224]	@ (8002c04 <HAL_SD_WriteBlocks_DMA+0x128>)
 8002b22:	64d8      	str	r0, [r3, #76]	@ 0x4c
    hsd->hdmatx->XferAbortCallback = NULL;
 8002b24:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002b26:	6519      	str	r1, [r3, #80]	@ 0x50
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8002b28:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002b2a:	2b01      	cmp	r3, #1
      add *= 512U;
 8002b2c:	bf18      	it	ne
 8002b2e:	0252      	lslne	r2, r2, #9
    if(NumberOfBlocks > 1U)
 8002b30:	2e01      	cmp	r6, #1
 8002b32:	d91d      	bls.n	8002b70 <HAL_SD_WriteBlocks_DMA+0x94>
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8002b34:	23a0      	movs	r3, #160	@ 0xa0
 8002b36:	6323      	str	r3, [r4, #48]	@ 0x30
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8002b38:	4611      	mov	r1, r2
 8002b3a:	6820      	ldr	r0, [r4, #0]
 8002b3c:	f001 fdb2 	bl	80046a4 <SDMMC_CmdWriteMultiBlock>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002b40:	b1e8      	cbz	r0, 8002b7e <HAL_SD_WriteBlocks_DMA+0xa2>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002b42:	6823      	ldr	r3, [r4, #0]
 8002b44:	4a30      	ldr	r2, [pc, #192]	@ (8002c08 <HAL_SD_WriteBlocks_DMA+0x12c>)
 8002b46:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8002b48:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002b4a:	4303      	orrs	r3, r0
 8002b4c:	63a3      	str	r3, [r4, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002b54:	2300      	movs	r3, #0
 8002b56:	6323      	str	r3, [r4, #48]	@ 0x30
      return HAL_ERROR;
 8002b58:	e04f      	b.n	8002bfa <HAL_SD_WriteBlocks_DMA+0x11e>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8002b5a:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8002b5c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002b60:	6383      	str	r3, [r0, #56]	@ 0x38
    return HAL_ERROR;
 8002b62:	2501      	movs	r5, #1
 8002b64:	e049      	b.n	8002bfa <HAL_SD_WriteBlocks_DMA+0x11e>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8002b66:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8002b68:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002b6c:	6383      	str	r3, [r0, #56]	@ 0x38
      return HAL_ERROR;
 8002b6e:	e044      	b.n	8002bfa <HAL_SD_WriteBlocks_DMA+0x11e>
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8002b70:	2390      	movs	r3, #144	@ 0x90
 8002b72:	6323      	str	r3, [r4, #48]	@ 0x30
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8002b74:	4611      	mov	r1, r2
 8002b76:	6820      	ldr	r0, [r4, #0]
 8002b78:	f001 fd7c 	bl	8004674 <SDMMC_CmdWriteSingleBlock>
 8002b7c:	e7e0      	b.n	8002b40 <HAL_SD_WriteBlocks_DMA+0x64>
    __HAL_SD_DMA_ENABLE(hsd);
 8002b7e:	6822      	ldr	r2, [r4, #0]
 8002b80:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002b82:	f043 0308 	orr.w	r3, r3, #8
 8002b86:	62d3      	str	r3, [r2, #44]	@ 0x2c
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b88:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002b8a:	2240      	movs	r2, #64	@ 0x40
 8002b8c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8002b8e:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8002b90:	680a      	ldr	r2, [r1, #0]
 8002b92:	6813      	ldr	r3, [r2, #0]
 8002b94:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002b98:	6889      	ldr	r1, [r1, #8]
 8002b9a:	430b      	orrs	r3, r1
 8002b9c:	6013      	str	r3, [r2, #0]
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8002b9e:	0276      	lsls	r6, r6, #9
 8002ba0:	6822      	ldr	r2, [r4, #0]
 8002ba2:	08b3      	lsrs	r3, r6, #2
 8002ba4:	3280      	adds	r2, #128	@ 0x80
 8002ba6:	4639      	mov	r1, r7
 8002ba8:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8002baa:	f7fe fe17 	bl	80017dc <HAL_DMA_Start_IT>
 8002bae:	4607      	mov	r7, r0
 8002bb0:	b188      	cbz	r0, 8002bd6 <HAL_SD_WriteBlocks_DMA+0xfa>
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 8002bb2:	6822      	ldr	r2, [r4, #0]
 8002bb4:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 8002bb6:	f023 031a 	bic.w	r3, r3, #26
 8002bba:	63d3      	str	r3, [r2, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002bbc:	6823      	ldr	r3, [r4, #0]
 8002bbe:	4a12      	ldr	r2, [pc, #72]	@ (8002c08 <HAL_SD_WriteBlocks_DMA+0x12c>)
 8002bc0:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8002bc2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002bc4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002bc8:	63a3      	str	r3, [r4, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	6323      	str	r3, [r4, #48]	@ 0x30
      return HAL_ERROR;
 8002bd4:	e011      	b.n	8002bfa <HAL_SD_WriteBlocks_DMA+0x11e>
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8002bd6:	f04f 33ff 	mov.w	r3, #4294967295
 8002bda:	9300      	str	r3, [sp, #0]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8002bdc:	9601      	str	r6, [sp, #4]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8002bde:	2390      	movs	r3, #144	@ 0x90
 8002be0:	9302      	str	r3, [sp, #8]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8002be2:	2300      	movs	r3, #0
 8002be4:	9303      	str	r3, [sp, #12]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8002be6:	9304      	str	r3, [sp, #16]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8002be8:	2301      	movs	r3, #1
 8002bea:	9305      	str	r3, [sp, #20]
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8002bec:	4669      	mov	r1, sp
 8002bee:	6820      	ldr	r0, [r4, #0]
 8002bf0:	f001 fc08 	bl	8004404 <SDMMC_ConfigData>
      return HAL_OK;
 8002bf4:	463d      	mov	r5, r7
 8002bf6:	e000      	b.n	8002bfa <HAL_SD_WriteBlocks_DMA+0x11e>
    return HAL_BUSY;
 8002bf8:	2502      	movs	r5, #2
}
 8002bfa:	4628      	mov	r0, r5
 8002bfc:	b007      	add	sp, #28
 8002bfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c00:	08002999 	.word	0x08002999
 8002c04:	080030d5 	.word	0x080030d5
 8002c08:	004005ff 	.word	0x004005ff

08002c0c <HAL_SD_ErrorCallback>:
}
 8002c0c:	4770      	bx	lr

08002c0e <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002c0e:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8002c10:	6b84      	ldr	r4, [r0, #56]	@ 0x38
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8002c12:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002c14:	2b82      	cmp	r3, #130	@ 0x82
 8002c16:	d011      	beq.n	8002c3c <SD_DMAReceiveCplt+0x2e>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8002c18:	6822      	ldr	r2, [r4, #0]
 8002c1a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002c1c:	f023 0308 	bic.w	r3, r3, #8
 8002c20:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8002c22:	6823      	ldr	r3, [r4, #0]
 8002c24:	f240 523a 	movw	r2, #1338	@ 0x53a
 8002c28:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8002c30:	2300      	movs	r3, #0
 8002c32:	6323      	str	r3, [r4, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8002c34:	4620      	mov	r0, r4
 8002c36:	f001 ff4e 	bl	8004ad6 <HAL_SD_RxCpltCallback>
#endif
}
 8002c3a:	bd10      	pop	{r4, pc}
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8002c3c:	6820      	ldr	r0, [r4, #0]
 8002c3e:	f001 fd49 	bl	80046d4 <SDMMC_CmdStopTransfer>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002c42:	4603      	mov	r3, r0
 8002c44:	2800      	cmp	r0, #0
 8002c46:	d0e7      	beq.n	8002c18 <SD_DMAReceiveCplt+0xa>
      hsd->ErrorCode |= errorstate;
 8002c48:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	63a3      	str	r3, [r4, #56]	@ 0x38
      HAL_SD_ErrorCallback(hsd);
 8002c4e:	4620      	mov	r0, r4
 8002c50:	f7ff ffdc 	bl	8002c0c <HAL_SD_ErrorCallback>
 8002c54:	e7e0      	b.n	8002c18 <SD_DMAReceiveCplt+0xa>
	...

08002c58 <HAL_SD_GetCardCSD>:
{
 8002c58:	4603      	mov	r3, r0
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8002c5a:	6e42      	ldr	r2, [r0, #100]	@ 0x64
 8002c5c:	0f92      	lsrs	r2, r2, #30
 8002c5e:	700a      	strb	r2, [r1, #0]
  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8002c60:	6e42      	ldr	r2, [r0, #100]	@ 0x64
 8002c62:	f3c2 6283 	ubfx	r2, r2, #26, #4
 8002c66:	704a      	strb	r2, [r1, #1]
  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8002c68:	f890 2067 	ldrb.w	r2, [r0, #103]	@ 0x67
 8002c6c:	f002 0203 	and.w	r2, r2, #3
 8002c70:	708a      	strb	r2, [r1, #2]
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8002c72:	f890 2066 	ldrb.w	r2, [r0, #102]	@ 0x66
 8002c76:	70ca      	strb	r2, [r1, #3]
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8002c78:	f890 2065 	ldrb.w	r2, [r0, #101]	@ 0x65
 8002c7c:	710a      	strb	r2, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8002c7e:	f890 2064 	ldrb.w	r2, [r0, #100]	@ 0x64
 8002c82:	714a      	strb	r2, [r1, #5]
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8002c84:	6e82      	ldr	r2, [r0, #104]	@ 0x68
 8002c86:	0d12      	lsrs	r2, r2, #20
 8002c88:	80ca      	strh	r2, [r1, #6]
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8002c8a:	f8b0 206a 	ldrh.w	r2, [r0, #106]	@ 0x6a
 8002c8e:	f002 020f 	and.w	r2, r2, #15
 8002c92:	720a      	strb	r2, [r1, #8]
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8002c94:	6e82      	ldr	r2, [r0, #104]	@ 0x68
 8002c96:	f3c2 32c0 	ubfx	r2, r2, #15, #1
 8002c9a:	724a      	strb	r2, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8002c9c:	6e82      	ldr	r2, [r0, #104]	@ 0x68
 8002c9e:	f3c2 3280 	ubfx	r2, r2, #14, #1
 8002ca2:	728a      	strb	r2, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8002ca4:	6e82      	ldr	r2, [r0, #104]	@ 0x68
 8002ca6:	f3c2 3240 	ubfx	r2, r2, #13, #1
 8002caa:	72ca      	strb	r2, [r1, #11]
  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8002cac:	6e82      	ldr	r2, [r0, #104]	@ 0x68
 8002cae:	f3c2 3200 	ubfx	r2, r2, #12, #1
 8002cb2:	730a      	strb	r2, [r1, #12]
  pCSD->Reserved2 = 0U; /*!< Reserved */
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	734a      	strb	r2, [r1, #13]
  if(hsd->SdCard.CardType == CARD_SDSC)
 8002cb8:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8002cba:	2a00      	cmp	r2, #0
 8002cbc:	f040 8086 	bne.w	8002dcc <HAL_SD_GetCardCSD+0x174>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8002cc0:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8002cc2:	f640 72fc 	movw	r2, #4092	@ 0xffc
 8002cc6:	ea02 0280 	and.w	r2, r2, r0, lsl #2
 8002cca:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8002ccc:	ea42 7290 	orr.w	r2, r2, r0, lsr #30
 8002cd0:	610a      	str	r2, [r1, #16]
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8002cd2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002cd4:	f3c2 62c2 	ubfx	r2, r2, #27, #3
 8002cd8:	750a      	strb	r2, [r1, #20]
    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8002cda:	f893 206f 	ldrb.w	r2, [r3, #111]	@ 0x6f
 8002cde:	f002 0207 	and.w	r2, r2, #7
 8002ce2:	754a      	strb	r2, [r1, #21]
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8002ce4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002ce6:	f3c2 5242 	ubfx	r2, r2, #21, #3
 8002cea:	758a      	strb	r2, [r1, #22]
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8002cec:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002cee:	f3c2 4282 	ubfx	r2, r2, #18, #3
 8002cf2:	75ca      	strb	r2, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8002cf4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002cf6:	f3c2 32c2 	ubfx	r2, r2, #15, #3
 8002cfa:	760a      	strb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8002cfc:	6908      	ldr	r0, [r1, #16]
 8002cfe:	3001      	adds	r0, #1
 8002d00:	6558      	str	r0, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8002d02:	7e0a      	ldrb	r2, [r1, #24]
 8002d04:	f002 0207 	and.w	r2, r2, #7
 8002d08:	3202      	adds	r2, #2
 8002d0a:	4090      	lsls	r0, r2
 8002d0c:	6558      	str	r0, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8002d0e:	f891 c008 	ldrb.w	ip, [r1, #8]
 8002d12:	f00c 0c0f 	and.w	ip, ip, #15
 8002d16:	2201      	movs	r2, #1
 8002d18:	fa02 f20c 	lsl.w	r2, r2, ip
 8002d1c:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8002d1e:	0a52      	lsrs	r2, r2, #9
 8002d20:	fb00 f202 	mul.w	r2, r0, r2
 8002d24:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8002d26:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d2a:	661a      	str	r2, [r3, #96]	@ 0x60
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8002d2c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002d2e:	f3c2 3280 	ubfx	r2, r2, #14, #1
 8002d32:	764a      	strb	r2, [r1, #25]
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8002d34:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002d36:	f3c2 12c6 	ubfx	r2, r2, #7, #7
 8002d3a:	768a      	strb	r2, [r1, #26]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8002d3c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002d3e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002d42:	76ca      	strb	r2, [r1, #27]
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8002d44:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002d46:	0fd2      	lsrs	r2, r2, #31
 8002d48:	770a      	strb	r2, [r1, #28]
  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8002d4a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002d4c:	f3c2 7241 	ubfx	r2, r2, #29, #2
 8002d50:	774a      	strb	r2, [r1, #29]
  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8002d52:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002d54:	f3c2 6282 	ubfx	r2, r2, #26, #3
 8002d58:	778a      	strb	r2, [r1, #30]
  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8002d5a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002d5c:	f3c2 5283 	ubfx	r2, r2, #22, #4
 8002d60:	77ca      	strb	r2, [r1, #31]
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8002d62:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002d64:	f3c2 5240 	ubfx	r2, r2, #21, #1
 8002d68:	f881 2020 	strb.w	r2, [r1, #32]
  pCSD->Reserved3 = 0;
 8002d6c:	2000      	movs	r0, #0
 8002d6e:	f881 0021 	strb.w	r0, [r1, #33]	@ 0x21
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8002d72:	f8b3 2072 	ldrh.w	r2, [r3, #114]	@ 0x72
 8002d76:	f002 0201 	and.w	r2, r2, #1
 8002d7a:	f881 2022 	strb.w	r2, [r1, #34]	@ 0x22
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8002d7e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002d80:	f3c2 32c0 	ubfx	r2, r2, #15, #1
 8002d84:	f881 2023 	strb.w	r2, [r1, #35]	@ 0x23
  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8002d88:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002d8a:	f3c2 3280 	ubfx	r2, r2, #14, #1
 8002d8e:	f881 2024 	strb.w	r2, [r1, #36]	@ 0x24
  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8002d92:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002d94:	f3c2 3240 	ubfx	r2, r2, #13, #1
 8002d98:	f881 2025 	strb.w	r2, [r1, #37]	@ 0x25
  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8002d9c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002d9e:	f3c2 3200 	ubfx	r2, r2, #12, #1
 8002da2:	f881 2026 	strb.w	r2, [r1, #38]	@ 0x26
  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8002da6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002da8:	f3c2 2281 	ubfx	r2, r2, #10, #2
 8002dac:	f881 2027 	strb.w	r2, [r1, #39]	@ 0x27
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8002db0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002db2:	f3c2 2201 	ubfx	r2, r2, #8, #2
 8002db6:	f881 2028 	strb.w	r2, [r1, #40]	@ 0x28
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8002dba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dbc:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002dc0:	f881 3029 	strb.w	r3, [r1, #41]	@ 0x29
  pCSD->Reserved4 = 1;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	f881 302a 	strb.w	r3, [r1, #42]	@ 0x2a
}
 8002dca:	4770      	bx	lr
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8002dcc:	2a01      	cmp	r2, #1
 8002dce:	d110      	bne.n	8002df2 <HAL_SD_GetCardCSD+0x19a>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8002dd0:	6e82      	ldr	r2, [r0, #104]	@ 0x68
 8002dd2:	0412      	lsls	r2, r2, #16
 8002dd4:	f402 127c 	and.w	r2, r2, #4128768	@ 0x3f0000
 8002dd8:	f8b0 006e 	ldrh.w	r0, [r0, #110]	@ 0x6e
 8002ddc:	4302      	orrs	r2, r0
 8002dde:	610a      	str	r2, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8002de0:	690a      	ldr	r2, [r1, #16]
 8002de2:	3201      	adds	r2, #1
 8002de4:	0292      	lsls	r2, r2, #10
 8002de6:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8002de8:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8002dea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002dee:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8002df0:	e799      	b.n	8002d26 <HAL_SD_GetCardCSD+0xce>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002df2:	6802      	ldr	r2, [r0, #0]
 8002df4:	4904      	ldr	r1, [pc, #16]	@ (8002e08 <HAL_SD_GetCardCSD+0x1b0>)
 8002df6:	6391      	str	r1, [r2, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8002df8:	6b82      	ldr	r2, [r0, #56]	@ 0x38
 8002dfa:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002dfe:	6382      	str	r2, [r0, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8002e00:	2001      	movs	r0, #1
 8002e02:	f883 0034 	strb.w	r0, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8002e06:	4770      	bx	lr
 8002e08:	004005ff 	.word	0x004005ff

08002e0c <HAL_SD_InitCard>:
{
 8002e0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002e10:	b098      	sub	sp, #96	@ 0x60
 8002e12:	4604      	mov	r4, r0
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8002e14:	2500      	movs	r5, #0
 8002e16:	9512      	str	r5, [sp, #72]	@ 0x48
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8002e18:	9513      	str	r5, [sp, #76]	@ 0x4c
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8002e1a:	9514      	str	r5, [sp, #80]	@ 0x50
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8002e1c:	9515      	str	r5, [sp, #84]	@ 0x54
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8002e1e:	9516      	str	r5, [sp, #88]	@ 0x58
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8002e20:	2376      	movs	r3, #118	@ 0x76
 8002e22:	9317      	str	r3, [sp, #92]	@ 0x5c
  SDMMC_Init(hsd->Instance, Init);
 8002e24:	ab18      	add	r3, sp, #96	@ 0x60
 8002e26:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8002e2a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8002e2e:	ab12      	add	r3, sp, #72	@ 0x48
 8002e30:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e32:	6820      	ldr	r0, [r4, #0]
 8002e34:	f001 faa6 	bl	8004384 <SDMMC_Init>
  __HAL_SD_DISABLE(hsd);
 8002e38:	6822      	ldr	r2, [r4, #0]
 8002e3a:	6853      	ldr	r3, [r2, #4]
 8002e3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e40:	6053      	str	r3, [r2, #4]
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8002e42:	6820      	ldr	r0, [r4, #0]
 8002e44:	f001 fac0 	bl	80043c8 <SDMMC_PowerState_ON>
  __HAL_SD_ENABLE(hsd);
 8002e48:	6822      	ldr	r2, [r4, #0]
 8002e4a:	6853      	ldr	r3, [r2, #4]
 8002e4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e50:	6053      	str	r3, [r2, #4]
  HAL_Delay(2);
 8002e52:	2002      	movs	r0, #2
 8002e54:	f7fe fba4 	bl	80015a0 <HAL_Delay>
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
  __IO uint32_t count = 0U;
 8002e58:	9506      	str	r5, [sp, #24]
  uint32_t response = 0U, validvoltage = 0U;
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8002e5a:	6820      	ldr	r0, [r4, #0]
 8002e5c:	f001 fae8 	bl	8004430 <SDMMC_CmdGoIdleState>
  if(errorstate != HAL_SD_ERROR_NONE)
 8002e60:	4680      	mov	r8, r0
 8002e62:	b150      	cbz	r0, 8002e7a <HAL_SD_InitCard+0x6e>
    hsd->State = HAL_SD_STATE_READY;
 8002e64:	2501      	movs	r5, #1
 8002e66:	f884 5034 	strb.w	r5, [r4, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8002e6a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002e6c:	ea43 0308 	orr.w	r3, r3, r8
 8002e70:	63a3      	str	r3, [r4, #56]	@ 0x38
}
 8002e72:	4628      	mov	r0, r5
 8002e74:	b018      	add	sp, #96	@ 0x60
 8002e76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  {
    return errorstate;
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8002e7a:	6820      	ldr	r0, [r4, #0]
 8002e7c:	f001 fdcc 	bl	8004a18 <SDMMC_CmdOperCond>
  if(errorstate != HAL_SD_ERROR_NONE)
 8002e80:	b948      	cbnz	r0, 8002e96 <HAL_SD_InitCard+0x8a>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8002e82:	2301      	movs	r3, #1
 8002e84:	64a3      	str	r3, [r4, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8002e86:	2100      	movs	r1, #0
 8002e88:	6820      	ldr	r0, [r4, #0]
 8002e8a:	f001 fc55 	bl	8004738 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002e8e:	b160      	cbz	r0, 8002eaa <HAL_SD_InitCard+0x9e>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8002e90:	f04f 5880 	mov.w	r8, #268435456	@ 0x10000000
 8002e94:	e7e6      	b.n	8002e64 <HAL_SD_InitCard+0x58>
    hsd->SdCard.CardVersion = CARD_V1_X;
 8002e96:	64a5      	str	r5, [r4, #72]	@ 0x48
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8002e98:	6820      	ldr	r0, [r4, #0]
 8002e9a:	f001 fac9 	bl	8004430 <SDMMC_CmdGoIdleState>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002e9e:	2800      	cmp	r0, #0
 8002ea0:	f040 80c4 	bne.w	800302c <HAL_SD_InitCard+0x220>
  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8002ea4:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d0ed      	beq.n	8002e86 <HAL_SD_InitCard+0x7a>
    }
  }
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8002eaa:	9a06      	ldr	r2, [sp, #24]
 8002eac:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	f200 80c0 	bhi.w	8003036 <HAL_SD_InitCard+0x22a>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8002eb6:	2500      	movs	r5, #0
    {
      return errorstate;
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8002eb8:	4e63      	ldr	r6, [pc, #396]	@ (8003048 <HAL_SD_InitCard+0x23c>)
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8002eba:	461f      	mov	r7, r3
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8002ebc:	4629      	mov	r1, r5
 8002ebe:	6820      	ldr	r0, [r4, #0]
 8002ec0:	f001 fc3a 	bl	8004738 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002ec4:	4680      	mov	r8, r0
 8002ec6:	2800      	cmp	r0, #0
 8002ec8:	d1cc      	bne.n	8002e64 <HAL_SD_InitCard+0x58>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8002eca:	4631      	mov	r1, r6
 8002ecc:	6820      	ldr	r0, [r4, #0]
 8002ece:	f001 fce5 	bl	800489c <SDMMC_CmdAppOperCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002ed2:	2800      	cmp	r0, #0
 8002ed4:	d155      	bne.n	8002f82 <HAL_SD_InitCard+0x176>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8002ed6:	4629      	mov	r1, r5
 8002ed8:	6820      	ldr	r0, [r4, #0]
 8002eda:	f001 fa90 	bl	80043fe <SDMMC_GetResponse>

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);

    count++;
 8002ede:	9b06      	ldr	r3, [sp, #24]
 8002ee0:	3301      	adds	r3, #1
 8002ee2:	9306      	str	r3, [sp, #24]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8002ee4:	9b06      	ldr	r3, [sp, #24]
 8002ee6:	4680      	mov	r8, r0
 8002ee8:	2800      	cmp	r0, #0
 8002eea:	db01      	blt.n	8002ef0 <HAL_SD_InitCard+0xe4>
 8002eec:	42bb      	cmp	r3, r7
 8002eee:	d9e5      	bls.n	8002ebc <HAL_SD_InitCard+0xb0>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8002ef0:	9a06      	ldr	r2, [sp, #24]
 8002ef2:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	f200 809a 	bhi.w	8003030 <HAL_SD_InitCard+0x224>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8002efc:	f3c8 7880 	ubfx	r8, r8, #30, #1
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8002f00:	f8c4 8044 	str.w	r8, [r4, #68]	@ 0x44
  uint16_t sd_rca = 1U;
 8002f04:	2301      	movs	r3, #1
 8002f06:	f8ad 3016 	strh.w	r3, [sp, #22]
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 8002f0a:	6820      	ldr	r0, [r4, #0]
 8002f0c:	f001 fa60 	bl	80043d0 <SDMMC_GetPowerState>
 8002f10:	2800      	cmp	r0, #0
 8002f12:	f000 8082 	beq.w	800301a <HAL_SD_InitCard+0x20e>
  if(hsd->SdCard.CardType != CARD_SECURED)
 8002f16:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002f18:	2b03      	cmp	r3, #3
 8002f1a:	d135      	bne.n	8002f88 <HAL_SD_InitCard+0x17c>
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8002f1c:	2104      	movs	r1, #4
 8002f1e:	6820      	ldr	r0, [r4, #0]
 8002f20:	f001 fa6d 	bl	80043fe <SDMMC_GetResponse>
 8002f24:	0d00      	lsrs	r0, r0, #20
 8002f26:	64e0      	str	r0, [r4, #76]	@ 0x4c
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8002f28:	a907      	add	r1, sp, #28
 8002f2a:	4620      	mov	r0, r4
 8002f2c:	f7ff fe94 	bl	8002c58 <HAL_SD_GetCardCSD>
 8002f30:	4605      	mov	r5, r0
 8002f32:	2800      	cmp	r0, #0
 8002f34:	d16e      	bne.n	8003014 <HAL_SD_InitCard+0x208>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8002f36:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8002f38:	0412      	lsls	r2, r2, #16
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	6820      	ldr	r0, [r4, #0]
 8002f3e:	f001 fbe3 	bl	8004708 <SDMMC_CmdSelDesel>
  if(errorstate != HAL_SD_ERROR_NONE)
 8002f42:	4602      	mov	r2, r0
 8002f44:	2800      	cmp	r0, #0
 8002f46:	d16a      	bne.n	800301e <HAL_SD_InitCard+0x212>
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 8002f48:	4623      	mov	r3, r4
 8002f4a:	f853 6b10 	ldr.w	r6, [r3], #16
 8002f4e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002f52:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8002f56:	1d23      	adds	r3, r4, #4
 8002f58:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f5a:	4630      	mov	r0, r6
 8002f5c:	f001 fa12 	bl	8004384 <SDMMC_Init>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8002f60:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002f64:	6820      	ldr	r0, [r4, #0]
 8002f66:	f001 fb3d 	bl	80045e4 <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 8002f6a:	2800      	cmp	r0, #0
 8002f6c:	d081      	beq.n	8002e72 <HAL_SD_InitCard+0x66>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002f6e:	6823      	ldr	r3, [r4, #0]
 8002f70:	4936      	ldr	r1, [pc, #216]	@ (800304c <HAL_SD_InitCard+0x240>)
 8002f72:	6399      	str	r1, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8002f74:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002f76:	4303      	orrs	r3, r0
 8002f78:	63a3      	str	r3, [r4, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8002f7a:	2501      	movs	r5, #1
 8002f7c:	f884 5034 	strb.w	r5, [r4, #52]	@ 0x34
    return HAL_ERROR;
 8002f80:	e777      	b.n	8002e72 <HAL_SD_InitCard+0x66>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8002f82:	f04f 5880 	mov.w	r8, #268435456	@ 0x10000000
  if(errorstate != HAL_SD_ERROR_NONE)
 8002f86:	e76d      	b.n	8002e64 <HAL_SD_InitCard+0x58>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8002f88:	6820      	ldr	r0, [r4, #0]
 8002f8a:	f001 fc33 	bl	80047f4 <SDMMC_CmdSendCID>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002f8e:	4602      	mov	r2, r0
 8002f90:	2800      	cmp	r0, #0
 8002f92:	d144      	bne.n	800301e <HAL_SD_InitCard+0x212>
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8002f94:	2100      	movs	r1, #0
 8002f96:	6820      	ldr	r0, [r4, #0]
 8002f98:	f001 fa31 	bl	80043fe <SDMMC_GetResponse>
 8002f9c:	6760      	str	r0, [r4, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8002f9e:	2104      	movs	r1, #4
 8002fa0:	6820      	ldr	r0, [r4, #0]
 8002fa2:	f001 fa2c 	bl	80043fe <SDMMC_GetResponse>
 8002fa6:	67a0      	str	r0, [r4, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8002fa8:	2108      	movs	r1, #8
 8002faa:	6820      	ldr	r0, [r4, #0]
 8002fac:	f001 fa27 	bl	80043fe <SDMMC_GetResponse>
 8002fb0:	67e0      	str	r0, [r4, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8002fb2:	210c      	movs	r1, #12
 8002fb4:	6820      	ldr	r0, [r4, #0]
 8002fb6:	f001 fa22 	bl	80043fe <SDMMC_GetResponse>
 8002fba:	f8c4 0080 	str.w	r0, [r4, #128]	@ 0x80
  if(hsd->SdCard.CardType != CARD_SECURED)
 8002fbe:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002fc0:	2b03      	cmp	r3, #3
 8002fc2:	d0ab      	beq.n	8002f1c <HAL_SD_InitCard+0x110>
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8002fc4:	f10d 0116 	add.w	r1, sp, #22
 8002fc8:	6820      	ldr	r0, [r4, #0]
 8002fca:	f001 fcd7 	bl	800497c <SDMMC_CmdSetRelAdd>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002fce:	4602      	mov	r2, r0
 8002fd0:	bb28      	cbnz	r0, 800301e <HAL_SD_InitCard+0x212>
  if(hsd->SdCard.CardType != CARD_SECURED)
 8002fd2:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002fd4:	2b03      	cmp	r3, #3
 8002fd6:	d0a1      	beq.n	8002f1c <HAL_SD_InitCard+0x110>
    hsd->SdCard.RelCardAdd = sd_rca;
 8002fd8:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 8002fdc:	6521      	str	r1, [r4, #80]	@ 0x50
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8002fde:	0409      	lsls	r1, r1, #16
 8002fe0:	6820      	ldr	r0, [r4, #0]
 8002fe2:	f001 fc1c 	bl	800481e <SDMMC_CmdSendCSD>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	b9c8      	cbnz	r0, 800301e <HAL_SD_InitCard+0x212>
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8002fea:	2100      	movs	r1, #0
 8002fec:	6820      	ldr	r0, [r4, #0]
 8002fee:	f001 fa06 	bl	80043fe <SDMMC_GetResponse>
 8002ff2:	6660      	str	r0, [r4, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8002ff4:	2104      	movs	r1, #4
 8002ff6:	6820      	ldr	r0, [r4, #0]
 8002ff8:	f001 fa01 	bl	80043fe <SDMMC_GetResponse>
 8002ffc:	66a0      	str	r0, [r4, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8002ffe:	2108      	movs	r1, #8
 8003000:	6820      	ldr	r0, [r4, #0]
 8003002:	f001 f9fc 	bl	80043fe <SDMMC_GetResponse>
 8003006:	66e0      	str	r0, [r4, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8003008:	210c      	movs	r1, #12
 800300a:	6820      	ldr	r0, [r4, #0]
 800300c:	f001 f9f7 	bl	80043fe <SDMMC_GetResponse>
 8003010:	6720      	str	r0, [r4, #112]	@ 0x70
 8003012:	e783      	b.n	8002f1c <HAL_SD_InitCard+0x110>
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003014:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003018:	e001      	b.n	800301e <HAL_SD_InitCard+0x212>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800301a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
    hsd->State = HAL_SD_STATE_READY;
 800301e:	2501      	movs	r5, #1
 8003020:	f884 5034 	strb.w	r5, [r4, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8003024:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003026:	4313      	orrs	r3, r2
 8003028:	63a3      	str	r3, [r4, #56]	@ 0x38
    return HAL_ERROR;
 800302a:	e722      	b.n	8002e72 <HAL_SD_InitCard+0x66>
      return errorstate;
 800302c:	4680      	mov	r8, r0
 800302e:	e719      	b.n	8002e64 <HAL_SD_InitCard+0x58>
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8003030:	f04f 7880 	mov.w	r8, #16777216	@ 0x1000000
 8003034:	e716      	b.n	8002e64 <HAL_SD_InitCard+0x58>
  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8003036:	9a06      	ldr	r2, [sp, #24]
 8003038:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 800303c:	429a      	cmp	r2, r3
 800303e:	f67f af5f 	bls.w	8002f00 <HAL_SD_InitCard+0xf4>
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8003042:	f04f 7880 	mov.w	r8, #16777216	@ 0x1000000
  if(errorstate != HAL_SD_ERROR_NONE)
 8003046:	e70d      	b.n	8002e64 <HAL_SD_InitCard+0x58>
 8003048:	c1100000 	.word	0xc1100000
 800304c:	004005ff 	.word	0x004005ff

08003050 <HAL_SD_Init>:
  if(hsd == NULL)
 8003050:	b1a8      	cbz	r0, 800307e <HAL_SD_Init+0x2e>
{
 8003052:	b510      	push	{r4, lr}
 8003054:	4604      	mov	r4, r0
  if(hsd->State == HAL_SD_STATE_RESET)
 8003056:	f890 3034 	ldrb.w	r3, [r0, #52]	@ 0x34
 800305a:	b163      	cbz	r3, 8003076 <HAL_SD_Init+0x26>
  hsd->State = HAL_SD_STATE_BUSY;
 800305c:	2303      	movs	r3, #3
 800305e:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8003062:	4620      	mov	r0, r4
 8003064:	f7ff fed2 	bl	8002e0c <HAL_SD_InitCard>
 8003068:	b958      	cbnz	r0, 8003082 <HAL_SD_Init+0x32>
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800306a:	63a0      	str	r0, [r4, #56]	@ 0x38
  hsd->Context = SD_CONTEXT_NONE;
 800306c:	6320      	str	r0, [r4, #48]	@ 0x30
  hsd->State = HAL_SD_STATE_READY;
 800306e:	2301      	movs	r3, #1
 8003070:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 8003074:	bd10      	pop	{r4, pc}
    hsd->Lock = HAL_UNLOCKED;
 8003076:	7703      	strb	r3, [r0, #28]
    HAL_SD_MspInit(hsd);
 8003078:	f7fe f874 	bl	8001164 <HAL_SD_MspInit>
 800307c:	e7ee      	b.n	800305c <HAL_SD_Init+0xc>
    return HAL_ERROR;
 800307e:	2001      	movs	r0, #1
}
 8003080:	4770      	bx	lr
    return HAL_ERROR;
 8003082:	2001      	movs	r0, #1
 8003084:	e7f6      	b.n	8003074 <HAL_SD_Init+0x24>

08003086 <HAL_SD_GetCardInfo>:
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8003086:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8003088:	600b      	str	r3, [r1, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800308a:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 800308c:	604b      	str	r3, [r1, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800308e:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 8003090:	608b      	str	r3, [r1, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8003092:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8003094:	60cb      	str	r3, [r1, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8003096:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8003098:	610b      	str	r3, [r1, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800309a:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 800309c:	614b      	str	r3, [r1, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800309e:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 80030a0:	618b      	str	r3, [r1, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80030a2:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 80030a4:	61cb      	str	r3, [r1, #28]
}
 80030a6:	2000      	movs	r0, #0
 80030a8:	4770      	bx	lr

080030aa <HAL_SD_GetCardState>:
{
 80030aa:	b510      	push	{r4, lr}
 80030ac:	4604      	mov	r4, r0
  {
    return HAL_SD_ERROR_PARAM;
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80030ae:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 80030b0:	0409      	lsls	r1, r1, #16
 80030b2:	6800      	ldr	r0, [r0, #0]
 80030b4:	f001 fb58 	bl	8004768 <SDMMC_CmdSendStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 80030b8:	b130      	cbz	r0, 80030c8 <HAL_SD_GetCardState+0x1e>
    hsd->ErrorCode |= errorstate;
 80030ba:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80030bc:	4303      	orrs	r3, r0
 80030be:	63a3      	str	r3, [r4, #56]	@ 0x38
  uint32_t resp1 = 0;
 80030c0:	2000      	movs	r0, #0
  cardstate = ((resp1 >> 9U) & 0x0FU);
 80030c2:	f3c0 2043 	ubfx	r0, r0, #9, #4
}
 80030c6:	bd10      	pop	{r4, pc}
  {
    return errorstate;
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80030c8:	2100      	movs	r1, #0
 80030ca:	6820      	ldr	r0, [r4, #0]
 80030cc:	f001 f997 	bl	80043fe <SDMMC_GetResponse>
  if(errorstate != HAL_SD_ERROR_NONE)
 80030d0:	e7f7      	b.n	80030c2 <HAL_SD_GetCardState+0x18>
	...

080030d4 <SD_DMAError>:
{
 80030d4:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80030d6:	6b84      	ldr	r4, [r0, #56]	@ 0x38
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80030d8:	f7fe fd14 	bl	8001b04 <HAL_DMA_GetError>
 80030dc:	2802      	cmp	r0, #2
 80030de:	d00a      	beq.n	80030f6 <SD_DMAError+0x22>
    RxErrorCode = hsd->hdmarx->ErrorCode;
 80030e0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80030e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 80030e4:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80030e6:	6d52      	ldr	r2, [r2, #84]	@ 0x54
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d005      	beq.n	80030f8 <SD_DMAError+0x24>
 80030ec:	2a01      	cmp	r2, #1
 80030ee:	d003      	beq.n	80030f8 <SD_DMAError+0x24>
    HAL_SD_ErrorCallback(hsd);
 80030f0:	4620      	mov	r0, r4
 80030f2:	f7ff fd8b 	bl	8002c0c <HAL_SD_ErrorCallback>
}
 80030f6:	bd10      	pop	{r4, pc}
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80030f8:	6823      	ldr	r3, [r4, #0]
 80030fa:	4a0f      	ldr	r2, [pc, #60]	@ (8003138 <SD_DMAError+0x64>)
 80030fc:	639a      	str	r2, [r3, #56]	@ 0x38
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 80030fe:	6822      	ldr	r2, [r4, #0]
 8003100:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 8003102:	f423 739d 	bic.w	r3, r3, #314	@ 0x13a
 8003106:	63d3      	str	r3, [r2, #60]	@ 0x3c
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8003108:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800310a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800310e:	63a3      	str	r3, [r4, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8003110:	4620      	mov	r0, r4
 8003112:	f7ff ffca 	bl	80030aa <HAL_SD_GetCardState>
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8003116:	3805      	subs	r0, #5
 8003118:	2801      	cmp	r0, #1
 800311a:	d905      	bls.n	8003128 <SD_DMAError+0x54>
      hsd->State= HAL_SD_STATE_READY;
 800311c:	2301      	movs	r3, #1
 800311e:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003122:	2300      	movs	r3, #0
 8003124:	6323      	str	r3, [r4, #48]	@ 0x30
 8003126:	e7e3      	b.n	80030f0 <SD_DMAError+0x1c>
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8003128:	6820      	ldr	r0, [r4, #0]
 800312a:	f001 fad3 	bl	80046d4 <SDMMC_CmdStopTransfer>
 800312e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003130:	4303      	orrs	r3, r0
 8003132:	63a3      	str	r3, [r4, #56]	@ 0x38
 8003134:	e7f2      	b.n	800311c <SD_DMAError+0x48>
 8003136:	bf00      	nop
 8003138:	004005ff 	.word	0x004005ff

0800313c <SD_DMATxAbort>:
{
 800313c:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800313e:	6b84      	ldr	r4, [r0, #56]	@ 0x38
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8003140:	6823      	ldr	r3, [r4, #0]
 8003142:	f240 523a 	movw	r2, #1338	@ 0x53a
 8003146:	639a      	str	r2, [r3, #56]	@ 0x38
  CardState = HAL_SD_GetCardState(hsd);
 8003148:	4620      	mov	r0, r4
 800314a:	f7ff ffae 	bl	80030aa <HAL_SD_GetCardState>
  hsd->State = HAL_SD_STATE_READY;
 800314e:	2301      	movs	r3, #1
 8003150:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8003154:	2300      	movs	r3, #0
 8003156:	6323      	str	r3, [r4, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8003158:	3805      	subs	r0, #5
 800315a:	2801      	cmp	r0, #1
 800315c:	d905      	bls.n	800316a <SD_DMATxAbort+0x2e>
  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800315e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003160:	b953      	cbnz	r3, 8003178 <SD_DMATxAbort+0x3c>
    HAL_SD_AbortCallback(hsd);
 8003162:	4620      	mov	r0, r4
 8003164:	f001 fcaf 	bl	8004ac6 <HAL_SD_AbortCallback>
}
 8003168:	bd10      	pop	{r4, pc}
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800316a:	6820      	ldr	r0, [r4, #0]
 800316c:	f001 fab2 	bl	80046d4 <SDMMC_CmdStopTransfer>
 8003170:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003172:	4303      	orrs	r3, r0
 8003174:	63a3      	str	r3, [r4, #56]	@ 0x38
 8003176:	e7f2      	b.n	800315e <SD_DMATxAbort+0x22>
    HAL_SD_ErrorCallback(hsd);
 8003178:	4620      	mov	r0, r4
 800317a:	f7ff fd47 	bl	8002c0c <HAL_SD_ErrorCallback>
}
 800317e:	e7f3      	b.n	8003168 <SD_DMATxAbort+0x2c>

08003180 <SD_DMARxAbort>:
{
 8003180:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8003182:	6b84      	ldr	r4, [r0, #56]	@ 0x38
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8003184:	6823      	ldr	r3, [r4, #0]
 8003186:	f240 523a 	movw	r2, #1338	@ 0x53a
 800318a:	639a      	str	r2, [r3, #56]	@ 0x38
  CardState = HAL_SD_GetCardState(hsd);
 800318c:	4620      	mov	r0, r4
 800318e:	f7ff ff8c 	bl	80030aa <HAL_SD_GetCardState>
  hsd->State = HAL_SD_STATE_READY;
 8003192:	2301      	movs	r3, #1
 8003194:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8003198:	2300      	movs	r3, #0
 800319a:	6323      	str	r3, [r4, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800319c:	3805      	subs	r0, #5
 800319e:	2801      	cmp	r0, #1
 80031a0:	d905      	bls.n	80031ae <SD_DMARxAbort+0x2e>
  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80031a2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80031a4:	b953      	cbnz	r3, 80031bc <SD_DMARxAbort+0x3c>
    HAL_SD_AbortCallback(hsd);
 80031a6:	4620      	mov	r0, r4
 80031a8:	f001 fc8d 	bl	8004ac6 <HAL_SD_AbortCallback>
}
 80031ac:	bd10      	pop	{r4, pc}
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80031ae:	6820      	ldr	r0, [r4, #0]
 80031b0:	f001 fa90 	bl	80046d4 <SDMMC_CmdStopTransfer>
 80031b4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80031b6:	4303      	orrs	r3, r0
 80031b8:	63a3      	str	r3, [r4, #56]	@ 0x38
 80031ba:	e7f2      	b.n	80031a2 <SD_DMARxAbort+0x22>
    HAL_SD_ErrorCallback(hsd);
 80031bc:	4620      	mov	r0, r4
 80031be:	f7ff fd25 	bl	8002c0c <HAL_SD_ErrorCallback>
}
 80031c2:	e7f3      	b.n	80031ac <SD_DMARxAbort+0x2c>

080031c4 <HAL_SD_IRQHandler>:
{
 80031c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80031c8:	b082      	sub	sp, #8
 80031ca:	4604      	mov	r4, r0
  uint32_t context = hsd->Context;
 80031cc:	6b05      	ldr	r5, [r0, #48]	@ 0x30
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80031ce:	6803      	ldr	r3, [r0, #0]
 80031d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80031d2:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 80031d6:	d076      	beq.n	80032c6 <HAL_SD_IRQHandler+0x102>
 80031d8:	f015 0f08 	tst.w	r5, #8
 80031dc:	d153      	bne.n	8003286 <HAL_SD_IRQHandler+0xc2>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 80031de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80031e0:	f412 7f80 	tst.w	r2, #256	@ 0x100
 80031e4:	f040 8107 	bne.w	80033f6 <HAL_SD_IRQHandler+0x232>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80031e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 80031ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80031ec:	f012 0f3a 	tst.w	r2, #58	@ 0x3a
 80031f0:	f000 8090 	beq.w	8003314 <HAL_SD_IRQHandler+0x150>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL) != RESET)
 80031f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80031f6:	f012 0f02 	tst.w	r2, #2
 80031fa:	d003      	beq.n	8003204 <HAL_SD_IRQHandler+0x40>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80031fc:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80031fe:	f042 0202 	orr.w	r2, r2, #2
 8003202:	63a2      	str	r2, [r4, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT) != RESET)
 8003204:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003206:	f012 0f08 	tst.w	r2, #8
 800320a:	d003      	beq.n	8003214 <HAL_SD_IRQHandler+0x50>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800320c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800320e:	f042 0208 	orr.w	r2, r2, #8
 8003212:	63a2      	str	r2, [r4, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR) != RESET)
 8003214:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003216:	f012 0f20 	tst.w	r2, #32
 800321a:	d003      	beq.n	8003224 <HAL_SD_IRQHandler+0x60>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800321c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800321e:	f042 0220 	orr.w	r2, r2, #32
 8003222:	63a2      	str	r2, [r4, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR) != RESET)
 8003224:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003226:	f012 0f10 	tst.w	r2, #16
 800322a:	d003      	beq.n	8003234 <HAL_SD_IRQHandler+0x70>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800322c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800322e:	f042 0210 	orr.w	r2, r2, #16
 8003232:	63a2      	str	r2, [r4, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8003234:	f240 523a 	movw	r2, #1338	@ 0x53a
 8003238:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800323a:	6822      	ldr	r2, [r4, #0]
 800323c:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 800323e:	f423 739d 	bic.w	r3, r3, #314	@ 0x13a
 8003242:	63d3      	str	r3, [r2, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8003244:	6820      	ldr	r0, [r4, #0]
 8003246:	f001 fa45 	bl	80046d4 <SDMMC_CmdStopTransfer>
 800324a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800324c:	4303      	orrs	r3, r0
 800324e:	63a3      	str	r3, [r4, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8003250:	f015 0f08 	tst.w	r5, #8
 8003254:	f040 80b0 	bne.w	80033b8 <HAL_SD_IRQHandler+0x1f4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8003258:	f015 0f80 	tst.w	r5, #128	@ 0x80
 800325c:	d05a      	beq.n	8003314 <HAL_SD_IRQHandler+0x150>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800325e:	f015 0f30 	tst.w	r5, #48	@ 0x30
 8003262:	f040 80b2 	bne.w	80033ca <HAL_SD_IRQHandler+0x206>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8003266:	f015 0f03 	tst.w	r5, #3
 800326a:	f000 80ba 	beq.w	80033e2 <HAL_SD_IRQHandler+0x21e>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800326e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003270:	4a73      	ldr	r2, [pc, #460]	@ (8003440 <HAL_SD_IRQHandler+0x27c>)
 8003272:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8003274:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8003276:	f7fe fb44 	bl	8001902 <HAL_DMA_Abort_IT>
 800327a:	2800      	cmp	r0, #0
 800327c:	d04a      	beq.n	8003314 <HAL_SD_IRQHandler+0x150>
          SD_DMARxAbort(hsd->hdmarx);
 800327e:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8003280:	f7ff ff7e 	bl	8003180 <SD_DMARxAbort>
 8003284:	e046      	b.n	8003314 <HAL_SD_IRQHandler+0x150>
{
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
  dataremaining = hsd->RxXferSize;
 8003286:	6ac7      	ldr	r7, [r0, #44]	@ 0x2c

  if (dataremaining > 0U)
 8003288:	2f00      	cmp	r7, #0
 800328a:	d043      	beq.n	8003314 <HAL_SD_IRQHandler+0x150>
  tmp = hsd->pRxBuffPtr;
 800328c:	f8d0 8028 	ldr.w	r8, [r0, #40]	@ 0x28
 8003290:	f108 0504 	add.w	r5, r8, #4
 8003294:	f108 0624 	add.w	r6, r8, #36	@ 0x24
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 8003298:	6820      	ldr	r0, [r4, #0]
 800329a:	f001 f88d 	bl	80043b8 <SDMMC_ReadFIFO>
      *tmp = (uint8_t)(data & 0xFFU);
 800329e:	f805 0c04 	strb.w	r0, [r5, #-4]
      tmp++;
      dataremaining--;
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 80032a2:	0a03      	lsrs	r3, r0, #8
 80032a4:	f805 3c03 	strb.w	r3, [r5, #-3]
      tmp++;
      dataremaining--;
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 80032a8:	0c03      	lsrs	r3, r0, #16
 80032aa:	f805 3c02 	strb.w	r3, [r5, #-2]
      tmp++;
      dataremaining--;
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 80032ae:	0e00      	lsrs	r0, r0, #24
 80032b0:	f805 0c01 	strb.w	r0, [r5, #-1]
    for(count = 0U; count < 8U; count++)
 80032b4:	3504      	adds	r5, #4
 80032b6:	42b5      	cmp	r5, r6
 80032b8:	d1ee      	bne.n	8003298 <HAL_SD_IRQHandler+0xd4>
      tmp++;
      dataremaining--;
    }

    hsd->pRxBuffPtr = tmp;
 80032ba:	f108 0320 	add.w	r3, r8, #32
 80032be:	62a3      	str	r3, [r4, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 80032c0:	3f20      	subs	r7, #32
 80032c2:	62e7      	str	r7, [r4, #44]	@ 0x2c
 80032c4:	e026      	b.n	8003314 <HAL_SD_IRQHandler+0x150>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 80032c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80032c8:	f412 7f80 	tst.w	r2, #256	@ 0x100
 80032cc:	d043      	beq.n	8003356 <HAL_SD_IRQHandler+0x192>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 80032ce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80032d2:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 80032d4:	6802      	ldr	r2, [r0, #0]
 80032d6:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80032d8:	4b5a      	ldr	r3, [pc, #360]	@ (8003444 <HAL_SD_IRQHandler+0x280>)
 80032da:	400b      	ands	r3, r1
 80032dc:	63d3      	str	r3, [r2, #60]	@ 0x3c
    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 80032de:	6802      	ldr	r2, [r0, #0]
 80032e0:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80032e2:	f023 0301 	bic.w	r3, r3, #1
 80032e6:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if((context & SD_CONTEXT_IT) != 0U)
 80032e8:	f015 0f08 	tst.w	r5, #8
 80032ec:	f000 8090 	beq.w	8003410 <HAL_SD_IRQHandler+0x24c>
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80032f0:	f015 0f22 	tst.w	r5, #34	@ 0x22
 80032f4:	d111      	bne.n	800331a <HAL_SD_IRQHandler+0x156>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80032f6:	6823      	ldr	r3, [r4, #0]
 80032f8:	f240 523a 	movw	r2, #1338	@ 0x53a
 80032fc:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80032fe:	2301      	movs	r3, #1
 8003300:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003304:	2300      	movs	r3, #0
 8003306:	6323      	str	r3, [r4, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8003308:	f015 0f03 	tst.w	r5, #3
 800330c:	d012      	beq.n	8003334 <HAL_SD_IRQHandler+0x170>
        HAL_SD_RxCpltCallback(hsd);
 800330e:	4620      	mov	r0, r4
 8003310:	f001 fbe1 	bl	8004ad6 <HAL_SD_RxCpltCallback>
}
 8003314:	b002      	add	sp, #8
 8003316:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800331a:	6800      	ldr	r0, [r0, #0]
 800331c:	f001 f9da 	bl	80046d4 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8003320:	4603      	mov	r3, r0
 8003322:	2800      	cmp	r0, #0
 8003324:	d0e7      	beq.n	80032f6 <HAL_SD_IRQHandler+0x132>
          hsd->ErrorCode |= errorstate;
 8003326:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8003328:	4313      	orrs	r3, r2
 800332a:	63a3      	str	r3, [r4, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 800332c:	4620      	mov	r0, r4
 800332e:	f7ff fc6d 	bl	8002c0c <HAL_SD_ErrorCallback>
 8003332:	e7e0      	b.n	80032f6 <HAL_SD_IRQHandler+0x132>
        HAL_SD_TxCpltCallback(hsd);
 8003334:	4620      	mov	r0, r4
 8003336:	f001 fbca 	bl	8004ace <HAL_SD_TxCpltCallback>
 800333a:	e7eb      	b.n	8003314 <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800333c:	6820      	ldr	r0, [r4, #0]
 800333e:	f001 f9c9 	bl	80046d4 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8003342:	4603      	mov	r3, r0
 8003344:	2800      	cmp	r0, #0
 8003346:	d06a      	beq.n	800341e <HAL_SD_IRQHandler+0x25a>
          hsd->ErrorCode |= errorstate;
 8003348:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800334a:	4313      	orrs	r3, r2
 800334c:	63a3      	str	r3, [r4, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 800334e:	4620      	mov	r0, r4
 8003350:	f7ff fc5c 	bl	8002c0c <HAL_SD_ErrorCallback>
 8003354:	e063      	b.n	800341e <HAL_SD_IRQHandler+0x25a>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8003356:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003358:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 800335c:	f43f af45 	beq.w	80031ea <HAL_SD_IRQHandler+0x26>
 8003360:	f015 0f08 	tst.w	r5, #8
 8003364:	f43f af41 	beq.w	80031ea <HAL_SD_IRQHandler+0x26>
{
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
  dataremaining = hsd->TxXferSize;
 8003368:	6a47      	ldr	r7, [r0, #36]	@ 0x24

  if (dataremaining > 0U)
 800336a:	2f00      	cmp	r7, #0
 800336c:	d0d2      	beq.n	8003314 <HAL_SD_IRQHandler+0x150>
  tmp = hsd->pTxBuffPtr;
 800336e:	f8d0 8020 	ldr.w	r8, [r0, #32]
 8003372:	f108 0504 	add.w	r5, r8, #4
 8003376:	f108 0624 	add.w	r6, r8, #36	@ 0x24
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
    {
      data = (uint32_t)(*tmp);
 800337a:	f815 3c04 	ldrb.w	r3, [r5, #-4]
 800337e:	9301      	str	r3, [sp, #4]
      tmp++;
      dataremaining--;
      data |= ((uint32_t)(*tmp) << 8U);
 8003380:	f815 2c03 	ldrb.w	r2, [r5, #-3]
 8003384:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003388:	9301      	str	r3, [sp, #4]
      tmp++;
      dataremaining--;
      data |= ((uint32_t)(*tmp) << 16U);
 800338a:	f815 2c02 	ldrb.w	r2, [r5, #-2]
 800338e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003392:	9301      	str	r3, [sp, #4]
      tmp++;
      dataremaining--;
      data |= ((uint32_t)(*tmp) << 24U);
 8003394:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8003398:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800339c:	9301      	str	r3, [sp, #4]
      tmp++;
      dataremaining--;
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800339e:	a901      	add	r1, sp, #4
 80033a0:	6820      	ldr	r0, [r4, #0]
 80033a2:	f001 f80c 	bl	80043be <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80033a6:	3504      	adds	r5, #4
 80033a8:	42b5      	cmp	r5, r6
 80033aa:	d1e6      	bne.n	800337a <HAL_SD_IRQHandler+0x1b6>
    }

    hsd->pTxBuffPtr = tmp;
 80033ac:	f108 0320 	add.w	r3, r8, #32
 80033b0:	6223      	str	r3, [r4, #32]
    hsd->TxXferSize = dataremaining;
 80033b2:	3f20      	subs	r7, #32
 80033b4:	6267      	str	r7, [r4, #36]	@ 0x24
  }
}
 80033b6:	e7ad      	b.n	8003314 <HAL_SD_IRQHandler+0x150>
      hsd->State = HAL_SD_STATE_READY;
 80033b8:	2301      	movs	r3, #1
 80033ba:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80033be:	2300      	movs	r3, #0
 80033c0:	6323      	str	r3, [r4, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 80033c2:	4620      	mov	r0, r4
 80033c4:	f7ff fc22 	bl	8002c0c <HAL_SD_ErrorCallback>
 80033c8:	e7a4      	b.n	8003314 <HAL_SD_IRQHandler+0x150>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80033ca:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80033cc:	4a1e      	ldr	r2, [pc, #120]	@ (8003448 <HAL_SD_IRQHandler+0x284>)
 80033ce:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80033d0:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80033d2:	f7fe fa96 	bl	8001902 <HAL_DMA_Abort_IT>
 80033d6:	2800      	cmp	r0, #0
 80033d8:	d09c      	beq.n	8003314 <HAL_SD_IRQHandler+0x150>
          SD_DMATxAbort(hsd->hdmatx);
 80033da:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80033dc:	f7ff feae 	bl	800313c <SD_DMATxAbort>
 80033e0:	e798      	b.n	8003314 <HAL_SD_IRQHandler+0x150>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80033e2:	2300      	movs	r3, #0
 80033e4:	63a3      	str	r3, [r4, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 80033e6:	2201      	movs	r2, #1
 80033e8:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80033ec:	6323      	str	r3, [r4, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 80033ee:	4620      	mov	r0, r4
 80033f0:	f001 fb69 	bl	8004ac6 <HAL_SD_AbortCallback>
}
 80033f4:	e78e      	b.n	8003314 <HAL_SD_IRQHandler+0x150>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 80033f6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80033fa:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 80033fc:	6822      	ldr	r2, [r4, #0]
 80033fe:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8003400:	4b10      	ldr	r3, [pc, #64]	@ (8003444 <HAL_SD_IRQHandler+0x280>)
 8003402:	400b      	ands	r3, r1
 8003404:	63d3      	str	r3, [r2, #60]	@ 0x3c
    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 8003406:	6822      	ldr	r2, [r4, #0]
 8003408:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800340a:	f023 0301 	bic.w	r3, r3, #1
 800340e:	62d3      	str	r3, [r2, #44]	@ 0x2c
    else if((context & SD_CONTEXT_DMA) != 0U)
 8003410:	f015 0f80 	tst.w	r5, #128	@ 0x80
 8003414:	f43f af7e 	beq.w	8003314 <HAL_SD_IRQHandler+0x150>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8003418:	f015 0f20 	tst.w	r5, #32
 800341c:	d18e      	bne.n	800333c <HAL_SD_IRQHandler+0x178>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800341e:	f015 0f03 	tst.w	r5, #3
 8003422:	f47f af77 	bne.w	8003314 <HAL_SD_IRQHandler+0x150>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8003426:	6822      	ldr	r2, [r4, #0]
 8003428:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800342a:	f023 0308 	bic.w	r3, r3, #8
 800342e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8003430:	2301      	movs	r3, #1
 8003432:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 8003436:	4620      	mov	r0, r4
 8003438:	f001 fb49 	bl	8004ace <HAL_SD_TxCpltCallback>
 800343c:	e76a      	b.n	8003314 <HAL_SD_IRQHandler+0x150>
 800343e:	bf00      	nop
 8003440:	08003181 	.word	0x08003181
 8003444:	ffff3ec5 	.word	0xffff3ec5
 8003448:	0800313d 	.word	0x0800313d

0800344c <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800344c:	4770      	bx	lr
	...

08003450 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003450:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8003454:	b2db      	uxtb	r3, r3
 8003456:	2b01      	cmp	r3, #1
 8003458:	d145      	bne.n	80034e6 <HAL_TIM_Base_Start_IT+0x96>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800345a:	2302      	movs	r3, #2
 800345c:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003460:	6802      	ldr	r2, [r0, #0]
 8003462:	68d3      	ldr	r3, [r2, #12]
 8003464:	f043 0301 	orr.w	r3, r3, #1
 8003468:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800346a:	6802      	ldr	r2, [r0, #0]
 800346c:	4b20      	ldr	r3, [pc, #128]	@ (80034f0 <HAL_TIM_Base_Start_IT+0xa0>)
 800346e:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8003472:	bf18      	it	ne
 8003474:	429a      	cmpne	r2, r3
 8003476:	bf0c      	ite	eq
 8003478:	2301      	moveq	r3, #1
 800347a:	2300      	movne	r3, #0
 800347c:	491d      	ldr	r1, [pc, #116]	@ (80034f4 <HAL_TIM_Base_Start_IT+0xa4>)
 800347e:	428a      	cmp	r2, r1
 8003480:	bf08      	it	eq
 8003482:	f043 0301 	orreq.w	r3, r3, #1
 8003486:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800348a:	428a      	cmp	r2, r1
 800348c:	bf08      	it	eq
 800348e:	f043 0301 	orreq.w	r3, r3, #1
 8003492:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8003496:	428a      	cmp	r2, r1
 8003498:	bf08      	it	eq
 800349a:	f043 0301 	orreq.w	r3, r3, #1
 800349e:	f501 4178 	add.w	r1, r1, #63488	@ 0xf800
 80034a2:	428a      	cmp	r2, r1
 80034a4:	bf08      	it	eq
 80034a6:	f043 0301 	orreq.w	r3, r3, #1
 80034aa:	f501 5170 	add.w	r1, r1, #15360	@ 0x3c00
 80034ae:	428a      	cmp	r2, r1
 80034b0:	bf08      	it	eq
 80034b2:	f043 0301 	orreq.w	r3, r3, #1
 80034b6:	b913      	cbnz	r3, 80034be <HAL_TIM_Base_Start_IT+0x6e>
 80034b8:	4b0f      	ldr	r3, [pc, #60]	@ (80034f8 <HAL_TIM_Base_Start_IT+0xa8>)
 80034ba:	429a      	cmp	r2, r3
 80034bc:	d10d      	bne.n	80034da <HAL_TIM_Base_Start_IT+0x8a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034be:	6891      	ldr	r1, [r2, #8]
 80034c0:	4b0e      	ldr	r3, [pc, #56]	@ (80034fc <HAL_TIM_Base_Start_IT+0xac>)
 80034c2:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034c4:	2b06      	cmp	r3, #6
 80034c6:	d010      	beq.n	80034ea <HAL_TIM_Base_Start_IT+0x9a>
 80034c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034cc:	d00d      	beq.n	80034ea <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 80034ce:	6813      	ldr	r3, [r2, #0]
 80034d0:	f043 0301 	orr.w	r3, r3, #1
 80034d4:	6013      	str	r3, [r2, #0]
  {
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
 80034d6:	2000      	movs	r0, #0
 80034d8:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 80034da:	6813      	ldr	r3, [r2, #0]
 80034dc:	f043 0301 	orr.w	r3, r3, #1
 80034e0:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80034e2:	2000      	movs	r0, #0
 80034e4:	4770      	bx	lr
    return HAL_ERROR;
 80034e6:	2001      	movs	r0, #1
 80034e8:	4770      	bx	lr
  return HAL_OK;
 80034ea:	2000      	movs	r0, #0
}
 80034ec:	4770      	bx	lr
 80034ee:	bf00      	nop
 80034f0:	40010000 	.word	0x40010000
 80034f4:	40000400 	.word	0x40000400
 80034f8:	40001800 	.word	0x40001800
 80034fc:	00010007 	.word	0x00010007

08003500 <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003500:	4770      	bx	lr

08003502 <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003502:	4770      	bx	lr

08003504 <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003504:	4770      	bx	lr

08003506 <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003506:	4770      	bx	lr

08003508 <HAL_TIM_IRQHandler>:
{
 8003508:	b570      	push	{r4, r5, r6, lr}
 800350a:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 800350c:	6803      	ldr	r3, [r0, #0]
 800350e:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003510:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003512:	f015 0f02 	tst.w	r5, #2
 8003516:	d010      	beq.n	800353a <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003518:	f016 0f02 	tst.w	r6, #2
 800351c:	d00d      	beq.n	800353a <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800351e:	f06f 0202 	mvn.w	r2, #2
 8003522:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003524:	2301      	movs	r3, #1
 8003526:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003528:	6803      	ldr	r3, [r0, #0]
 800352a:	699b      	ldr	r3, [r3, #24]
 800352c:	f013 0f03 	tst.w	r3, #3
 8003530:	d05e      	beq.n	80035f0 <HAL_TIM_IRQHandler+0xe8>
          HAL_TIM_IC_CaptureCallback(htim);
 8003532:	f7ff ffe6 	bl	8003502 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003536:	2300      	movs	r3, #0
 8003538:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800353a:	f015 0f04 	tst.w	r5, #4
 800353e:	d012      	beq.n	8003566 <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003540:	f016 0f04 	tst.w	r6, #4
 8003544:	d00f      	beq.n	8003566 <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003546:	6823      	ldr	r3, [r4, #0]
 8003548:	f06f 0204 	mvn.w	r2, #4
 800354c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800354e:	2302      	movs	r3, #2
 8003550:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003552:	6823      	ldr	r3, [r4, #0]
 8003554:	699b      	ldr	r3, [r3, #24]
 8003556:	f413 7f40 	tst.w	r3, #768	@ 0x300
 800355a:	d04f      	beq.n	80035fc <HAL_TIM_IRQHandler+0xf4>
        HAL_TIM_IC_CaptureCallback(htim);
 800355c:	4620      	mov	r0, r4
 800355e:	f7ff ffd0 	bl	8003502 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003562:	2300      	movs	r3, #0
 8003564:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003566:	f015 0f08 	tst.w	r5, #8
 800356a:	d012      	beq.n	8003592 <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800356c:	f016 0f08 	tst.w	r6, #8
 8003570:	d00f      	beq.n	8003592 <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003572:	6823      	ldr	r3, [r4, #0]
 8003574:	f06f 0208 	mvn.w	r2, #8
 8003578:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800357a:	2304      	movs	r3, #4
 800357c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800357e:	6823      	ldr	r3, [r4, #0]
 8003580:	69db      	ldr	r3, [r3, #28]
 8003582:	f013 0f03 	tst.w	r3, #3
 8003586:	d040      	beq.n	800360a <HAL_TIM_IRQHandler+0x102>
        HAL_TIM_IC_CaptureCallback(htim);
 8003588:	4620      	mov	r0, r4
 800358a:	f7ff ffba 	bl	8003502 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800358e:	2300      	movs	r3, #0
 8003590:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003592:	f015 0f10 	tst.w	r5, #16
 8003596:	d012      	beq.n	80035be <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003598:	f016 0f10 	tst.w	r6, #16
 800359c:	d00f      	beq.n	80035be <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800359e:	6823      	ldr	r3, [r4, #0]
 80035a0:	f06f 0210 	mvn.w	r2, #16
 80035a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80035a6:	2308      	movs	r3, #8
 80035a8:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80035aa:	6823      	ldr	r3, [r4, #0]
 80035ac:	69db      	ldr	r3, [r3, #28]
 80035ae:	f413 7f40 	tst.w	r3, #768	@ 0x300
 80035b2:	d031      	beq.n	8003618 <HAL_TIM_IRQHandler+0x110>
        HAL_TIM_IC_CaptureCallback(htim);
 80035b4:	4620      	mov	r0, r4
 80035b6:	f7ff ffa4 	bl	8003502 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035ba:	2300      	movs	r3, #0
 80035bc:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80035be:	f015 0f01 	tst.w	r5, #1
 80035c2:	d002      	beq.n	80035ca <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80035c4:	f016 0f01 	tst.w	r6, #1
 80035c8:	d12d      	bne.n	8003626 <HAL_TIM_IRQHandler+0x11e>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80035ca:	f415 5f02 	tst.w	r5, #8320	@ 0x2080
 80035ce:	d044      	beq.n	800365a <HAL_TIM_IRQHandler+0x152>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80035d0:	f016 0f80 	tst.w	r6, #128	@ 0x80
 80035d4:	d12f      	bne.n	8003636 <HAL_TIM_IRQHandler+0x12e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80035d6:	f015 0f40 	tst.w	r5, #64	@ 0x40
 80035da:	d002      	beq.n	80035e2 <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80035dc:	f016 0f40 	tst.w	r6, #64	@ 0x40
 80035e0:	d142      	bne.n	8003668 <HAL_TIM_IRQHandler+0x160>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80035e2:	f015 0f20 	tst.w	r5, #32
 80035e6:	d002      	beq.n	80035ee <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80035e8:	f016 0f20 	tst.w	r6, #32
 80035ec:	d144      	bne.n	8003678 <HAL_TIM_IRQHandler+0x170>
}
 80035ee:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80035f0:	f7ff ff86 	bl	8003500 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035f4:	4620      	mov	r0, r4
 80035f6:	f7ff ff85 	bl	8003504 <HAL_TIM_PWM_PulseFinishedCallback>
 80035fa:	e79c      	b.n	8003536 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035fc:	4620      	mov	r0, r4
 80035fe:	f7ff ff7f 	bl	8003500 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003602:	4620      	mov	r0, r4
 8003604:	f7ff ff7e 	bl	8003504 <HAL_TIM_PWM_PulseFinishedCallback>
 8003608:	e7ab      	b.n	8003562 <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800360a:	4620      	mov	r0, r4
 800360c:	f7ff ff78 	bl	8003500 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003610:	4620      	mov	r0, r4
 8003612:	f7ff ff77 	bl	8003504 <HAL_TIM_PWM_PulseFinishedCallback>
 8003616:	e7ba      	b.n	800358e <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003618:	4620      	mov	r0, r4
 800361a:	f7ff ff71 	bl	8003500 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800361e:	4620      	mov	r0, r4
 8003620:	f7ff ff70 	bl	8003504 <HAL_TIM_PWM_PulseFinishedCallback>
 8003624:	e7c9      	b.n	80035ba <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003626:	6823      	ldr	r3, [r4, #0]
 8003628:	f06f 0201 	mvn.w	r2, #1
 800362c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800362e:	4620      	mov	r0, r4
 8003630:	f7fd fd6a 	bl	8001108 <HAL_TIM_PeriodElapsedCallback>
 8003634:	e7c9      	b.n	80035ca <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003636:	6823      	ldr	r3, [r4, #0]
 8003638:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800363c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800363e:	4620      	mov	r0, r4
 8003640:	f000 f8d7 	bl	80037f2 <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003644:	f415 7f80 	tst.w	r5, #256	@ 0x100
 8003648:	d0c5      	beq.n	80035d6 <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800364a:	6823      	ldr	r3, [r4, #0]
 800364c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003650:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8003652:	4620      	mov	r0, r4
 8003654:	f000 f8ce 	bl	80037f4 <HAL_TIMEx_Break2Callback>
 8003658:	e7bd      	b.n	80035d6 <HAL_TIM_IRQHandler+0xce>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800365a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800365e:	d0ba      	beq.n	80035d6 <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003660:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8003664:	d0b7      	beq.n	80035d6 <HAL_TIM_IRQHandler+0xce>
 8003666:	e7f0      	b.n	800364a <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003668:	6823      	ldr	r3, [r4, #0]
 800366a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800366e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003670:	4620      	mov	r0, r4
 8003672:	f7ff ff48 	bl	8003506 <HAL_TIM_TriggerCallback>
 8003676:	e7b4      	b.n	80035e2 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003678:	6823      	ldr	r3, [r4, #0]
 800367a:	f06f 0220 	mvn.w	r2, #32
 800367e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8003680:	4620      	mov	r0, r4
 8003682:	f000 f8b5 	bl	80037f0 <HAL_TIMEx_CommutCallback>
}
 8003686:	e7b2      	b.n	80035ee <HAL_TIM_IRQHandler+0xe6>

08003688 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003688:	b410      	push	{r4}
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800368a:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800368c:	4a3b      	ldr	r2, [pc, #236]	@ (800377c <TIM_Base_SetConfig+0xf4>)
 800368e:	4290      	cmp	r0, r2
 8003690:	bf14      	ite	ne
 8003692:	2200      	movne	r2, #0
 8003694:	2201      	moveq	r2, #1
 8003696:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800369a:	d04f      	beq.n	800373c <TIM_Base_SetConfig+0xb4>
 800369c:	2a00      	cmp	r2, #0
 800369e:	d14d      	bne.n	800373c <TIM_Base_SetConfig+0xb4>
 80036a0:	4c37      	ldr	r4, [pc, #220]	@ (8003780 <TIM_Base_SetConfig+0xf8>)
 80036a2:	42a0      	cmp	r0, r4
 80036a4:	d00b      	beq.n	80036be <TIM_Base_SetConfig+0x36>
 80036a6:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80036aa:	42a0      	cmp	r0, r4
 80036ac:	d007      	beq.n	80036be <TIM_Base_SetConfig+0x36>
 80036ae:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80036b2:	42a0      	cmp	r0, r4
 80036b4:	d003      	beq.n	80036be <TIM_Base_SetConfig+0x36>
 80036b6:	f504 4478 	add.w	r4, r4, #63488	@ 0xf800
 80036ba:	42a0      	cmp	r0, r4
 80036bc:	d10a      	bne.n	80036d4 <TIM_Base_SetConfig+0x4c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80036be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80036c2:	684c      	ldr	r4, [r1, #4]
 80036c4:	4323      	orrs	r3, r4
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036c6:	4c2e      	ldr	r4, [pc, #184]	@ (8003780 <TIM_Base_SetConfig+0xf8>)
 80036c8:	42a0      	cmp	r0, r4
 80036ca:	d02a      	beq.n	8003722 <TIM_Base_SetConfig+0x9a>
 80036cc:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80036d0:	42a0      	cmp	r0, r4
 80036d2:	d026      	beq.n	8003722 <TIM_Base_SetConfig+0x9a>
 80036d4:	4c2b      	ldr	r4, [pc, #172]	@ (8003784 <TIM_Base_SetConfig+0xfc>)
 80036d6:	42a0      	cmp	r0, r4
 80036d8:	d034      	beq.n	8003744 <TIM_Base_SetConfig+0xbc>
 80036da:	f504 4478 	add.w	r4, r4, #63488	@ 0xf800
 80036de:	42a0      	cmp	r0, r4
 80036e0:	d030      	beq.n	8003744 <TIM_Base_SetConfig+0xbc>
 80036e2:	4a29      	ldr	r2, [pc, #164]	@ (8003788 <TIM_Base_SetConfig+0x100>)
 80036e4:	4290      	cmp	r0, r2
 80036e6:	d01c      	beq.n	8003722 <TIM_Base_SetConfig+0x9a>
 80036e8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80036ec:	4290      	cmp	r0, r2
 80036ee:	d018      	beq.n	8003722 <TIM_Base_SetConfig+0x9a>
 80036f0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80036f4:	4290      	cmp	r0, r2
 80036f6:	d014      	beq.n	8003722 <TIM_Base_SetConfig+0x9a>
 80036f8:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 80036fc:	4290      	cmp	r0, r2
 80036fe:	d010      	beq.n	8003722 <TIM_Base_SetConfig+0x9a>
 8003700:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003704:	4290      	cmp	r0, r2
 8003706:	d00c      	beq.n	8003722 <TIM_Base_SetConfig+0x9a>
 8003708:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800370c:	4290      	cmp	r0, r2
 800370e:	d008      	beq.n	8003722 <TIM_Base_SetConfig+0x9a>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003710:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003714:	694a      	ldr	r2, [r1, #20]
 8003716:	4313      	orrs	r3, r2

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003718:	688a      	ldr	r2, [r1, #8]
 800371a:	62c2      	str	r2, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800371c:	680a      	ldr	r2, [r1, #0]
 800371e:	6282      	str	r2, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003720:	e022      	b.n	8003768 <TIM_Base_SetConfig+0xe0>
    tmpcr1 &= ~TIM_CR1_CKD;
 8003722:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003726:	68ca      	ldr	r2, [r1, #12]
 8003728:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800372a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800372e:	694a      	ldr	r2, [r1, #20]
 8003730:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003732:	688a      	ldr	r2, [r1, #8]
 8003734:	62c2      	str	r2, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003736:	680a      	ldr	r2, [r1, #0]
 8003738:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800373a:	e015      	b.n	8003768 <TIM_Base_SetConfig+0xe0>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800373c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8003740:	684c      	ldr	r4, [r1, #4]
 8003742:	4323      	orrs	r3, r4
    tmpcr1 &= ~TIM_CR1_CKD;
 8003744:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003748:	68cc      	ldr	r4, [r1, #12]
 800374a:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800374c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003750:	694c      	ldr	r4, [r1, #20]
 8003752:	4323      	orrs	r3, r4
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003754:	688c      	ldr	r4, [r1, #8]
 8003756:	62c4      	str	r4, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003758:	680c      	ldr	r4, [r1, #0]
 800375a:	6284      	str	r4, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800375c:	4c0b      	ldr	r4, [pc, #44]	@ (800378c <TIM_Base_SetConfig+0x104>)
 800375e:	42a0      	cmp	r0, r4
 8003760:	d000      	beq.n	8003764 <TIM_Base_SetConfig+0xdc>
 8003762:	b10a      	cbz	r2, 8003768 <TIM_Base_SetConfig+0xe0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003764:	690a      	ldr	r2, [r1, #16]
 8003766:	6302      	str	r2, [r0, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003768:	6802      	ldr	r2, [r0, #0]
 800376a:	f042 0204 	orr.w	r2, r2, #4
 800376e:	6002      	str	r2, [r0, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003770:	2201      	movs	r2, #1
 8003772:	6142      	str	r2, [r0, #20]

  TIMx->CR1 = tmpcr1;
 8003774:	6003      	str	r3, [r0, #0]
}
 8003776:	f85d 4b04 	ldr.w	r4, [sp], #4
 800377a:	4770      	bx	lr
 800377c:	40010000 	.word	0x40010000
 8003780:	40000400 	.word	0x40000400
 8003784:	40000c00 	.word	0x40000c00
 8003788:	40014000 	.word	0x40014000
 800378c:	40010400 	.word	0x40010400

08003790 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8003790:	b360      	cbz	r0, 80037ec <HAL_TIM_Base_Init+0x5c>
{
 8003792:	b510      	push	{r4, lr}
 8003794:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8003796:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800379a:	b313      	cbz	r3, 80037e2 <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 800379c:	2302      	movs	r3, #2
 800379e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037a2:	4621      	mov	r1, r4
 80037a4:	f851 0b04 	ldr.w	r0, [r1], #4
 80037a8:	f7ff ff6e 	bl	8003688 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037ac:	2301      	movs	r3, #1
 80037ae:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037b2:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80037b6:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80037ba:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80037be:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 80037c2:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80037c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037ca:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80037ce:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 80037d2:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 80037d6:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 80037da:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80037de:	2000      	movs	r0, #0
}
 80037e0:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80037e2:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80037e6:	f7ff fe31 	bl	800344c <HAL_TIM_Base_MspInit>
 80037ea:	e7d7      	b.n	800379c <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80037ec:	2001      	movs	r0, #1
}
 80037ee:	4770      	bx	lr

080037f0 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80037f0:	4770      	bx	lr

080037f2 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80037f2:	4770      	bx	lr

080037f4 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80037f4:	4770      	bx	lr

080037f6 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80037f6:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037f8:	e852 3f00 	ldrex	r3, [r2]
 80037fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003800:	e842 3100 	strex	r1, r3, [r2]
 8003804:	2900      	cmp	r1, #0
 8003806:	d1f6      	bne.n	80037f6 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003808:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800380a:	f102 0308 	add.w	r3, r2, #8
 800380e:	e853 3f00 	ldrex	r3, [r3]
 8003812:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003816:	3208      	adds	r2, #8
 8003818:	e842 3100 	strex	r1, r3, [r2]
 800381c:	2900      	cmp	r1, #0
 800381e:	d1f3      	bne.n	8003808 <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003820:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8003822:	2b01      	cmp	r3, #1
 8003824:	d006      	beq.n	8003834 <UART_EndRxTransfer+0x3e>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003826:	2320      	movs	r3, #32
 8003828:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800382c:	2300      	movs	r3, #0
 800382e:	6603      	str	r3, [r0, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003830:	6683      	str	r3, [r0, #104]	@ 0x68
}
 8003832:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003834:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003836:	e852 3f00 	ldrex	r3, [r2]
 800383a:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800383e:	e842 3100 	strex	r1, r3, [r2]
 8003842:	2900      	cmp	r1, #0
 8003844:	d1f6      	bne.n	8003834 <UART_EndRxTransfer+0x3e>
 8003846:	e7ee      	b.n	8003826 <UART_EndRxTransfer+0x30>

08003848 <HAL_UART_TxCpltCallback>:
}
 8003848:	4770      	bx	lr

0800384a <HAL_UART_ErrorCallback>:
}
 800384a:	4770      	bx	lr

0800384c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800384c:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800384e:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  huart->RxXferCount = 0U;
 8003850:	2300      	movs	r3, #0
 8003852:	f8a0 305a 	strh.w	r3, [r0, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003856:	f7ff fff8 	bl	800384a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800385a:	bd08      	pop	{r3, pc}

0800385c <HAL_UARTEx_RxEventCallback>:
}
 800385c:	4770      	bx	lr
	...

08003860 <HAL_UART_IRQHandler>:
{
 8003860:	b538      	push	{r3, r4, r5, lr}
 8003862:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003864:	6802      	ldr	r2, [r0, #0]
 8003866:	69d3      	ldr	r3, [r2, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003868:	6810      	ldr	r0, [r2, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800386a:	6891      	ldr	r1, [r2, #8]
  if (errorflags == 0U)
 800386c:	f640 0c0f 	movw	ip, #2063	@ 0x80f
 8003870:	ea13 0f0c 	tst.w	r3, ip
 8003874:	d10a      	bne.n	800388c <HAL_UART_IRQHandler+0x2c>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003876:	f013 0f20 	tst.w	r3, #32
 800387a:	d00e      	beq.n	800389a <HAL_UART_IRQHandler+0x3a>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800387c:	f010 0f20 	tst.w	r0, #32
 8003880:	d00b      	beq.n	800389a <HAL_UART_IRQHandler+0x3a>
      if (huart->RxISR != NULL)
 8003882:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 8003884:	b1db      	cbz	r3, 80038be <HAL_UART_IRQHandler+0x5e>
        huart->RxISR(huart);
 8003886:	4620      	mov	r0, r4
 8003888:	4798      	blx	r3
 800388a:	e018      	b.n	80038be <HAL_UART_IRQHandler+0x5e>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800388c:	f011 0101 	ands.w	r1, r1, #1
 8003890:	d116      	bne.n	80038c0 <HAL_UART_IRQHandler+0x60>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003892:	4db3      	ldr	r5, [pc, #716]	@ (8003b60 <HAL_UART_IRQHandler+0x300>)
 8003894:	4228      	tst	r0, r5
 8003896:	f040 8167 	bne.w	8003b68 <HAL_UART_IRQHandler+0x308>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800389a:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 800389c:	2901      	cmp	r1, #1
 800389e:	f000 80a0 	beq.w	80039e2 <HAL_UART_IRQHandler+0x182>
  if (((isrflags & USART_ISR_TXE) != 0U)
 80038a2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80038a6:	d003      	beq.n	80038b0 <HAL_UART_IRQHandler+0x50>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80038a8:	f010 0f80 	tst.w	r0, #128	@ 0x80
 80038ac:	f040 813f 	bne.w	8003b2e <HAL_UART_IRQHandler+0x2ce>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80038b0:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80038b4:	d003      	beq.n	80038be <HAL_UART_IRQHandler+0x5e>
 80038b6:	f010 0f40 	tst.w	r0, #64	@ 0x40
 80038ba:	f040 813f 	bne.w	8003b3c <HAL_UART_IRQHandler+0x2dc>
}
 80038be:	bd38      	pop	{r3, r4, r5, pc}
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80038c0:	f013 0f01 	tst.w	r3, #1
 80038c4:	d009      	beq.n	80038da <HAL_UART_IRQHandler+0x7a>
 80038c6:	f410 7f80 	tst.w	r0, #256	@ 0x100
 80038ca:	d006      	beq.n	80038da <HAL_UART_IRQHandler+0x7a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80038cc:	2501      	movs	r5, #1
 80038ce:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80038d0:	f8d4 2084 	ldr.w	r2, [r4, #132]	@ 0x84
 80038d4:	432a      	orrs	r2, r5
 80038d6:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80038da:	ea11 0553 	ands.w	r5, r1, r3, lsr #1
 80038de:	d15c      	bne.n	800399a <HAL_UART_IRQHandler+0x13a>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80038e0:	f013 0f04 	tst.w	r3, #4
 80038e4:	d001      	beq.n	80038ea <HAL_UART_IRQHandler+0x8a>
 80038e6:	2900      	cmp	r1, #0
 80038e8:	d162      	bne.n	80039b0 <HAL_UART_IRQHandler+0x150>
    if (((isrflags & USART_ISR_ORE) != 0U)
 80038ea:	f013 0f08 	tst.w	r3, #8
 80038ee:	d00b      	beq.n	8003908 <HAL_UART_IRQHandler+0xa8>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80038f0:	f010 0f20 	tst.w	r0, #32
 80038f4:	d100      	bne.n	80038f8 <HAL_UART_IRQHandler+0x98>
 80038f6:	b139      	cbz	r1, 8003908 <HAL_UART_IRQHandler+0xa8>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80038f8:	6822      	ldr	r2, [r4, #0]
 80038fa:	2108      	movs	r1, #8
 80038fc:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80038fe:	f8d4 2084 	ldr.w	r2, [r4, #132]	@ 0x84
 8003902:	430a      	orrs	r2, r1
 8003904:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003908:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 800390c:	d00c      	beq.n	8003928 <HAL_UART_IRQHandler+0xc8>
 800390e:	f010 6f80 	tst.w	r0, #67108864	@ 0x4000000
 8003912:	d009      	beq.n	8003928 <HAL_UART_IRQHandler+0xc8>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003914:	6822      	ldr	r2, [r4, #0]
 8003916:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800391a:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800391c:	f8d4 2084 	ldr.w	r2, [r4, #132]	@ 0x84
 8003920:	f042 0220 	orr.w	r2, r2, #32
 8003924:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003928:	f8d4 2084 	ldr.w	r2, [r4, #132]	@ 0x84
 800392c:	2a00      	cmp	r2, #0
 800392e:	d0c6      	beq.n	80038be <HAL_UART_IRQHandler+0x5e>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003930:	f013 0f20 	tst.w	r3, #32
 8003934:	d006      	beq.n	8003944 <HAL_UART_IRQHandler+0xe4>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003936:	f010 0f20 	tst.w	r0, #32
 800393a:	d003      	beq.n	8003944 <HAL_UART_IRQHandler+0xe4>
        if (huart->RxISR != NULL)
 800393c:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 800393e:	b10b      	cbz	r3, 8003944 <HAL_UART_IRQHandler+0xe4>
          huart->RxISR(huart);
 8003940:	4620      	mov	r0, r4
 8003942:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 8003944:	f8d4 2084 	ldr.w	r2, [r4, #132]	@ 0x84
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003948:	6823      	ldr	r3, [r4, #0]
 800394a:	689b      	ldr	r3, [r3, #8]
 800394c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003950:	f002 0228 	and.w	r2, r2, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003954:	4313      	orrs	r3, r2
 8003956:	d03d      	beq.n	80039d4 <HAL_UART_IRQHandler+0x174>
        UART_EndRxTransfer(huart);
 8003958:	4620      	mov	r0, r4
 800395a:	f7ff ff4c 	bl	80037f6 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800395e:	6823      	ldr	r3, [r4, #0]
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8003966:	d031      	beq.n	80039cc <HAL_UART_IRQHandler+0x16c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003968:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800396a:	f102 0308 	add.w	r3, r2, #8
 800396e:	e853 3f00 	ldrex	r3, [r3]
 8003972:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003976:	3208      	adds	r2, #8
 8003978:	e842 3100 	strex	r1, r3, [r2]
 800397c:	2900      	cmp	r1, #0
 800397e:	d1f3      	bne.n	8003968 <HAL_UART_IRQHandler+0x108>
          if (huart->hdmarx != NULL)
 8003980:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8003982:	b1fb      	cbz	r3, 80039c4 <HAL_UART_IRQHandler+0x164>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003984:	4a77      	ldr	r2, [pc, #476]	@ (8003b64 <HAL_UART_IRQHandler+0x304>)
 8003986:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003988:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 800398a:	f7fd ffba 	bl	8001902 <HAL_DMA_Abort_IT>
 800398e:	2800      	cmp	r0, #0
 8003990:	d095      	beq.n	80038be <HAL_UART_IRQHandler+0x5e>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003992:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8003994:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8003996:	4798      	blx	r3
 8003998:	e791      	b.n	80038be <HAL_UART_IRQHandler+0x5e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800399a:	6822      	ldr	r2, [r4, #0]
 800399c:	2102      	movs	r1, #2
 800399e:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80039a0:	f8d4 2084 	ldr.w	r2, [r4, #132]	@ 0x84
 80039a4:	f042 0204 	orr.w	r2, r2, #4
 80039a8:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
 80039ac:	4629      	mov	r1, r5
 80039ae:	e797      	b.n	80038e0 <HAL_UART_IRQHandler+0x80>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80039b0:	6822      	ldr	r2, [r4, #0]
 80039b2:	2504      	movs	r5, #4
 80039b4:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80039b6:	f8d4 2084 	ldr.w	r2, [r4, #132]	@ 0x84
 80039ba:	f042 0202 	orr.w	r2, r2, #2
 80039be:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
 80039c2:	e792      	b.n	80038ea <HAL_UART_IRQHandler+0x8a>
            HAL_UART_ErrorCallback(huart);
 80039c4:	4620      	mov	r0, r4
 80039c6:	f7ff ff40 	bl	800384a <HAL_UART_ErrorCallback>
 80039ca:	e778      	b.n	80038be <HAL_UART_IRQHandler+0x5e>
          HAL_UART_ErrorCallback(huart);
 80039cc:	4620      	mov	r0, r4
 80039ce:	f7ff ff3c 	bl	800384a <HAL_UART_ErrorCallback>
 80039d2:	e774      	b.n	80038be <HAL_UART_IRQHandler+0x5e>
        HAL_UART_ErrorCallback(huart);
 80039d4:	4620      	mov	r0, r4
 80039d6:	f7ff ff38 	bl	800384a <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039da:	2300      	movs	r3, #0
 80039dc:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
 80039e0:	e76d      	b.n	80038be <HAL_UART_IRQHandler+0x5e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80039e2:	f013 0f10 	tst.w	r3, #16
 80039e6:	f43f af5c 	beq.w	80038a2 <HAL_UART_IRQHandler+0x42>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80039ea:	f010 0f10 	tst.w	r0, #16
 80039ee:	f43f af58 	beq.w	80038a2 <HAL_UART_IRQHandler+0x42>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80039f2:	2310      	movs	r3, #16
 80039f4:	6213      	str	r3, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039f6:	6823      	ldr	r3, [r4, #0]
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80039fe:	d05d      	beq.n	8003abc <HAL_UART_IRQHandler+0x25c>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003a00:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	6851      	ldr	r1, [r2, #4]
 8003a06:	b289      	uxth	r1, r1
      if ((nb_remaining_rx_data > 0U)
 8003a08:	2900      	cmp	r1, #0
 8003a0a:	d047      	beq.n	8003a9c <HAL_UART_IRQHandler+0x23c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003a0c:	f8b4 2058 	ldrh.w	r2, [r4, #88]	@ 0x58
 8003a10:	428a      	cmp	r2, r1
 8003a12:	d943      	bls.n	8003a9c <HAL_UART_IRQHandler+0x23c>
        huart->RxXferCount = nb_remaining_rx_data;
 8003a14:	f8a4 105a 	strh.w	r1, [r4, #90]	@ 0x5a
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003a18:	69db      	ldr	r3, [r3, #28]
 8003a1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a1e:	d031      	beq.n	8003a84 <HAL_UART_IRQHandler+0x224>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003a20:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a22:	e852 3f00 	ldrex	r3, [r2]
 8003a26:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a2a:	e842 3100 	strex	r1, r3, [r2]
 8003a2e:	2900      	cmp	r1, #0
 8003a30:	d1f6      	bne.n	8003a20 <HAL_UART_IRQHandler+0x1c0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a32:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a34:	f102 0308 	add.w	r3, r2, #8
 8003a38:	e853 3f00 	ldrex	r3, [r3]
 8003a3c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a40:	3208      	adds	r2, #8
 8003a42:	e842 3100 	strex	r1, r3, [r2]
 8003a46:	2900      	cmp	r1, #0
 8003a48:	d1f3      	bne.n	8003a32 <HAL_UART_IRQHandler+0x1d2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a4a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a4c:	f102 0308 	add.w	r3, r2, #8
 8003a50:	e853 3f00 	ldrex	r3, [r3]
 8003a54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a58:	3208      	adds	r2, #8
 8003a5a:	e842 3100 	strex	r1, r3, [r2]
 8003a5e:	2900      	cmp	r1, #0
 8003a60:	d1f3      	bne.n	8003a4a <HAL_UART_IRQHandler+0x1ea>
          huart->RxState = HAL_UART_STATE_READY;
 8003a62:	2320      	movs	r3, #32
 8003a64:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	6623      	str	r3, [r4, #96]	@ 0x60
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a6c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a6e:	e852 3f00 	ldrex	r3, [r2]
 8003a72:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a76:	e842 3100 	strex	r1, r3, [r2]
 8003a7a:	2900      	cmp	r1, #0
 8003a7c:	d1f6      	bne.n	8003a6c <HAL_UART_IRQHandler+0x20c>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003a7e:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8003a80:	f7fd fefa 	bl	8001878 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003a84:	2302      	movs	r3, #2
 8003a86:	6663      	str	r3, [r4, #100]	@ 0x64
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003a88:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
 8003a8c:	f8b4 1058 	ldrh.w	r1, [r4, #88]	@ 0x58
 8003a90:	1ac9      	subs	r1, r1, r3
 8003a92:	b289      	uxth	r1, r1
 8003a94:	4620      	mov	r0, r4
 8003a96:	f7ff fee1 	bl	800385c <HAL_UARTEx_RxEventCallback>
 8003a9a:	e710      	b.n	80038be <HAL_UART_IRQHandler+0x5e>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003a9c:	f8b4 2058 	ldrh.w	r2, [r4, #88]	@ 0x58
 8003aa0:	428a      	cmp	r2, r1
 8003aa2:	f47f af0c 	bne.w	80038be <HAL_UART_IRQHandler+0x5e>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8003aa6:	69db      	ldr	r3, [r3, #28]
 8003aa8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003aac:	f47f af07 	bne.w	80038be <HAL_UART_IRQHandler+0x5e>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ab0:	2302      	movs	r3, #2
 8003ab2:	6663      	str	r3, [r4, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003ab4:	4620      	mov	r0, r4
 8003ab6:	f7ff fed1 	bl	800385c <HAL_UARTEx_RxEventCallback>
 8003aba:	e700      	b.n	80038be <HAL_UART_IRQHandler+0x5e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003abc:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
 8003ac0:	f8b4 1058 	ldrh.w	r1, [r4, #88]	@ 0x58
 8003ac4:	1ac9      	subs	r1, r1, r3
 8003ac6:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8003ac8:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
 8003acc:	b29b      	uxth	r3, r3
          && (nb_rx_data > 0U))
 8003ace:	2900      	cmp	r1, #0
 8003ad0:	f43f aef5 	beq.w	80038be <HAL_UART_IRQHandler+0x5e>
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	f43f aef2 	beq.w	80038be <HAL_UART_IRQHandler+0x5e>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ada:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003adc:	e852 3f00 	ldrex	r3, [r2]
 8003ae0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ae4:	e842 3000 	strex	r0, r3, [r2]
 8003ae8:	2800      	cmp	r0, #0
 8003aea:	d1f6      	bne.n	8003ada <HAL_UART_IRQHandler+0x27a>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003aec:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aee:	f102 0308 	add.w	r3, r2, #8
 8003af2:	e853 3f00 	ldrex	r3, [r3]
 8003af6:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003afa:	3208      	adds	r2, #8
 8003afc:	e842 3000 	strex	r0, r3, [r2]
 8003b00:	2800      	cmp	r0, #0
 8003b02:	d1f3      	bne.n	8003aec <HAL_UART_IRQHandler+0x28c>
        huart->RxState = HAL_UART_STATE_READY;
 8003b04:	2320      	movs	r3, #32
 8003b06:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	6623      	str	r3, [r4, #96]	@ 0x60
        huart->RxISR = NULL;
 8003b0e:	66a3      	str	r3, [r4, #104]	@ 0x68
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b10:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b12:	e852 3f00 	ldrex	r3, [r2]
 8003b16:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b1a:	e842 3000 	strex	r0, r3, [r2]
 8003b1e:	2800      	cmp	r0, #0
 8003b20:	d1f6      	bne.n	8003b10 <HAL_UART_IRQHandler+0x2b0>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003b22:	2302      	movs	r3, #2
 8003b24:	6663      	str	r3, [r4, #100]	@ 0x64
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003b26:	4620      	mov	r0, r4
 8003b28:	f7ff fe98 	bl	800385c <HAL_UARTEx_RxEventCallback>
 8003b2c:	e6c7      	b.n	80038be <HAL_UART_IRQHandler+0x5e>
    if (huart->TxISR != NULL)
 8003b2e:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	f43f aec4 	beq.w	80038be <HAL_UART_IRQHandler+0x5e>
      huart->TxISR(huart);
 8003b36:	4620      	mov	r0, r4
 8003b38:	4798      	blx	r3
 8003b3a:	e6c0      	b.n	80038be <HAL_UART_IRQHandler+0x5e>
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003b3c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b3e:	e852 3f00 	ldrex	r3, [r2]
 8003b42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b46:	e842 3100 	strex	r1, r3, [r2]
 8003b4a:	2900      	cmp	r1, #0
 8003b4c:	d1f6      	bne.n	8003b3c <HAL_UART_IRQHandler+0x2dc>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003b4e:	2320      	movs	r3, #32
 8003b50:	67e3      	str	r3, [r4, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003b52:	2300      	movs	r3, #0
 8003b54:	66e3      	str	r3, [r4, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003b56:	4620      	mov	r0, r4
 8003b58:	f7ff fe76 	bl	8003848 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003b5c:	e6af      	b.n	80038be <HAL_UART_IRQHandler+0x5e>
 8003b5e:	bf00      	nop
 8003b60:	04000120 	.word	0x04000120
 8003b64:	0800384d 	.word	0x0800384d
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003b68:	f013 0f01 	tst.w	r3, #1
 8003b6c:	d101      	bne.n	8003b72 <HAL_UART_IRQHandler+0x312>
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003b6e:	2100      	movs	r1, #0
 8003b70:	e6bb      	b.n	80038ea <HAL_UART_IRQHandler+0x8a>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003b72:	f410 7f80 	tst.w	r0, #256	@ 0x100
 8003b76:	f47f aea9 	bne.w	80038cc <HAL_UART_IRQHandler+0x6c>
 8003b7a:	e6b1      	b.n	80038e0 <HAL_UART_IRQHandler+0x80>

08003b7c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003b7c:	b508      	push	{r3, lr}
  uint16_t uhMask = huart->Mask;
 8003b7e:	f8b0 205c 	ldrh.w	r2, [r0, #92]	@ 0x5c
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003b82:	f8d0 3080 	ldr.w	r3, [r0, #128]	@ 0x80
 8003b86:	2b22      	cmp	r3, #34	@ 0x22
 8003b88:	d005      	beq.n	8003b96 <UART_RxISR_8BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003b8a:	6802      	ldr	r2, [r0, #0]
 8003b8c:	6993      	ldr	r3, [r2, #24]
 8003b8e:	f043 0308 	orr.w	r3, r3, #8
 8003b92:	6193      	str	r3, [r2, #24]
  }
}
 8003b94:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003b96:	6803      	ldr	r3, [r0, #0]
 8003b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003b9a:	6d41      	ldr	r1, [r0, #84]	@ 0x54
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	700b      	strb	r3, [r1, #0]
    huart->pRxBuffPtr++;
 8003ba0:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8003ba2:	3301      	adds	r3, #1
 8003ba4:	6543      	str	r3, [r0, #84]	@ 0x54
    huart->RxXferCount--;
 8003ba6:	f8b0 305a 	ldrh.w	r3, [r0, #90]	@ 0x5a
 8003baa:	3b01      	subs	r3, #1
 8003bac:	b29b      	uxth	r3, r3
 8003bae:	f8a0 305a 	strh.w	r3, [r0, #90]	@ 0x5a
    if (huart->RxXferCount == 0U)
 8003bb2:	f8b0 305a 	ldrh.w	r3, [r0, #90]	@ 0x5a
 8003bb6:	b29b      	uxth	r3, r3
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d1eb      	bne.n	8003b94 <UART_RxISR_8BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003bbc:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bbe:	e852 3f00 	ldrex	r3, [r2]
 8003bc2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bc6:	e842 3100 	strex	r1, r3, [r2]
 8003bca:	2900      	cmp	r1, #0
 8003bcc:	d1f6      	bne.n	8003bbc <UART_RxISR_8BIT+0x40>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bce:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bd0:	f102 0308 	add.w	r3, r2, #8
 8003bd4:	e853 3f00 	ldrex	r3, [r3]
 8003bd8:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bdc:	3208      	adds	r2, #8
 8003bde:	e842 3100 	strex	r1, r3, [r2]
 8003be2:	2900      	cmp	r1, #0
 8003be4:	d1f3      	bne.n	8003bce <UART_RxISR_8BIT+0x52>
      huart->RxState = HAL_UART_STATE_READY;
 8003be6:	2320      	movs	r3, #32
 8003be8:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
      huart->RxISR = NULL;
 8003bec:	2300      	movs	r3, #0
 8003bee:	6683      	str	r3, [r0, #104]	@ 0x68
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003bf0:	6643      	str	r3, [r0, #100]	@ 0x64
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003bf2:	6803      	ldr	r3, [r0, #0]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8003bfa:	d008      	beq.n	8003c0e <UART_RxISR_8BIT+0x92>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003bfc:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bfe:	e852 3f00 	ldrex	r3, [r2]
 8003c02:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c06:	e842 3100 	strex	r1, r3, [r2]
 8003c0a:	2900      	cmp	r1, #0
 8003c0c:	d1f6      	bne.n	8003bfc <UART_RxISR_8BIT+0x80>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c0e:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8003c10:	2b01      	cmp	r3, #1
 8003c12:	d116      	bne.n	8003c42 <UART_RxISR_8BIT+0xc6>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c14:	2300      	movs	r3, #0
 8003c16:	6603      	str	r3, [r0, #96]	@ 0x60
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c18:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c1a:	e852 3f00 	ldrex	r3, [r2]
 8003c1e:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c22:	e842 3100 	strex	r1, r3, [r2]
 8003c26:	2900      	cmp	r1, #0
 8003c28:	d1f6      	bne.n	8003c18 <UART_RxISR_8BIT+0x9c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003c2a:	6803      	ldr	r3, [r0, #0]
 8003c2c:	69da      	ldr	r2, [r3, #28]
 8003c2e:	f012 0f10 	tst.w	r2, #16
 8003c32:	d001      	beq.n	8003c38 <UART_RxISR_8BIT+0xbc>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003c34:	2210      	movs	r2, #16
 8003c36:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003c38:	f8b0 1058 	ldrh.w	r1, [r0, #88]	@ 0x58
 8003c3c:	f7ff fe0e 	bl	800385c <HAL_UARTEx_RxEventCallback>
 8003c40:	e7a8      	b.n	8003b94 <UART_RxISR_8BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 8003c42:	f7fd fa37 	bl	80010b4 <HAL_UART_RxCpltCallback>
 8003c46:	e7a5      	b.n	8003b94 <UART_RxISR_8BIT+0x18>

08003c48 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003c48:	b508      	push	{r3, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003c4a:	f8b0 305c 	ldrh.w	r3, [r0, #92]	@ 0x5c
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003c4e:	f8d0 2080 	ldr.w	r2, [r0, #128]	@ 0x80
 8003c52:	2a22      	cmp	r2, #34	@ 0x22
 8003c54:	d005      	beq.n	8003c62 <UART_RxISR_16BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003c56:	6802      	ldr	r2, [r0, #0]
 8003c58:	6993      	ldr	r3, [r2, #24]
 8003c5a:	f043 0308 	orr.w	r3, r3, #8
 8003c5e:	6193      	str	r3, [r2, #24]
  }
}
 8003c60:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003c62:	6802      	ldr	r2, [r0, #0]
 8003c64:	6a51      	ldr	r1, [r2, #36]	@ 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003c66:	6d42      	ldr	r2, [r0, #84]	@ 0x54
    *tmp = (uint16_t)(uhdata & uhMask);
 8003c68:	400b      	ands	r3, r1
 8003c6a:	8013      	strh	r3, [r2, #0]
    huart->pRxBuffPtr += 2U;
 8003c6c:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8003c6e:	3302      	adds	r3, #2
 8003c70:	6543      	str	r3, [r0, #84]	@ 0x54
    huart->RxXferCount--;
 8003c72:	f8b0 305a 	ldrh.w	r3, [r0, #90]	@ 0x5a
 8003c76:	3b01      	subs	r3, #1
 8003c78:	b29b      	uxth	r3, r3
 8003c7a:	f8a0 305a 	strh.w	r3, [r0, #90]	@ 0x5a
    if (huart->RxXferCount == 0U)
 8003c7e:	f8b0 305a 	ldrh.w	r3, [r0, #90]	@ 0x5a
 8003c82:	b29b      	uxth	r3, r3
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d1eb      	bne.n	8003c60 <UART_RxISR_16BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c88:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c8a:	e852 3f00 	ldrex	r3, [r2]
 8003c8e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c92:	e842 3100 	strex	r1, r3, [r2]
 8003c96:	2900      	cmp	r1, #0
 8003c98:	d1f6      	bne.n	8003c88 <UART_RxISR_16BIT+0x40>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c9a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c9c:	f102 0308 	add.w	r3, r2, #8
 8003ca0:	e853 3f00 	ldrex	r3, [r3]
 8003ca4:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ca8:	3208      	adds	r2, #8
 8003caa:	e842 3100 	strex	r1, r3, [r2]
 8003cae:	2900      	cmp	r1, #0
 8003cb0:	d1f3      	bne.n	8003c9a <UART_RxISR_16BIT+0x52>
      huart->RxState = HAL_UART_STATE_READY;
 8003cb2:	2320      	movs	r3, #32
 8003cb4:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
      huart->RxISR = NULL;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	6683      	str	r3, [r0, #104]	@ 0x68
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003cbc:	6643      	str	r3, [r0, #100]	@ 0x64
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003cbe:	6803      	ldr	r3, [r0, #0]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8003cc6:	d008      	beq.n	8003cda <UART_RxISR_16BIT+0x92>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003cc8:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cca:	e852 3f00 	ldrex	r3, [r2]
 8003cce:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cd2:	e842 3100 	strex	r1, r3, [r2]
 8003cd6:	2900      	cmp	r1, #0
 8003cd8:	d1f6      	bne.n	8003cc8 <UART_RxISR_16BIT+0x80>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003cda:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8003cdc:	2b01      	cmp	r3, #1
 8003cde:	d116      	bne.n	8003d0e <UART_RxISR_16BIT+0xc6>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	6603      	str	r3, [r0, #96]	@ 0x60
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ce4:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ce6:	e852 3f00 	ldrex	r3, [r2]
 8003cea:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cee:	e842 3100 	strex	r1, r3, [r2]
 8003cf2:	2900      	cmp	r1, #0
 8003cf4:	d1f6      	bne.n	8003ce4 <UART_RxISR_16BIT+0x9c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003cf6:	6803      	ldr	r3, [r0, #0]
 8003cf8:	69da      	ldr	r2, [r3, #28]
 8003cfa:	f012 0f10 	tst.w	r2, #16
 8003cfe:	d001      	beq.n	8003d04 <UART_RxISR_16BIT+0xbc>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003d00:	2210      	movs	r2, #16
 8003d02:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003d04:	f8b0 1058 	ldrh.w	r1, [r0, #88]	@ 0x58
 8003d08:	f7ff fda8 	bl	800385c <HAL_UARTEx_RxEventCallback>
 8003d0c:	e7a8      	b.n	8003c60 <UART_RxISR_16BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 8003d0e:	f7fd f9d1 	bl	80010b4 <HAL_UART_RxCpltCallback>
 8003d12:	e7a5      	b.n	8003c60 <UART_RxISR_16BIT+0x18>

08003d14 <UART_SetConfig>:
{
 8003d14:	b510      	push	{r4, lr}
 8003d16:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003d18:	6801      	ldr	r1, [r0, #0]
 8003d1a:	6808      	ldr	r0, [r1, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003d1c:	68a3      	ldr	r3, [r4, #8]
 8003d1e:	6922      	ldr	r2, [r4, #16]
 8003d20:	4313      	orrs	r3, r2
 8003d22:	6962      	ldr	r2, [r4, #20]
 8003d24:	4313      	orrs	r3, r2
 8003d26:	69e2      	ldr	r2, [r4, #28]
 8003d28:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003d2a:	4aa8      	ldr	r2, [pc, #672]	@ (8003fcc <UART_SetConfig+0x2b8>)
 8003d2c:	4002      	ands	r2, r0
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d32:	6822      	ldr	r2, [r4, #0]
 8003d34:	6853      	ldr	r3, [r2, #4]
 8003d36:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003d3a:	68e1      	ldr	r1, [r4, #12]
 8003d3c:	430b      	orrs	r3, r1
 8003d3e:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003d40:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003d42:	6821      	ldr	r1, [r4, #0]
 8003d44:	688a      	ldr	r2, [r1, #8]
  tmpreg |= huart->Init.OneBitSampling;
 8003d46:	6a20      	ldr	r0, [r4, #32]
 8003d48:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003d4a:	f422 6230 	bic.w	r2, r2, #2816	@ 0xb00
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	608b      	str	r3, [r1, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003d52:	6823      	ldr	r3, [r4, #0]
 8003d54:	4a9e      	ldr	r2, [pc, #632]	@ (8003fd0 <UART_SetConfig+0x2bc>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d019      	beq.n	8003d8e <UART_SetConfig+0x7a>
 8003d5a:	4a9e      	ldr	r2, [pc, #632]	@ (8003fd4 <UART_SetConfig+0x2c0>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d024      	beq.n	8003daa <UART_SetConfig+0x96>
 8003d60:	4a9d      	ldr	r2, [pc, #628]	@ (8003fd8 <UART_SetConfig+0x2c4>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d038      	beq.n	8003dd8 <UART_SetConfig+0xc4>
 8003d66:	4a9d      	ldr	r2, [pc, #628]	@ (8003fdc <UART_SetConfig+0x2c8>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d052      	beq.n	8003e12 <UART_SetConfig+0xfe>
 8003d6c:	4a9c      	ldr	r2, [pc, #624]	@ (8003fe0 <UART_SetConfig+0x2cc>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d079      	beq.n	8003e66 <UART_SetConfig+0x152>
 8003d72:	4a9c      	ldr	r2, [pc, #624]	@ (8003fe4 <UART_SetConfig+0x2d0>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	f000 8096 	beq.w	8003ea6 <UART_SetConfig+0x192>
 8003d7a:	4a9b      	ldr	r2, [pc, #620]	@ (8003fe8 <UART_SetConfig+0x2d4>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	f000 80aa 	beq.w	8003ed6 <UART_SetConfig+0x1c2>
 8003d82:	4a9a      	ldr	r2, [pc, #616]	@ (8003fec <UART_SetConfig+0x2d8>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	f000 80bd 	beq.w	8003f04 <UART_SetConfig+0x1f0>
        ret = HAL_ERROR;
 8003d8a:	2001      	movs	r0, #1
 8003d8c:	e155      	b.n	800403a <UART_SetConfig+0x326>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003d8e:	4b98      	ldr	r3, [pc, #608]	@ (8003ff0 <UART_SetConfig+0x2dc>)
 8003d90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d94:	f003 0303 	and.w	r3, r3, #3
 8003d98:	2b03      	cmp	r3, #3
 8003d9a:	f200 813f 	bhi.w	800401c <UART_SetConfig+0x308>
 8003d9e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003da2:	00c3      	.short	0x00c3
 8003da4:	01500025 	.word	0x01500025
 8003da8:	002e      	.short	0x002e
 8003daa:	4b91      	ldr	r3, [pc, #580]	@ (8003ff0 <UART_SetConfig+0x2dc>)
 8003dac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003db0:	f003 030c 	and.w	r3, r3, #12
 8003db4:	2b0c      	cmp	r3, #12
 8003db6:	f200 8133 	bhi.w	8004020 <UART_SetConfig+0x30c>
 8003dba:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003dbe:	00d1      	.short	0x00d1
 8003dc0:	01310131 	.word	0x01310131
 8003dc4:	00170131 	.word	0x00170131
 8003dc8:	01310131 	.word	0x01310131
 8003dcc:	01420131 	.word	0x01420131
 8003dd0:	01310131 	.word	0x01310131
 8003dd4:	00200131 	.word	0x00200131
 8003dd8:	4b85      	ldr	r3, [pc, #532]	@ (8003ff0 <UART_SetConfig+0x2dc>)
 8003dda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dde:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003de2:	2b20      	cmp	r3, #32
 8003de4:	f000 812d 	beq.w	8004042 <UART_SetConfig+0x32e>
 8003de8:	d807      	bhi.n	8003dfa <UART_SetConfig+0xe6>
 8003dea:	b1eb      	cbz	r3, 8003e28 <UART_SetConfig+0x114>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003dec:	69e3      	ldr	r3, [r4, #28]
 8003dee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003df2:	d048      	beq.n	8003e86 <UART_SetConfig+0x172>
        pclk = HAL_RCC_GetSysClockFreq();
 8003df4:	f7fe f9b6 	bl	8002164 <HAL_RCC_GetSysClockFreq>
        break;
 8003df8:	e01d      	b.n	8003e36 <UART_SetConfig+0x122>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003dfa:	2b30      	cmp	r3, #48	@ 0x30
 8003dfc:	d107      	bne.n	8003e0e <UART_SetConfig+0xfa>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003dfe:	69e0      	ldr	r0, [r4, #28]
 8003e00:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8003e04:	f000 80cc 	beq.w	8003fa0 <UART_SetConfig+0x28c>
        pclk = (uint32_t) LSE_VALUE;
 8003e08:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8003e0c:	e016      	b.n	8003e3c <UART_SetConfig+0x128>
        ret = HAL_ERROR;
 8003e0e:	2001      	movs	r0, #1
 8003e10:	e113      	b.n	800403a <UART_SetConfig+0x326>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003e12:	4b77      	ldr	r3, [pc, #476]	@ (8003ff0 <UART_SetConfig+0x2dc>)
 8003e14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e18:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003e1c:	2b80      	cmp	r3, #128	@ 0x80
 8003e1e:	f000 8110 	beq.w	8004042 <UART_SetConfig+0x32e>
 8003e22:	d81c      	bhi.n	8003e5e <UART_SetConfig+0x14a>
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d1e1      	bne.n	8003dec <UART_SetConfig+0xd8>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e28:	69e3      	ldr	r3, [r4, #28]
 8003e2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e2e:	f000 8099 	beq.w	8003f64 <UART_SetConfig+0x250>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e32:	f7fe faa3 	bl	800237c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8003e36:	2800      	cmp	r0, #0
 8003e38:	f000 80fc 	beq.w	8004034 <UART_SetConfig+0x320>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003e3c:	6863      	ldr	r3, [r4, #4]
 8003e3e:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8003e42:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e46:	f1a0 0210 	sub.w	r2, r0, #16
 8003e4a:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 8003e4e:	429a      	cmp	r2, r3
 8003e50:	f200 80f2 	bhi.w	8004038 <UART_SetConfig+0x324>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003e54:	6823      	ldr	r3, [r4, #0]
 8003e56:	b280      	uxth	r0, r0
 8003e58:	60d8      	str	r0, [r3, #12]
 8003e5a:	2000      	movs	r0, #0
 8003e5c:	e0ed      	b.n	800403a <UART_SetConfig+0x326>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003e5e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003e60:	d0cd      	beq.n	8003dfe <UART_SetConfig+0xea>
        ret = HAL_ERROR;
 8003e62:	2001      	movs	r0, #1
 8003e64:	e0e9      	b.n	800403a <UART_SetConfig+0x326>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003e66:	4b62      	ldr	r3, [pc, #392]	@ (8003ff0 <UART_SetConfig+0x2dc>)
 8003e68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e6c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e74:	f000 80eb 	beq.w	800404e <UART_SetConfig+0x33a>
 8003e78:	d808      	bhi.n	8003e8c <UART_SetConfig+0x178>
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d037      	beq.n	8003eee <UART_SetConfig+0x1da>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e7e:	69e3      	ldr	r3, [r4, #28]
 8003e80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e84:	d1b6      	bne.n	8003df4 <UART_SetConfig+0xe0>
        pclk = HAL_RCC_GetSysClockFreq();
 8003e86:	f7fe f96d 	bl	8002164 <HAL_RCC_GetSysClockFreq>
        break;
 8003e8a:	e087      	b.n	8003f9c <UART_SetConfig+0x288>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003e8c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e90:	d107      	bne.n	8003ea2 <UART_SetConfig+0x18e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e92:	69e0      	ldr	r0, [r4, #28]
 8003e94:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8003e98:	f000 8082 	beq.w	8003fa0 <UART_SetConfig+0x28c>
        pclk = (uint32_t) LSE_VALUE;
 8003e9c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8003ea0:	e7cc      	b.n	8003e3c <UART_SetConfig+0x128>
        ret = HAL_ERROR;
 8003ea2:	2001      	movs	r0, #1
 8003ea4:	e0c9      	b.n	800403a <UART_SetConfig+0x326>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ea6:	4b52      	ldr	r3, [pc, #328]	@ (8003ff0 <UART_SetConfig+0x2dc>)
 8003ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003eac:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003eb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003eb4:	f000 80cb 	beq.w	800404e <UART_SetConfig+0x33a>
 8003eb8:	d808      	bhi.n	8003ecc <UART_SetConfig+0x1b8>
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d1df      	bne.n	8003e7e <UART_SetConfig+0x16a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ebe:	69e3      	ldr	r3, [r4, #28]
 8003ec0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ec4:	f000 8098 	beq.w	8003ff8 <UART_SetConfig+0x2e4>
 8003ec8:	2301      	movs	r3, #1
 8003eca:	e032      	b.n	8003f32 <UART_SetConfig+0x21e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ecc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003ed0:	d0df      	beq.n	8003e92 <UART_SetConfig+0x17e>
        ret = HAL_ERROR;
 8003ed2:	2001      	movs	r0, #1
 8003ed4:	e0b1      	b.n	800403a <UART_SetConfig+0x326>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ed6:	4b46      	ldr	r3, [pc, #280]	@ (8003ff0 <UART_SetConfig+0x2dc>)
 8003ed8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003edc:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003ee0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ee4:	f000 80b3 	beq.w	800404e <UART_SetConfig+0x33a>
 8003ee8:	d807      	bhi.n	8003efa <UART_SetConfig+0x1e6>
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d1c7      	bne.n	8003e7e <UART_SetConfig+0x16a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003eee:	69e3      	ldr	r3, [r4, #28]
 8003ef0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ef4:	d050      	beq.n	8003f98 <UART_SetConfig+0x284>
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	e01b      	b.n	8003f32 <UART_SetConfig+0x21e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003efa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003efe:	d0c8      	beq.n	8003e92 <UART_SetConfig+0x17e>
        ret = HAL_ERROR;
 8003f00:	2001      	movs	r0, #1
 8003f02:	e09a      	b.n	800403a <UART_SetConfig+0x326>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003f04:	4b3a      	ldr	r3, [pc, #232]	@ (8003ff0 <UART_SetConfig+0x2dc>)
 8003f06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f0a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003f0e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f12:	f000 809c 	beq.w	800404e <UART_SetConfig+0x33a>
 8003f16:	d802      	bhi.n	8003f1e <UART_SetConfig+0x20a>
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d1b0      	bne.n	8003e7e <UART_SetConfig+0x16a>
 8003f1c:	e7e7      	b.n	8003eee <UART_SetConfig+0x1da>
 8003f1e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003f22:	d0b6      	beq.n	8003e92 <UART_SetConfig+0x17e>
        ret = HAL_ERROR;
 8003f24:	2001      	movs	r0, #1
 8003f26:	e088      	b.n	800403a <UART_SetConfig+0x326>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003f28:	2301      	movs	r3, #1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f2a:	69e2      	ldr	r2, [r4, #28]
 8003f2c:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8003f30:	d019      	beq.n	8003f66 <UART_SetConfig+0x252>
    switch (clocksource)
 8003f32:	2b08      	cmp	r3, #8
 8003f34:	d87c      	bhi.n	8004030 <UART_SetConfig+0x31c>
 8003f36:	a201      	add	r2, pc, #4	@ (adr r2, 8003f3c <UART_SetConfig+0x228>)
 8003f38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f3c:	08003e33 	.word	0x08003e33
 8003f40:	08004011 	.word	0x08004011
 8003f44:	0800400d 	.word	0x0800400d
 8003f48:	08004031 	.word	0x08004031
 8003f4c:	08003df5 	.word	0x08003df5
 8003f50:	08004031 	.word	0x08004031
 8003f54:	08004031 	.word	0x08004031
 8003f58:	08004031 	.word	0x08004031
 8003f5c:	08004017 	.word	0x08004017
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003f60:	2300      	movs	r3, #0
 8003f62:	e7e2      	b.n	8003f2a <UART_SetConfig+0x216>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f64:	2300      	movs	r3, #0
    switch (clocksource)
 8003f66:	2b08      	cmp	r3, #8
 8003f68:	d85c      	bhi.n	8004024 <UART_SetConfig+0x310>
 8003f6a:	a201      	add	r2, pc, #4	@ (adr r2, 8003f70 <UART_SetConfig+0x25c>)
 8003f6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f70:	08003f99 	.word	0x08003f99
 8003f74:	08003ff9 	.word	0x08003ff9
 8003f78:	08003f95 	.word	0x08003f95
 8003f7c:	08004025 	.word	0x08004025
 8003f80:	08003e87 	.word	0x08003e87
 8003f84:	08004025 	.word	0x08004025
 8003f88:	08004025 	.word	0x08004025
 8003f8c:	08004025 	.word	0x08004025
 8003f90:	08003fff 	.word	0x08003fff
 8003f94:	4817      	ldr	r0, [pc, #92]	@ (8003ff4 <UART_SetConfig+0x2e0>)
 8003f96:	e003      	b.n	8003fa0 <UART_SetConfig+0x28c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f98:	f7fe f9f0 	bl	800237c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8003f9c:	2800      	cmp	r0, #0
 8003f9e:	d043      	beq.n	8004028 <UART_SetConfig+0x314>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003fa0:	6862      	ldr	r2, [r4, #4]
 8003fa2:	0853      	lsrs	r3, r2, #1
 8003fa4:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8003fa8:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003fac:	f1a3 0110 	sub.w	r1, r3, #16
 8003fb0:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8003fb4:	4291      	cmp	r1, r2
 8003fb6:	d839      	bhi.n	800402c <UART_SetConfig+0x318>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003fb8:	f023 020f 	bic.w	r2, r3, #15
 8003fbc:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 8003fbe:	6821      	ldr	r1, [r4, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003fc0:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	60cb      	str	r3, [r1, #12]
 8003fc8:	2000      	movs	r0, #0
 8003fca:	e036      	b.n	800403a <UART_SetConfig+0x326>
 8003fcc:	efff69f3 	.word	0xefff69f3
 8003fd0:	40011000 	.word	0x40011000
 8003fd4:	40004400 	.word	0x40004400
 8003fd8:	40004800 	.word	0x40004800
 8003fdc:	40004c00 	.word	0x40004c00
 8003fe0:	40005000 	.word	0x40005000
 8003fe4:	40011400 	.word	0x40011400
 8003fe8:	40007800 	.word	0x40007800
 8003fec:	40007c00 	.word	0x40007c00
 8003ff0:	40023800 	.word	0x40023800
 8003ff4:	00f42400 	.word	0x00f42400
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ff8:	f7fe f9d0 	bl	800239c <HAL_RCC_GetPCLK2Freq>
        break;
 8003ffc:	e7ce      	b.n	8003f9c <UART_SetConfig+0x288>
        pclk = (uint32_t) LSE_VALUE;
 8003ffe:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8004002:	e7cd      	b.n	8003fa0 <UART_SetConfig+0x28c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004004:	4815      	ldr	r0, [pc, #84]	@ (800405c <UART_SetConfig+0x348>)
 8004006:	e7cb      	b.n	8003fa0 <UART_SetConfig+0x28c>
        pclk = (uint32_t) HSI_VALUE;
 8004008:	4814      	ldr	r0, [pc, #80]	@ (800405c <UART_SetConfig+0x348>)
 800400a:	e7c9      	b.n	8003fa0 <UART_SetConfig+0x28c>
    switch (clocksource)
 800400c:	4813      	ldr	r0, [pc, #76]	@ (800405c <UART_SetConfig+0x348>)
 800400e:	e715      	b.n	8003e3c <UART_SetConfig+0x128>
        pclk = HAL_RCC_GetPCLK2Freq();
 8004010:	f7fe f9c4 	bl	800239c <HAL_RCC_GetPCLK2Freq>
        break;
 8004014:	e70f      	b.n	8003e36 <UART_SetConfig+0x122>
        pclk = (uint32_t) LSE_VALUE;
 8004016:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800401a:	e70f      	b.n	8003e3c <UART_SetConfig+0x128>
        ret = HAL_ERROR;
 800401c:	2001      	movs	r0, #1
 800401e:	e00c      	b.n	800403a <UART_SetConfig+0x326>
 8004020:	2001      	movs	r0, #1
 8004022:	e00a      	b.n	800403a <UART_SetConfig+0x326>
    switch (clocksource)
 8004024:	2001      	movs	r0, #1
 8004026:	e008      	b.n	800403a <UART_SetConfig+0x326>
 8004028:	2000      	movs	r0, #0
 800402a:	e006      	b.n	800403a <UART_SetConfig+0x326>
        ret = HAL_ERROR;
 800402c:	2001      	movs	r0, #1
 800402e:	e004      	b.n	800403a <UART_SetConfig+0x326>
    switch (clocksource)
 8004030:	2001      	movs	r0, #1
 8004032:	e002      	b.n	800403a <UART_SetConfig+0x326>
 8004034:	2000      	movs	r0, #0
 8004036:	e000      	b.n	800403a <UART_SetConfig+0x326>
        ret = HAL_ERROR;
 8004038:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 800403a:	2300      	movs	r3, #0
 800403c:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 800403e:	66e3      	str	r3, [r4, #108]	@ 0x6c
}
 8004040:	bd10      	pop	{r4, pc}
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004042:	69e3      	ldr	r3, [r4, #28]
 8004044:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004048:	d0dc      	beq.n	8004004 <UART_SetConfig+0x2f0>
        pclk = (uint32_t) HSI_VALUE;
 800404a:	4804      	ldr	r0, [pc, #16]	@ (800405c <UART_SetConfig+0x348>)
 800404c:	e6f6      	b.n	8003e3c <UART_SetConfig+0x128>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800404e:	69e3      	ldr	r3, [r4, #28]
 8004050:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004054:	d0d8      	beq.n	8004008 <UART_SetConfig+0x2f4>
 8004056:	4801      	ldr	r0, [pc, #4]	@ (800405c <UART_SetConfig+0x348>)
 8004058:	e6f0      	b.n	8003e3c <UART_SetConfig+0x128>
 800405a:	bf00      	nop
 800405c:	00f42400 	.word	0x00f42400

08004060 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004060:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8004062:	f013 0f08 	tst.w	r3, #8
 8004066:	d006      	beq.n	8004076 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004068:	6802      	ldr	r2, [r0, #0]
 800406a:	6853      	ldr	r3, [r2, #4]
 800406c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004070:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8004072:	430b      	orrs	r3, r1
 8004074:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004076:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8004078:	f013 0f01 	tst.w	r3, #1
 800407c:	d006      	beq.n	800408c <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800407e:	6802      	ldr	r2, [r0, #0]
 8004080:	6853      	ldr	r3, [r2, #4]
 8004082:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004086:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8004088:	430b      	orrs	r3, r1
 800408a:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800408c:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800408e:	f013 0f02 	tst.w	r3, #2
 8004092:	d006      	beq.n	80040a2 <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004094:	6802      	ldr	r2, [r0, #0]
 8004096:	6853      	ldr	r3, [r2, #4]
 8004098:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800409c:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800409e:	430b      	orrs	r3, r1
 80040a0:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80040a2:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80040a4:	f013 0f04 	tst.w	r3, #4
 80040a8:	d006      	beq.n	80040b8 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80040aa:	6802      	ldr	r2, [r0, #0]
 80040ac:	6853      	ldr	r3, [r2, #4]
 80040ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80040b2:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 80040b4:	430b      	orrs	r3, r1
 80040b6:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80040b8:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80040ba:	f013 0f10 	tst.w	r3, #16
 80040be:	d006      	beq.n	80040ce <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80040c0:	6802      	ldr	r2, [r0, #0]
 80040c2:	6893      	ldr	r3, [r2, #8]
 80040c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80040c8:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 80040ca:	430b      	orrs	r3, r1
 80040cc:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80040ce:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80040d0:	f013 0f20 	tst.w	r3, #32
 80040d4:	d006      	beq.n	80040e4 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80040d6:	6802      	ldr	r2, [r0, #0]
 80040d8:	6893      	ldr	r3, [r2, #8]
 80040da:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80040de:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 80040e0:	430b      	orrs	r3, r1
 80040e2:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80040e4:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80040e6:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80040ea:	d00a      	beq.n	8004102 <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80040ec:	6802      	ldr	r2, [r0, #0]
 80040ee:	6853      	ldr	r3, [r2, #4]
 80040f0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80040f4:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 80040f6:	430b      	orrs	r3, r1
 80040f8:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80040fa:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80040fc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004100:	d00b      	beq.n	800411a <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004102:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8004104:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004108:	d006      	beq.n	8004118 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800410a:	6802      	ldr	r2, [r0, #0]
 800410c:	6853      	ldr	r3, [r2, #4]
 800410e:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8004112:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8004114:	430b      	orrs	r3, r1
 8004116:	6053      	str	r3, [r2, #4]
}
 8004118:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800411a:	6802      	ldr	r2, [r0, #0]
 800411c:	6853      	ldr	r3, [r2, #4]
 800411e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004122:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 8004124:	430b      	orrs	r3, r1
 8004126:	6053      	str	r3, [r2, #4]
 8004128:	e7eb      	b.n	8004102 <UART_AdvFeatureConfig+0xa2>

0800412a <UART_WaitOnFlagUntilTimeout>:
{
 800412a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800412e:	4680      	mov	r8, r0
 8004130:	460d      	mov	r5, r1
 8004132:	4616      	mov	r6, r2
 8004134:	4699      	mov	r9, r3
 8004136:	9f08      	ldr	r7, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004138:	f8d8 3000 	ldr.w	r3, [r8]
 800413c:	69dc      	ldr	r4, [r3, #28]
 800413e:	ea35 0404 	bics.w	r4, r5, r4
 8004142:	bf0c      	ite	eq
 8004144:	2401      	moveq	r4, #1
 8004146:	2400      	movne	r4, #0
 8004148:	42b4      	cmp	r4, r6
 800414a:	d135      	bne.n	80041b8 <UART_WaitOnFlagUntilTimeout+0x8e>
    if (Timeout != HAL_MAX_DELAY)
 800414c:	f1b7 3fff 	cmp.w	r7, #4294967295
 8004150:	d0f4      	beq.n	800413c <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004152:	f7fd fa1f 	bl	8001594 <HAL_GetTick>
 8004156:	eba0 0009 	sub.w	r0, r0, r9
 800415a:	42b8      	cmp	r0, r7
 800415c:	d82f      	bhi.n	80041be <UART_WaitOnFlagUntilTimeout+0x94>
 800415e:	b377      	cbz	r7, 80041be <UART_WaitOnFlagUntilTimeout+0x94>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004160:	f8d8 3000 	ldr.w	r3, [r8]
 8004164:	681a      	ldr	r2, [r3, #0]
 8004166:	f012 0f04 	tst.w	r2, #4
 800416a:	d0e5      	beq.n	8004138 <UART_WaitOnFlagUntilTimeout+0xe>
 800416c:	2d80      	cmp	r5, #128	@ 0x80
 800416e:	d0e3      	beq.n	8004138 <UART_WaitOnFlagUntilTimeout+0xe>
 8004170:	2d40      	cmp	r5, #64	@ 0x40
 8004172:	d0e1      	beq.n	8004138 <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004174:	69da      	ldr	r2, [r3, #28]
 8004176:	f012 0f08 	tst.w	r2, #8
 800417a:	d111      	bne.n	80041a0 <UART_WaitOnFlagUntilTimeout+0x76>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800417c:	69da      	ldr	r2, [r3, #28]
 800417e:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 8004182:	d0d9      	beq.n	8004138 <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004184:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004188:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 800418a:	4640      	mov	r0, r8
 800418c:	f7ff fb33 	bl	80037f6 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004190:	2320      	movs	r3, #32
 8004192:	f8c8 3084 	str.w	r3, [r8, #132]	@ 0x84
          __HAL_UNLOCK(huart);
 8004196:	2300      	movs	r3, #0
 8004198:	f888 3078 	strb.w	r3, [r8, #120]	@ 0x78
          return HAL_TIMEOUT;
 800419c:	2003      	movs	r0, #3
 800419e:	e00c      	b.n	80041ba <UART_WaitOnFlagUntilTimeout+0x90>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80041a0:	2408      	movs	r4, #8
 80041a2:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 80041a4:	4640      	mov	r0, r8
 80041a6:	f7ff fb26 	bl	80037f6 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80041aa:	f8c8 4084 	str.w	r4, [r8, #132]	@ 0x84
          __HAL_UNLOCK(huart);
 80041ae:	2300      	movs	r3, #0
 80041b0:	f888 3078 	strb.w	r3, [r8, #120]	@ 0x78
          return HAL_ERROR;
 80041b4:	2001      	movs	r0, #1
 80041b6:	e000      	b.n	80041ba <UART_WaitOnFlagUntilTimeout+0x90>
  return HAL_OK;
 80041b8:	2000      	movs	r0, #0
}
 80041ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 80041be:	2003      	movs	r0, #3
 80041c0:	e7fb      	b.n	80041ba <UART_WaitOnFlagUntilTimeout+0x90>

080041c2 <UART_CheckIdleState>:
{
 80041c2:	b510      	push	{r4, lr}
 80041c4:	b082      	sub	sp, #8
 80041c6:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041c8:	2300      	movs	r3, #0
 80041ca:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
  tickstart = HAL_GetTick();
 80041ce:	f7fd f9e1 	bl	8001594 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80041d2:	6823      	ldr	r3, [r4, #0]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f013 0f08 	tst.w	r3, #8
 80041da:	d10b      	bne.n	80041f4 <UART_CheckIdleState+0x32>
  huart->gState = HAL_UART_STATE_READY;
 80041dc:	2320      	movs	r3, #32
 80041de:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80041e0:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041e4:	2000      	movs	r0, #0
 80041e6:	6620      	str	r0, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80041e8:	6660      	str	r0, [r4, #100]	@ 0x64
      __HAL_UNLOCK(huart);
 80041ea:	2300      	movs	r3, #0
 80041ec:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
}
 80041f0:	b002      	add	sp, #8
 80041f2:	bd10      	pop	{r4, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041f4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80041f8:	9300      	str	r3, [sp, #0]
 80041fa:	4603      	mov	r3, r0
 80041fc:	2200      	movs	r2, #0
 80041fe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004202:	4620      	mov	r0, r4
 8004204:	f7ff ff91 	bl	800412a <UART_WaitOnFlagUntilTimeout>
 8004208:	2800      	cmp	r0, #0
 800420a:	d0e7      	beq.n	80041dc <UART_CheckIdleState+0x1a>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800420c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800420e:	e852 3f00 	ldrex	r3, [r2]
 8004212:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004216:	e842 3100 	strex	r1, r3, [r2]
 800421a:	2900      	cmp	r1, #0
 800421c:	d1f6      	bne.n	800420c <UART_CheckIdleState+0x4a>
      huart->gState = HAL_UART_STATE_READY;
 800421e:	2320      	movs	r3, #32
 8004220:	67e3      	str	r3, [r4, #124]	@ 0x7c
      return HAL_TIMEOUT;
 8004222:	2003      	movs	r0, #3
 8004224:	e7e1      	b.n	80041ea <UART_CheckIdleState+0x28>

08004226 <HAL_UART_Init>:
  if (huart == NULL)
 8004226:	b368      	cbz	r0, 8004284 <HAL_UART_Init+0x5e>
{
 8004228:	b510      	push	{r4, lr}
 800422a:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800422c:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 800422e:	b303      	cbz	r3, 8004272 <HAL_UART_Init+0x4c>
  huart->gState = HAL_UART_STATE_BUSY;
 8004230:	2324      	movs	r3, #36	@ 0x24
 8004232:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 8004234:	6822      	ldr	r2, [r4, #0]
 8004236:	6813      	ldr	r3, [r2, #0]
 8004238:	f023 0301 	bic.w	r3, r3, #1
 800423c:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800423e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8004240:	b9e3      	cbnz	r3, 800427c <HAL_UART_Init+0x56>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004242:	4620      	mov	r0, r4
 8004244:	f7ff fd66 	bl	8003d14 <UART_SetConfig>
 8004248:	2801      	cmp	r0, #1
 800424a:	d011      	beq.n	8004270 <HAL_UART_Init+0x4a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800424c:	6822      	ldr	r2, [r4, #0]
 800424e:	6853      	ldr	r3, [r2, #4]
 8004250:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8004254:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004256:	6822      	ldr	r2, [r4, #0]
 8004258:	6893      	ldr	r3, [r2, #8]
 800425a:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 800425e:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8004260:	6822      	ldr	r2, [r4, #0]
 8004262:	6813      	ldr	r3, [r2, #0]
 8004264:	f043 0301 	orr.w	r3, r3, #1
 8004268:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 800426a:	4620      	mov	r0, r4
 800426c:	f7ff ffa9 	bl	80041c2 <UART_CheckIdleState>
}
 8004270:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8004272:	f880 3078 	strb.w	r3, [r0, #120]	@ 0x78
    HAL_UART_MspInit(huart);
 8004276:	f7fd f839 	bl	80012ec <HAL_UART_MspInit>
 800427a:	e7d9      	b.n	8004230 <HAL_UART_Init+0xa>
    UART_AdvFeatureConfig(huart);
 800427c:	4620      	mov	r0, r4
 800427e:	f7ff feef 	bl	8004060 <UART_AdvFeatureConfig>
 8004282:	e7de      	b.n	8004242 <HAL_UART_Init+0x1c>
    return HAL_ERROR;
 8004284:	2001      	movs	r0, #1
}
 8004286:	4770      	bx	lr

08004288 <UART_Start_Receive_IT>:
  huart->pRxBuffPtr  = pData;
 8004288:	6541      	str	r1, [r0, #84]	@ 0x54
  huart->RxXferSize  = Size;
 800428a:	f8a0 2058 	strh.w	r2, [r0, #88]	@ 0x58
  huart->RxXferCount = Size;
 800428e:	f8a0 205a 	strh.w	r2, [r0, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8004292:	2300      	movs	r3, #0
 8004294:	6683      	str	r3, [r0, #104]	@ 0x68
  UART_MASK_COMPUTATION(huart);
 8004296:	6883      	ldr	r3, [r0, #8]
 8004298:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800429c:	d007      	beq.n	80042ae <UART_Start_Receive_IT+0x26>
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d132      	bne.n	8004308 <UART_Start_Receive_IT+0x80>
 80042a2:	6903      	ldr	r3, [r0, #16]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	bf0c      	ite	eq
 80042a8:	23ff      	moveq	r3, #255	@ 0xff
 80042aa:	237f      	movne	r3, #127	@ 0x7f
 80042ac:	e005      	b.n	80042ba <UART_Start_Receive_IT+0x32>
 80042ae:	6903      	ldr	r3, [r0, #16]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	f240 13ff 	movw	r3, #511	@ 0x1ff
 80042b6:	bf18      	it	ne
 80042b8:	23ff      	movne	r3, #255	@ 0xff
 80042ba:	f8a0 305c 	strh.w	r3, [r0, #92]	@ 0x5c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042be:	2300      	movs	r3, #0
 80042c0:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80042c4:	2322      	movs	r3, #34	@ 0x22
 80042c6:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042ca:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042cc:	f102 0308 	add.w	r3, r2, #8
 80042d0:	e853 3f00 	ldrex	r3, [r3]
 80042d4:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042d8:	3208      	adds	r2, #8
 80042da:	e842 3100 	strex	r1, r3, [r2]
 80042de:	2900      	cmp	r1, #0
 80042e0:	d1f3      	bne.n	80042ca <UART_Start_Receive_IT+0x42>
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042e2:	6883      	ldr	r3, [r0, #8]
 80042e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042e8:	d019      	beq.n	800431e <UART_Start_Receive_IT+0x96>
 80042ea:	4b15      	ldr	r3, [pc, #84]	@ (8004340 <UART_Start_Receive_IT+0xb8>)
 80042ec:	6683      	str	r3, [r0, #104]	@ 0x68
  if (huart->Init.Parity != UART_PARITY_NONE)
 80042ee:	6903      	ldr	r3, [r0, #16]
 80042f0:	b1e3      	cbz	r3, 800432c <UART_Start_Receive_IT+0xa4>
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80042f2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042f4:	e852 3f00 	ldrex	r3, [r2]
 80042f8:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042fc:	e842 3100 	strex	r1, r3, [r2]
 8004300:	2900      	cmp	r1, #0
 8004302:	d1f6      	bne.n	80042f2 <UART_Start_Receive_IT+0x6a>
}
 8004304:	2000      	movs	r0, #0
 8004306:	4770      	bx	lr
  UART_MASK_COMPUTATION(huart);
 8004308:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800430c:	d001      	beq.n	8004312 <UART_Start_Receive_IT+0x8a>
 800430e:	2300      	movs	r3, #0
 8004310:	e7d3      	b.n	80042ba <UART_Start_Receive_IT+0x32>
 8004312:	6903      	ldr	r3, [r0, #16]
 8004314:	2b00      	cmp	r3, #0
 8004316:	bf0c      	ite	eq
 8004318:	237f      	moveq	r3, #127	@ 0x7f
 800431a:	233f      	movne	r3, #63	@ 0x3f
 800431c:	e7cd      	b.n	80042ba <UART_Start_Receive_IT+0x32>
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800431e:	6903      	ldr	r3, [r0, #16]
 8004320:	b113      	cbz	r3, 8004328 <UART_Start_Receive_IT+0xa0>
 8004322:	4b07      	ldr	r3, [pc, #28]	@ (8004340 <UART_Start_Receive_IT+0xb8>)
 8004324:	6683      	str	r3, [r0, #104]	@ 0x68
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004326:	e7e4      	b.n	80042f2 <UART_Start_Receive_IT+0x6a>
 8004328:	4b06      	ldr	r3, [pc, #24]	@ (8004344 <UART_Start_Receive_IT+0xbc>)
 800432a:	6683      	str	r3, [r0, #104]	@ 0x68
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800432c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800432e:	e852 3f00 	ldrex	r3, [r2]
 8004332:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004336:	e842 3100 	strex	r1, r3, [r2]
 800433a:	2900      	cmp	r1, #0
 800433c:	d1f6      	bne.n	800432c <UART_Start_Receive_IT+0xa4>
 800433e:	e7e1      	b.n	8004304 <UART_Start_Receive_IT+0x7c>
 8004340:	08003b7d 	.word	0x08003b7d
 8004344:	08003c49 	.word	0x08003c49

08004348 <HAL_UART_Receive_IT>:
{
 8004348:	b538      	push	{r3, r4, r5, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 800434a:	f8d0 3080 	ldr.w	r3, [r0, #128]	@ 0x80
 800434e:	2b20      	cmp	r3, #32
 8004350:	d114      	bne.n	800437c <HAL_UART_Receive_IT+0x34>
    if ((pData == NULL) || (Size == 0U))
 8004352:	b1a9      	cbz	r1, 8004380 <HAL_UART_Receive_IT+0x38>
 8004354:	b1a2      	cbz	r2, 8004380 <HAL_UART_Receive_IT+0x38>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004356:	2300      	movs	r3, #0
 8004358:	6603      	str	r3, [r0, #96]	@ 0x60
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800435a:	6803      	ldr	r3, [r0, #0]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8004362:	d008      	beq.n	8004376 <HAL_UART_Receive_IT+0x2e>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004364:	6804      	ldr	r4, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004366:	e854 3f00 	ldrex	r3, [r4]
 800436a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800436e:	e844 3500 	strex	r5, r3, [r4]
 8004372:	2d00      	cmp	r5, #0
 8004374:	d1f6      	bne.n	8004364 <HAL_UART_Receive_IT+0x1c>
    return (UART_Start_Receive_IT(huart, pData, Size));
 8004376:	f7ff ff87 	bl	8004288 <UART_Start_Receive_IT>
 800437a:	e000      	b.n	800437e <HAL_UART_Receive_IT+0x36>
    return HAL_BUSY;
 800437c:	2002      	movs	r0, #2
}
 800437e:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8004380:	2001      	movs	r0, #1
 8004382:	e7fc      	b.n	800437e <HAL_UART_Receive_IT+0x36>

08004384 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8004384:	b084      	sub	sp, #16
 8004386:	f10d 0c04 	add.w	ip, sp, #4
 800438a:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
             Init.HardwareFlowControl |\
             Init.ClockDiv
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800438e:	6841      	ldr	r1, [r0, #4]
  tmpreg |= (Init.ClockEdge           |\
 8004390:	9b01      	ldr	r3, [sp, #4]
 8004392:	4313      	orrs	r3, r2
             Init.ClockBypass         |\
 8004394:	9a03      	ldr	r2, [sp, #12]
 8004396:	4313      	orrs	r3, r2
             Init.ClockPowerSave      |\
 8004398:	9a04      	ldr	r2, [sp, #16]
 800439a:	4313      	orrs	r3, r2
             Init.BusWide             |\
 800439c:	9a05      	ldr	r2, [sp, #20]
 800439e:	4313      	orrs	r3, r2
             Init.HardwareFlowControl |\
 80043a0:	9a06      	ldr	r2, [sp, #24]
 80043a2:	4313      	orrs	r3, r2
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80043a4:	4a03      	ldr	r2, [pc, #12]	@ (80043b4 <SDMMC_Init+0x30>)
 80043a6:	400a      	ands	r2, r1
 80043a8:	4313      	orrs	r3, r2
 80043aa:	6043      	str	r3, [r0, #4]

  return HAL_OK;
}
 80043ac:	2000      	movs	r0, #0
 80043ae:	b004      	add	sp, #16
 80043b0:	4770      	bx	lr
 80043b2:	bf00      	nop
 80043b4:	ffff8100 	.word	0xffff8100

080043b8 <SDMMC_ReadFIFO>:
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 80043b8:	f8d0 0080 	ldr.w	r0, [r0, #128]	@ 0x80
}
 80043bc:	4770      	bx	lr

080043be <SDMMC_WriteFIFO>:
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 80043be:	680b      	ldr	r3, [r1, #0]
 80043c0:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80

  return HAL_OK;
}
 80043c4:	2000      	movs	r0, #0
 80043c6:	4770      	bx	lr

080043c8 <SDMMC_PowerState_ON>:
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 80043c8:	2303      	movs	r3, #3
 80043ca:	6003      	str	r3, [r0, #0]

  return HAL_OK;
}
 80043cc:	2000      	movs	r0, #0
 80043ce:	4770      	bx	lr

080043d0 <SDMMC_GetPowerState>:
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 80043d0:	6800      	ldr	r0, [r0, #0]
}
 80043d2:	f000 0003 	and.w	r0, r0, #3
 80043d6:	4770      	bx	lr

080043d8 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 80043d8:	b410      	push	{r4}
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 80043da:	680b      	ldr	r3, [r1, #0]
 80043dc:	6083      	str	r3, [r0, #8]
                       Command->Response         |\
                       Command->WaitForInterrupt |\
                       Command->CPSM);
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80043de:	68c2      	ldr	r2, [r0, #12]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80043e0:	684b      	ldr	r3, [r1, #4]
 80043e2:	688c      	ldr	r4, [r1, #8]
 80043e4:	4323      	orrs	r3, r4
                       Command->Response         |\
 80043e6:	68cc      	ldr	r4, [r1, #12]
 80043e8:	4323      	orrs	r3, r4
                       Command->WaitForInterrupt |\
 80043ea:	6909      	ldr	r1, [r1, #16]
 80043ec:	430b      	orrs	r3, r1
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80043ee:	f36f 020b 	bfc	r2, #0, #12
 80043f2:	4313      	orrs	r3, r2
 80043f4:	60c3      	str	r3, [r0, #12]
  
  return HAL_OK;  
}
 80043f6:	2000      	movs	r0, #0
 80043f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80043fc:	4770      	bx	lr

080043fe <SDMMC_GetResponse>:

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 80043fe:	3014      	adds	r0, #20
  
  return (*(__IO uint32_t *) tmp);
 8004400:	5840      	ldr	r0, [r0, r1]
}  
 8004402:	4770      	bx	lr

08004404 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8004404:	b410      	push	{r4}
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8004406:	680b      	ldr	r3, [r1, #0]
 8004408:	6243      	str	r3, [r0, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800440a:	684b      	ldr	r3, [r1, #4]
 800440c:	6283      	str	r3, [r0, #40]	@ 0x28
                       Data->TransferDir   |\
                       Data->TransferMode  |\
                       Data->DPSM);
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800440e:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8004410:	688b      	ldr	r3, [r1, #8]
 8004412:	68cc      	ldr	r4, [r1, #12]
 8004414:	4323      	orrs	r3, r4
                       Data->TransferDir   |\
 8004416:	690c      	ldr	r4, [r1, #16]
 8004418:	4323      	orrs	r3, r4
                       Data->TransferMode  |\
 800441a:	6949      	ldr	r1, [r1, #20]
 800441c:	430b      	orrs	r3, r1
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800441e:	f022 02f7 	bic.w	r2, r2, #247	@ 0xf7
 8004422:	4313      	orrs	r3, r2
 8004424:	62c3      	str	r3, [r0, #44]	@ 0x2c

  return HAL_OK;

}
 8004426:	2000      	movs	r0, #0
 8004428:	f85d 4b04 	ldr.w	r4, [sp], #4
 800442c:	4770      	bx	lr
	...

08004430 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8004430:	b510      	push	{r4, lr}
 8004432:	b086      	sub	sp, #24
 8004434:	4604      	mov	r4, r0
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8004436:	2300      	movs	r3, #0
 8004438:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800443a:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800443c:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800443e:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004440:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004444:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004446:	a901      	add	r1, sp, #4
 8004448:	f7ff ffc6 	bl	80043d8 <SDMMC_SendCommand>
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800444c:	4b0b      	ldr	r3, [pc, #44]	@ (800447c <SDMMC_CmdGoIdleState+0x4c>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a0b      	ldr	r2, [pc, #44]	@ (8004480 <SDMMC_CmdGoIdleState+0x50>)
 8004452:	fba2 2303 	umull	r2, r3, r2, r3
 8004456:	0a5b      	lsrs	r3, r3, #9
 8004458:	f241 3288 	movw	r2, #5000	@ 0x1388
 800445c:	fb02 f303 	mul.w	r3, r2, r3
  
  do
  {
    if (count-- == 0U)
 8004460:	b143      	cbz	r3, 8004474 <SDMMC_CmdGoIdleState+0x44>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8004462:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8004464:	3b01      	subs	r3, #1
 8004466:	f012 0f80 	tst.w	r2, #128	@ 0x80
 800446a:	d0f9      	beq.n	8004460 <SDMMC_CmdGoIdleState+0x30>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800446c:	23c5      	movs	r3, #197	@ 0xc5
 800446e:	63a3      	str	r3, [r4, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 8004470:	2000      	movs	r0, #0
 8004472:	e001      	b.n	8004478 <SDMMC_CmdGoIdleState+0x48>
      return SDMMC_ERROR_TIMEOUT;
 8004474:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 8004478:	b006      	add	sp, #24
 800447a:	bd10      	pop	{r4, pc}
 800447c:	20000000 	.word	0x20000000
 8004480:	10624dd3 	.word	0x10624dd3

08004484 <SDMMC_GetCmdResp1>:
{
 8004484:	4684      	mov	ip, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8004486:	4b54      	ldr	r3, [pc, #336]	@ (80045d8 <SDMMC_GetCmdResp1+0x154>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4854      	ldr	r0, [pc, #336]	@ (80045dc <SDMMC_GetCmdResp1+0x158>)
 800448c:	fba0 0303 	umull	r0, r3, r0, r3
 8004490:	0a5b      	lsrs	r3, r3, #9
 8004492:	fb03 f202 	mul.w	r2, r3, r2
    if (count-- == 0U)
 8004496:	1e53      	subs	r3, r2, #1
 8004498:	b932      	cbnz	r2, 80044a8 <SDMMC_GetCmdResp1+0x24>
      return SDMMC_ERROR_TIMEOUT;
 800449a:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800449e:	4770      	bx	lr
    if (count-- == 0U)
 80044a0:	3b01      	subs	r3, #1
 80044a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044a6:	d063      	beq.n	8004570 <SDMMC_GetCmdResp1+0xec>
    sta_reg = SDMMCx->STA;
 80044a8:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80044ac:	f012 0f45 	tst.w	r2, #69	@ 0x45
 80044b0:	d0f6      	beq.n	80044a0 <SDMMC_GetCmdResp1+0x1c>
 80044b2:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 80044b6:	d1f3      	bne.n	80044a0 <SDMMC_GetCmdResp1+0x1c>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80044b8:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 80044bc:	f013 0f04 	tst.w	r3, #4
 80044c0:	d108      	bne.n	80044d4 <SDMMC_GetCmdResp1+0x50>
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80044c2:	f8dc 0034 	ldr.w	r0, [ip, #52]	@ 0x34
 80044c6:	f010 0001 	ands.w	r0, r0, #1
 80044ca:	d007      	beq.n	80044dc <SDMMC_GetCmdResp1+0x58>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80044cc:	2301      	movs	r3, #1
 80044ce:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80044d2:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80044d4:	2004      	movs	r0, #4
 80044d6:	f8cc 0038 	str.w	r0, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80044da:	4770      	bx	lr
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80044dc:	23c5      	movs	r3, #197	@ 0xc5
 80044de:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 80044e2:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	4299      	cmp	r1, r3
 80044ea:	d001      	beq.n	80044f0 <SDMMC_GetCmdResp1+0x6c>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80044ec:	2001      	movs	r0, #1
 80044ee:	4770      	bx	lr
  return (*(__IO uint32_t *) tmp);
 80044f0:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80044f4:	483a      	ldr	r0, [pc, #232]	@ (80045e0 <SDMMC_GetCmdResp1+0x15c>)
 80044f6:	4018      	ands	r0, r3
 80044f8:	2800      	cmp	r0, #0
 80044fa:	d06c      	beq.n	80045d6 <SDMMC_GetCmdResp1+0x152>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	db3a      	blt.n	8004576 <SDMMC_GetCmdResp1+0xf2>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8004500:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8004504:	d13a      	bne.n	800457c <SDMMC_GetCmdResp1+0xf8>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8004506:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 800450a:	d139      	bne.n	8004580 <SDMMC_GetCmdResp1+0xfc>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800450c:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8004510:	d138      	bne.n	8004584 <SDMMC_GetCmdResp1+0x100>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8004512:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8004516:	d138      	bne.n	800458a <SDMMC_GetCmdResp1+0x106>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8004518:	f013 6f80 	tst.w	r3, #67108864	@ 0x4000000
 800451c:	d138      	bne.n	8004590 <SDMMC_GetCmdResp1+0x10c>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800451e:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8004522:	d138      	bne.n	8004596 <SDMMC_GetCmdResp1+0x112>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8004524:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8004528:	d138      	bne.n	800459c <SDMMC_GetCmdResp1+0x118>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800452a:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 800452e:	d138      	bne.n	80045a2 <SDMMC_GetCmdResp1+0x11e>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8004530:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 8004534:	d138      	bne.n	80045a8 <SDMMC_GetCmdResp1+0x124>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8004536:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 800453a:	d138      	bne.n	80045ae <SDMMC_GetCmdResp1+0x12a>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800453c:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 8004540:	d138      	bne.n	80045b4 <SDMMC_GetCmdResp1+0x130>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8004542:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8004546:	d138      	bne.n	80045ba <SDMMC_GetCmdResp1+0x136>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8004548:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 800454c:	d138      	bne.n	80045c0 <SDMMC_GetCmdResp1+0x13c>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800454e:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8004552:	d138      	bne.n	80045c6 <SDMMC_GetCmdResp1+0x142>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8004554:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8004558:	d138      	bne.n	80045cc <SDMMC_GetCmdResp1+0x148>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800455a:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 800455e:	d138      	bne.n	80045d2 <SDMMC_GetCmdResp1+0x14e>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8004560:	f013 0f08 	tst.w	r3, #8
 8004564:	bf0c      	ite	eq
 8004566:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800456a:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800456e:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8004570:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8004574:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8004576:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800457a:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800457c:	2040      	movs	r0, #64	@ 0x40
 800457e:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8004580:	2080      	movs	r0, #128	@ 0x80
 8004582:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8004584:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8004588:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800458a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800458e:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8004590:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8004594:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8004596:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800459a:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 800459c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80045a0:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 80045a2:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80045a6:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80045a8:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80045ac:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 80045ae:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80045b2:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80045b4:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 80045b8:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80045ba:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 80045be:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80045c0:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80045c4:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80045c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80045ca:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80045cc:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 80045d0:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 80045d2:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 80045d6:	4770      	bx	lr
 80045d8:	20000000 	.word	0x20000000
 80045dc:	10624dd3 	.word	0x10624dd3
 80045e0:	fdffe008 	.word	0xfdffe008

080045e4 <SDMMC_CmdBlockLength>:
{
 80045e4:	b530      	push	{r4, r5, lr}
 80045e6:	b087      	sub	sp, #28
 80045e8:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80045ea:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80045ec:	2510      	movs	r5, #16
 80045ee:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80045f0:	2340      	movs	r3, #64	@ 0x40
 80045f2:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80045f4:	2300      	movs	r3, #0
 80045f6:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80045f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80045fc:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80045fe:	a901      	add	r1, sp, #4
 8004600:	f7ff feea 	bl	80043d8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8004604:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004608:	4629      	mov	r1, r5
 800460a:	4620      	mov	r0, r4
 800460c:	f7ff ff3a 	bl	8004484 <SDMMC_GetCmdResp1>
}
 8004610:	b007      	add	sp, #28
 8004612:	bd30      	pop	{r4, r5, pc}

08004614 <SDMMC_CmdReadSingleBlock>:
{
 8004614:	b530      	push	{r4, r5, lr}
 8004616:	b087      	sub	sp, #28
 8004618:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800461a:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800461c:	2511      	movs	r5, #17
 800461e:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004620:	2340      	movs	r3, #64	@ 0x40
 8004622:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004624:	2300      	movs	r3, #0
 8004626:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004628:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800462c:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800462e:	a901      	add	r1, sp, #4
 8004630:	f7ff fed2 	bl	80043d8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8004634:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004638:	4629      	mov	r1, r5
 800463a:	4620      	mov	r0, r4
 800463c:	f7ff ff22 	bl	8004484 <SDMMC_GetCmdResp1>
}
 8004640:	b007      	add	sp, #28
 8004642:	bd30      	pop	{r4, r5, pc}

08004644 <SDMMC_CmdReadMultiBlock>:
{
 8004644:	b530      	push	{r4, r5, lr}
 8004646:	b087      	sub	sp, #28
 8004648:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800464a:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800464c:	2512      	movs	r5, #18
 800464e:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004650:	2340      	movs	r3, #64	@ 0x40
 8004652:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004654:	2300      	movs	r3, #0
 8004656:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004658:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800465c:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800465e:	a901      	add	r1, sp, #4
 8004660:	f7ff feba 	bl	80043d8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8004664:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004668:	4629      	mov	r1, r5
 800466a:	4620      	mov	r0, r4
 800466c:	f7ff ff0a 	bl	8004484 <SDMMC_GetCmdResp1>
}
 8004670:	b007      	add	sp, #28
 8004672:	bd30      	pop	{r4, r5, pc}

08004674 <SDMMC_CmdWriteSingleBlock>:
{
 8004674:	b530      	push	{r4, r5, lr}
 8004676:	b087      	sub	sp, #28
 8004678:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800467a:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800467c:	2518      	movs	r5, #24
 800467e:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004680:	2340      	movs	r3, #64	@ 0x40
 8004682:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004684:	2300      	movs	r3, #0
 8004686:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004688:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800468c:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800468e:	a901      	add	r1, sp, #4
 8004690:	f7ff fea2 	bl	80043d8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8004694:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004698:	4629      	mov	r1, r5
 800469a:	4620      	mov	r0, r4
 800469c:	f7ff fef2 	bl	8004484 <SDMMC_GetCmdResp1>
}
 80046a0:	b007      	add	sp, #28
 80046a2:	bd30      	pop	{r4, r5, pc}

080046a4 <SDMMC_CmdWriteMultiBlock>:
{
 80046a4:	b530      	push	{r4, r5, lr}
 80046a6:	b087      	sub	sp, #28
 80046a8:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80046aa:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80046ac:	2519      	movs	r5, #25
 80046ae:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80046b0:	2340      	movs	r3, #64	@ 0x40
 80046b2:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80046b4:	2300      	movs	r3, #0
 80046b6:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80046b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80046bc:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80046be:	a901      	add	r1, sp, #4
 80046c0:	f7ff fe8a 	bl	80043d8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80046c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046c8:	4629      	mov	r1, r5
 80046ca:	4620      	mov	r0, r4
 80046cc:	f7ff feda 	bl	8004484 <SDMMC_GetCmdResp1>
}
 80046d0:	b007      	add	sp, #28
 80046d2:	bd30      	pop	{r4, r5, pc}

080046d4 <SDMMC_CmdStopTransfer>:
{
 80046d4:	b530      	push	{r4, r5, lr}
 80046d6:	b087      	sub	sp, #28
 80046d8:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 80046da:	2300      	movs	r3, #0
 80046dc:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80046de:	250c      	movs	r5, #12
 80046e0:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80046e2:	2240      	movs	r2, #64	@ 0x40
 80046e4:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80046e6:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80046e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80046ec:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80046ee:	a901      	add	r1, sp, #4
 80046f0:	f7ff fe72 	bl	80043d8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 80046f4:	4a03      	ldr	r2, [pc, #12]	@ (8004704 <SDMMC_CmdStopTransfer+0x30>)
 80046f6:	4629      	mov	r1, r5
 80046f8:	4620      	mov	r0, r4
 80046fa:	f7ff fec3 	bl	8004484 <SDMMC_GetCmdResp1>
}
 80046fe:	b007      	add	sp, #28
 8004700:	bd30      	pop	{r4, r5, pc}
 8004702:	bf00      	nop
 8004704:	05f5e100 	.word	0x05f5e100

08004708 <SDMMC_CmdSelDesel>:
{
 8004708:	b530      	push	{r4, r5, lr}
 800470a:	b087      	sub	sp, #28
 800470c:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800470e:	9201      	str	r2, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8004710:	2507      	movs	r5, #7
 8004712:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004714:	2340      	movs	r3, #64	@ 0x40
 8004716:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004718:	2300      	movs	r3, #0
 800471a:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800471c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004720:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004722:	a901      	add	r1, sp, #4
 8004724:	f7ff fe58 	bl	80043d8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8004728:	f241 3288 	movw	r2, #5000	@ 0x1388
 800472c:	4629      	mov	r1, r5
 800472e:	4620      	mov	r0, r4
 8004730:	f7ff fea8 	bl	8004484 <SDMMC_GetCmdResp1>
}
 8004734:	b007      	add	sp, #28
 8004736:	bd30      	pop	{r4, r5, pc}

08004738 <SDMMC_CmdAppCommand>:
{
 8004738:	b530      	push	{r4, r5, lr}
 800473a:	b087      	sub	sp, #28
 800473c:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800473e:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8004740:	2537      	movs	r5, #55	@ 0x37
 8004742:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004744:	2340      	movs	r3, #64	@ 0x40
 8004746:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004748:	2300      	movs	r3, #0
 800474a:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800474c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004750:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004752:	a901      	add	r1, sp, #4
 8004754:	f7ff fe40 	bl	80043d8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8004758:	f241 3288 	movw	r2, #5000	@ 0x1388
 800475c:	4629      	mov	r1, r5
 800475e:	4620      	mov	r0, r4
 8004760:	f7ff fe90 	bl	8004484 <SDMMC_GetCmdResp1>
}
 8004764:	b007      	add	sp, #28
 8004766:	bd30      	pop	{r4, r5, pc}

08004768 <SDMMC_CmdSendStatus>:
{
 8004768:	b530      	push	{r4, r5, lr}
 800476a:	b087      	sub	sp, #28
 800476c:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 800476e:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8004770:	250d      	movs	r5, #13
 8004772:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004774:	2340      	movs	r3, #64	@ 0x40
 8004776:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004778:	2300      	movs	r3, #0
 800477a:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800477c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004780:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004782:	a901      	add	r1, sp, #4
 8004784:	f7ff fe28 	bl	80043d8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8004788:	f241 3288 	movw	r2, #5000	@ 0x1388
 800478c:	4629      	mov	r1, r5
 800478e:	4620      	mov	r0, r4
 8004790:	f7ff fe78 	bl	8004484 <SDMMC_GetCmdResp1>
}
 8004794:	b007      	add	sp, #28
 8004796:	bd30      	pop	{r4, r5, pc}

08004798 <SDMMC_GetCmdResp2>:
{
 8004798:	4601      	mov	r1, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800479a:	4b14      	ldr	r3, [pc, #80]	@ (80047ec <SDMMC_GetCmdResp2+0x54>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a14      	ldr	r2, [pc, #80]	@ (80047f0 <SDMMC_GetCmdResp2+0x58>)
 80047a0:	fba2 2303 	umull	r2, r3, r2, r3
 80047a4:	0a5b      	lsrs	r3, r3, #9
 80047a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047aa:	fb02 f303 	mul.w	r3, r2, r3
    if (count-- == 0U)
 80047ae:	b923      	cbnz	r3, 80047ba <SDMMC_GetCmdResp2+0x22>
      return SDMMC_ERROR_TIMEOUT;
 80047b0:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 80047b4:	4770      	bx	lr
    if (count-- == 0U)
 80047b6:	3b01      	subs	r3, #1
 80047b8:	d015      	beq.n	80047e6 <SDMMC_GetCmdResp2+0x4e>
    sta_reg = SDMMCx->STA;
 80047ba:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80047bc:	f012 0f45 	tst.w	r2, #69	@ 0x45
 80047c0:	d0f9      	beq.n	80047b6 <SDMMC_GetCmdResp2+0x1e>
 80047c2:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 80047c6:	d1f6      	bne.n	80047b6 <SDMMC_GetCmdResp2+0x1e>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80047c8:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 80047ca:	f013 0f04 	tst.w	r3, #4
 80047ce:	d107      	bne.n	80047e0 <SDMMC_GetCmdResp2+0x48>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80047d0:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 80047d2:	f010 0001 	ands.w	r0, r0, #1
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80047d6:	bf14      	ite	ne
 80047d8:	2301      	movne	r3, #1
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80047da:	23c5      	moveq	r3, #197	@ 0xc5
 80047dc:	638b      	str	r3, [r1, #56]	@ 0x38
  return SDMMC_ERROR_NONE;
 80047de:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80047e0:	2004      	movs	r0, #4
 80047e2:	6388      	str	r0, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80047e4:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 80047e6:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 80047ea:	4770      	bx	lr
 80047ec:	20000000 	.word	0x20000000
 80047f0:	10624dd3 	.word	0x10624dd3

080047f4 <SDMMC_CmdSendCID>:
{
 80047f4:	b510      	push	{r4, lr}
 80047f6:	b086      	sub	sp, #24
 80047f8:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 80047fa:	2300      	movs	r3, #0
 80047fc:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80047fe:	2202      	movs	r2, #2
 8004800:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8004802:	22c0      	movs	r2, #192	@ 0xc0
 8004804:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004806:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004808:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800480c:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800480e:	a901      	add	r1, sp, #4
 8004810:	f7ff fde2 	bl	80043d8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8004814:	4620      	mov	r0, r4
 8004816:	f7ff ffbf 	bl	8004798 <SDMMC_GetCmdResp2>
}
 800481a:	b006      	add	sp, #24
 800481c:	bd10      	pop	{r4, pc}

0800481e <SDMMC_CmdSendCSD>:
{
 800481e:	b510      	push	{r4, lr}
 8004820:	b086      	sub	sp, #24
 8004822:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 8004824:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8004826:	2309      	movs	r3, #9
 8004828:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800482a:	23c0      	movs	r3, #192	@ 0xc0
 800482c:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800482e:	2300      	movs	r3, #0
 8004830:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004832:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004836:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004838:	a901      	add	r1, sp, #4
 800483a:	f7ff fdcd 	bl	80043d8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800483e:	4620      	mov	r0, r4
 8004840:	f7ff ffaa 	bl	8004798 <SDMMC_GetCmdResp2>
}
 8004844:	b006      	add	sp, #24
 8004846:	bd10      	pop	{r4, pc}

08004848 <SDMMC_GetCmdResp3>:
{
 8004848:	4601      	mov	r1, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800484a:	4b12      	ldr	r3, [pc, #72]	@ (8004894 <SDMMC_GetCmdResp3+0x4c>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	4a12      	ldr	r2, [pc, #72]	@ (8004898 <SDMMC_GetCmdResp3+0x50>)
 8004850:	fba2 2303 	umull	r2, r3, r2, r3
 8004854:	0a5b      	lsrs	r3, r3, #9
 8004856:	f241 3288 	movw	r2, #5000	@ 0x1388
 800485a:	fb02 f303 	mul.w	r3, r2, r3
    if (count-- == 0U)
 800485e:	b923      	cbnz	r3, 800486a <SDMMC_GetCmdResp3+0x22>
      return SDMMC_ERROR_TIMEOUT;
 8004860:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8004864:	4770      	bx	lr
    if (count-- == 0U)
 8004866:	3b01      	subs	r3, #1
 8004868:	d010      	beq.n	800488c <SDMMC_GetCmdResp3+0x44>
    sta_reg = SDMMCx->STA;
 800486a:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800486c:	f012 0f45 	tst.w	r2, #69	@ 0x45
 8004870:	d0f9      	beq.n	8004866 <SDMMC_GetCmdResp3+0x1e>
 8004872:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 8004876:	d1f6      	bne.n	8004866 <SDMMC_GetCmdResp3+0x1e>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8004878:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 800487a:	f010 0004 	ands.w	r0, r0, #4
 800487e:	d102      	bne.n	8004886 <SDMMC_GetCmdResp3+0x3e>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8004880:	23c5      	movs	r3, #197	@ 0xc5
 8004882:	638b      	str	r3, [r1, #56]	@ 0x38
  return SDMMC_ERROR_NONE;
 8004884:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8004886:	2004      	movs	r0, #4
 8004888:	6388      	str	r0, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800488a:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 800488c:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 8004890:	4770      	bx	lr
 8004892:	bf00      	nop
 8004894:	20000000 	.word	0x20000000
 8004898:	10624dd3 	.word	0x10624dd3

0800489c <SDMMC_CmdAppOperCommand>:
{
 800489c:	b510      	push	{r4, lr}
 800489e:	b086      	sub	sp, #24
 80048a0:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80048a2:	4b0a      	ldr	r3, [pc, #40]	@ (80048cc <SDMMC_CmdAppOperCommand+0x30>)
 80048a4:	430b      	orrs	r3, r1
 80048a6:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80048a8:	2329      	movs	r3, #41	@ 0x29
 80048aa:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80048ac:	2340      	movs	r3, #64	@ 0x40
 80048ae:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80048b0:	2300      	movs	r3, #0
 80048b2:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80048b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80048b8:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80048ba:	a901      	add	r1, sp, #4
 80048bc:	f7ff fd8c 	bl	80043d8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 80048c0:	4620      	mov	r0, r4
 80048c2:	f7ff ffc1 	bl	8004848 <SDMMC_GetCmdResp3>
}
 80048c6:	b006      	add	sp, #24
 80048c8:	bd10      	pop	{r4, pc}
 80048ca:	bf00      	nop
 80048cc:	80100000 	.word	0x80100000

080048d0 <SDMMC_GetCmdResp6>:
{
 80048d0:	4684      	mov	ip, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80048d2:	4b28      	ldr	r3, [pc, #160]	@ (8004974 <SDMMC_GetCmdResp6+0xa4>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4828      	ldr	r0, [pc, #160]	@ (8004978 <SDMMC_GetCmdResp6+0xa8>)
 80048d8:	fba0 0303 	umull	r0, r3, r0, r3
 80048dc:	0a5b      	lsrs	r3, r3, #9
 80048de:	f241 3088 	movw	r0, #5000	@ 0x1388
 80048e2:	fb00 f303 	mul.w	r3, r0, r3
    if (count-- == 0U)
 80048e6:	b3d3      	cbz	r3, 800495e <SDMMC_GetCmdResp6+0x8e>
{
 80048e8:	b410      	push	{r4}
 80048ea:	e001      	b.n	80048f0 <SDMMC_GetCmdResp6+0x20>
    if (count-- == 0U)
 80048ec:	3b01      	subs	r3, #1
 80048ee:	d039      	beq.n	8004964 <SDMMC_GetCmdResp6+0x94>
    sta_reg = SDMMCx->STA;
 80048f0:	f8dc 4034 	ldr.w	r4, [ip, #52]	@ 0x34
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80048f4:	f014 0f45 	tst.w	r4, #69	@ 0x45
 80048f8:	d0f8      	beq.n	80048ec <SDMMC_GetCmdResp6+0x1c>
 80048fa:	f414 6f00 	tst.w	r4, #2048	@ 0x800
 80048fe:	d1f5      	bne.n	80048ec <SDMMC_GetCmdResp6+0x1c>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8004900:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 8004904:	f013 0f04 	tst.w	r3, #4
 8004908:	d108      	bne.n	800491c <SDMMC_GetCmdResp6+0x4c>
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800490a:	f8dc 0034 	ldr.w	r0, [ip, #52]	@ 0x34
 800490e:	f010 0001 	ands.w	r0, r0, #1
 8004912:	d007      	beq.n	8004924 <SDMMC_GetCmdResp6+0x54>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8004914:	2301      	movs	r3, #1
 8004916:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800491a:	e025      	b.n	8004968 <SDMMC_GetCmdResp6+0x98>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800491c:	2004      	movs	r0, #4
 800491e:	f8cc 0038 	str.w	r0, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8004922:	e021      	b.n	8004968 <SDMMC_GetCmdResp6+0x98>
  return (uint8_t)(SDMMCx->RESPCMD);
 8004924:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8004928:	b2db      	uxtb	r3, r3
 800492a:	4299      	cmp	r1, r3
 800492c:	d001      	beq.n	8004932 <SDMMC_GetCmdResp6+0x62>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800492e:	2001      	movs	r0, #1
 8004930:	e01a      	b.n	8004968 <SDMMC_GetCmdResp6+0x98>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8004932:	23c5      	movs	r3, #197	@ 0xc5
 8004934:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (*(__IO uint32_t *) tmp);
 8004938:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800493c:	f413 4060 	ands.w	r0, r3, #57344	@ 0xe000
 8004940:	d00a      	beq.n	8004958 <SDMMC_GetCmdResp6+0x88>
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8004942:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8004946:	d112      	bne.n	800496e <SDMMC_GetCmdResp6+0x9e>
    return SDMMC_ERROR_COM_CRC_FAILED;
 8004948:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 800494c:	bf0c      	ite	eq
 800494e:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 8004952:	f44f 5080 	movne.w	r0, #4096	@ 0x1000
 8004956:	e007      	b.n	8004968 <SDMMC_GetCmdResp6+0x98>
    *pRCA = (uint16_t) (response_r1 >> 16);
 8004958:	0c1b      	lsrs	r3, r3, #16
 800495a:	8013      	strh	r3, [r2, #0]
    return SDMMC_ERROR_NONE;
 800495c:	e004      	b.n	8004968 <SDMMC_GetCmdResp6+0x98>
      return SDMMC_ERROR_TIMEOUT;
 800495e:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 8004962:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8004964:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 8004968:	f85d 4b04 	ldr.w	r4, [sp], #4
 800496c:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800496e:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8004972:	e7f9      	b.n	8004968 <SDMMC_GetCmdResp6+0x98>
 8004974:	20000000 	.word	0x20000000
 8004978:	10624dd3 	.word	0x10624dd3

0800497c <SDMMC_CmdSetRelAdd>:
{
 800497c:	b570      	push	{r4, r5, r6, lr}
 800497e:	b086      	sub	sp, #24
 8004980:	4604      	mov	r4, r0
 8004982:	460d      	mov	r5, r1
  sdmmc_cmdinit.Argument         = 0U;
 8004984:	2300      	movs	r3, #0
 8004986:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8004988:	2603      	movs	r6, #3
 800498a:	9602      	str	r6, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800498c:	2240      	movs	r2, #64	@ 0x40
 800498e:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004990:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004992:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004996:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004998:	a901      	add	r1, sp, #4
 800499a:	f7ff fd1d 	bl	80043d8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800499e:	462a      	mov	r2, r5
 80049a0:	4631      	mov	r1, r6
 80049a2:	4620      	mov	r0, r4
 80049a4:	f7ff ff94 	bl	80048d0 <SDMMC_GetCmdResp6>
}
 80049a8:	b006      	add	sp, #24
 80049aa:	bd70      	pop	{r4, r5, r6, pc}

080049ac <SDMMC_GetCmdResp7>:
{
 80049ac:	4601      	mov	r1, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80049ae:	4b18      	ldr	r3, [pc, #96]	@ (8004a10 <SDMMC_GetCmdResp7+0x64>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a18      	ldr	r2, [pc, #96]	@ (8004a14 <SDMMC_GetCmdResp7+0x68>)
 80049b4:	fba2 2303 	umull	r2, r3, r2, r3
 80049b8:	0a5b      	lsrs	r3, r3, #9
 80049ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049be:	fb02 f303 	mul.w	r3, r2, r3
    if (count-- == 0U)
 80049c2:	b923      	cbnz	r3, 80049ce <SDMMC_GetCmdResp7+0x22>
      return SDMMC_ERROR_TIMEOUT;
 80049c4:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 80049c8:	4770      	bx	lr
    if (count-- == 0U)
 80049ca:	3b01      	subs	r3, #1
 80049cc:	d01b      	beq.n	8004a06 <SDMMC_GetCmdResp7+0x5a>
    sta_reg = SDMMCx->STA;
 80049ce:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80049d0:	f012 0f45 	tst.w	r2, #69	@ 0x45
 80049d4:	d0f9      	beq.n	80049ca <SDMMC_GetCmdResp7+0x1e>
 80049d6:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 80049da:	d1f6      	bne.n	80049ca <SDMMC_GetCmdResp7+0x1e>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80049dc:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 80049de:	f013 0f04 	tst.w	r3, #4
 80049e2:	d10a      	bne.n	80049fa <SDMMC_GetCmdResp7+0x4e>
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80049e4:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 80049e6:	f010 0001 	ands.w	r0, r0, #1
 80049ea:	d109      	bne.n	8004a00 <SDMMC_GetCmdResp7+0x54>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 80049ec:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 80049ee:	f013 0340 	ands.w	r3, r3, #64	@ 0x40
 80049f2:	d00b      	beq.n	8004a0c <SDMMC_GetCmdResp7+0x60>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 80049f4:	2340      	movs	r3, #64	@ 0x40
 80049f6:	638b      	str	r3, [r1, #56]	@ 0x38
 80049f8:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80049fa:	2004      	movs	r0, #4
 80049fc:	6388      	str	r0, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80049fe:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8004a00:	2301      	movs	r3, #1
 8004a02:	638b      	str	r3, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004a04:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8004a06:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8004a0a:	4770      	bx	lr
  return SDMMC_ERROR_NONE;
 8004a0c:	4618      	mov	r0, r3
}
 8004a0e:	4770      	bx	lr
 8004a10:	20000000 	.word	0x20000000
 8004a14:	10624dd3 	.word	0x10624dd3

08004a18 <SDMMC_CmdOperCond>:
{
 8004a18:	b510      	push	{r4, lr}
 8004a1a:	b086      	sub	sp, #24
 8004a1c:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8004a1e:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8004a22:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8004a24:	2308      	movs	r3, #8
 8004a26:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004a28:	2340      	movs	r3, #64	@ 0x40
 8004a2a:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004a30:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004a34:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004a36:	a901      	add	r1, sp, #4
 8004a38:	f7ff fcce 	bl	80043d8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8004a3c:	4620      	mov	r0, r4
 8004a3e:	f7ff ffb5 	bl	80049ac <SDMMC_GetCmdResp7>
}
 8004a42:	b006      	add	sp, #24
 8004a44:	bd10      	pop	{r4, pc}
	...

08004a48 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8004a48:	b508      	push	{r3, lr}
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8004a4a:	4903      	ldr	r1, [pc, #12]	@ (8004a58 <MX_FATFS_Init+0x10>)
 8004a4c:	4803      	ldr	r0, [pc, #12]	@ (8004a5c <MX_FATFS_Init+0x14>)
 8004a4e:	f002 f8a3 	bl	8006b98 <FATFS_LinkDriver>
 8004a52:	4b03      	ldr	r3, [pc, #12]	@ (8004a60 <MX_FATFS_Init+0x18>)
 8004a54:	7018      	strb	r0, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8004a56:	bd08      	pop	{r3, pc}
 8004a58:	2000f234 	.word	0x2000f234
 8004a5c:	0800a03c 	.word	0x0800a03c
 8004a60:	2000f238 	.word	0x2000f238

08004a64 <get_fattime>:
DWORD get_fattime(void)
{
  /* USER CODE BEGIN get_fattime */
  return 0;
  /* USER CODE END get_fattime */
}
 8004a64:	2000      	movs	r0, #0
 8004a66:	4770      	bx	lr

08004a68 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8004a68:	b508      	push	{r3, lr}
 8004a6a:	4613      	mov	r3, r2
  uint8_t sd_state = MSD_OK;

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8004a6c:	460a      	mov	r2, r1
 8004a6e:	4601      	mov	r1, r0
 8004a70:	4803      	ldr	r0, [pc, #12]	@ (8004a80 <BSP_SD_ReadBlocks_DMA+0x18>)
 8004a72:	f7fd ff99 	bl	80029a8 <HAL_SD_ReadBlocks_DMA>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;
}
 8004a76:	3800      	subs	r0, #0
 8004a78:	bf18      	it	ne
 8004a7a:	2001      	movne	r0, #1
 8004a7c:	bd08      	pop	{r3, pc}
 8004a7e:	bf00      	nop
 8004a80:	2000f15c 	.word	0x2000f15c

08004a84 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8004a84:	b508      	push	{r3, lr}
 8004a86:	4613      	mov	r3, r2
  uint8_t sd_state = MSD_OK;

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8004a88:	460a      	mov	r2, r1
 8004a8a:	4601      	mov	r1, r0
 8004a8c:	4803      	ldr	r0, [pc, #12]	@ (8004a9c <BSP_SD_WriteBlocks_DMA+0x18>)
 8004a8e:	f7fe f825 	bl	8002adc <HAL_SD_WriteBlocks_DMA>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;
}
 8004a92:	3800      	subs	r0, #0
 8004a94:	bf18      	it	ne
 8004a96:	2001      	movne	r0, #1
 8004a98:	bd08      	pop	{r3, pc}
 8004a9a:	bf00      	nop
 8004a9c:	2000f15c 	.word	0x2000f15c

08004aa0 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8004aa0:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8004aa2:	4803      	ldr	r0, [pc, #12]	@ (8004ab0 <BSP_SD_GetCardState+0x10>)
 8004aa4:	f7fe fb01 	bl	80030aa <HAL_SD_GetCardState>
}
 8004aa8:	3804      	subs	r0, #4
 8004aaa:	bf18      	it	ne
 8004aac:	2001      	movne	r0, #1
 8004aae:	bd08      	pop	{r3, pc}
 8004ab0:	2000f15c 	.word	0x2000f15c

08004ab4 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8004ab4:	b508      	push	{r3, lr}
 8004ab6:	4601      	mov	r1, r0
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8004ab8:	4801      	ldr	r0, [pc, #4]	@ (8004ac0 <BSP_SD_GetCardInfo+0xc>)
 8004aba:	f7fe fae4 	bl	8003086 <HAL_SD_GetCardInfo>
}
 8004abe:	bd08      	pop	{r3, pc}
 8004ac0:	2000f15c 	.word	0x2000f15c

08004ac4 <BSP_SD_AbortCallback>:
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{

}
 8004ac4:	4770      	bx	lr

08004ac6 <HAL_SD_AbortCallback>:
{
 8004ac6:	b508      	push	{r3, lr}
  BSP_SD_AbortCallback();
 8004ac8:	f7ff fffc 	bl	8004ac4 <BSP_SD_AbortCallback>
}
 8004acc:	bd08      	pop	{r3, pc}

08004ace <HAL_SD_TxCpltCallback>:
{
 8004ace:	b508      	push	{r3, lr}
  BSP_SD_WriteCpltCallback();
 8004ad0:	f000 f938 	bl	8004d44 <BSP_SD_WriteCpltCallback>
}
 8004ad4:	bd08      	pop	{r3, pc}

08004ad6 <HAL_SD_RxCpltCallback>:
{
 8004ad6:	b508      	push	{r3, lr}
  BSP_SD_ReadCpltCallback();
 8004ad8:	f000 f93e 	bl	8004d58 <BSP_SD_ReadCpltCallback>
}
 8004adc:	bd08      	pop	{r3, pc}

08004ade <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8004ade:	b500      	push	{lr}
 8004ae0:	b083      	sub	sp, #12
  __IO uint8_t status = SD_PRESENT;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	f88d 3007 	strb.w	r3, [sp, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8004ae8:	f000 f818 	bl	8004b1c <BSP_PlatformIsDetected>
 8004aec:	b910      	cbnz	r0, 8004af4 <BSP_SD_IsDetected+0x16>
  {
    status = SD_NOT_PRESENT;
 8004aee:	2300      	movs	r3, #0
 8004af0:	f88d 3007 	strb.w	r3, [sp, #7]
  }

  return status;
 8004af4:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8004af8:	b003      	add	sp, #12
 8004afa:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08004b00 <BSP_SD_Init>:
{
 8004b00:	b508      	push	{r3, lr}
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8004b02:	f7ff ffec 	bl	8004ade <BSP_SD_IsDetected>
 8004b06:	2801      	cmp	r0, #1
 8004b08:	d001      	beq.n	8004b0e <BSP_SD_Init+0xe>
    return MSD_ERROR_SD_NOT_PRESENT;
 8004b0a:	2002      	movs	r0, #2
}
 8004b0c:	bd08      	pop	{r3, pc}
  sd_state = HAL_SD_Init(&hsd1);
 8004b0e:	4802      	ldr	r0, [pc, #8]	@ (8004b18 <BSP_SD_Init+0x18>)
 8004b10:	f7fe fa9e 	bl	8003050 <HAL_SD_Init>
  return sd_state;
 8004b14:	e7fa      	b.n	8004b0c <BSP_SD_Init+0xc>
 8004b16:	bf00      	nop
 8004b18:	2000f15c 	.word	0x2000f15c

08004b1c <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8004b1c:	b508      	push	{r3, lr}
    uint8_t status = SD_PRESENT;
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8004b1e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004b22:	4803      	ldr	r0, [pc, #12]	@ (8004b30 <BSP_PlatformIsDetected+0x14>)
 8004b24:	f7fd f8ec 	bl	8001d00 <HAL_GPIO_ReadPin>
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
}
 8004b28:	fab0 f080 	clz	r0, r0
 8004b2c:	0940      	lsrs	r0, r0, #5
 8004b2e:	bd08      	pop	{r3, pc}
 8004b30:	40020800 	.word	0x40020800

08004b34 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8004b34:	b500      	push	{lr}
 8004b36:	b085      	sub	sp, #20
Stat = STA_NOINIT;
 8004b38:	4b1c      	ldr	r3, [pc, #112]	@ (8004bac <SD_initialize+0x78>)
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 8004b3e:	f002 f857 	bl	8006bf0 <osKernelRunning>
 8004b42:	b920      	cbnz	r0, 8004b4e <SD_initialize+0x1a>
        Stat |= STA_NOINIT;
      }
    }
  }

  return Stat;
 8004b44:	4b19      	ldr	r3, [pc, #100]	@ (8004bac <SD_initialize+0x78>)
 8004b46:	7818      	ldrb	r0, [r3, #0]
}
 8004b48:	b005      	add	sp, #20
 8004b4a:	f85d fb04 	ldr.w	pc, [sp], #4
    if(BSP_SD_Init() == MSD_OK)
 8004b4e:	f7ff ffd7 	bl	8004b00 <BSP_SD_Init>
 8004b52:	b1d8      	cbz	r0, 8004b8c <SD_initialize+0x58>
    if (Stat != STA_NOINIT)
 8004b54:	4b15      	ldr	r3, [pc, #84]	@ (8004bac <SD_initialize+0x78>)
 8004b56:	781b      	ldrb	r3, [r3, #0]
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	2b01      	cmp	r3, #1
 8004b5c:	d0f2      	beq.n	8004b44 <SD_initialize+0x10>
      if (SDQueueID == NULL)
 8004b5e:	4b14      	ldr	r3, [pc, #80]	@ (8004bb0 <SD_initialize+0x7c>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d1ee      	bne.n	8004b44 <SD_initialize+0x10>
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 8004b66:	4b13      	ldr	r3, [pc, #76]	@ (8004bb4 <SD_initialize+0x80>)
 8004b68:	46ec      	mov	ip, sp
 8004b6a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004b6c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 8004b70:	2100      	movs	r1, #0
 8004b72:	4660      	mov	r0, ip
 8004b74:	f002 f912 	bl	8006d9c <osMessageCreate>
 8004b78:	4b0d      	ldr	r3, [pc, #52]	@ (8004bb0 <SD_initialize+0x7c>)
 8004b7a:	6018      	str	r0, [r3, #0]
      if (SDQueueID == NULL)
 8004b7c:	2800      	cmp	r0, #0
 8004b7e:	d1e1      	bne.n	8004b44 <SD_initialize+0x10>
        Stat |= STA_NOINIT;
 8004b80:	4a0a      	ldr	r2, [pc, #40]	@ (8004bac <SD_initialize+0x78>)
 8004b82:	7813      	ldrb	r3, [r2, #0]
 8004b84:	f043 0301 	orr.w	r3, r3, #1
 8004b88:	7013      	strb	r3, [r2, #0]
 8004b8a:	e7db      	b.n	8004b44 <SD_initialize+0x10>
  Stat = STA_NOINIT;
 8004b8c:	4b07      	ldr	r3, [pc, #28]	@ (8004bac <SD_initialize+0x78>)
 8004b8e:	2201      	movs	r2, #1
 8004b90:	701a      	strb	r2, [r3, #0]
  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8004b92:	f7ff ff85 	bl	8004aa0 <BSP_SD_GetCardState>
 8004b96:	b920      	cbnz	r0, 8004ba2 <SD_initialize+0x6e>
    Stat &= ~STA_NOINIT;
 8004b98:	4a04      	ldr	r2, [pc, #16]	@ (8004bac <SD_initialize+0x78>)
 8004b9a:	7813      	ldrb	r3, [r2, #0]
 8004b9c:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8004ba0:	7013      	strb	r3, [r2, #0]
  return Stat;
 8004ba2:	4a02      	ldr	r2, [pc, #8]	@ (8004bac <SD_initialize+0x78>)
 8004ba4:	7813      	ldrb	r3, [r2, #0]
 8004ba6:	b2db      	uxtb	r3, r3
      Stat = SD_CheckStatus(lun);
 8004ba8:	7013      	strb	r3, [r2, #0]
 8004baa:	e7d3      	b.n	8004b54 <SD_initialize+0x20>
 8004bac:	2000000c 	.word	0x2000000c
 8004bb0:	2000f23c 	.word	0x2000f23c
 8004bb4:	08009ba0 	.word	0x08009ba0

08004bb8 <SD_CheckStatusWithTimeout>:
{
 8004bb8:	b538      	push	{r3, r4, r5, lr}
 8004bba:	4605      	mov	r5, r0
  timer = osKernelSysTick();
 8004bbc:	f002 f81f 	bl	8006bfe <osKernelSysTick>
 8004bc0:	4604      	mov	r4, r0
  while( osKernelSysTick() - timer < timeout)
 8004bc2:	f002 f81c 	bl	8006bfe <osKernelSysTick>
 8004bc6:	1b00      	subs	r0, r0, r4
 8004bc8:	42a8      	cmp	r0, r5
 8004bca:	d205      	bcs.n	8004bd8 <SD_CheckStatusWithTimeout+0x20>
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8004bcc:	f7ff ff68 	bl	8004aa0 <BSP_SD_GetCardState>
 8004bd0:	2800      	cmp	r0, #0
 8004bd2:	d1f6      	bne.n	8004bc2 <SD_CheckStatusWithTimeout+0xa>
      return 0;
 8004bd4:	2000      	movs	r0, #0
 8004bd6:	e001      	b.n	8004bdc <SD_CheckStatusWithTimeout+0x24>
  return -1;
 8004bd8:	f04f 30ff 	mov.w	r0, #4294967295
}
 8004bdc:	bd38      	pop	{r3, r4, r5, pc}
	...

08004be0 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8004be0:	b570      	push	{r4, r5, r6, lr}
 8004be2:	b084      	sub	sp, #16
 8004be4:	460c      	mov	r4, r1
 8004be6:	4615      	mov	r5, r2
 8004be8:	461e      	mov	r6, r3
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8004bea:	f247 5030 	movw	r0, #30000	@ 0x7530
 8004bee:	f7ff ffe3 	bl	8004bb8 <SD_CheckStatusWithTimeout>
 8004bf2:	2800      	cmp	r0, #0
 8004bf4:	db29      	blt.n	8004c4a <SD_read+0x6a>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 8004bf6:	4632      	mov	r2, r6
 8004bf8:	4629      	mov	r1, r5
 8004bfa:	4620      	mov	r0, r4
 8004bfc:	f7ff ff34 	bl	8004a68 <BSP_SD_ReadBlocks_DMA>

    if (ret == MSD_OK) {
 8004c00:	b108      	cbz	r0, 8004c06 <SD_read+0x26>
  DRESULT res = RES_ERROR;
 8004c02:	2001      	movs	r0, #1
 8004c04:	e022      	b.n	8004c4c <SD_read+0x6c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 8004c06:	f247 5230 	movw	r2, #30000	@ 0x7530
 8004c0a:	4b11      	ldr	r3, [pc, #68]	@ (8004c50 <SD_read+0x70>)
 8004c0c:	6819      	ldr	r1, [r3, #0]
 8004c0e:	a801      	add	r0, sp, #4
 8004c10:	f002 f906 	bl	8006e20 <osMessageGet>

    if (event.status == osEventMessage)
 8004c14:	9b01      	ldr	r3, [sp, #4]
 8004c16:	2b10      	cmp	r3, #16
 8004c18:	d001      	beq.n	8004c1e <SD_read+0x3e>
  DRESULT res = RES_ERROR;
 8004c1a:	2001      	movs	r0, #1
 8004c1c:	e016      	b.n	8004c4c <SD_read+0x6c>
    {
      if (event.value.v == READ_CPLT_MSG)
 8004c1e:	9b02      	ldr	r3, [sp, #8]
 8004c20:	2b01      	cmp	r3, #1
 8004c22:	d001      	beq.n	8004c28 <SD_read+0x48>
  DRESULT res = RES_ERROR;
 8004c24:	2001      	movs	r0, #1
 8004c26:	e011      	b.n	8004c4c <SD_read+0x6c>
      {
        timer = osKernelSysTick();
 8004c28:	f001 ffe9 	bl	8006bfe <osKernelSysTick>
 8004c2c:	4604      	mov	r4, r0
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 8004c2e:	f247 552f 	movw	r5, #29999	@ 0x752f
 8004c32:	f001 ffe4 	bl	8006bfe <osKernelSysTick>
 8004c36:	1b00      	subs	r0, r0, r4
 8004c38:	42a8      	cmp	r0, r5
 8004c3a:	d804      	bhi.n	8004c46 <SD_read+0x66>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8004c3c:	f7ff ff30 	bl	8004aa0 <BSP_SD_GetCardState>
 8004c40:	2800      	cmp	r0, #0
 8004c42:	d1f6      	bne.n	8004c32 <SD_read+0x52>
 8004c44:	e002      	b.n	8004c4c <SD_read+0x6c>
  DRESULT res = RES_ERROR;
 8004c46:	2001      	movs	r0, #1
 8004c48:	e000      	b.n	8004c4c <SD_read+0x6c>
    return res;
 8004c4a:	2001      	movs	r0, #1
      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
}
 8004c4c:	b004      	add	sp, #16
 8004c4e:	bd70      	pop	{r4, r5, r6, pc}
 8004c50:	2000f23c 	.word	0x2000f23c

08004c54 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8004c54:	b570      	push	{r4, r5, r6, lr}
 8004c56:	b084      	sub	sp, #16
 8004c58:	460c      	mov	r4, r1
 8004c5a:	4615      	mov	r5, r2
 8004c5c:	461e      	mov	r6, r3

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8004c5e:	f247 5030 	movw	r0, #30000	@ 0x7530
 8004c62:	f7ff ffa9 	bl	8004bb8 <SD_CheckStatusWithTimeout>
 8004c66:	2800      	cmp	r0, #0
 8004c68:	db29      	blt.n	8004cbe <SD_write+0x6a>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8004c6a:	4632      	mov	r2, r6
 8004c6c:	4629      	mov	r1, r5
 8004c6e:	4620      	mov	r0, r4
 8004c70:	f7ff ff08 	bl	8004a84 <BSP_SD_WriteBlocks_DMA>
 8004c74:	b108      	cbz	r0, 8004c7a <SD_write+0x26>
  DRESULT res = RES_ERROR;
 8004c76:	2001      	movs	r0, #1
 8004c78:	e022      	b.n	8004cc0 <SD_write+0x6c>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 8004c7a:	f247 5230 	movw	r2, #30000	@ 0x7530
 8004c7e:	4b11      	ldr	r3, [pc, #68]	@ (8004cc4 <SD_write+0x70>)
 8004c80:	6819      	ldr	r1, [r3, #0]
 8004c82:	a801      	add	r0, sp, #4
 8004c84:	f002 f8cc 	bl	8006e20 <osMessageGet>

    if (event.status == osEventMessage)
 8004c88:	9b01      	ldr	r3, [sp, #4]
 8004c8a:	2b10      	cmp	r3, #16
 8004c8c:	d001      	beq.n	8004c92 <SD_write+0x3e>
  DRESULT res = RES_ERROR;
 8004c8e:	2001      	movs	r0, #1
 8004c90:	e016      	b.n	8004cc0 <SD_write+0x6c>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 8004c92:	9b02      	ldr	r3, [sp, #8]
 8004c94:	2b02      	cmp	r3, #2
 8004c96:	d001      	beq.n	8004c9c <SD_write+0x48>
  DRESULT res = RES_ERROR;
 8004c98:	2001      	movs	r0, #1
 8004c9a:	e011      	b.n	8004cc0 <SD_write+0x6c>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 8004c9c:	f001 ffaf 	bl	8006bfe <osKernelSysTick>
 8004ca0:	4604      	mov	r4, r0
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 8004ca2:	f247 552f 	movw	r5, #29999	@ 0x752f
 8004ca6:	f001 ffaa 	bl	8006bfe <osKernelSysTick>
 8004caa:	1b00      	subs	r0, r0, r4
 8004cac:	42a8      	cmp	r0, r5
 8004cae:	d804      	bhi.n	8004cba <SD_write+0x66>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8004cb0:	f7ff fef6 	bl	8004aa0 <BSP_SD_GetCardState>
 8004cb4:	2800      	cmp	r0, #0
 8004cb6:	d1f6      	bne.n	8004ca6 <SD_write+0x52>
 8004cb8:	e002      	b.n	8004cc0 <SD_write+0x6c>
  DRESULT res = RES_ERROR;
 8004cba:	2001      	movs	r0, #1
 8004cbc:	e000      	b.n	8004cc0 <SD_write+0x6c>
    return res;
 8004cbe:	2001      	movs	r0, #1
    }

#endif

  return res;
}
 8004cc0:	b004      	add	sp, #16
 8004cc2:	bd70      	pop	{r4, r5, r6, pc}
 8004cc4:	2000f23c 	.word	0x2000f23c

08004cc8 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8004cc8:	b530      	push	{r4, r5, lr}
 8004cca:	b089      	sub	sp, #36	@ 0x24
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8004ccc:	4b13      	ldr	r3, [pc, #76]	@ (8004d1c <SD_ioctl+0x54>)
 8004cce:	7818      	ldrb	r0, [r3, #0]
 8004cd0:	f010 0401 	ands.w	r4, r0, #1
 8004cd4:	d11b      	bne.n	8004d0e <SD_ioctl+0x46>
 8004cd6:	4615      	mov	r5, r2

  switch (cmd)
 8004cd8:	2903      	cmp	r1, #3
 8004cda:	d81c      	bhi.n	8004d16 <SD_ioctl+0x4e>
 8004cdc:	e8df f001 	tbb	[pc, r1]
 8004ce0:	100a0402 	.word	0x100a0402
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8004ce4:	460c      	mov	r4, r1
 8004ce6:	e013      	b.n	8004d10 <SD_ioctl+0x48>
    break;

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8004ce8:	4668      	mov	r0, sp
 8004cea:	f7ff fee3 	bl	8004ab4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8004cee:	9b06      	ldr	r3, [sp, #24]
 8004cf0:	602b      	str	r3, [r5, #0]
    res = RES_OK;
    break;
 8004cf2:	e00d      	b.n	8004d10 <SD_ioctl+0x48>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8004cf4:	4668      	mov	r0, sp
 8004cf6:	f7ff fedd 	bl	8004ab4 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8004cfa:	9b07      	ldr	r3, [sp, #28]
 8004cfc:	802b      	strh	r3, [r5, #0]
    res = RES_OK;
    break;
 8004cfe:	e007      	b.n	8004d10 <SD_ioctl+0x48>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8004d00:	4668      	mov	r0, sp
 8004d02:	f7ff fed7 	bl	8004ab4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8004d06:	9b07      	ldr	r3, [sp, #28]
 8004d08:	0a5b      	lsrs	r3, r3, #9
 8004d0a:	602b      	str	r3, [r5, #0]
    res = RES_OK;
    break;
 8004d0c:	e000      	b.n	8004d10 <SD_ioctl+0x48>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8004d0e:	2403      	movs	r4, #3
  default:
    res = RES_PARERR;
  }

  return res;
}
 8004d10:	4620      	mov	r0, r4
 8004d12:	b009      	add	sp, #36	@ 0x24
 8004d14:	bd30      	pop	{r4, r5, pc}
  switch (cmd)
 8004d16:	2404      	movs	r4, #4
 8004d18:	e7fa      	b.n	8004d10 <SD_ioctl+0x48>
 8004d1a:	bf00      	nop
 8004d1c:	2000000c 	.word	0x2000000c

08004d20 <SD_status>:
{
 8004d20:	b508      	push	{r3, lr}
  Stat = STA_NOINIT;
 8004d22:	4b07      	ldr	r3, [pc, #28]	@ (8004d40 <SD_status+0x20>)
 8004d24:	2201      	movs	r2, #1
 8004d26:	701a      	strb	r2, [r3, #0]
  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8004d28:	f7ff feba 	bl	8004aa0 <BSP_SD_GetCardState>
 8004d2c:	b920      	cbnz	r0, 8004d38 <SD_status+0x18>
    Stat &= ~STA_NOINIT;
 8004d2e:	4a04      	ldr	r2, [pc, #16]	@ (8004d40 <SD_status+0x20>)
 8004d30:	7813      	ldrb	r3, [r2, #0]
 8004d32:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8004d36:	7013      	strb	r3, [r2, #0]
  return Stat;
 8004d38:	4b01      	ldr	r3, [pc, #4]	@ (8004d40 <SD_status+0x20>)
 8004d3a:	7818      	ldrb	r0, [r3, #0]
}
 8004d3c:	bd08      	pop	{r3, pc}
 8004d3e:	bf00      	nop
 8004d40:	2000000c 	.word	0x2000000c

08004d44 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8004d44:	b508      	push	{r3, lr}
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
 8004d46:	2200      	movs	r2, #0
 8004d48:	2102      	movs	r1, #2
 8004d4a:	4b02      	ldr	r3, [pc, #8]	@ (8004d54 <BSP_SD_WriteCpltCallback+0x10>)
 8004d4c:	6818      	ldr	r0, [r3, #0]
 8004d4e:	f002 f83a 	bl	8006dc6 <osMessagePut>
#else
   const uint16_t msg = WRITE_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 8004d52:	bd08      	pop	{r3, pc}
 8004d54:	2000f23c 	.word	0x2000f23c

08004d58 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8004d58:	b508      	push	{r3, lr}
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	2101      	movs	r1, #1
 8004d5e:	4b02      	ldr	r3, [pc, #8]	@ (8004d68 <BSP_SD_ReadCpltCallback+0x10>)
 8004d60:	6818      	ldr	r0, [r3, #0]
 8004d62:	f002 f830 	bl	8006dc6 <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 8004d66:	bd08      	pop	{r3, pc}
 8004d68:	2000f23c 	.word	0x2000f23c

08004d6c <Mount_SD>:
FATFS *pfs;
DWORD fre_clust;

//<---- --------------- Functions --------------- ---->
void Mount_SD(const TCHAR* path)
{
 8004d6c:	b510      	push	{r4, lr}
 8004d6e:	4601      	mov	r1, r0
	fresult = f_mount(&fs, path, 0);
 8004d70:	2200      	movs	r2, #0
 8004d72:	480a      	ldr	r0, [pc, #40]	@ (8004d9c <Mount_SD+0x30>)
 8004d74:	f001 fa5a 	bl	800622c <f_mount>
 8004d78:	4601      	mov	r1, r0
 8004d7a:	4c09      	ldr	r4, [pc, #36]	@ (8004da0 <Mount_SD+0x34>)
 8004d7c:	7020      	strb	r0, [r4, #0]
	printf("Fresult in Mounting => %d \n", fresult);
 8004d7e:	4809      	ldr	r0, [pc, #36]	@ (8004da4 <Mount_SD+0x38>)
 8004d80:	f004 f842 	bl	8008e08 <iprintf>

	if(fresult == FR_OK)
 8004d84:	7823      	ldrb	r3, [r4, #0]
 8004d86:	b91b      	cbnz	r3, 8004d90 <Mount_SD+0x24>
		printf("SD_CARD mounted successfully...\n");
 8004d88:	4807      	ldr	r0, [pc, #28]	@ (8004da8 <Mount_SD+0x3c>)
 8004d8a:	f004 f8a5 	bl	8008ed8 <puts>
	else
	{
		printf("Error! in mounting SD_CARD...\n");
		Error_Handler();
	}
}
 8004d8e:	bd10      	pop	{r4, pc}
		printf("Error! in mounting SD_CARD...\n");
 8004d90:	4806      	ldr	r0, [pc, #24]	@ (8004dac <Mount_SD+0x40>)
 8004d92:	f004 f8a1 	bl	8008ed8 <puts>
		Error_Handler();
 8004d96:	f7fc f9c3 	bl	8001120 <Error_Handler>
}
 8004d9a:	e7f8      	b.n	8004d8e <Mount_SD+0x22>
 8004d9c:	20010298 	.word	0x20010298
 8004da0:	2000f24c 	.word	0x2000f24c
 8004da4:	08009cbc 	.word	0x08009cbc
 8004da8:	08009cd8 	.word	0x08009cd8
 8004dac:	08009cf8 	.word	0x08009cf8

08004db0 <Unmount_SD>:

//<---- -------------------------------------------------------- ---->
void Unmount_SD(const TCHAR* path)
{
 8004db0:	b510      	push	{r4, lr}
 8004db2:	4601      	mov	r1, r0
	fresult = f_mount(NULL, path, 1);
 8004db4:	2201      	movs	r2, #1
 8004db6:	2000      	movs	r0, #0
 8004db8:	f001 fa38 	bl	800622c <f_mount>
 8004dbc:	4601      	mov	r1, r0
 8004dbe:	4c08      	ldr	r4, [pc, #32]	@ (8004de0 <Unmount_SD+0x30>)
 8004dc0:	7020      	strb	r0, [r4, #0]
	printf("Fresult in Unmounting => %d \n", fresult);
 8004dc2:	4808      	ldr	r0, [pc, #32]	@ (8004de4 <Unmount_SD+0x34>)
 8004dc4:	f004 f820 	bl	8008e08 <iprintf>

	if(fresult == FR_OK)
 8004dc8:	7823      	ldrb	r3, [r4, #0]
 8004dca:	b91b      	cbnz	r3, 8004dd4 <Unmount_SD+0x24>
		printf("SD_CARD unmounted successfully...\n");
 8004dcc:	4806      	ldr	r0, [pc, #24]	@ (8004de8 <Unmount_SD+0x38>)
 8004dce:	f004 f883 	bl	8008ed8 <puts>
	else
	{
		printf("Error! in unmounting SD_CARD...\n");
		Error_Handler();
	}
}
 8004dd2:	bd10      	pop	{r4, pc}
		printf("Error! in unmounting SD_CARD...\n");
 8004dd4:	4805      	ldr	r0, [pc, #20]	@ (8004dec <Unmount_SD+0x3c>)
 8004dd6:	f004 f87f 	bl	8008ed8 <puts>
		Error_Handler();
 8004dda:	f7fc f9a1 	bl	8001120 <Error_Handler>
}
 8004dde:	e7f8      	b.n	8004dd2 <Unmount_SD+0x22>
 8004de0:	2000f24c 	.word	0x2000f24c
 8004de4:	08009d18 	.word	0x08009d18
 8004de8:	08009d38 	.word	0x08009d38
 8004dec:	08009d5c 	.word	0x08009d5c

08004df0 <Format_SD>:
//<---- -------------------------------------------------------- ---->

FRESULT Format_SD(void)
{
 8004df0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004df2:	b08d      	sub	sp, #52	@ 0x34
    DIR dir;
    char *path = malloc(20 * sizeof(char));
 8004df4:	2014      	movs	r0, #20
 8004df6:	f003 fe87 	bl	8008b08 <malloc>
 8004dfa:	4607      	mov	r7, r0
    sprintf(path, "%s", "/");
 8004dfc:	232f      	movs	r3, #47	@ 0x2f
 8004dfe:	8003      	strh	r3, [r0, #0]

    fresult = f_opendir(&dir, path);							// Open the directory
 8004e00:	4601      	mov	r1, r0
 8004e02:	4668      	mov	r0, sp
 8004e04:	f001 fd09 	bl	800681a <f_opendir>
 8004e08:	4601      	mov	r1, r0
 8004e0a:	4c18      	ldr	r4, [pc, #96]	@ (8004e6c <Format_SD+0x7c>)
 8004e0c:	7020      	strb	r0, [r4, #0]
    printf("Fresult in Opening Directory => %d \n", fresult);
 8004e0e:	4818      	ldr	r0, [pc, #96]	@ (8004e70 <Format_SD+0x80>)
 8004e10:	f003 fffa 	bl	8008e08 <iprintf>

    if(fresult == FR_OK)
 8004e14:	7823      	ldrb	r3, [r4, #0]
 8004e16:	bb13      	cbnz	r3, 8004e5e <Format_SD+0x6e>
    {
        for(;;)
        {
            fresult = f_readdir(&dir, &fno);                   	// Read a directory item
 8004e18:	4c16      	ldr	r4, [pc, #88]	@ (8004e74 <Format_SD+0x84>)
 8004e1a:	4d14      	ldr	r5, [pc, #80]	@ (8004e6c <Format_SD+0x7c>)
            	if(fresult == FR_DENIED)
            		continue;
            }
            else
            {
               fresult = f_unlink(fno.fname);					// It is a file.
 8004e1c:	f104 0609 	add.w	r6, r4, #9
 8004e20:	e003      	b.n	8004e2a <Format_SD+0x3a>
 8004e22:	4630      	mov	r0, r6
 8004e24:	f001 fe24 	bl	8006a70 <f_unlink>
 8004e28:	7028      	strb	r0, [r5, #0]
            fresult = f_readdir(&dir, &fno);                   	// Read a directory item
 8004e2a:	4621      	mov	r1, r4
 8004e2c:	4668      	mov	r0, sp
 8004e2e:	f001 fd58 	bl	80068e2 <f_readdir>
 8004e32:	7028      	strb	r0, [r5, #0]
            if(fresult != FR_OK || fno.fname[0] == 0)
 8004e34:	b980      	cbnz	r0, 8004e58 <Format_SD+0x68>
 8004e36:	7a63      	ldrb	r3, [r4, #9]
 8004e38:	b173      	cbz	r3, 8004e58 <Format_SD+0x68>
            if(fno.fattrib & AM_DIR)     						// It is a directory
 8004e3a:	7a23      	ldrb	r3, [r4, #8]
 8004e3c:	f013 0f10 	tst.w	r3, #16
 8004e40:	d0ef      	beq.n	8004e22 <Format_SD+0x32>
            	if(!(strcmp("SYSTEM~1", fno.fname)))
 8004e42:	4631      	mov	r1, r6
 8004e44:	480c      	ldr	r0, [pc, #48]	@ (8004e78 <Format_SD+0x88>)
 8004e46:	f7fb f9e3 	bl	8000210 <strcmp>
 8004e4a:	2800      	cmp	r0, #0
 8004e4c:	d0ed      	beq.n	8004e2a <Format_SD+0x3a>
            	fresult = f_unlink(fno.fname);
 8004e4e:	4630      	mov	r0, r6
 8004e50:	f001 fe0e 	bl	8006a70 <f_unlink>
 8004e54:	7028      	strb	r0, [r5, #0]
            		continue;
 8004e56:	e7e8      	b.n	8004e2a <Format_SD+0x3a>
            }
        }
        f_closedir(&dir);
 8004e58:	4668      	mov	r0, sp
 8004e5a:	f001 fd27 	bl	80068ac <f_closedir>
    }
    free(path);
 8004e5e:	4638      	mov	r0, r7
 8004e60:	f003 fe5a 	bl	8008b18 <free>
    return fresult;
}
 8004e64:	4b01      	ldr	r3, [pc, #4]	@ (8004e6c <Format_SD+0x7c>)
 8004e66:	7818      	ldrb	r0, [r3, #0]
 8004e68:	b00d      	add	sp, #52	@ 0x34
 8004e6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e6c:	2000f24c 	.word	0x2000f24c
 8004e70:	08009d7c 	.word	0x08009d7c
 8004e74:	2000f250 	.word	0x2000f250
 8004e78:	08009da4 	.word	0x08009da4

08004e7c <Create_File>:
//<---- -------------------------------------------------------- ---->

FRESULT Create_File(char *name)
{
 8004e7c:	b538      	push	{r3, r4, r5, lr}
 8004e7e:	4604      	mov	r4, r0
	fresult = f_stat(name, &fno);
 8004e80:	491b      	ldr	r1, [pc, #108]	@ (8004ef0 <Create_File+0x74>)
 8004e82:	f001 fd59 	bl	8006938 <f_stat>
 8004e86:	4601      	mov	r1, r0
 8004e88:	4d1a      	ldr	r5, [pc, #104]	@ (8004ef4 <Create_File+0x78>)
 8004e8a:	7028      	strb	r0, [r5, #0]
	printf("Fresult in File Status => %d \n", fresult);
 8004e8c:	481a      	ldr	r0, [pc, #104]	@ (8004ef8 <Create_File+0x7c>)
 8004e8e:	f003 ffbb 	bl	8008e08 <iprintf>

	if(fresult == FR_OK)
 8004e92:	782b      	ldrb	r3, [r5, #0]
 8004e94:	b1bb      	cbz	r3, 8004ec6 <Create_File+0x4a>
		printf("Error! *%s* already exists!\n use Update_File Function \n", name);
	    return fresult;
	}
	else
	{
		fresult = f_open(&fil, name, (FA_CREATE_ALWAYS | FA_READ | FA_WRITE));
 8004e96:	220b      	movs	r2, #11
 8004e98:	4621      	mov	r1, r4
 8004e9a:	4818      	ldr	r0, [pc, #96]	@ (8004efc <Create_File+0x80>)
 8004e9c:	f001 fa0a 	bl	80062b4 <f_open>
 8004ea0:	4b14      	ldr	r3, [pc, #80]	@ (8004ef4 <Create_File+0x78>)
 8004ea2:	7018      	strb	r0, [r3, #0]
		if(fresult == FR_OK)
 8004ea4:	b9a8      	cbnz	r0, 8004ed2 <Create_File+0x56>
			printf("*%s* created successfully\n Now use Write_File to write data\n", name);
 8004ea6:	4621      	mov	r1, r4
 8004ea8:	4815      	ldr	r0, [pc, #84]	@ (8004f00 <Create_File+0x84>)
 8004eaa:	f003 ffad 	bl	8008e08 <iprintf>
		{
			printf("Error! No. %d in creating file *%s* \n", fresult, name);
		    return fresult;
		}

		fresult = f_close(&fil);
 8004eae:	4813      	ldr	r0, [pc, #76]	@ (8004efc <Create_File+0x80>)
 8004eb0:	f001 fc96 	bl	80067e0 <f_close>
 8004eb4:	4b0f      	ldr	r3, [pc, #60]	@ (8004ef4 <Create_File+0x78>)
 8004eb6:	7018      	strb	r0, [r3, #0]
		if(fresult == FR_OK)
 8004eb8:	b198      	cbz	r0, 8004ee2 <Create_File+0x66>
			printf("File *%s* Closed Successfully\n", name);
		else
			printf("Error! No. %d in closing file *%s* \n", fresult, name);
 8004eba:	4622      	mov	r2, r4
 8004ebc:	4601      	mov	r1, r0
 8004ebe:	4811      	ldr	r0, [pc, #68]	@ (8004f04 <Create_File+0x88>)
 8004ec0:	f003 ffa2 	bl	8008e08 <iprintf>
 8004ec4:	e011      	b.n	8004eea <Create_File+0x6e>
		printf("Error! *%s* already exists!\n use Update_File Function \n", name);
 8004ec6:	4621      	mov	r1, r4
 8004ec8:	480f      	ldr	r0, [pc, #60]	@ (8004f08 <Create_File+0x8c>)
 8004eca:	f003 ff9d 	bl	8008e08 <iprintf>
	    return fresult;
 8004ece:	7828      	ldrb	r0, [r5, #0]
 8004ed0:	e00d      	b.n	8004eee <Create_File+0x72>
			printf("Error! No. %d in creating file *%s* \n", fresult, name);
 8004ed2:	4622      	mov	r2, r4
 8004ed4:	4601      	mov	r1, r0
 8004ed6:	480d      	ldr	r0, [pc, #52]	@ (8004f0c <Create_File+0x90>)
 8004ed8:	f003 ff96 	bl	8008e08 <iprintf>
		    return fresult;
 8004edc:	4b05      	ldr	r3, [pc, #20]	@ (8004ef4 <Create_File+0x78>)
 8004ede:	7818      	ldrb	r0, [r3, #0]
 8004ee0:	e005      	b.n	8004eee <Create_File+0x72>
			printf("File *%s* Closed Successfully\n", name);
 8004ee2:	4621      	mov	r1, r4
 8004ee4:	480a      	ldr	r0, [pc, #40]	@ (8004f10 <Create_File+0x94>)
 8004ee6:	f003 ff8f 	bl	8008e08 <iprintf>
	}
    return fresult;
 8004eea:	4b02      	ldr	r3, [pc, #8]	@ (8004ef4 <Create_File+0x78>)
 8004eec:	7818      	ldrb	r0, [r3, #0]
}
 8004eee:	bd38      	pop	{r3, r4, r5, pc}
 8004ef0:	2000f250 	.word	0x2000f250
 8004ef4:	2000f24c 	.word	0x2000f24c
 8004ef8:	08009db0 	.word	0x08009db0
 8004efc:	2000f268 	.word	0x2000f268
 8004f00:	08009e08 	.word	0x08009e08
 8004f04:	08009e90 	.word	0x08009e90
 8004f08:	08009dd0 	.word	0x08009dd0
 8004f0c:	08009e48 	.word	0x08009e48
 8004f10:	08009e70 	.word	0x08009e70

08004f14 <Update_File>:
//<---- -------------------------------------------------------- ---->

FRESULT Update_File(char *name, char *data)
{
 8004f14:	b570      	push	{r4, r5, r6, lr}
 8004f16:	4604      	mov	r4, r0
 8004f18:	460e      	mov	r6, r1
	fresult = f_stat(name, &fno);
 8004f1a:	4929      	ldr	r1, [pc, #164]	@ (8004fc0 <Update_File+0xac>)
 8004f1c:	f001 fd0c 	bl	8006938 <f_stat>
 8004f20:	4601      	mov	r1, r0
 8004f22:	4d28      	ldr	r5, [pc, #160]	@ (8004fc4 <Update_File+0xb0>)
 8004f24:	7028      	strb	r0, [r5, #0]
	printf("Fresult in File Status => %d \n", fresult);
 8004f26:	4828      	ldr	r0, [pc, #160]	@ (8004fc8 <Update_File+0xb4>)
 8004f28:	f003 ff6e 	bl	8008e08 <iprintf>

	if(fresult == FR_OK)
 8004f2c:	782b      	ldrb	r3, [r5, #0]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d13e      	bne.n	8004fb0 <Update_File+0x9c>
	{
		fresult = f_open(&fil, name, (FA_OPEN_APPEND | FA_WRITE));
 8004f32:	2232      	movs	r2, #50	@ 0x32
 8004f34:	4621      	mov	r1, r4
 8004f36:	4825      	ldr	r0, [pc, #148]	@ (8004fcc <Update_File+0xb8>)
 8004f38:	f001 f9bc 	bl	80062b4 <f_open>
 8004f3c:	7028      	strb	r0, [r5, #0]
		if(fresult != FR_OK)
 8004f3e:	bb30      	cbnz	r0, 8004f8e <Update_File+0x7a>
		{
			printf("Error! No. %d in opening file *%s*\n\n", fresult, name);
			return fresult;
		}

		fresult = f_write(&fil, data, strlen (data), &bw);					// Writing text
 8004f40:	4630      	mov	r0, r6
 8004f42:	f7fb f96f 	bl	8000224 <strlen>
 8004f46:	4602      	mov	r2, r0
 8004f48:	4b21      	ldr	r3, [pc, #132]	@ (8004fd0 <Update_File+0xbc>)
 8004f4a:	4631      	mov	r1, r6
 8004f4c:	481f      	ldr	r0, [pc, #124]	@ (8004fcc <Update_File+0xb8>)
 8004f4e:	f001 fae3 	bl	8006518 <f_write>
 8004f52:	4601      	mov	r1, r0
 8004f54:	4d1b      	ldr	r5, [pc, #108]	@ (8004fc4 <Update_File+0xb0>)
 8004f56:	7028      	strb	r0, [r5, #0]
		printf("Fresult in Write File => %d \n", fresult);
 8004f58:	481e      	ldr	r0, [pc, #120]	@ (8004fd4 <Update_File+0xc0>)
 8004f5a:	f003 ff55 	bl	8008e08 <iprintf>

		if(fresult == FR_OK)
 8004f5e:	7829      	ldrb	r1, [r5, #0]
 8004f60:	b9e1      	cbnz	r1, 8004f9c <Update_File+0x88>
			printf("*%s* UPDATED successfully\n", name);
 8004f62:	4621      	mov	r1, r4
 8004f64:	481c      	ldr	r0, [pc, #112]	@ (8004fd8 <Update_File+0xc4>)
 8004f66:	f003 ff4f 	bl	8008e08 <iprintf>
		else
			printf("Error! No. %d in writing file *%s*\n\n", fresult, name);

		fresult = f_close(&fil);											// Close file
 8004f6a:	4818      	ldr	r0, [pc, #96]	@ (8004fcc <Update_File+0xb8>)
 8004f6c:	f001 fc38 	bl	80067e0 <f_close>
 8004f70:	4601      	mov	r1, r0
 8004f72:	4d14      	ldr	r5, [pc, #80]	@ (8004fc4 <Update_File+0xb0>)
 8004f74:	7028      	strb	r0, [r5, #0]
		printf("Fresult in Closing File => %d \n", fresult);
 8004f76:	4819      	ldr	r0, [pc, #100]	@ (8004fdc <Update_File+0xc8>)
 8004f78:	f003 ff46 	bl	8008e08 <iprintf>

		if(fresult == FR_OK)
 8004f7c:	7829      	ldrb	r1, [r5, #0]
 8004f7e:	b991      	cbnz	r1, 8004fa6 <Update_File+0x92>
			printf("File *%s* CLOSED successfully\n", name);
 8004f80:	4621      	mov	r1, r4
 8004f82:	4817      	ldr	r0, [pc, #92]	@ (8004fe0 <Update_File+0xcc>)
 8004f84:	f003 ff40 	bl	8008e08 <iprintf>
	else
	{
		printf("Error! *%s* does not exists\n\n", name);
	    return fresult;
	}
    return fresult;
 8004f88:	4b0e      	ldr	r3, [pc, #56]	@ (8004fc4 <Update_File+0xb0>)
 8004f8a:	7818      	ldrb	r0, [r3, #0]
}
 8004f8c:	bd70      	pop	{r4, r5, r6, pc}
			printf("Error! No. %d in opening file *%s*\n\n", fresult, name);
 8004f8e:	4622      	mov	r2, r4
 8004f90:	4601      	mov	r1, r0
 8004f92:	4814      	ldr	r0, [pc, #80]	@ (8004fe4 <Update_File+0xd0>)
 8004f94:	f003 ff38 	bl	8008e08 <iprintf>
			return fresult;
 8004f98:	7828      	ldrb	r0, [r5, #0]
 8004f9a:	e7f7      	b.n	8004f8c <Update_File+0x78>
			printf("Error! No. %d in writing file *%s*\n\n", fresult, name);
 8004f9c:	4622      	mov	r2, r4
 8004f9e:	4812      	ldr	r0, [pc, #72]	@ (8004fe8 <Update_File+0xd4>)
 8004fa0:	f003 ff32 	bl	8008e08 <iprintf>
 8004fa4:	e7e1      	b.n	8004f6a <Update_File+0x56>
			printf("Error! No. %d in closing file *%s*\n\n", fresult, name);
 8004fa6:	4622      	mov	r2, r4
 8004fa8:	4810      	ldr	r0, [pc, #64]	@ (8004fec <Update_File+0xd8>)
 8004faa:	f003 ff2d 	bl	8008e08 <iprintf>
 8004fae:	e7eb      	b.n	8004f88 <Update_File+0x74>
		printf("Error! *%s* does not exists\n\n", name);
 8004fb0:	4621      	mov	r1, r4
 8004fb2:	480f      	ldr	r0, [pc, #60]	@ (8004ff0 <Update_File+0xdc>)
 8004fb4:	f003 ff28 	bl	8008e08 <iprintf>
	    return fresult;
 8004fb8:	4b02      	ldr	r3, [pc, #8]	@ (8004fc4 <Update_File+0xb0>)
 8004fba:	7818      	ldrb	r0, [r3, #0]
 8004fbc:	e7e6      	b.n	8004f8c <Update_File+0x78>
 8004fbe:	bf00      	nop
 8004fc0:	2000f250 	.word	0x2000f250
 8004fc4:	2000f24c 	.word	0x2000f24c
 8004fc8:	08009db0 	.word	0x08009db0
 8004fcc:	2000f268 	.word	0x2000f268
 8004fd0:	2000f248 	.word	0x2000f248
 8004fd4:	08009ee0 	.word	0x08009ee0
 8004fd8:	08009f00 	.word	0x08009f00
 8004fdc:	08009f44 	.word	0x08009f44
 8004fe0:	08009f64 	.word	0x08009f64
 8004fe4:	08009eb8 	.word	0x08009eb8
 8004fe8:	08009f1c 	.word	0x08009f1c
 8004fec:	08009f84 	.word	0x08009f84
 8004ff0:	08009fac 	.word	0x08009fac

08004ff4 <Check_SD_Space>:
    return fresult;
}
//<---- -------------------------------------------------------- ---->

void Check_SD_Space(void)
{
 8004ff4:	b538      	push	{r3, r4, r5, lr}
	uint32_t total, free_space;

    f_getfree("", &fre_clust, &pfs);						// Check free space
 8004ff6:	4c15      	ldr	r4, [pc, #84]	@ (800504c <Check_SD_Space+0x58>)
 8004ff8:	4d15      	ldr	r5, [pc, #84]	@ (8005050 <Check_SD_Space+0x5c>)
 8004ffa:	4622      	mov	r2, r4
 8004ffc:	4629      	mov	r1, r5
 8004ffe:	4815      	ldr	r0, [pc, #84]	@ (8005054 <Check_SD_Space+0x60>)
 8005000:	f001 fcc0 	bl	8006984 <f_getfree>

    total = (uint32_t)((pfs->n_fatent - 2) * pfs->csize * 0.5);
 8005004:	6823      	ldr	r3, [r4, #0]
 8005006:	69d8      	ldr	r0, [r3, #28]
 8005008:	3802      	subs	r0, #2
 800500a:	895b      	ldrh	r3, [r3, #10]
 800500c:	fb03 f000 	mul.w	r0, r3, r0
 8005010:	f7fb fbd2 	bl	80007b8 <__aeabi_ui2d>
 8005014:	2200      	movs	r2, #0
 8005016:	4b10      	ldr	r3, [pc, #64]	@ (8005058 <Check_SD_Space+0x64>)
 8005018:	f7fb f962 	bl	80002e0 <__aeabi_dmul>
 800501c:	f7fb fc46 	bl	80008ac <__aeabi_d2uiz>
 8005020:	4601      	mov	r1, r0
    printf("SD_CARD Total Size: \t%lu\n", total);
 8005022:	480e      	ldr	r0, [pc, #56]	@ (800505c <Check_SD_Space+0x68>)
 8005024:	f003 fef0 	bl	8008e08 <iprintf>

    free_space = (uint32_t)(fre_clust * pfs->csize * 0.5);
 8005028:	6823      	ldr	r3, [r4, #0]
 800502a:	895b      	ldrh	r3, [r3, #10]
 800502c:	6828      	ldr	r0, [r5, #0]
 800502e:	fb03 f000 	mul.w	r0, r3, r0
 8005032:	f7fb fbc1 	bl	80007b8 <__aeabi_ui2d>
 8005036:	2200      	movs	r2, #0
 8005038:	4b07      	ldr	r3, [pc, #28]	@ (8005058 <Check_SD_Space+0x64>)
 800503a:	f7fb f951 	bl	80002e0 <__aeabi_dmul>
 800503e:	f7fb fc35 	bl	80008ac <__aeabi_d2uiz>
 8005042:	4601      	mov	r1, r0
    printf("SD_CARD Free Space: \t%lu\n", free_space);
 8005044:	4806      	ldr	r0, [pc, #24]	@ (8005060 <Check_SD_Space+0x6c>)
 8005046:	f003 fedf 	bl	8008e08 <iprintf>
}
 800504a:	bd38      	pop	{r3, r4, r5, pc}
 800504c:	2000f244 	.word	0x2000f244
 8005050:	2000f240 	.word	0x2000f240
 8005054:	08009edc 	.word	0x08009edc
 8005058:	3fe00000 	.word	0x3fe00000
 800505c:	08009fcc 	.word	0x08009fcc
 8005060:	08009fe8 	.word	0x08009fe8

08005064 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8005064:	b508      	push	{r3, lr}
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8005066:	4b04      	ldr	r3, [pc, #16]	@ (8005078 <disk_status+0x14>)
 8005068:	181a      	adds	r2, r3, r0
 800506a:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	7a10      	ldrb	r0, [r2, #8]
 8005074:	4798      	blx	r3
  return stat;
}
 8005076:	bd08      	pop	{r3, pc}
 8005078:	200112f8 	.word	0x200112f8

0800507c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800507c:	b508      	push	{r3, lr}
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 800507e:	4b08      	ldr	r3, [pc, #32]	@ (80050a0 <disk_initialize+0x24>)
 8005080:	5c1b      	ldrb	r3, [r3, r0]
 8005082:	b953      	cbnz	r3, 800509a <disk_initialize+0x1e>
  {
    disk.is_initialized[pdrv] = 1;
 8005084:	4b06      	ldr	r3, [pc, #24]	@ (80050a0 <disk_initialize+0x24>)
 8005086:	2201      	movs	r2, #1
 8005088:	541a      	strb	r2, [r3, r0]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800508a:	181a      	adds	r2, r3, r0
 800508c:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	7a10      	ldrb	r0, [r2, #8]
 8005096:	4798      	blx	r3
  }
  return stat;
}
 8005098:	bd08      	pop	{r3, pc}
  DSTATUS stat = RES_OK;
 800509a:	2000      	movs	r0, #0
 800509c:	e7fc      	b.n	8005098 <disk_initialize+0x1c>
 800509e:	bf00      	nop
 80050a0:	200112f8 	.word	0x200112f8

080050a4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80050a4:	b510      	push	{r4, lr}
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80050a6:	4c05      	ldr	r4, [pc, #20]	@ (80050bc <disk_read+0x18>)
 80050a8:	eb04 0c00 	add.w	ip, r4, r0
 80050ac:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 80050b0:	6860      	ldr	r0, [r4, #4]
 80050b2:	6884      	ldr	r4, [r0, #8]
 80050b4:	f89c 0008 	ldrb.w	r0, [ip, #8]
 80050b8:	47a0      	blx	r4
  return res;
}
 80050ba:	bd10      	pop	{r4, pc}
 80050bc:	200112f8 	.word	0x200112f8

080050c0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80050c0:	b510      	push	{r4, lr}
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80050c2:	4c05      	ldr	r4, [pc, #20]	@ (80050d8 <disk_write+0x18>)
 80050c4:	eb04 0c00 	add.w	ip, r4, r0
 80050c8:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 80050cc:	6860      	ldr	r0, [r4, #4]
 80050ce:	68c4      	ldr	r4, [r0, #12]
 80050d0:	f89c 0008 	ldrb.w	r0, [ip, #8]
 80050d4:	47a0      	blx	r4
  return res;
}
 80050d6:	bd10      	pop	{r4, pc}
 80050d8:	200112f8 	.word	0x200112f8

080050dc <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80050dc:	b508      	push	{r3, lr}
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80050de:	4b05      	ldr	r3, [pc, #20]	@ (80050f4 <disk_ioctl+0x18>)
 80050e0:	eb03 0c00 	add.w	ip, r3, r0
 80050e4:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	691b      	ldr	r3, [r3, #16]
 80050ec:	f89c 0008 	ldrb.w	r0, [ip, #8]
 80050f0:	4798      	blx	r3
  return res;
}
 80050f2:	bd08      	pop	{r3, pc}
 80050f4:	200112f8 	.word	0x200112f8

080050f8 <ld_dword>:
static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
	DWORD rv;

	rv = ptr[3];
 80050f8:	78c3      	ldrb	r3, [r0, #3]
	rv = rv << 8 | ptr[2];
 80050fa:	7882      	ldrb	r2, [r0, #2]
 80050fc:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
	rv = rv << 8 | ptr[1];
 8005100:	7843      	ldrb	r3, [r0, #1]
 8005102:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	rv = rv << 8 | ptr[0];
 8005106:	7800      	ldrb	r0, [r0, #0]
	return rv;
}
 8005108:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 800510c:	4770      	bx	lr

0800510e <st_dword>:
}

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
	*ptr++ = (BYTE)val; val >>= 8;
 800510e:	7001      	strb	r1, [r0, #0]
 8005110:	0a0b      	lsrs	r3, r1, #8
	*ptr++ = (BYTE)val; val >>= 8;
 8005112:	7043      	strb	r3, [r0, #1]
 8005114:	0c0b      	lsrs	r3, r1, #16
	*ptr++ = (BYTE)val; val >>= 8;
 8005116:	7083      	strb	r3, [r0, #2]
 8005118:	0e09      	lsrs	r1, r1, #24
	*ptr++ = (BYTE)val;
 800511a:	70c1      	strb	r1, [r0, #3]
}
 800511c:	4770      	bx	lr

0800511e <mem_cpy>:
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
	BYTE *d = (BYTE*)dst;
	const BYTE *s = (const BYTE*)src;

	if (cnt) {
 800511e:	b13a      	cbz	r2, 8005130 <mem_cpy+0x12>
 8005120:	3801      	subs	r0, #1
 8005122:	188a      	adds	r2, r1, r2
		do {
			*d++ = *s++;
 8005124:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005128:	f800 3f01 	strb.w	r3, [r0, #1]!
		} while (--cnt);
 800512c:	4291      	cmp	r1, r2
 800512e:	d1f9      	bne.n	8005124 <mem_cpy+0x6>
	}
}
 8005130:	4770      	bx	lr

08005132 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
	BYTE *d = (BYTE*)dst;
 8005132:	4402      	add	r2, r0

	do {
		*d++ = (BYTE)val;
 8005134:	f800 1b01 	strb.w	r1, [r0], #1
	} while (--cnt);
 8005138:	4290      	cmp	r0, r2
 800513a:	d1fb      	bne.n	8005134 <mem_set+0x2>
}
 800513c:	4770      	bx	lr
	...

08005140 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005140:	b410      	push	{r4}
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
		if (Files[i].fs) {	/* Existing entry */
 8005142:	4b21      	ldr	r3, [pc, #132]	@ (80051c8 <chk_lock+0x88>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	b1e3      	cbz	r3, 8005182 <chk_lock+0x42>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005148:	6802      	ldr	r2, [r0, #0]
 800514a:	4293      	cmp	r3, r2
 800514c:	d00b      	beq.n	8005166 <chk_lock+0x26>
	for (i = be = 0; i < _FS_LOCK; i++) {
 800514e:	2200      	movs	r2, #0
		if (Files[i].fs) {	/* Existing entry */
 8005150:	4b1d      	ldr	r3, [pc, #116]	@ (80051c8 <chk_lock+0x88>)
 8005152:	691b      	ldr	r3, [r3, #16]
 8005154:	b31b      	cbz	r3, 800519e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005156:	6804      	ldr	r4, [r0, #0]
 8005158:	42a3      	cmp	r3, r4
 800515a:	d014      	beq.n	8005186 <chk_lock+0x46>
		} else {			/* Blank entry */
			be = 1;
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800515c:	bb0a      	cbnz	r2, 80051a2 <chk_lock+0x62>
 800515e:	2902      	cmp	r1, #2
 8005160:	d01f      	beq.n	80051a2 <chk_lock+0x62>
 8005162:	2012      	movs	r0, #18
 8005164:	e02b      	b.n	80051be <chk_lock+0x7e>
				Files[i].clu == dp->obj.sclust &&
 8005166:	4b18      	ldr	r3, [pc, #96]	@ (80051c8 <chk_lock+0x88>)
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005168:	685a      	ldr	r2, [r3, #4]
 800516a:	6883      	ldr	r3, [r0, #8]
 800516c:	429a      	cmp	r2, r3
 800516e:	d001      	beq.n	8005174 <chk_lock+0x34>
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005170:	2200      	movs	r2, #0
 8005172:	e7ed      	b.n	8005150 <chk_lock+0x10>
				Files[i].ofs == dp->dptr) break;
 8005174:	4b14      	ldr	r3, [pc, #80]	@ (80051c8 <chk_lock+0x88>)
				Files[i].clu == dp->obj.sclust &&
 8005176:	689a      	ldr	r2, [r3, #8]
 8005178:	6943      	ldr	r3, [r0, #20]
 800517a:	429a      	cmp	r2, r3
 800517c:	d013      	beq.n	80051a6 <chk_lock+0x66>
	for (i = be = 0; i < _FS_LOCK; i++) {
 800517e:	2200      	movs	r2, #0
 8005180:	e7e6      	b.n	8005150 <chk_lock+0x10>
			be = 1;
 8005182:	2201      	movs	r2, #1
 8005184:	e7e4      	b.n	8005150 <chk_lock+0x10>
				Files[i].clu == dp->obj.sclust &&
 8005186:	4b10      	ldr	r3, [pc, #64]	@ (80051c8 <chk_lock+0x88>)
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005188:	695c      	ldr	r4, [r3, #20]
 800518a:	6883      	ldr	r3, [r0, #8]
 800518c:	429c      	cmp	r4, r3
 800518e:	d1e5      	bne.n	800515c <chk_lock+0x1c>
				Files[i].ofs == dp->dptr) break;
 8005190:	4b0d      	ldr	r3, [pc, #52]	@ (80051c8 <chk_lock+0x88>)
				Files[i].clu == dp->obj.sclust &&
 8005192:	699c      	ldr	r4, [r3, #24]
 8005194:	6943      	ldr	r3, [r0, #20]
 8005196:	429c      	cmp	r4, r3
 8005198:	d1e0      	bne.n	800515c <chk_lock+0x1c>
 800519a:	2201      	movs	r2, #1
 800519c:	e004      	b.n	80051a8 <chk_lock+0x68>
			be = 1;
 800519e:	2201      	movs	r2, #1
 80051a0:	e7dc      	b.n	800515c <chk_lock+0x1c>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80051a2:	2000      	movs	r0, #0
 80051a4:	e00b      	b.n	80051be <chk_lock+0x7e>
	for (i = be = 0; i < _FS_LOCK; i++) {
 80051a6:	2200      	movs	r2, #0
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80051a8:	b961      	cbnz	r1, 80051c4 <chk_lock+0x84>
 80051aa:	4b07      	ldr	r3, [pc, #28]	@ (80051c8 <chk_lock+0x88>)
 80051ac:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 80051b0:	8998      	ldrh	r0, [r3, #12]
 80051b2:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 80051b6:	bf14      	ite	ne
 80051b8:	2000      	movne	r0, #0
 80051ba:	2001      	moveq	r0, #1
 80051bc:	0100      	lsls	r0, r0, #4
}
 80051be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80051c2:	4770      	bx	lr
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80051c4:	2010      	movs	r0, #16
 80051c6:	e7fa      	b.n	80051be <chk_lock+0x7e>
 80051c8:	200112d0 	.word	0x200112d0

080051cc <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80051cc:	b430      	push	{r4, r5}
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
		if (Files[i].fs == dp->obj.fs &&
 80051ce:	6802      	ldr	r2, [r0, #0]
 80051d0:	4b2c      	ldr	r3, [pc, #176]	@ (8005284 <inc_lock+0xb8>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	429a      	cmp	r2, r3
 80051d6:	d00b      	beq.n	80051f0 <inc_lock+0x24>
 80051d8:	4c2a      	ldr	r4, [pc, #168]	@ (8005284 <inc_lock+0xb8>)
 80051da:	6924      	ldr	r4, [r4, #16]
 80051dc:	4294      	cmp	r4, r2
 80051de:	d023      	beq.n	8005228 <inc_lock+0x5c>
			Files[i].clu == dp->obj.sclust &&
			Files[i].ofs == dp->dptr) break;
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d02e      	beq.n	8005242 <inc_lock+0x76>
 80051e4:	4b27      	ldr	r3, [pc, #156]	@ (8005284 <inc_lock+0xb8>)
 80051e6:	691b      	ldr	r3, [r3, #16]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d03d      	beq.n	8005268 <inc_lock+0x9c>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80051ec:	2000      	movs	r0, #0
 80051ee:	e019      	b.n	8005224 <inc_lock+0x58>
			Files[i].clu == dp->obj.sclust &&
 80051f0:	4c24      	ldr	r4, [pc, #144]	@ (8005284 <inc_lock+0xb8>)
		if (Files[i].fs == dp->obj.fs &&
 80051f2:	6865      	ldr	r5, [r4, #4]
 80051f4:	6884      	ldr	r4, [r0, #8]
 80051f6:	42a5      	cmp	r5, r4
 80051f8:	d1ee      	bne.n	80051d8 <inc_lock+0xc>
			Files[i].ofs == dp->dptr) break;
 80051fa:	4c22      	ldr	r4, [pc, #136]	@ (8005284 <inc_lock+0xb8>)
			Files[i].clu == dp->obj.sclust &&
 80051fc:	68a5      	ldr	r5, [r4, #8]
 80051fe:	6944      	ldr	r4, [r0, #20]
 8005200:	42a5      	cmp	r5, r4
 8005202:	d1e9      	bne.n	80051d8 <inc_lock+0xc>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005204:	f04f 0c00 	mov.w	ip, #0
		Files[i].clu = dp->obj.sclust;
		Files[i].ofs = dp->dptr;
		Files[i].ctr = 0;
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8005208:	2900      	cmp	r1, #0
 800520a:	d130      	bne.n	800526e <inc_lock+0xa2>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800520c:	4b1d      	ldr	r3, [pc, #116]	@ (8005284 <inc_lock+0xb8>)
 800520e:	eb03 130c 	add.w	r3, r3, ip, lsl #4
 8005212:	899b      	ldrh	r3, [r3, #12]
 8005214:	3301      	adds	r3, #1
 8005216:	b29b      	uxth	r3, r3
 8005218:	4a1a      	ldr	r2, [pc, #104]	@ (8005284 <inc_lock+0xb8>)
 800521a:	eb02 120c 	add.w	r2, r2, ip, lsl #4
 800521e:	8193      	strh	r3, [r2, #12]

	return i + 1;
 8005220:	f10c 0001 	add.w	r0, ip, #1
}
 8005224:	bc30      	pop	{r4, r5}
 8005226:	4770      	bx	lr
			Files[i].clu == dp->obj.sclust &&
 8005228:	4c16      	ldr	r4, [pc, #88]	@ (8005284 <inc_lock+0xb8>)
		if (Files[i].fs == dp->obj.fs &&
 800522a:	6965      	ldr	r5, [r4, #20]
 800522c:	6884      	ldr	r4, [r0, #8]
 800522e:	42a5      	cmp	r5, r4
 8005230:	d1d6      	bne.n	80051e0 <inc_lock+0x14>
			Files[i].ofs == dp->dptr) break;
 8005232:	4c14      	ldr	r4, [pc, #80]	@ (8005284 <inc_lock+0xb8>)
			Files[i].clu == dp->obj.sclust &&
 8005234:	69a5      	ldr	r5, [r4, #24]
 8005236:	6944      	ldr	r4, [r0, #20]
 8005238:	42a5      	cmp	r5, r4
 800523a:	d1d1      	bne.n	80051e0 <inc_lock+0x14>
 800523c:	f04f 0c01 	mov.w	ip, #1
 8005240:	e7e2      	b.n	8005208 <inc_lock+0x3c>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005242:	f04f 0c00 	mov.w	ip, #0
		Files[i].fs = dp->obj.fs;
 8005246:	4d0f      	ldr	r5, [pc, #60]	@ (8005284 <inc_lock+0xb8>)
 8005248:	ea4f 140c 	mov.w	r4, ip, lsl #4
 800524c:	eb05 130c 	add.w	r3, r5, ip, lsl #4
 8005250:	512a      	str	r2, [r5, r4]
		Files[i].clu = dp->obj.sclust;
 8005252:	6882      	ldr	r2, [r0, #8]
 8005254:	605a      	str	r2, [r3, #4]
		Files[i].ofs = dp->dptr;
 8005256:	6942      	ldr	r2, [r0, #20]
 8005258:	609a      	str	r2, [r3, #8]
		Files[i].ctr = 0;
 800525a:	2200      	movs	r2, #0
 800525c:	819a      	strh	r2, [r3, #12]
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800525e:	2900      	cmp	r1, #0
 8005260:	d0d4      	beq.n	800520c <inc_lock+0x40>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8005262:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005266:	e7d7      	b.n	8005218 <inc_lock+0x4c>
 8005268:	f04f 0c01 	mov.w	ip, #1
 800526c:	e7eb      	b.n	8005246 <inc_lock+0x7a>
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800526e:	4b05      	ldr	r3, [pc, #20]	@ (8005284 <inc_lock+0xb8>)
 8005270:	eb03 130c 	add.w	r3, r3, ip, lsl #4
 8005274:	899b      	ldrh	r3, [r3, #12]
 8005276:	b913      	cbnz	r3, 800527e <inc_lock+0xb2>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8005278:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800527c:	e7cc      	b.n	8005218 <inc_lock+0x4c>
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800527e:	2000      	movs	r0, #0
 8005280:	e7d0      	b.n	8005224 <inc_lock+0x58>
 8005282:	bf00      	nop
 8005284:	200112d0 	.word	0x200112d0

08005288 <dec_lock>:
{
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8005288:	3801      	subs	r0, #1
 800528a:	2801      	cmp	r0, #1
 800528c:	d810      	bhi.n	80052b0 <dec_lock+0x28>
		n = Files[i].ctr;
 800528e:	4b0e      	ldr	r3, [pc, #56]	@ (80052c8 <dec_lock+0x40>)
 8005290:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 8005294:	899b      	ldrh	r3, [r3, #12]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8005296:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800529a:	d00b      	beq.n	80052b4 <dec_lock+0x2c>
		if (n > 0) n--;				/* Decrement read mode open count */
 800529c:	b17b      	cbz	r3, 80052be <dec_lock+0x36>
 800529e:	3b01      	subs	r3, #1
 80052a0:	b29b      	uxth	r3, r3
		Files[i].ctr = n;
 80052a2:	4a09      	ldr	r2, [pc, #36]	@ (80052c8 <dec_lock+0x40>)
 80052a4:	eb02 1200 	add.w	r2, r2, r0, lsl #4
 80052a8:	8193      	strh	r3, [r2, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80052aa:	b143      	cbz	r3, 80052be <dec_lock+0x36>
		res = FR_OK;
 80052ac:	2000      	movs	r0, #0
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
	}
	return res;
}
 80052ae:	4770      	bx	lr
		res = FR_INT_ERR;			/* Invalid index nunber */
 80052b0:	2002      	movs	r0, #2
 80052b2:	4770      	bx	lr
		Files[i].ctr = n;
 80052b4:	4b04      	ldr	r3, [pc, #16]	@ (80052c8 <dec_lock+0x40>)
 80052b6:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 80052ba:	2200      	movs	r2, #0
 80052bc:	819a      	strh	r2, [r3, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80052be:	0103      	lsls	r3, r0, #4
 80052c0:	2000      	movs	r0, #0
 80052c2:	4a01      	ldr	r2, [pc, #4]	@ (80052c8 <dec_lock+0x40>)
 80052c4:	50d0      	str	r0, [r2, r3]
 80052c6:	4770      	bx	lr
 80052c8:	200112d0 	.word	0x200112d0

080052cc <clear_lock>:
)
{
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
		if (Files[i].fs == fs) Files[i].fs = 0;
 80052cc:	4b08      	ldr	r3, [pc, #32]	@ (80052f0 <clear_lock+0x24>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	4298      	cmp	r0, r3
 80052d2:	d004      	beq.n	80052de <clear_lock+0x12>
 80052d4:	4b06      	ldr	r3, [pc, #24]	@ (80052f0 <clear_lock+0x24>)
 80052d6:	691b      	ldr	r3, [r3, #16]
 80052d8:	4283      	cmp	r3, r0
 80052da:	d004      	beq.n	80052e6 <clear_lock+0x1a>
	}
}
 80052dc:	4770      	bx	lr
		if (Files[i].fs == fs) Files[i].fs = 0;
 80052de:	4b04      	ldr	r3, [pc, #16]	@ (80052f0 <clear_lock+0x24>)
 80052e0:	2200      	movs	r2, #0
 80052e2:	601a      	str	r2, [r3, #0]
 80052e4:	e7f6      	b.n	80052d4 <clear_lock+0x8>
 80052e6:	4b02      	ldr	r3, [pc, #8]	@ (80052f0 <clear_lock+0x24>)
 80052e8:	2200      	movs	r2, #0
 80052ea:	611a      	str	r2, [r3, #16]
}
 80052ec:	e7f6      	b.n	80052dc <clear_lock+0x10>
 80052ee:	bf00      	nop
 80052f0:	200112d0 	.word	0x200112d0

080052f4 <clust2sect>:
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
 80052f4:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80052f6:	69c3      	ldr	r3, [r0, #28]
 80052f8:	3b02      	subs	r3, #2
 80052fa:	428b      	cmp	r3, r1
 80052fc:	d904      	bls.n	8005308 <clust2sect+0x14>
	return clst * fs->csize + fs->database;
 80052fe:	8943      	ldrh	r3, [r0, #10]
 8005300:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8005302:	fb01 0003 	mla	r0, r1, r3, r0
 8005306:	4770      	bx	lr
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8005308:	2000      	movs	r0, #0
}
 800530a:	4770      	bx	lr

0800530c <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800530c:	b410      	push	{r4}
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800530e:	6804      	ldr	r4, [r0, #0]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8005310:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 8005312:	1d13      	adds	r3, r2, #4
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8005314:	89a0      	ldrh	r0, [r4, #12]
 8005316:	fbb1 f1f0 	udiv	r1, r1, r0
 800531a:	8960      	ldrh	r0, [r4, #10]
 800531c:	fbb1 f1f0 	udiv	r1, r1, r0
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8005320:	6850      	ldr	r0, [r2, #4]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8005322:	b148      	cbz	r0, 8005338 <clmt_clust+0x2c>
		if (cl < ncl) break;	/* In this fragment? */
 8005324:	4281      	cmp	r1, r0
 8005326:	d305      	bcc.n	8005334 <clmt_clust+0x28>
		cl -= ncl; tbl++;		/* Next fragment */
 8005328:	1a09      	subs	r1, r1, r0
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800532a:	f853 0f08 	ldr.w	r0, [r3, #8]!
		if (ncl == 0) return 0;	/* End of table? (error) */
 800532e:	2800      	cmp	r0, #0
 8005330:	d1f8      	bne.n	8005324 <clmt_clust+0x18>
 8005332:	e001      	b.n	8005338 <clmt_clust+0x2c>
	}
	return cl + *tbl;	/* Return the cluster number */
 8005334:	6858      	ldr	r0, [r3, #4]
 8005336:	4408      	add	r0, r1
}
 8005338:	f85d 4b04 	ldr.w	r4, [sp], #4
 800533c:	4770      	bx	lr

0800533e <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800533e:	b538      	push	{r3, r4, r5, lr}
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 8005340:	2300      	movs	r3, #0
 8005342:	724b      	strb	r3, [r1, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8005344:	69c3      	ldr	r3, [r0, #28]
 8005346:	b383      	cbz	r3, 80053aa <get_fileinfo+0x6c>
 8005348:	4605      	mov	r5, r0
 800534a:	460c      	mov	r4, r1
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 800534c:	f04f 0c00 	mov.w	ip, #0
 8005350:	4662      	mov	r2, ip
	while (i < 11) {		/* Copy name body and extension */
		c = (TCHAR)dp->dir[i++];
		if (c == ' ') continue;				/* Skip padding spaces */
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 8005352:	202e      	movs	r0, #46	@ 0x2e
 8005354:	e006      	b.n	8005364 <get_fileinfo+0x26>
		fno->fname[j++] = c;
 8005356:	eb04 010c 	add.w	r1, r4, ip
 800535a:	724b      	strb	r3, [r1, #9]
 800535c:	f10c 0c01 	add.w	ip, ip, #1
	while (i < 11) {		/* Copy name body and extension */
 8005360:	2a0b      	cmp	r2, #11
 8005362:	d00f      	beq.n	8005384 <get_fileinfo+0x46>
		c = (TCHAR)dp->dir[i++];
 8005364:	6a29      	ldr	r1, [r5, #32]
 8005366:	5c8b      	ldrb	r3, [r1, r2]
 8005368:	3201      	adds	r2, #1
		if (c == ' ') continue;				/* Skip padding spaces */
 800536a:	2b20      	cmp	r3, #32
 800536c:	d0f8      	beq.n	8005360 <get_fileinfo+0x22>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800536e:	2b05      	cmp	r3, #5
 8005370:	bf08      	it	eq
 8005372:	23e5      	moveq	r3, #229	@ 0xe5
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 8005374:	2a09      	cmp	r2, #9
 8005376:	d1ee      	bne.n	8005356 <get_fileinfo+0x18>
 8005378:	eb04 010c 	add.w	r1, r4, ip
 800537c:	7248      	strb	r0, [r1, #9]
 800537e:	f10c 0c01 	add.w	ip, ip, #1
 8005382:	e7e8      	b.n	8005356 <get_fileinfo+0x18>
	}
	fno->fname[j] = 0;
 8005384:	44a4      	add	ip, r4
 8005386:	2300      	movs	r3, #0
 8005388:	f88c 3009 	strb.w	r3, [ip, #9]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800538c:	6a2b      	ldr	r3, [r5, #32]
 800538e:	7adb      	ldrb	r3, [r3, #11]
 8005390:	7223      	strb	r3, [r4, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 8005392:	6a28      	ldr	r0, [r5, #32]
 8005394:	301c      	adds	r0, #28
 8005396:	f7ff feaf 	bl	80050f8 <ld_dword>
 800539a:	6020      	str	r0, [r4, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800539c:	6a28      	ldr	r0, [r5, #32]
 800539e:	3016      	adds	r0, #22
 80053a0:	f7ff feaa 	bl	80050f8 <ld_dword>
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 80053a4:	80e0      	strh	r0, [r4, #6]
 80053a6:	0c00      	lsrs	r0, r0, #16
 80053a8:	80a0      	strh	r0, [r4, #4]
}
 80053aa:	bd38      	pop	{r3, r4, r5, pc}

080053ac <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80053ac:	6801      	ldr	r1, [r0, #0]
 80053ae:	b311      	cbz	r1, 80053f6 <get_ldnumber+0x4a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80053b0:	f891 c000 	ldrb.w	ip, [r1]
 80053b4:	f1bc 0f20 	cmp.w	ip, #32
 80053b8:	d90d      	bls.n	80053d6 <get_ldnumber+0x2a>
 80053ba:	f1bc 0f3a 	cmp.w	ip, #58	@ 0x3a
 80053be:	d00a      	beq.n	80053d6 <get_ldnumber+0x2a>
 80053c0:	460a      	mov	r2, r1
 80053c2:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 80053c6:	2b20      	cmp	r3, #32
 80053c8:	d901      	bls.n	80053ce <get_ldnumber+0x22>
 80053ca:	2b3a      	cmp	r3, #58	@ 0x3a
 80053cc:	d1f9      	bne.n	80053c2 <get_ldnumber+0x16>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80053ce:	2b3a      	cmp	r3, #58	@ 0x3a
 80053d0:	d004      	beq.n	80053dc <get_ldnumber+0x30>
			return vol;
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80053d2:	2000      	movs	r0, #0
 80053d4:	4770      	bx	lr
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80053d6:	460a      	mov	r2, r1
 80053d8:	4663      	mov	r3, ip
 80053da:	e7f8      	b.n	80053ce <get_ldnumber+0x22>
			i = *tp++ - '0';
 80053dc:	3101      	adds	r1, #1
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80053de:	428a      	cmp	r2, r1
 80053e0:	d102      	bne.n	80053e8 <get_ldnumber+0x3c>
 80053e2:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 80053e6:	d002      	beq.n	80053ee <get_ldnumber+0x42>
	int vol = -1;
 80053e8:	f04f 30ff 	mov.w	r0, #4294967295
#endif
	}
	return vol;
}
 80053ec:	4770      	bx	lr
					*path = ++tt;
 80053ee:	3201      	adds	r2, #1
 80053f0:	6002      	str	r2, [r0, #0]
					vol = (int)i;
 80053f2:	2000      	movs	r0, #0
 80053f4:	4770      	bx	lr
	int vol = -1;
 80053f6:	f04f 30ff 	mov.w	r0, #4294967295
 80053fa:	4770      	bx	lr

080053fc <sync_window>:
{
 80053fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8005400:	78c5      	ldrb	r5, [r0, #3]
 8005402:	b915      	cbnz	r5, 800540a <sync_window+0xe>
}
 8005404:	4628      	mov	r0, r5
 8005406:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800540a:	4604      	mov	r4, r0
		wsect = fs->winsect;	/* Current sector number */
 800540c:	6b46      	ldr	r6, [r0, #52]	@ 0x34
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800540e:	f100 0838 	add.w	r8, r0, #56	@ 0x38
 8005412:	2301      	movs	r3, #1
 8005414:	4632      	mov	r2, r6
 8005416:	4641      	mov	r1, r8
 8005418:	7840      	ldrb	r0, [r0, #1]
 800541a:	f7ff fe51 	bl	80050c0 <disk_write>
 800541e:	4605      	mov	r5, r0
 8005420:	b9b8      	cbnz	r0, 8005452 <sync_window+0x56>
			fs->wflag = 0;
 8005422:	2300      	movs	r3, #0
 8005424:	70e3      	strb	r3, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8005426:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005428:	1af3      	subs	r3, r6, r3
 800542a:	6a22      	ldr	r2, [r4, #32]
 800542c:	4293      	cmp	r3, r2
 800542e:	d2e9      	bcs.n	8005404 <sync_window+0x8>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005430:	78a7      	ldrb	r7, [r4, #2]
 8005432:	2f01      	cmp	r7, #1
 8005434:	d9e6      	bls.n	8005404 <sync_window+0x8>
					disk_write(fs->drv, fs->win, wsect, 1);
 8005436:	f04f 0901 	mov.w	r9, #1
					wsect += fs->fsize;
 800543a:	6a23      	ldr	r3, [r4, #32]
 800543c:	441e      	add	r6, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 800543e:	464b      	mov	r3, r9
 8005440:	4632      	mov	r2, r6
 8005442:	4641      	mov	r1, r8
 8005444:	7860      	ldrb	r0, [r4, #1]
 8005446:	f7ff fe3b 	bl	80050c0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800544a:	3f01      	subs	r7, #1
 800544c:	2f01      	cmp	r7, #1
 800544e:	d1f4      	bne.n	800543a <sync_window+0x3e>
 8005450:	e7d8      	b.n	8005404 <sync_window+0x8>
			res = FR_DISK_ERR;
 8005452:	2501      	movs	r5, #1
 8005454:	e7d6      	b.n	8005404 <sync_window+0x8>

08005456 <move_window>:
{
 8005456:	b538      	push	{r3, r4, r5, lr}
	if (sector != fs->winsect) {	/* Window offset changed? */
 8005458:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800545a:	428b      	cmp	r3, r1
 800545c:	d101      	bne.n	8005462 <move_window+0xc>
	FRESULT res = FR_OK;
 800545e:	2000      	movs	r0, #0
}
 8005460:	bd38      	pop	{r3, r4, r5, pc}
 8005462:	4604      	mov	r4, r0
 8005464:	460d      	mov	r5, r1
		res = sync_window(fs);		/* Write-back changes */
 8005466:	f7ff ffc9 	bl	80053fc <sync_window>
		if (res == FR_OK) {			/* Fill sector window with new data */
 800546a:	2800      	cmp	r0, #0
 800546c:	d1f8      	bne.n	8005460 <move_window+0xa>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800546e:	2301      	movs	r3, #1
 8005470:	462a      	mov	r2, r5
 8005472:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 8005476:	7860      	ldrb	r0, [r4, #1]
 8005478:	f7ff fe14 	bl	80050a4 <disk_read>
 800547c:	b110      	cbz	r0, 8005484 <move_window+0x2e>
				res = FR_DISK_ERR;
 800547e:	2001      	movs	r0, #1
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8005480:	f04f 35ff 	mov.w	r5, #4294967295
			fs->winsect = sector;
 8005484:	6365      	str	r5, [r4, #52]	@ 0x34
 8005486:	e7eb      	b.n	8005460 <move_window+0xa>

08005488 <unlock_fs>:
{
 8005488:	b508      	push	{r3, lr}
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800548a:	f1a1 030b 	sub.w	r3, r1, #11
 800548e:	b2db      	uxtb	r3, r3
 8005490:	2b01      	cmp	r3, #1
 8005492:	d902      	bls.n	800549a <unlock_fs+0x12>
 8005494:	b108      	cbz	r0, 800549a <unlock_fs+0x12>
 8005496:	290f      	cmp	r1, #15
 8005498:	d100      	bne.n	800549c <unlock_fs+0x14>
}
 800549a:	bd08      	pop	{r3, pc}
		ff_rel_grant(fs->sobj);
 800549c:	6900      	ldr	r0, [r0, #16]
 800549e:	f001 fb9e 	bl	8006bde <ff_rel_grant>
}
 80054a2:	e7fa      	b.n	800549a <unlock_fs+0x12>

080054a4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80054a4:	b538      	push	{r3, r4, r5, lr}
 80054a6:	460d      	mov	r5, r1
	FRESULT res = FR_INVALID_OBJECT;


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80054a8:	4604      	mov	r4, r0
 80054aa:	b310      	cbz	r0, 80054f2 <validate+0x4e>
 80054ac:	6803      	ldr	r3, [r0, #0]
 80054ae:	b313      	cbz	r3, 80054f6 <validate+0x52>
 80054b0:	781a      	ldrb	r2, [r3, #0]
 80054b2:	b31a      	cbz	r2, 80054fc <validate+0x58>
 80054b4:	8881      	ldrh	r1, [r0, #4]
 80054b6:	88da      	ldrh	r2, [r3, #6]
 80054b8:	4291      	cmp	r1, r2
 80054ba:	d003      	beq.n	80054c4 <validate+0x20>
	FRESULT res = FR_INVALID_OBJECT;
 80054bc:	2009      	movs	r0, #9
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80054be:	2400      	movs	r4, #0
 80054c0:	602c      	str	r4, [r5, #0]
	return res;
}
 80054c2:	bd38      	pop	{r3, r4, r5, pc}
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 80054c4:	6918      	ldr	r0, [r3, #16]
 80054c6:	f001 fb81 	bl	8006bcc <ff_req_grant>
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 80054ca:	b910      	cbnz	r0, 80054d2 <validate+0x2e>
			res = FR_TIMEOUT;
 80054cc:	200f      	movs	r0, #15
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80054ce:	2400      	movs	r4, #0
 80054d0:	e7f6      	b.n	80054c0 <validate+0x1c>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80054d2:	6823      	ldr	r3, [r4, #0]
 80054d4:	7858      	ldrb	r0, [r3, #1]
 80054d6:	f7ff fdc5 	bl	8005064 <disk_status>
 80054da:	f010 0001 	ands.w	r0, r0, #1
 80054de:	d101      	bne.n	80054e4 <validate+0x40>
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80054e0:	6824      	ldr	r4, [r4, #0]
 80054e2:	e7ed      	b.n	80054c0 <validate+0x1c>
				unlock_fs(obj->fs, FR_OK);
 80054e4:	2100      	movs	r1, #0
 80054e6:	6820      	ldr	r0, [r4, #0]
 80054e8:	f7ff ffce 	bl	8005488 <unlock_fs>
	FRESULT res = FR_INVALID_OBJECT;
 80054ec:	2009      	movs	r0, #9
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80054ee:	2400      	movs	r4, #0
 80054f0:	e7e6      	b.n	80054c0 <validate+0x1c>
	FRESULT res = FR_INVALID_OBJECT;
 80054f2:	2009      	movs	r0, #9
 80054f4:	e7e4      	b.n	80054c0 <validate+0x1c>
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80054f6:	461c      	mov	r4, r3
	FRESULT res = FR_INVALID_OBJECT;
 80054f8:	2009      	movs	r0, #9
 80054fa:	e7e1      	b.n	80054c0 <validate+0x1c>
 80054fc:	2009      	movs	r0, #9
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80054fe:	2400      	movs	r4, #0
 8005500:	e7de      	b.n	80054c0 <validate+0x1c>
	...

08005504 <sync_fs>:
{
 8005504:	b538      	push	{r3, r4, r5, lr}
 8005506:	4604      	mov	r4, r0
	res = sync_window(fs);
 8005508:	f7ff ff78 	bl	80053fc <sync_window>
	if (res == FR_OK) {
 800550c:	b950      	cbnz	r0, 8005524 <sync_fs+0x20>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800550e:	7823      	ldrb	r3, [r4, #0]
 8005510:	2b03      	cmp	r3, #3
 8005512:	d008      	beq.n	8005526 <sync_fs+0x22>
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8005514:	2200      	movs	r2, #0
 8005516:	4611      	mov	r1, r2
 8005518:	7860      	ldrb	r0, [r4, #1]
 800551a:	f7ff fddf 	bl	80050dc <disk_ioctl>
 800551e:	3800      	subs	r0, #0
 8005520:	bf18      	it	ne
 8005522:	2001      	movne	r0, #1
}
 8005524:	bd38      	pop	{r3, r4, r5, pc}
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8005526:	7923      	ldrb	r3, [r4, #4]
 8005528:	2b01      	cmp	r3, #1
 800552a:	d1f3      	bne.n	8005514 <sync_fs+0x10>
			mem_set(fs->win, 0, SS(fs));
 800552c:	f104 0538 	add.w	r5, r4, #56	@ 0x38
 8005530:	89a2      	ldrh	r2, [r4, #12]
 8005532:	2100      	movs	r1, #0
 8005534:	4628      	mov	r0, r5
 8005536:	f7ff fdfc 	bl	8005132 <mem_set>
	*ptr++ = (BYTE)val; val >>= 8;
 800553a:	2355      	movs	r3, #85	@ 0x55
 800553c:	f884 3236 	strb.w	r3, [r4, #566]	@ 0x236
	*ptr++ = (BYTE)val;
 8005540:	23aa      	movs	r3, #170	@ 0xaa
 8005542:	f884 3237 	strb.w	r3, [r4, #567]	@ 0x237
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8005546:	490f      	ldr	r1, [pc, #60]	@ (8005584 <sync_fs+0x80>)
 8005548:	4628      	mov	r0, r5
 800554a:	f7ff fde0 	bl	800510e <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800554e:	490e      	ldr	r1, [pc, #56]	@ (8005588 <sync_fs+0x84>)
 8005550:	f504 7007 	add.w	r0, r4, #540	@ 0x21c
 8005554:	f7ff fddb 	bl	800510e <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8005558:	69a1      	ldr	r1, [r4, #24]
 800555a:	f504 7008 	add.w	r0, r4, #544	@ 0x220
 800555e:	f7ff fdd6 	bl	800510e <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8005562:	6961      	ldr	r1, [r4, #20]
 8005564:	f504 7009 	add.w	r0, r4, #548	@ 0x224
 8005568:	f7ff fdd1 	bl	800510e <st_dword>
			fs->winsect = fs->volbase + 1;
 800556c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800556e:	3201      	adds	r2, #1
 8005570:	6362      	str	r2, [r4, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8005572:	2301      	movs	r3, #1
 8005574:	4629      	mov	r1, r5
 8005576:	7860      	ldrb	r0, [r4, #1]
 8005578:	f7ff fda2 	bl	80050c0 <disk_write>
			fs->fsi_flag = 0;
 800557c:	2300      	movs	r3, #0
 800557e:	7123      	strb	r3, [r4, #4]
 8005580:	e7c8      	b.n	8005514 <sync_fs+0x10>
 8005582:	bf00      	nop
 8005584:	41615252 	.word	0x41615252
 8005588:	61417272 	.word	0x61417272

0800558c <put_fat>:
{
 800558c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8005590:	2901      	cmp	r1, #1
 8005592:	f240 808f 	bls.w	80056b4 <put_fat+0x128>
 8005596:	4607      	mov	r7, r0
 8005598:	460c      	mov	r4, r1
 800559a:	4616      	mov	r6, r2
 800559c:	69c3      	ldr	r3, [r0, #28]
 800559e:	428b      	cmp	r3, r1
 80055a0:	f240 808c 	bls.w	80056bc <put_fat+0x130>
		switch (fs->fs_type) {
 80055a4:	7803      	ldrb	r3, [r0, #0]
 80055a6:	2b02      	cmp	r3, #2
 80055a8:	d049      	beq.n	800563e <put_fat+0xb2>
 80055aa:	2b03      	cmp	r3, #3
 80055ac:	d061      	beq.n	8005672 <put_fat+0xe6>
 80055ae:	2b01      	cmp	r3, #1
 80055b0:	f040 8086 	bne.w	80056c0 <put_fat+0x134>
			bc = (UINT)clst; bc += bc / 2;
 80055b4:	eb01 0851 	add.w	r8, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80055b8:	8983      	ldrh	r3, [r0, #12]
 80055ba:	fbb8 f3f3 	udiv	r3, r8, r3
 80055be:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 80055c0:	4419      	add	r1, r3
 80055c2:	f7ff ff48 	bl	8005456 <move_window>
			if (res != FR_OK) break;
 80055c6:	4605      	mov	r5, r0
 80055c8:	2800      	cmp	r0, #0
 80055ca:	d174      	bne.n	80056b6 <put_fat+0x12a>
			p = fs->win + bc++ % SS(fs);
 80055cc:	f107 0a38 	add.w	sl, r7, #56	@ 0x38
 80055d0:	f108 0901 	add.w	r9, r8, #1
 80055d4:	89bb      	ldrh	r3, [r7, #12]
 80055d6:	fbb8 f2f3 	udiv	r2, r8, r3
 80055da:	fb03 8812 	mls	r8, r3, r2, r8
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80055de:	f014 0401 	ands.w	r4, r4, #1
 80055e2:	d022      	beq.n	800562a <put_fat+0x9e>
 80055e4:	f81a 3008 	ldrb.w	r3, [sl, r8]
 80055e8:	f003 030f 	and.w	r3, r3, #15
 80055ec:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
 80055f0:	b2db      	uxtb	r3, r3
 80055f2:	f80a 3008 	strb.w	r3, [sl, r8]
			fs->wflag = 1;
 80055f6:	2301      	movs	r3, #1
 80055f8:	70fb      	strb	r3, [r7, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80055fa:	89bb      	ldrh	r3, [r7, #12]
 80055fc:	fbb9 f3f3 	udiv	r3, r9, r3
 8005600:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005602:	4419      	add	r1, r3
 8005604:	4638      	mov	r0, r7
 8005606:	f7ff ff26 	bl	8005456 <move_window>
			if (res != FR_OK) break;
 800560a:	4605      	mov	r5, r0
 800560c:	2800      	cmp	r0, #0
 800560e:	d152      	bne.n	80056b6 <put_fat+0x12a>
			p = fs->win + bc % SS(fs);
 8005610:	89bb      	ldrh	r3, [r7, #12]
 8005612:	fbb9 f2f3 	udiv	r2, r9, r3
 8005616:	fb03 9912 	mls	r9, r3, r2, r9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800561a:	b144      	cbz	r4, 800562e <put_fat+0xa2>
 800561c:	f3c6 1207 	ubfx	r2, r6, #4, #8
 8005620:	f80a 2009 	strb.w	r2, [sl, r9]
			fs->wflag = 1;
 8005624:	2301      	movs	r3, #1
 8005626:	70fb      	strb	r3, [r7, #3]
			break;
 8005628:	e045      	b.n	80056b6 <put_fat+0x12a>
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800562a:	b2f3      	uxtb	r3, r6
 800562c:	e7e1      	b.n	80055f2 <put_fat+0x66>
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800562e:	f3c6 2203 	ubfx	r2, r6, #8, #4
 8005632:	f81a 3009 	ldrb.w	r3, [sl, r9]
 8005636:	f023 030f 	bic.w	r3, r3, #15
 800563a:	431a      	orrs	r2, r3
 800563c:	e7f0      	b.n	8005620 <put_fat+0x94>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800563e:	8983      	ldrh	r3, [r0, #12]
 8005640:	085b      	lsrs	r3, r3, #1
 8005642:	fbb1 f3f3 	udiv	r3, r1, r3
 8005646:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8005648:	4419      	add	r1, r3
 800564a:	f7ff ff04 	bl	8005456 <move_window>
			if (res != FR_OK) break;
 800564e:	4605      	mov	r5, r0
 8005650:	bb88      	cbnz	r0, 80056b6 <put_fat+0x12a>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8005652:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005656:	0064      	lsls	r4, r4, #1
 8005658:	89ba      	ldrh	r2, [r7, #12]
 800565a:	fbb4 f1f2 	udiv	r1, r4, r2
 800565e:	fb02 4411 	mls	r4, r2, r1, r4
 8005662:	1919      	adds	r1, r3, r4
	*ptr++ = (BYTE)val; val >>= 8;
 8005664:	551e      	strb	r6, [r3, r4]
 8005666:	f3c6 2207 	ubfx	r2, r6, #8, #8
	*ptr++ = (BYTE)val;
 800566a:	704a      	strb	r2, [r1, #1]
			fs->wflag = 1;
 800566c:	2301      	movs	r3, #1
 800566e:	70fb      	strb	r3, [r7, #3]
			break;
 8005670:	e021      	b.n	80056b6 <put_fat+0x12a>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8005672:	8983      	ldrh	r3, [r0, #12]
 8005674:	089b      	lsrs	r3, r3, #2
 8005676:	fbb1 f3f3 	udiv	r3, r1, r3
 800567a:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800567c:	4419      	add	r1, r3
 800567e:	f7ff feea 	bl	8005456 <move_window>
			if (res != FR_OK) break;
 8005682:	4605      	mov	r5, r0
 8005684:	b9b8      	cbnz	r0, 80056b6 <put_fat+0x12a>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8005686:	f026 4670 	bic.w	r6, r6, #4026531840	@ 0xf0000000
 800568a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800568e:	00a4      	lsls	r4, r4, #2
 8005690:	89ba      	ldrh	r2, [r7, #12]
 8005692:	fbb4 f1f2 	udiv	r1, r4, r2
 8005696:	fb02 4411 	mls	r4, r2, r1, r4
 800569a:	441c      	add	r4, r3
 800569c:	4620      	mov	r0, r4
 800569e:	f7ff fd2b 	bl	80050f8 <ld_dword>
 80056a2:	f000 4170 	and.w	r1, r0, #4026531840	@ 0xf0000000
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80056a6:	4331      	orrs	r1, r6
 80056a8:	4620      	mov	r0, r4
 80056aa:	f7ff fd30 	bl	800510e <st_dword>
			fs->wflag = 1;
 80056ae:	2301      	movs	r3, #1
 80056b0:	70fb      	strb	r3, [r7, #3]
			break;
 80056b2:	e000      	b.n	80056b6 <put_fat+0x12a>
	FRESULT res = FR_INT_ERR;
 80056b4:	2502      	movs	r5, #2
}
 80056b6:	4628      	mov	r0, r5
 80056b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	FRESULT res = FR_INT_ERR;
 80056bc:	2502      	movs	r5, #2
 80056be:	e7fa      	b.n	80056b6 <put_fat+0x12a>
		switch (fs->fs_type) {
 80056c0:	2502      	movs	r5, #2
 80056c2:	e7f8      	b.n	80056b6 <put_fat+0x12a>

080056c4 <st_clust>:
	*ptr++ = (BYTE)val; val >>= 8;
 80056c4:	768a      	strb	r2, [r1, #26]
 80056c6:	f3c2 2307 	ubfx	r3, r2, #8, #8
	*ptr++ = (BYTE)val;
 80056ca:	76cb      	strb	r3, [r1, #27]
	if (fs->fs_type == FS_FAT32) {
 80056cc:	7803      	ldrb	r3, [r0, #0]
 80056ce:	2b03      	cmp	r3, #3
 80056d0:	d000      	beq.n	80056d4 <st_clust+0x10>
}
 80056d2:	4770      	bx	lr
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80056d4:	0c12      	lsrs	r2, r2, #16
	*ptr++ = (BYTE)val; val >>= 8;
 80056d6:	750a      	strb	r2, [r1, #20]
 80056d8:	0a12      	lsrs	r2, r2, #8
	*ptr++ = (BYTE)val;
 80056da:	754a      	strb	r2, [r1, #21]
}
 80056dc:	e7f9      	b.n	80056d2 <st_clust+0xe>

080056de <get_fat>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80056de:	2901      	cmp	r1, #1
 80056e0:	d96d      	bls.n	80057be <get_fat+0xe0>
{
 80056e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056e4:	460c      	mov	r4, r1
	FATFS *fs = obj->fs;
 80056e6:	6805      	ldr	r5, [r0, #0]
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80056e8:	69eb      	ldr	r3, [r5, #28]
 80056ea:	428b      	cmp	r3, r1
 80056ec:	d969      	bls.n	80057c2 <get_fat+0xe4>
		switch (fs->fs_type) {
 80056ee:	782b      	ldrb	r3, [r5, #0]
 80056f0:	2b02      	cmp	r3, #2
 80056f2:	d034      	beq.n	800575e <get_fat+0x80>
 80056f4:	2b03      	cmp	r3, #3
 80056f6:	d04a      	beq.n	800578e <get_fat+0xb0>
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	d164      	bne.n	80057c6 <get_fat+0xe8>
			bc = (UINT)clst; bc += bc / 2;
 80056fc:	eb01 0651 	add.w	r6, r1, r1, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005700:	89ab      	ldrh	r3, [r5, #12]
 8005702:	fbb6 f3f3 	udiv	r3, r6, r3
 8005706:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 8005708:	4419      	add	r1, r3
 800570a:	4628      	mov	r0, r5
 800570c:	f7ff fea3 	bl	8005456 <move_window>
 8005710:	b110      	cbz	r0, 8005718 <get_fat+0x3a>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8005712:	f04f 30ff 	mov.w	r0, #4294967295
 8005716:	e055      	b.n	80057c4 <get_fat+0xe6>
			wc = fs->win[bc++ % SS(fs)];
 8005718:	1c77      	adds	r7, r6, #1
 800571a:	89a9      	ldrh	r1, [r5, #12]
 800571c:	fbb6 f3f1 	udiv	r3, r6, r1
 8005720:	fb01 6613 	mls	r6, r1, r3, r6
 8005724:	442e      	add	r6, r5
 8005726:	f896 6038 	ldrb.w	r6, [r6, #56]	@ 0x38
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800572a:	fbb7 f1f1 	udiv	r1, r7, r1
 800572e:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8005730:	4419      	add	r1, r3
 8005732:	4628      	mov	r0, r5
 8005734:	f7ff fe8f 	bl	8005456 <move_window>
 8005738:	2800      	cmp	r0, #0
 800573a:	d146      	bne.n	80057ca <get_fat+0xec>
			wc |= fs->win[bc % SS(fs)] << 8;
 800573c:	89ab      	ldrh	r3, [r5, #12]
 800573e:	fbb7 f2f3 	udiv	r2, r7, r3
 8005742:	fb03 7712 	mls	r7, r3, r2, r7
 8005746:	442f      	add	r7, r5
 8005748:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800574c:	ea46 2003 	orr.w	r0, r6, r3, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8005750:	f014 0f01 	tst.w	r4, #1
 8005754:	bf14      	ite	ne
 8005756:	0900      	lsrne	r0, r0, #4
 8005758:	f3c0 000b 	ubfxeq	r0, r0, #0, #12
 800575c:	e032      	b.n	80057c4 <get_fat+0xe6>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800575e:	89ab      	ldrh	r3, [r5, #12]
 8005760:	085b      	lsrs	r3, r3, #1
 8005762:	fbb1 f3f3 	udiv	r3, r1, r3
 8005766:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 8005768:	4419      	add	r1, r3
 800576a:	4628      	mov	r0, r5
 800576c:	f7ff fe73 	bl	8005456 <move_window>
 8005770:	bb70      	cbnz	r0, 80057d0 <get_fat+0xf2>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8005772:	f105 0338 	add.w	r3, r5, #56	@ 0x38
 8005776:	0064      	lsls	r4, r4, #1
 8005778:	89aa      	ldrh	r2, [r5, #12]
 800577a:	fbb4 f1f2 	udiv	r1, r4, r2
 800577e:	fb02 4411 	mls	r4, r2, r1, r4
 8005782:	191a      	adds	r2, r3, r4
	rv = rv << 8 | ptr[0];
 8005784:	7852      	ldrb	r2, [r2, #1]
 8005786:	5d18      	ldrb	r0, [r3, r4]
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8005788:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
			break;
 800578c:	e01a      	b.n	80057c4 <get_fat+0xe6>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800578e:	89ab      	ldrh	r3, [r5, #12]
 8005790:	089b      	lsrs	r3, r3, #2
 8005792:	fbb1 f3f3 	udiv	r3, r1, r3
 8005796:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 8005798:	4419      	add	r1, r3
 800579a:	4628      	mov	r0, r5
 800579c:	f7ff fe5b 	bl	8005456 <move_window>
 80057a0:	b9c8      	cbnz	r0, 80057d6 <get_fat+0xf8>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80057a2:	f105 0038 	add.w	r0, r5, #56	@ 0x38
 80057a6:	00a4      	lsls	r4, r4, #2
 80057a8:	89ab      	ldrh	r3, [r5, #12]
 80057aa:	fbb4 f2f3 	udiv	r2, r4, r3
 80057ae:	fb03 4412 	mls	r4, r3, r2, r4
 80057b2:	4420      	add	r0, r4
 80057b4:	f7ff fca0 	bl	80050f8 <ld_dword>
 80057b8:	f020 4070 	bic.w	r0, r0, #4026531840	@ 0xf0000000
			break;
 80057bc:	e002      	b.n	80057c4 <get_fat+0xe6>
		val = 1;	/* Internal error */
 80057be:	2001      	movs	r0, #1
}
 80057c0:	4770      	bx	lr
		val = 1;	/* Internal error */
 80057c2:	2001      	movs	r0, #1
}
 80057c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		switch (fs->fs_type) {
 80057c6:	2001      	movs	r0, #1
 80057c8:	e7fc      	b.n	80057c4 <get_fat+0xe6>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80057ca:	f04f 30ff 	mov.w	r0, #4294967295
 80057ce:	e7f9      	b.n	80057c4 <get_fat+0xe6>
 80057d0:	f04f 30ff 	mov.w	r0, #4294967295
 80057d4:	e7f6      	b.n	80057c4 <get_fat+0xe6>
 80057d6:	f04f 30ff 	mov.w	r0, #4294967295
	return val;
 80057da:	e7f3      	b.n	80057c4 <get_fat+0xe6>

080057dc <dir_sdi>:
	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80057dc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80057e0:	d24e      	bcs.n	8005880 <dir_sdi+0xa4>
{
 80057e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057e6:	4607      	mov	r7, r0
 80057e8:	460e      	mov	r6, r1
	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80057ea:	f011 0f1f 	tst.w	r1, #31
 80057ee:	d149      	bne.n	8005884 <dir_sdi+0xa8>
	FATFS *fs = dp->obj.fs;
 80057f0:	f8d0 8000 	ldr.w	r8, [r0]
	dp->dptr = ofs;				/* Set current offset */
 80057f4:	6141      	str	r1, [r0, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80057f6:	6884      	ldr	r4, [r0, #8]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80057f8:	b93c      	cbnz	r4, 800580a <dir_sdi+0x2e>
 80057fa:	f898 3000 	ldrb.w	r3, [r8]
 80057fe:	2b02      	cmp	r3, #2
 8005800:	d921      	bls.n	8005846 <dir_sdi+0x6a>
		clst = fs->dirbase;
 8005802:	f8d8 302c 	ldr.w	r3, [r8, #44]	@ 0x2c
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8005806:	b1f3      	cbz	r3, 8005846 <dir_sdi+0x6a>
 8005808:	461c      	mov	r4, r3
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800580a:	f8b8 500a 	ldrh.w	r5, [r8, #10]
 800580e:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8005812:	fb03 f505 	mul.w	r5, r3, r5
		while (ofs >= csz) {				/* Follow cluster chain */
 8005816:	42ae      	cmp	r6, r5
 8005818:	d310      	bcc.n	800583c <dir_sdi+0x60>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800581a:	4621      	mov	r1, r4
 800581c:	4638      	mov	r0, r7
 800581e:	f7ff ff5e 	bl	80056de <get_fat>
 8005822:	4604      	mov	r4, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005824:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005828:	d030      	beq.n	800588c <dir_sdi+0xb0>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800582a:	2801      	cmp	r0, #1
 800582c:	d930      	bls.n	8005890 <dir_sdi+0xb4>
 800582e:	f8d8 301c 	ldr.w	r3, [r8, #28]
 8005832:	4283      	cmp	r3, r0
 8005834:	d92e      	bls.n	8005894 <dir_sdi+0xb8>
			ofs -= csz;
 8005836:	1b76      	subs	r6, r6, r5
		while (ofs >= csz) {				/* Follow cluster chain */
 8005838:	42b5      	cmp	r5, r6
 800583a:	d9ee      	bls.n	800581a <dir_sdi+0x3e>
		dp->sect = clust2sect(fs, clst);
 800583c:	4621      	mov	r1, r4
 800583e:	4640      	mov	r0, r8
 8005840:	f7ff fd58 	bl	80052f4 <clust2sect>
 8005844:	e006      	b.n	8005854 <dir_sdi+0x78>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8005846:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 800584a:	ebb3 1f56 	cmp.w	r3, r6, lsr #5
 800584e:	d91b      	bls.n	8005888 <dir_sdi+0xac>
		dp->sect = fs->dirbase;
 8005850:	f8d8 002c 	ldr.w	r0, [r8, #44]	@ 0x2c
 8005854:	61f8      	str	r0, [r7, #28]
	dp->clust = clst;					/* Current cluster# */
 8005856:	61bc      	str	r4, [r7, #24]
	if (!dp->sect) return FR_INT_ERR;
 8005858:	b1f0      	cbz	r0, 8005898 <dir_sdi+0xbc>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800585a:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800585e:	fbb6 f3f3 	udiv	r3, r6, r3
 8005862:	4403      	add	r3, r0
 8005864:	61fb      	str	r3, [r7, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8005866:	f108 0338 	add.w	r3, r8, #56	@ 0x38
 800586a:	f8b8 200c 	ldrh.w	r2, [r8, #12]
 800586e:	fbb6 f1f2 	udiv	r1, r6, r2
 8005872:	fb02 6111 	mls	r1, r2, r1, r6
 8005876:	440b      	add	r3, r1
 8005878:	623b      	str	r3, [r7, #32]
	return FR_OK;
 800587a:	2000      	movs	r0, #0
}
 800587c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return FR_INT_ERR;
 8005880:	2002      	movs	r0, #2
}
 8005882:	4770      	bx	lr
		return FR_INT_ERR;
 8005884:	2002      	movs	r0, #2
 8005886:	e7f9      	b.n	800587c <dir_sdi+0xa0>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8005888:	2002      	movs	r0, #2
 800588a:	e7f7      	b.n	800587c <dir_sdi+0xa0>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800588c:	2001      	movs	r0, #1
 800588e:	e7f5      	b.n	800587c <dir_sdi+0xa0>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8005890:	2002      	movs	r0, #2
 8005892:	e7f3      	b.n	800587c <dir_sdi+0xa0>
 8005894:	2002      	movs	r0, #2
 8005896:	e7f1      	b.n	800587c <dir_sdi+0xa0>
	if (!dp->sect) return FR_INT_ERR;
 8005898:	2002      	movs	r0, #2
 800589a:	e7ef      	b.n	800587c <dir_sdi+0xa0>

0800589c <create_chain>:
{
 800589c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058a0:	4606      	mov	r6, r0
	FATFS *fs = obj->fs;
 80058a2:	6807      	ldr	r7, [r0, #0]
	if (clst == 0) {	/* Create a new chain */
 80058a4:	4688      	mov	r8, r1
 80058a6:	b931      	cbnz	r1, 80058b6 <create_chain+0x1a>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80058a8:	697d      	ldr	r5, [r7, #20]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80058aa:	b18d      	cbz	r5, 80058d0 <create_chain+0x34>
 80058ac:	69fb      	ldr	r3, [r7, #28]
 80058ae:	42ab      	cmp	r3, r5
 80058b0:	bf98      	it	ls
 80058b2:	2501      	movls	r5, #1
 80058b4:	e00d      	b.n	80058d2 <create_chain+0x36>
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80058b6:	f7ff ff12 	bl	80056de <get_fat>
 80058ba:	4603      	mov	r3, r0
		if (cs < 2) return 1;				/* Invalid FAT value */
 80058bc:	2801      	cmp	r0, #1
 80058be:	d946      	bls.n	800594e <create_chain+0xb2>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80058c0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80058c4:	d048      	beq.n	8005958 <create_chain+0xbc>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80058c6:	69fa      	ldr	r2, [r7, #28]
 80058c8:	4282      	cmp	r2, r0
 80058ca:	d845      	bhi.n	8005958 <create_chain+0xbc>
		scl = clst;
 80058cc:	4645      	mov	r5, r8
 80058ce:	e000      	b.n	80058d2 <create_chain+0x36>
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80058d0:	2501      	movs	r5, #1
		ncl = scl;	/* Start cluster */
 80058d2:	462c      	mov	r4, r5
 80058d4:	e00c      	b.n	80058f0 <create_chain+0x54>
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80058d6:	4621      	mov	r1, r4
 80058d8:	4630      	mov	r0, r6
 80058da:	f7ff ff00 	bl	80056de <get_fat>
			if (cs == 0) break;				/* Found a free cluster */
 80058de:	4603      	mov	r3, r0
 80058e0:	b170      	cbz	r0, 8005900 <create_chain+0x64>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80058e2:	2801      	cmp	r0, #1
 80058e4:	d038      	beq.n	8005958 <create_chain+0xbc>
 80058e6:	f1b0 3fff 	cmp.w	r0, #4294967295
 80058ea:	d035      	beq.n	8005958 <create_chain+0xbc>
			if (ncl == scl) return 0;		/* No free cluster */
 80058ec:	42ac      	cmp	r4, r5
 80058ee:	d032      	beq.n	8005956 <create_chain+0xba>
			ncl++;							/* Next cluster */
 80058f0:	3401      	adds	r4, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80058f2:	69fb      	ldr	r3, [r7, #28]
 80058f4:	42a3      	cmp	r3, r4
 80058f6:	d8ee      	bhi.n	80058d6 <create_chain+0x3a>
				if (ncl > scl) return 0;	/* No free cluster */
 80058f8:	2d01      	cmp	r5, #1
 80058fa:	d92a      	bls.n	8005952 <create_chain+0xb6>
				ncl = 2;
 80058fc:	2402      	movs	r4, #2
 80058fe:	e7ea      	b.n	80058d6 <create_chain+0x3a>
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8005900:	f04f 32ff 	mov.w	r2, #4294967295
 8005904:	4621      	mov	r1, r4
 8005906:	4638      	mov	r0, r7
 8005908:	f7ff fe40 	bl	800558c <put_fat>
		if (res == FR_OK && clst != 0) {
 800590c:	4603      	mov	r3, r0
 800590e:	b910      	cbnz	r0, 8005916 <create_chain+0x7a>
 8005910:	f1b8 0f00 	cmp.w	r8, #0
 8005914:	d10e      	bne.n	8005934 <create_chain+0x98>
	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8005916:	b9a3      	cbnz	r3, 8005942 <create_chain+0xa6>
		fs->last_clst = ncl;
 8005918:	617c      	str	r4, [r7, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800591a:	69ba      	ldr	r2, [r7, #24]
 800591c:	69fb      	ldr	r3, [r7, #28]
 800591e:	3b02      	subs	r3, #2
 8005920:	429a      	cmp	r2, r3
 8005922:	d801      	bhi.n	8005928 <create_chain+0x8c>
 8005924:	3a01      	subs	r2, #1
 8005926:	61ba      	str	r2, [r7, #24]
		fs->fsi_flag |= 1;
 8005928:	793b      	ldrb	r3, [r7, #4]
 800592a:	f043 0301 	orr.w	r3, r3, #1
 800592e:	713b      	strb	r3, [r7, #4]
 8005930:	4623      	mov	r3, r4
 8005932:	e011      	b.n	8005958 <create_chain+0xbc>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8005934:	4622      	mov	r2, r4
 8005936:	4641      	mov	r1, r8
 8005938:	4638      	mov	r0, r7
 800593a:	f7ff fe27 	bl	800558c <put_fat>
 800593e:	4603      	mov	r3, r0
 8005940:	e7e9      	b.n	8005916 <create_chain+0x7a>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8005942:	2b01      	cmp	r3, #1
 8005944:	bf14      	ite	ne
 8005946:	2301      	movne	r3, #1
 8005948:	f04f 33ff 	moveq.w	r3, #4294967295
 800594c:	e004      	b.n	8005958 <create_chain+0xbc>
		if (cs < 2) return 1;				/* Invalid FAT value */
 800594e:	2301      	movs	r3, #1
 8005950:	e002      	b.n	8005958 <create_chain+0xbc>
				if (ncl > scl) return 0;	/* No free cluster */
 8005952:	2300      	movs	r3, #0
 8005954:	e000      	b.n	8005958 <create_chain+0xbc>
			if (ncl == scl) return 0;		/* No free cluster */
 8005956:	2300      	movs	r3, #0
}
 8005958:	4618      	mov	r0, r3
 800595a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800595e <remove_chain>:
{
 800595e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005962:	460c      	mov	r4, r1
	FATFS *fs = obj->fs;
 8005964:	6805      	ldr	r5, [r0, #0]
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8005966:	2901      	cmp	r1, #1
 8005968:	d931      	bls.n	80059ce <remove_chain+0x70>
 800596a:	4606      	mov	r6, r0
 800596c:	4611      	mov	r1, r2
 800596e:	69eb      	ldr	r3, [r5, #28]
 8005970:	42a3      	cmp	r3, r4
 8005972:	d92f      	bls.n	80059d4 <remove_chain+0x76>
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8005974:	b90a      	cbnz	r2, 800597a <remove_chain+0x1c>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8005976:	2700      	movs	r7, #0
 8005978:	e00a      	b.n	8005990 <remove_chain+0x32>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800597a:	f04f 32ff 	mov.w	r2, #4294967295
 800597e:	4628      	mov	r0, r5
 8005980:	f7ff fe04 	bl	800558c <put_fat>
		if (res != FR_OK) return res;
 8005984:	4684      	mov	ip, r0
 8005986:	2800      	cmp	r0, #0
 8005988:	d0f5      	beq.n	8005976 <remove_chain+0x18>
 800598a:	e025      	b.n	80059d8 <remove_chain+0x7a>
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800598c:	42a2      	cmp	r2, r4
 800598e:	d923      	bls.n	80059d8 <remove_chain+0x7a>
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8005990:	46a0      	mov	r8, r4
 8005992:	4621      	mov	r1, r4
 8005994:	4630      	mov	r0, r6
 8005996:	f7ff fea2 	bl	80056de <get_fat>
		if (nxt == 0) break;				/* Empty cluster? */
 800599a:	4604      	mov	r4, r0
 800599c:	b1f8      	cbz	r0, 80059de <remove_chain+0x80>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800599e:	2801      	cmp	r0, #1
 80059a0:	d020      	beq.n	80059e4 <remove_chain+0x86>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80059a2:	f1b0 3fff 	cmp.w	r0, #4294967295
 80059a6:	d020      	beq.n	80059ea <remove_chain+0x8c>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80059a8:	463a      	mov	r2, r7
 80059aa:	4641      	mov	r1, r8
 80059ac:	4628      	mov	r0, r5
 80059ae:	f7ff fded 	bl	800558c <put_fat>
			if (res != FR_OK) return res;
 80059b2:	4684      	mov	ip, r0
 80059b4:	b980      	cbnz	r0, 80059d8 <remove_chain+0x7a>
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80059b6:	69ab      	ldr	r3, [r5, #24]
 80059b8:	69ea      	ldr	r2, [r5, #28]
 80059ba:	1e91      	subs	r1, r2, #2
 80059bc:	428b      	cmp	r3, r1
 80059be:	d2e5      	bcs.n	800598c <remove_chain+0x2e>
			fs->free_clst++;
 80059c0:	3301      	adds	r3, #1
 80059c2:	61ab      	str	r3, [r5, #24]
			fs->fsi_flag |= 1;
 80059c4:	792b      	ldrb	r3, [r5, #4]
 80059c6:	f043 0301 	orr.w	r3, r3, #1
 80059ca:	712b      	strb	r3, [r5, #4]
 80059cc:	e7de      	b.n	800598c <remove_chain+0x2e>
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80059ce:	f04f 0c02 	mov.w	ip, #2
 80059d2:	e001      	b.n	80059d8 <remove_chain+0x7a>
 80059d4:	f04f 0c02 	mov.w	ip, #2
}
 80059d8:	4660      	mov	r0, ip
 80059da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	return FR_OK;
 80059de:	f04f 0c00 	mov.w	ip, #0
 80059e2:	e7f9      	b.n	80059d8 <remove_chain+0x7a>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80059e4:	f04f 0c02 	mov.w	ip, #2
 80059e8:	e7f6      	b.n	80059d8 <remove_chain+0x7a>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80059ea:	f04f 0c01 	mov.w	ip, #1
 80059ee:	e7f3      	b.n	80059d8 <remove_chain+0x7a>

080059f0 <dir_next>:
{
 80059f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80059f4:	6944      	ldr	r4, [r0, #20]
 80059f6:	3420      	adds	r4, #32
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80059f8:	69c3      	ldr	r3, [r0, #28]
 80059fa:	f5b4 1f00 	cmp.w	r4, #2097152	@ 0x200000
 80059fe:	d274      	bcs.n	8005aea <dir_next+0xfa>
 8005a00:	4605      	mov	r5, r0
 8005a02:	460e      	mov	r6, r1
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d070      	beq.n	8005aea <dir_next+0xfa>
	FATFS *fs = dp->obj.fs;
 8005a08:	6807      	ldr	r7, [r0, #0]
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8005a0a:	89b9      	ldrh	r1, [r7, #12]
 8005a0c:	fbb4 f2f1 	udiv	r2, r4, r1
 8005a10:	fb01 4212 	mls	r2, r1, r2, r4
 8005a14:	b93a      	cbnz	r2, 8005a26 <dir_next+0x36>
		dp->sect++;				/* Next sector */
 8005a16:	3301      	adds	r3, #1
 8005a18:	61c3      	str	r3, [r0, #28]
		if (!dp->clust) {		/* Static table */
 8005a1a:	6981      	ldr	r1, [r0, #24]
 8005a1c:	b9a1      	cbnz	r1, 8005a48 <dir_next+0x58>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8005a1e:	893b      	ldrh	r3, [r7, #8]
 8005a20:	ebb3 1f54 	cmp.w	r3, r4, lsr #5
 8005a24:	d90c      	bls.n	8005a40 <dir_next+0x50>
	dp->dptr = ofs;						/* Current entry */
 8005a26:	616c      	str	r4, [r5, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8005a28:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005a2c:	89ba      	ldrh	r2, [r7, #12]
 8005a2e:	fbb4 f1f2 	udiv	r1, r4, r2
 8005a32:	fb02 4411 	mls	r4, r2, r1, r4
 8005a36:	4423      	add	r3, r4
 8005a38:	622b      	str	r3, [r5, #32]
	return FR_OK;
 8005a3a:	2000      	movs	r0, #0
}
 8005a3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				dp->sect = 0; return FR_NO_FILE;
 8005a40:	2300      	movs	r3, #0
 8005a42:	61c3      	str	r3, [r0, #28]
 8005a44:	2004      	movs	r0, #4
 8005a46:	e7f9      	b.n	8005a3c <dir_next+0x4c>
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8005a48:	89ba      	ldrh	r2, [r7, #12]
 8005a4a:	fbb4 f2f2 	udiv	r2, r4, r2
 8005a4e:	897b      	ldrh	r3, [r7, #10]
 8005a50:	3b01      	subs	r3, #1
 8005a52:	ea12 0803 	ands.w	r8, r2, r3
 8005a56:	d1e6      	bne.n	8005a26 <dir_next+0x36>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8005a58:	f7ff fe41 	bl	80056de <get_fat>
 8005a5c:	4681      	mov	r9, r0
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8005a5e:	2801      	cmp	r0, #1
 8005a60:	d945      	bls.n	8005aee <dir_next+0xfe>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8005a62:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005a66:	d044      	beq.n	8005af2 <dir_next+0x102>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8005a68:	69fb      	ldr	r3, [r7, #28]
 8005a6a:	4283      	cmp	r3, r0
 8005a6c:	d835      	bhi.n	8005ada <dir_next+0xea>
					if (!stretch) {								/* If no stretch, report EOT */
 8005a6e:	b18e      	cbz	r6, 8005a94 <dir_next+0xa4>
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8005a70:	69a9      	ldr	r1, [r5, #24]
 8005a72:	4628      	mov	r0, r5
 8005a74:	f7ff ff12 	bl	800589c <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8005a78:	4681      	mov	r9, r0
 8005a7a:	2800      	cmp	r0, #0
 8005a7c:	d03b      	beq.n	8005af6 <dir_next+0x106>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8005a7e:	2801      	cmp	r0, #1
 8005a80:	d03b      	beq.n	8005afa <dir_next+0x10a>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005a82:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005a86:	d03a      	beq.n	8005afe <dir_next+0x10e>
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8005a88:	4638      	mov	r0, r7
 8005a8a:	f7ff fcb7 	bl	80053fc <sync_window>
 8005a8e:	b128      	cbz	r0, 8005a9c <dir_next+0xac>
 8005a90:	2001      	movs	r0, #1
 8005a92:	e7d3      	b.n	8005a3c <dir_next+0x4c>
						dp->sect = 0; return FR_NO_FILE;
 8005a94:	2300      	movs	r3, #0
 8005a96:	61eb      	str	r3, [r5, #28]
 8005a98:	2004      	movs	r0, #4
 8005a9a:	e7cf      	b.n	8005a3c <dir_next+0x4c>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8005a9c:	89ba      	ldrh	r2, [r7, #12]
 8005a9e:	2100      	movs	r1, #0
 8005aa0:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8005aa4:	f7ff fb45 	bl	8005132 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8005aa8:	4649      	mov	r1, r9
 8005aaa:	4638      	mov	r0, r7
 8005aac:	f7ff fc22 	bl	80052f4 <clust2sect>
 8005ab0:	6378      	str	r0, [r7, #52]	@ 0x34
 8005ab2:	897b      	ldrh	r3, [r7, #10]
 8005ab4:	b16b      	cbz	r3, 8005ad2 <dir_next+0xe2>
						fs->wflag = 1;
 8005ab6:	2601      	movs	r6, #1
 8005ab8:	70fe      	strb	r6, [r7, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8005aba:	4638      	mov	r0, r7
 8005abc:	f7ff fc9e 	bl	80053fc <sync_window>
 8005ac0:	b9f8      	cbnz	r0, 8005b02 <dir_next+0x112>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8005ac2:	f108 0801 	add.w	r8, r8, #1
 8005ac6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ac8:	3301      	adds	r3, #1
 8005aca:	637b      	str	r3, [r7, #52]	@ 0x34
 8005acc:	897b      	ldrh	r3, [r7, #10]
 8005ace:	4543      	cmp	r3, r8
 8005ad0:	d8f2      	bhi.n	8005ab8 <dir_next+0xc8>
					fs->winsect -= n;							/* Restore window offset */
 8005ad2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ad4:	eba3 0308 	sub.w	r3, r3, r8
 8005ad8:	637b      	str	r3, [r7, #52]	@ 0x34
				dp->clust = clst;		/* Initialize data for new cluster */
 8005ada:	f8c5 9018 	str.w	r9, [r5, #24]
				dp->sect = clust2sect(fs, clst);
 8005ade:	4649      	mov	r1, r9
 8005ae0:	4638      	mov	r0, r7
 8005ae2:	f7ff fc07 	bl	80052f4 <clust2sect>
 8005ae6:	61e8      	str	r0, [r5, #28]
 8005ae8:	e79d      	b.n	8005a26 <dir_next+0x36>
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8005aea:	2004      	movs	r0, #4
 8005aec:	e7a6      	b.n	8005a3c <dir_next+0x4c>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8005aee:	2002      	movs	r0, #2
 8005af0:	e7a4      	b.n	8005a3c <dir_next+0x4c>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8005af2:	2001      	movs	r0, #1
 8005af4:	e7a2      	b.n	8005a3c <dir_next+0x4c>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8005af6:	2007      	movs	r0, #7
 8005af8:	e7a0      	b.n	8005a3c <dir_next+0x4c>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8005afa:	2002      	movs	r0, #2
 8005afc:	e79e      	b.n	8005a3c <dir_next+0x4c>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005afe:	2001      	movs	r0, #1
 8005b00:	e79c      	b.n	8005a3c <dir_next+0x4c>
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8005b02:	2001      	movs	r0, #1
 8005b04:	e79a      	b.n	8005a3c <dir_next+0x4c>

08005b06 <dir_register>:
{
 8005b06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b08:	4604      	mov	r4, r0
	FATFS *fs = dp->obj.fs;
 8005b0a:	6806      	ldr	r6, [r0, #0]
	res = dir_sdi(dp, 0);
 8005b0c:	2100      	movs	r1, #0
 8005b0e:	f7ff fe65 	bl	80057dc <dir_sdi>
	if (res == FR_OK) {
 8005b12:	4605      	mov	r5, r0
 8005b14:	bb38      	cbnz	r0, 8005b66 <dir_register+0x60>
			res = dir_next(dp, 1);
 8005b16:	2701      	movs	r7, #1
 8005b18:	e005      	b.n	8005b26 <dir_register+0x20>
 8005b1a:	4639      	mov	r1, r7
 8005b1c:	4620      	mov	r0, r4
 8005b1e:	f7ff ff67 	bl	80059f0 <dir_next>
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8005b22:	4605      	mov	r5, r0
 8005b24:	b9f8      	cbnz	r0, 8005b66 <dir_register+0x60>
			res = move_window(fs, dp->sect);
 8005b26:	69e1      	ldr	r1, [r4, #28]
 8005b28:	4630      	mov	r0, r6
 8005b2a:	f7ff fc94 	bl	8005456 <move_window>
			if (res != FR_OK) break;
 8005b2e:	4605      	mov	r5, r0
 8005b30:	b9c8      	cbnz	r0, 8005b66 <dir_register+0x60>
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8005b32:	6a23      	ldr	r3, [r4, #32]
 8005b34:	781b      	ldrb	r3, [r3, #0]
 8005b36:	2be5      	cmp	r3, #229	@ 0xe5
 8005b38:	d001      	beq.n	8005b3e <dir_register+0x38>
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d1ed      	bne.n	8005b1a <dir_register+0x14>
		res = move_window(fs, dp->sect);
 8005b3e:	69e1      	ldr	r1, [r4, #28]
 8005b40:	4630      	mov	r0, r6
 8005b42:	f7ff fc88 	bl	8005456 <move_window>
		if (res == FR_OK) {
 8005b46:	4605      	mov	r5, r0
 8005b48:	b988      	cbnz	r0, 8005b6e <dir_register+0x68>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8005b4a:	2220      	movs	r2, #32
 8005b4c:	2100      	movs	r1, #0
 8005b4e:	6a20      	ldr	r0, [r4, #32]
 8005b50:	f7ff faef 	bl	8005132 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8005b54:	220b      	movs	r2, #11
 8005b56:	f104 0124 	add.w	r1, r4, #36	@ 0x24
 8005b5a:	6a20      	ldr	r0, [r4, #32]
 8005b5c:	f7ff fadf 	bl	800511e <mem_cpy>
			fs->wflag = 1;
 8005b60:	2301      	movs	r3, #1
 8005b62:	70f3      	strb	r3, [r6, #3]
 8005b64:	e003      	b.n	8005b6e <dir_register+0x68>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8005b66:	2d04      	cmp	r5, #4
 8005b68:	d003      	beq.n	8005b72 <dir_register+0x6c>
	if (res == FR_OK) {
 8005b6a:	2d00      	cmp	r5, #0
 8005b6c:	d0e7      	beq.n	8005b3e <dir_register+0x38>
}
 8005b6e:	4628      	mov	r0, r5
 8005b70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8005b72:	2507      	movs	r5, #7
 8005b74:	e7fb      	b.n	8005b6e <dir_register+0x68>

08005b76 <dir_read>:
{
 8005b76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b78:	4604      	mov	r4, r0
 8005b7a:	460f      	mov	r7, r1
	FATFS *fs = dp->obj.fs;
 8005b7c:	6805      	ldr	r5, [r0, #0]
	FRESULT res = FR_NO_FILE;
 8005b7e:	f04f 0c04 	mov.w	ip, #4
		res = dir_next(dp, 0);		/* Next entry */
 8005b82:	2600      	movs	r6, #0
	while (dp->sect) {
 8005b84:	e005      	b.n	8005b92 <dir_read+0x1c>
		res = dir_next(dp, 0);		/* Next entry */
 8005b86:	4631      	mov	r1, r6
 8005b88:	4620      	mov	r0, r4
 8005b8a:	f7ff ff31 	bl	80059f0 <dir_next>
		if (res != FR_OK) break;
 8005b8e:	4684      	mov	ip, r0
 8005b90:	bb10      	cbnz	r0, 8005bd8 <dir_read+0x62>
	while (dp->sect) {
 8005b92:	69e1      	ldr	r1, [r4, #28]
 8005b94:	b1d1      	cbz	r1, 8005bcc <dir_read+0x56>
		res = move_window(fs, dp->sect);
 8005b96:	4628      	mov	r0, r5
 8005b98:	f7ff fc5d 	bl	8005456 <move_window>
		if (res != FR_OK) break;
 8005b9c:	4684      	mov	ip, r0
 8005b9e:	b9d8      	cbnz	r0, 8005bd8 <dir_read+0x62>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8005ba0:	6a23      	ldr	r3, [r4, #32]
 8005ba2:	781a      	ldrb	r2, [r3, #0]
		if (c == 0) {
 8005ba4:	b1b2      	cbz	r2, 8005bd4 <dir_read+0x5e>
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8005ba6:	7adb      	ldrb	r3, [r3, #11]
 8005ba8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005bac:	71a3      	strb	r3, [r4, #6]
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 8005bae:	2ae5      	cmp	r2, #229	@ 0xe5
 8005bb0:	bf18      	it	ne
 8005bb2:	2a2e      	cmpne	r2, #46	@ 0x2e
 8005bb4:	d0e7      	beq.n	8005b86 <dir_read+0x10>
 8005bb6:	2b0f      	cmp	r3, #15
 8005bb8:	d0e5      	beq.n	8005b86 <dir_read+0x10>
 8005bba:	f023 0320 	bic.w	r3, r3, #32
 8005bbe:	2b08      	cmp	r3, #8
 8005bc0:	bf14      	ite	ne
 8005bc2:	2300      	movne	r3, #0
 8005bc4:	2301      	moveq	r3, #1
 8005bc6:	42bb      	cmp	r3, r7
 8005bc8:	d1dd      	bne.n	8005b86 <dir_read+0x10>
 8005bca:	e007      	b.n	8005bdc <dir_read+0x66>
	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8005bcc:	f1bc 0f00 	cmp.w	ip, #0
 8005bd0:	d004      	beq.n	8005bdc <dir_read+0x66>
 8005bd2:	e001      	b.n	8005bd8 <dir_read+0x62>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8005bd4:	f04f 0c04 	mov.w	ip, #4
	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8005bd8:	2300      	movs	r3, #0
 8005bda:	61e3      	str	r3, [r4, #28]
}
 8005bdc:	4660      	mov	r0, ip
 8005bde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005be0 <check_fs>:
{
 8005be0:	b538      	push	{r3, r4, r5, lr}
 8005be2:	4604      	mov	r4, r0
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8005be4:	2300      	movs	r3, #0
 8005be6:	70c3      	strb	r3, [r0, #3]
 8005be8:	f04f 33ff 	mov.w	r3, #4294967295
 8005bec:	6343      	str	r3, [r0, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8005bee:	f7ff fc32 	bl	8005456 <move_window>
 8005bf2:	bb48      	cbnz	r0, 8005c48 <check_fs+0x68>
 8005bf4:	4605      	mov	r5, r0
	rv = rv << 8 | ptr[0];
 8005bf6:	f894 2237 	ldrb.w	r2, [r4, #567]	@ 0x237
 8005bfa:	f894 3236 	ldrb.w	r3, [r4, #566]	@ 0x236
 8005bfe:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8005c02:	b21b      	sxth	r3, r3
 8005c04:	4a13      	ldr	r2, [pc, #76]	@ (8005c54 <check_fs+0x74>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d120      	bne.n	8005c4c <check_fs+0x6c>
	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8005c0a:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 8005c0e:	2be9      	cmp	r3, #233	@ 0xe9
 8005c10:	d007      	beq.n	8005c22 <check_fs+0x42>
 8005c12:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005c14:	f003 13ff 	and.w	r3, r3, #16711935	@ 0xff00ff
 8005c18:	4a0f      	ldr	r2, [pc, #60]	@ (8005c58 <check_fs+0x78>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d001      	beq.n	8005c22 <check_fs+0x42>
	return 2;
 8005c1e:	2502      	movs	r5, #2
 8005c20:	e015      	b.n	8005c4e <check_fs+0x6e>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8005c22:	f104 006e 	add.w	r0, r4, #110	@ 0x6e
 8005c26:	f7ff fa67 	bl	80050f8 <ld_dword>
 8005c2a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8005c2e:	4b0b      	ldr	r3, [pc, #44]	@ (8005c5c <check_fs+0x7c>)
 8005c30:	4298      	cmp	r0, r3
 8005c32:	d00c      	beq.n	8005c4e <check_fs+0x6e>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8005c34:	f104 008a 	add.w	r0, r4, #138	@ 0x8a
 8005c38:	f7ff fa5e 	bl	80050f8 <ld_dword>
 8005c3c:	4d08      	ldr	r5, [pc, #32]	@ (8005c60 <check_fs+0x80>)
 8005c3e:	1b45      	subs	r5, r0, r5
 8005c40:	bf18      	it	ne
 8005c42:	2501      	movne	r5, #1
 8005c44:	006d      	lsls	r5, r5, #1
 8005c46:	e002      	b.n	8005c4e <check_fs+0x6e>
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8005c48:	2504      	movs	r5, #4
 8005c4a:	e000      	b.n	8005c4e <check_fs+0x6e>
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8005c4c:	2503      	movs	r5, #3
}
 8005c4e:	4628      	mov	r0, r5
 8005c50:	bd38      	pop	{r3, r4, r5, pc}
 8005c52:	bf00      	nop
 8005c54:	ffffaa55 	.word	0xffffaa55
 8005c58:	009000eb 	.word	0x009000eb
 8005c5c:	00544146 	.word	0x00544146
 8005c60:	33544146 	.word	0x33544146

08005c64 <find_volume>:
{
 8005c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c68:	b087      	sub	sp, #28
 8005c6a:	460f      	mov	r7, r1
 8005c6c:	4614      	mov	r4, r2
	*rfs = 0;
 8005c6e:	2300      	movs	r3, #0
 8005c70:	600b      	str	r3, [r1, #0]
	vol = get_ldnumber(path);
 8005c72:	f7ff fb9b 	bl	80053ac <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8005c76:	1e06      	subs	r6, r0, #0
 8005c78:	f2c0 8134 	blt.w	8005ee4 <find_volume+0x280>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8005c7c:	4bb1      	ldr	r3, [pc, #708]	@ (8005f44 <find_volume+0x2e0>)
 8005c7e:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8005c82:	2d00      	cmp	r5, #0
 8005c84:	f000 8130 	beq.w	8005ee8 <find_volume+0x284>
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 8005c88:	6928      	ldr	r0, [r5, #16]
 8005c8a:	f000 ff9f 	bl	8006bcc <ff_req_grant>
	ENTER_FF(fs);						/* Lock the volume */
 8005c8e:	2800      	cmp	r0, #0
 8005c90:	f000 812f 	beq.w	8005ef2 <find_volume+0x28e>
	*rfs = fs;							/* Return pointer to the file system object */
 8005c94:	603d      	str	r5, [r7, #0]
	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8005c96:	f004 04fe 	and.w	r4, r4, #254	@ 0xfe
	if (fs->fs_type) {					/* If the volume has been mounted */
 8005c9a:	782b      	ldrb	r3, [r5, #0]
 8005c9c:	b16b      	cbz	r3, 8005cba <find_volume+0x56>
		stat = disk_status(fs->drv);
 8005c9e:	7868      	ldrb	r0, [r5, #1]
 8005ca0:	f7ff f9e0 	bl	8005064 <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8005ca4:	f010 0f01 	tst.w	r0, #1
 8005ca8:	d107      	bne.n	8005cba <find_volume+0x56>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8005caa:	2c00      	cmp	r4, #0
 8005cac:	f000 811d 	beq.w	8005eea <find_volume+0x286>
				return FR_WRITE_PROTECTED;
 8005cb0:	f010 0404 	ands.w	r4, r0, #4
 8005cb4:	bf18      	it	ne
 8005cb6:	240a      	movne	r4, #10
 8005cb8:	e117      	b.n	8005eea <find_volume+0x286>
	fs->fs_type = 0;					/* Clear the file system object */
 8005cba:	2300      	movs	r3, #0
 8005cbc:	702b      	strb	r3, [r5, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8005cbe:	b2f0      	uxtb	r0, r6
 8005cc0:	7068      	strb	r0, [r5, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8005cc2:	f7ff f9db 	bl	800507c <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8005cc6:	f010 0f01 	tst.w	r0, #1
 8005cca:	f040 8114 	bne.w	8005ef6 <find_volume+0x292>
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8005cce:	b11c      	cbz	r4, 8005cd8 <find_volume+0x74>
 8005cd0:	f010 0f04 	tst.w	r0, #4
 8005cd4:	f040 8111 	bne.w	8005efa <find_volume+0x296>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8005cd8:	f105 020c 	add.w	r2, r5, #12
 8005cdc:	2102      	movs	r1, #2
 8005cde:	7868      	ldrb	r0, [r5, #1]
 8005ce0:	f7ff f9fc 	bl	80050dc <disk_ioctl>
 8005ce4:	4604      	mov	r4, r0
 8005ce6:	2800      	cmp	r0, #0
 8005ce8:	f040 8109 	bne.w	8005efe <find_volume+0x29a>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8005cec:	89aa      	ldrh	r2, [r5, #12]
 8005cee:	f5a2 7300 	sub.w	r3, r2, #512	@ 0x200
 8005cf2:	b29b      	uxth	r3, r3
 8005cf4:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 8005cf8:	f200 8103 	bhi.w	8005f02 <find_volume+0x29e>
 8005cfc:	1e53      	subs	r3, r2, #1
 8005cfe:	4213      	tst	r3, r2
 8005d00:	d001      	beq.n	8005d06 <find_volume+0xa2>
 8005d02:	2401      	movs	r4, #1
 8005d04:	e0f1      	b.n	8005eea <find_volume+0x286>
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8005d06:	2100      	movs	r1, #0
 8005d08:	4628      	mov	r0, r5
 8005d0a:	f7ff ff69 	bl	8005be0 <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8005d0e:	2802      	cmp	r0, #2
 8005d10:	f000 8089 	beq.w	8005e26 <find_volume+0x1c2>
	bsect = 0;
 8005d14:	2600      	movs	r6, #0
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8005d16:	2804      	cmp	r0, #4
 8005d18:	f000 80f5 	beq.w	8005f06 <find_volume+0x2a2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8005d1c:	2801      	cmp	r0, #1
 8005d1e:	f200 80f4 	bhi.w	8005f0a <find_volume+0x2a6>
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8005d22:	f8b5 a00c 	ldrh.w	sl, [r5, #12]
	rv = rv << 8 | ptr[0];
 8005d26:	f895 2044 	ldrb.w	r2, [r5, #68]	@ 0x44
 8005d2a:	f895 3043 	ldrb.w	r3, [r5, #67]	@ 0x43
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8005d2e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005d32:	459a      	cmp	sl, r3
 8005d34:	f040 80eb 	bne.w	8005f0e <find_volume+0x2aa>
	rv = rv << 8 | ptr[0];
 8005d38:	f895 304f 	ldrb.w	r3, [r5, #79]	@ 0x4f
 8005d3c:	f895 704e 	ldrb.w	r7, [r5, #78]	@ 0x4e
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8005d40:	ea57 2703 	orrs.w	r7, r7, r3, lsl #8
 8005d44:	d104      	bne.n	8005d50 <find_volume+0xec>
 8005d46:	f105 005c 	add.w	r0, r5, #92	@ 0x5c
 8005d4a:	f7ff f9d5 	bl	80050f8 <ld_dword>
 8005d4e:	4607      	mov	r7, r0
		fs->fsize = fasize;
 8005d50:	622f      	str	r7, [r5, #32]
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8005d52:	f895 9048 	ldrb.w	r9, [r5, #72]	@ 0x48
 8005d56:	f885 9002 	strb.w	r9, [r5, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8005d5a:	f109 33ff 	add.w	r3, r9, #4294967295
 8005d5e:	b2db      	uxtb	r3, r3
 8005d60:	2b01      	cmp	r3, #1
 8005d62:	f200 80d6 	bhi.w	8005f12 <find_volume+0x2ae>
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8005d66:	f895 b045 	ldrb.w	fp, [r5, #69]	@ 0x45
 8005d6a:	f8a5 b00a 	strh.w	fp, [r5, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8005d6e:	f1bb 0f00 	cmp.w	fp, #0
 8005d72:	f000 80d0 	beq.w	8005f16 <find_volume+0x2b2>
 8005d76:	f10b 33ff 	add.w	r3, fp, #4294967295
 8005d7a:	ea13 0f0b 	tst.w	r3, fp
 8005d7e:	f040 80cc 	bne.w	8005f1a <find_volume+0x2b6>
	rv = rv << 8 | ptr[0];
 8005d82:	f895 304a 	ldrb.w	r3, [r5, #74]	@ 0x4a
 8005d86:	f895 8049 	ldrb.w	r8, [r5, #73]	@ 0x49
 8005d8a:	ea48 2803 	orr.w	r8, r8, r3, lsl #8
 8005d8e:	fa0f f388 	sxth.w	r3, r8
 8005d92:	9301      	str	r3, [sp, #4]
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8005d94:	f8a5 8008 	strh.w	r8, [r5, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8005d98:	ea4f 125a 	mov.w	r2, sl, lsr #5
 8005d9c:	9200      	str	r2, [sp, #0]
 8005d9e:	fbb8 f3f2 	udiv	r3, r8, r2
 8005da2:	fb02 8313 	mls	r3, r2, r3, r8
 8005da6:	b29b      	uxth	r3, r3
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	f040 80b8 	bne.w	8005f1e <find_volume+0x2ba>
	rv = rv << 8 | ptr[0];
 8005dae:	f895 304c 	ldrb.w	r3, [r5, #76]	@ 0x4c
 8005db2:	f895 004b 	ldrb.w	r0, [r5, #75]	@ 0x4b
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8005db6:	ea50 2003 	orrs.w	r0, r0, r3, lsl #8
 8005dba:	d103      	bne.n	8005dc4 <find_volume+0x160>
 8005dbc:	f105 0058 	add.w	r0, r5, #88	@ 0x58
 8005dc0:	f7ff f99a 	bl	80050f8 <ld_dword>
	rv = rv << 8 | ptr[0];
 8005dc4:	f895 3047 	ldrb.w	r3, [r5, #71]	@ 0x47
 8005dc8:	f895 2046 	ldrb.w	r2, [r5, #70]	@ 0x46
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8005dcc:	ea52 2203 	orrs.w	r2, r2, r3, lsl #8
 8005dd0:	f000 80a7 	beq.w	8005f22 <find_volume+0x2be>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8005dd4:	fb07 f909 	mul.w	r9, r7, r9
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8005dd8:	9b00      	ldr	r3, [sp, #0]
 8005dda:	fbb8 f3f3 	udiv	r3, r8, r3
 8005dde:	4413      	add	r3, r2
 8005de0:	444b      	add	r3, r9
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8005de2:	4298      	cmp	r0, r3
 8005de4:	f0c0 809f 	bcc.w	8005f26 <find_volume+0x2c2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8005de8:	1ac0      	subs	r0, r0, r3
 8005dea:	fbb0 f1fb 	udiv	r1, r0, fp
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8005dee:	4558      	cmp	r0, fp
 8005df0:	f0c0 809b 	bcc.w	8005f2a <find_volume+0x2c6>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8005df4:	f64f 70f5 	movw	r0, #65525	@ 0xfff5
 8005df8:	4281      	cmp	r1, r0
 8005dfa:	f200 80ab 	bhi.w	8005f54 <find_volume+0x2f0>
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8005dfe:	f640 70f5 	movw	r0, #4085	@ 0xff5
 8005e02:	4281      	cmp	r1, r0
 8005e04:	f240 80d8 	bls.w	8005fb8 <find_volume+0x354>
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8005e08:	3102      	adds	r1, #2
 8005e0a:	61e9      	str	r1, [r5, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8005e0c:	626e      	str	r6, [r5, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8005e0e:	4432      	add	r2, r6
 8005e10:	62aa      	str	r2, [r5, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8005e12:	4433      	add	r3, r6
 8005e14:	632b      	str	r3, [r5, #48]	@ 0x30
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8005e16:	f1b8 0f00 	cmp.w	r8, #0
 8005e1a:	f000 808e 	beq.w	8005f3a <find_volume+0x2d6>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8005e1e:	444a      	add	r2, r9
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8005e20:	004b      	lsls	r3, r1, #1
 8005e22:	2102      	movs	r1, #2
 8005e24:	e0da      	b.n	8005fdc <find_volume+0x378>
 8005e26:	af02      	add	r7, sp, #8
 8005e28:	f505 76ff 	add.w	r6, r5, #510	@ 0x1fe
 8005e2c:	f205 293e 	addw	r9, r5, #574	@ 0x23e
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8005e30:	46b8      	mov	r8, r7
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8005e32:	f04f 0a00 	mov.w	sl, #0
 8005e36:	e005      	b.n	8005e44 <find_volume+0x1e0>
 8005e38:	4650      	mov	r0, sl
 8005e3a:	f848 0b04 	str.w	r0, [r8], #4
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8005e3e:	3610      	adds	r6, #16
 8005e40:	454e      	cmp	r6, r9
 8005e42:	d007      	beq.n	8005e54 <find_volume+0x1f0>
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8005e44:	f816 3c04 	ldrb.w	r3, [r6, #-4]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d0f5      	beq.n	8005e38 <find_volume+0x1d4>
 8005e4c:	4630      	mov	r0, r6
 8005e4e:	f7ff f953 	bl	80050f8 <ld_dword>
 8005e52:	e7f2      	b.n	8005e3a <find_volume+0x1d6>
 8005e54:	f107 0810 	add.w	r8, r7, #16
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8005e58:	f04f 0903 	mov.w	r9, #3
 8005e5c:	e009      	b.n	8005e72 <find_volume+0x20e>
 8005e5e:	4631      	mov	r1, r6
 8005e60:	4628      	mov	r0, r5
 8005e62:	f7ff febd 	bl	8005be0 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8005e66:	2801      	cmp	r0, #1
 8005e68:	f67f af5b 	bls.w	8005d22 <find_volume+0xbe>
 8005e6c:	45b8      	cmp	r8, r7
 8005e6e:	f43f af52 	beq.w	8005d16 <find_volume+0xb2>
			bsect = br[i];
 8005e72:	f857 6b04 	ldr.w	r6, [r7], #4
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8005e76:	2e00      	cmp	r6, #0
 8005e78:	d1f1      	bne.n	8005e5e <find_volume+0x1fa>
 8005e7a:	4648      	mov	r0, r9
 8005e7c:	e7f6      	b.n	8005e6c <find_volume+0x208>
			&& move_window(fs, bsect + 1) == FR_OK)
 8005e7e:	1c71      	adds	r1, r6, #1
 8005e80:	4628      	mov	r0, r5
 8005e82:	f7ff fae8 	bl	8005456 <move_window>
 8005e86:	bb58      	cbnz	r0, 8005ee0 <find_volume+0x27c>
			fs->fsi_flag = 0;
 8005e88:	2300      	movs	r3, #0
 8005e8a:	712b      	strb	r3, [r5, #4]
	rv = rv << 8 | ptr[0];
 8005e8c:	f895 2237 	ldrb.w	r2, [r5, #567]	@ 0x237
 8005e90:	f895 3236 	ldrb.w	r3, [r5, #566]	@ 0x236
 8005e94:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8005e98:	b21b      	sxth	r3, r3
 8005e9a:	4a2b      	ldr	r2, [pc, #172]	@ (8005f48 <find_volume+0x2e4>)
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d001      	beq.n	8005ea4 <find_volume+0x240>
		fmt = FS_FAT32;
 8005ea0:	2103      	movs	r1, #3
 8005ea2:	e0a9      	b.n	8005ff8 <find_volume+0x394>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8005ea4:	f105 0038 	add.w	r0, r5, #56	@ 0x38
 8005ea8:	f7ff f926 	bl	80050f8 <ld_dword>
 8005eac:	4b27      	ldr	r3, [pc, #156]	@ (8005f4c <find_volume+0x2e8>)
 8005eae:	4298      	cmp	r0, r3
 8005eb0:	d001      	beq.n	8005eb6 <find_volume+0x252>
		fmt = FS_FAT32;
 8005eb2:	2103      	movs	r1, #3
 8005eb4:	e0a0      	b.n	8005ff8 <find_volume+0x394>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8005eb6:	f505 7007 	add.w	r0, r5, #540	@ 0x21c
 8005eba:	f7ff f91d 	bl	80050f8 <ld_dword>
 8005ebe:	4b24      	ldr	r3, [pc, #144]	@ (8005f50 <find_volume+0x2ec>)
 8005ec0:	4298      	cmp	r0, r3
 8005ec2:	d001      	beq.n	8005ec8 <find_volume+0x264>
		fmt = FS_FAT32;
 8005ec4:	2103      	movs	r1, #3
 8005ec6:	e097      	b.n	8005ff8 <find_volume+0x394>
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8005ec8:	f505 7008 	add.w	r0, r5, #544	@ 0x220
 8005ecc:	f7ff f914 	bl	80050f8 <ld_dword>
 8005ed0:	61a8      	str	r0, [r5, #24]
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8005ed2:	f505 7009 	add.w	r0, r5, #548	@ 0x224
 8005ed6:	f7ff f90f 	bl	80050f8 <ld_dword>
 8005eda:	6168      	str	r0, [r5, #20]
		fmt = FS_FAT32;
 8005edc:	2103      	movs	r1, #3
 8005ede:	e08b      	b.n	8005ff8 <find_volume+0x394>
 8005ee0:	2103      	movs	r1, #3
 8005ee2:	e089      	b.n	8005ff8 <find_volume+0x394>
	if (vol < 0) return FR_INVALID_DRIVE;
 8005ee4:	240b      	movs	r4, #11
 8005ee6:	e000      	b.n	8005eea <find_volume+0x286>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8005ee8:	240c      	movs	r4, #12
}
 8005eea:	4620      	mov	r0, r4
 8005eec:	b007      	add	sp, #28
 8005eee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	ENTER_FF(fs);						/* Lock the volume */
 8005ef2:	240f      	movs	r4, #15
 8005ef4:	e7f9      	b.n	8005eea <find_volume+0x286>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8005ef6:	2403      	movs	r4, #3
 8005ef8:	e7f7      	b.n	8005eea <find_volume+0x286>
		return FR_WRITE_PROTECTED;
 8005efa:	240a      	movs	r4, #10
 8005efc:	e7f5      	b.n	8005eea <find_volume+0x286>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8005efe:	2401      	movs	r4, #1
 8005f00:	e7f3      	b.n	8005eea <find_volume+0x286>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8005f02:	2401      	movs	r4, #1
 8005f04:	e7f1      	b.n	8005eea <find_volume+0x286>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8005f06:	2401      	movs	r4, #1
 8005f08:	e7ef      	b.n	8005eea <find_volume+0x286>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8005f0a:	240d      	movs	r4, #13
 8005f0c:	e7ed      	b.n	8005eea <find_volume+0x286>
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8005f0e:	240d      	movs	r4, #13
 8005f10:	e7eb      	b.n	8005eea <find_volume+0x286>
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8005f12:	240d      	movs	r4, #13
 8005f14:	e7e9      	b.n	8005eea <find_volume+0x286>
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8005f16:	240d      	movs	r4, #13
 8005f18:	e7e7      	b.n	8005eea <find_volume+0x286>
 8005f1a:	240d      	movs	r4, #13
 8005f1c:	e7e5      	b.n	8005eea <find_volume+0x286>
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8005f1e:	240d      	movs	r4, #13
 8005f20:	e7e3      	b.n	8005eea <find_volume+0x286>
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8005f22:	240d      	movs	r4, #13
 8005f24:	e7e1      	b.n	8005eea <find_volume+0x286>
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8005f26:	240d      	movs	r4, #13
 8005f28:	e7df      	b.n	8005eea <find_volume+0x286>
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8005f2a:	240d      	movs	r4, #13
 8005f2c:	e7dd      	b.n	8005eea <find_volume+0x286>
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8005f2e:	240d      	movs	r4, #13
 8005f30:	e7db      	b.n	8005eea <find_volume+0x286>
 8005f32:	240d      	movs	r4, #13
 8005f34:	e7d9      	b.n	8005eea <find_volume+0x286>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8005f36:	240d      	movs	r4, #13
 8005f38:	e7d7      	b.n	8005eea <find_volume+0x286>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8005f3a:	240d      	movs	r4, #13
 8005f3c:	e7d5      	b.n	8005eea <find_volume+0x286>
 8005f3e:	240d      	movs	r4, #13
 8005f40:	e7d3      	b.n	8005eea <find_volume+0x286>
 8005f42:	bf00      	nop
 8005f44:	200112f4 	.word	0x200112f4
 8005f48:	ffffaa55 	.word	0xffffaa55
 8005f4c:	41615252 	.word	0x41615252
 8005f50:	61417272 	.word	0x61417272
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8005f54:	f101 0802 	add.w	r8, r1, #2
 8005f58:	f8c5 801c 	str.w	r8, [r5, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8005f5c:	626e      	str	r6, [r5, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8005f5e:	4432      	add	r2, r6
 8005f60:	62aa      	str	r2, [r5, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8005f62:	4433      	add	r3, r6
 8005f64:	632b      	str	r3, [r5, #48]	@ 0x30
	rv = rv << 8 | ptr[0];
 8005f66:	f895 3063 	ldrb.w	r3, [r5, #99]	@ 0x63
 8005f6a:	f895 2062 	ldrb.w	r2, [r5, #98]	@ 0x62
 8005f6e:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8005f72:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8005f76:	4313      	orrs	r3, r2
 8005f78:	d1dd      	bne.n	8005f36 <find_volume+0x2d2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8005f7a:	f105 0064 	add.w	r0, r5, #100	@ 0x64
 8005f7e:	f7ff f8bb 	bl	80050f8 <ld_dword>
 8005f82:	62e8      	str	r0, [r5, #44]	@ 0x2c
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8005f84:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005f88:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 8005f8c:	fbb3 f3fa 	udiv	r3, r3, sl
 8005f90:	429f      	cmp	r7, r3
 8005f92:	d3cc      	bcc.n	8005f2e <find_volume+0x2ca>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8005f94:	f04f 33ff 	mov.w	r3, #4294967295
 8005f98:	61ab      	str	r3, [r5, #24]
 8005f9a:	616b      	str	r3, [r5, #20]
		fs->fsi_flag = 0x80;
 8005f9c:	2380      	movs	r3, #128	@ 0x80
 8005f9e:	712b      	strb	r3, [r5, #4]
	rv = rv << 8 | ptr[0];
 8005fa0:	f895 2069 	ldrb.w	r2, [r5, #105]	@ 0x69
 8005fa4:	f895 3068 	ldrb.w	r3, [r5, #104]	@ 0x68
 8005fa8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8005fac:	b21b      	sxth	r3, r3
 8005fae:	2b01      	cmp	r3, #1
 8005fb0:	f43f af65 	beq.w	8005e7e <find_volume+0x21a>
		fmt = FS_FAT32;
 8005fb4:	2103      	movs	r1, #3
 8005fb6:	e01f      	b.n	8005ff8 <find_volume+0x394>
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8005fb8:	3102      	adds	r1, #2
 8005fba:	61e9      	str	r1, [r5, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8005fbc:	626e      	str	r6, [r5, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8005fbe:	4432      	add	r2, r6
 8005fc0:	62aa      	str	r2, [r5, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8005fc2:	4433      	add	r3, r6
 8005fc4:	632b      	str	r3, [r5, #48]	@ 0x30
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8005fc6:	f1b8 0f00 	cmp.w	r8, #0
 8005fca:	d0b8      	beq.n	8005f3e <find_volume+0x2da>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8005fcc:	444a      	add	r2, r9
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8005fce:	eb01 0341 	add.w	r3, r1, r1, lsl #1
 8005fd2:	f001 0101 	and.w	r1, r1, #1
 8005fd6:	eb01 0353 	add.w	r3, r1, r3, lsr #1
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8005fda:	2101      	movs	r1, #1
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8005fdc:	62ea      	str	r2, [r5, #44]	@ 0x2c
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8005fde:	f10a 32ff 	add.w	r2, sl, #4294967295
 8005fe2:	4413      	add	r3, r2
 8005fe4:	fbb3 f3fa 	udiv	r3, r3, sl
 8005fe8:	429f      	cmp	r7, r3
 8005fea:	d3a2      	bcc.n	8005f32 <find_volume+0x2ce>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8005fec:	f04f 33ff 	mov.w	r3, #4294967295
 8005ff0:	61ab      	str	r3, [r5, #24]
 8005ff2:	616b      	str	r3, [r5, #20]
		fs->fsi_flag = 0x80;
 8005ff4:	2380      	movs	r3, #128	@ 0x80
 8005ff6:	712b      	strb	r3, [r5, #4]
	fs->fs_type = fmt;		/* FAT sub-type */
 8005ff8:	7029      	strb	r1, [r5, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8005ffa:	4a05      	ldr	r2, [pc, #20]	@ (8006010 <find_volume+0x3ac>)
 8005ffc:	8813      	ldrh	r3, [r2, #0]
 8005ffe:	3301      	adds	r3, #1
 8006000:	b29b      	uxth	r3, r3
 8006002:	8013      	strh	r3, [r2, #0]
 8006004:	80eb      	strh	r3, [r5, #6]
	clear_lock(fs);
 8006006:	4628      	mov	r0, r5
 8006008:	f7ff f960 	bl	80052cc <clear_lock>
	return FR_OK;
 800600c:	e76d      	b.n	8005eea <find_volume+0x286>
 800600e:	bf00      	nop
 8006010:	200112f0 	.word	0x200112f0

08006014 <ld_clust>:
{
 8006014:	4602      	mov	r2, r0
	rv = rv << 8 | ptr[0];
 8006016:	7ec8      	ldrb	r0, [r1, #27]
 8006018:	7e8b      	ldrb	r3, [r1, #26]
	cl = ld_word(dir + DIR_FstClusLO);
 800601a:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
	if (fs->fs_type == FS_FAT32) {
 800601e:	7813      	ldrb	r3, [r2, #0]
 8006020:	2b03      	cmp	r3, #3
 8006022:	d000      	beq.n	8006026 <ld_clust+0x12>
}
 8006024:	4770      	bx	lr
	rv = rv << 8 | ptr[0];
 8006026:	7d4a      	ldrb	r2, [r1, #21]
 8006028:	7d0b      	ldrb	r3, [r1, #20]
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800602a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800602e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
	return cl;
 8006032:	e7f7      	b.n	8006024 <ld_clust+0x10>

08006034 <follow_path>:
{
 8006034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006038:	b083      	sub	sp, #12
 800603a:	4604      	mov	r4, r0
 800603c:	4689      	mov	r9, r1
	FATFS *fs = obj->fs;
 800603e:	f8d0 a000 	ldr.w	sl, [r0]
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8006042:	780b      	ldrb	r3, [r1, #0]
 8006044:	2b2f      	cmp	r3, #47	@ 0x2f
 8006046:	d001      	beq.n	800604c <follow_path+0x18>
 8006048:	2b5c      	cmp	r3, #92	@ 0x5c
 800604a:	d105      	bne.n	8006058 <follow_path+0x24>
 800604c:	f819 3f01 	ldrb.w	r3, [r9, #1]!
 8006050:	2b2f      	cmp	r3, #47	@ 0x2f
 8006052:	d0fb      	beq.n	800604c <follow_path+0x18>
 8006054:	2b5c      	cmp	r3, #92	@ 0x5c
 8006056:	d0f9      	beq.n	800604c <follow_path+0x18>
		obj->sclust = 0;					/* Start from root directory */
 8006058:	2300      	movs	r3, #0
 800605a:	60a3      	str	r3, [r4, #8]
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800605c:	f899 3000 	ldrb.w	r3, [r9]
 8006060:	2b1f      	cmp	r3, #31
 8006062:	d902      	bls.n	800606a <follow_path+0x36>
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8006064:	f8df 81c0 	ldr.w	r8, [pc, #448]	@ 8006228 <follow_path+0x1f4>
 8006068:	e0c2      	b.n	80061f0 <follow_path+0x1bc>
		dp->fn[NSFLAG] = NS_NONAME;
 800606a:	2380      	movs	r3, #128	@ 0x80
 800606c:	f884 302f 	strb.w	r3, [r4, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8006070:	2100      	movs	r1, #0
 8006072:	4620      	mov	r0, r4
 8006074:	f7ff fbb2 	bl	80057dc <dir_sdi>
 8006078:	4683      	mov	fp, r0
}
 800607a:	4658      	mov	r0, fp
 800607c:	b003      	add	sp, #12
 800607e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8006082:	eb09 0106 	add.w	r1, r9, r6
 8006086:	f819 7006 	ldrb.w	r7, [r9, r6]
 800608a:	2f2f      	cmp	r7, #47	@ 0x2f
 800608c:	d001      	beq.n	8006092 <follow_path+0x5e>
 800608e:	2f5c      	cmp	r7, #92	@ 0x5c
 8006090:	d109      	bne.n	80060a6 <follow_path+0x72>
 8006092:	460e      	mov	r6, r1
 8006094:	f811 7f01 	ldrb.w	r7, [r1, #1]!
 8006098:	2f2f      	cmp	r7, #47	@ 0x2f
 800609a:	d0fa      	beq.n	8006092 <follow_path+0x5e>
 800609c:	2f5c      	cmp	r7, #92	@ 0x5c
 800609e:	d0f8      	beq.n	8006092 <follow_path+0x5e>
 80060a0:	f1c2 0201 	rsb	r2, r2, #1
 80060a4:	4416      	add	r6, r2
	*path = p + si;						/* Return pointer to the next segment */
 80060a6:	44b1      	add	r9, r6
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80060a8:	2800      	cmp	r0, #0
 80060aa:	f000 8086 	beq.w	80061ba <follow_path+0x186>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80060ae:	f894 2024 	ldrb.w	r2, [r4, #36]	@ 0x24
 80060b2:	2ae5      	cmp	r2, #229	@ 0xe5
 80060b4:	d043      	beq.n	800613e <follow_path+0x10a>
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80060b6:	2b20      	cmp	r3, #32
 80060b8:	bf8c      	ite	hi
 80060ba:	2300      	movhi	r3, #0
 80060bc:	2301      	movls	r3, #1
 80060be:	009b      	lsls	r3, r3, #2
 80060c0:	f884 302f 	strb.w	r3, [r4, #47]	@ 0x2f
	FATFS *fs = dp->obj.fs;
 80060c4:	6826      	ldr	r6, [r4, #0]
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80060c6:	2100      	movs	r1, #0
 80060c8:	4620      	mov	r0, r4
 80060ca:	f7ff fb87 	bl	80057dc <dir_sdi>
	if (res != FR_OK) return res;
 80060ce:	4683      	mov	fp, r0
 80060d0:	2800      	cmp	r0, #0
 80060d2:	d164      	bne.n	800619e <follow_path+0x16a>
		res = dir_next(dp, 0);	/* Next entry */
 80060d4:	2700      	movs	r7, #0
 80060d6:	9501      	str	r5, [sp, #4]
 80060d8:	e03d      	b.n	8006156 <follow_path+0x122>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80060da:	f1bc 0f0b 	cmp.w	ip, #11
 80060de:	d06c      	beq.n	80061ba <follow_path+0x186>
 80060e0:	2b2e      	cmp	r3, #46	@ 0x2e
 80060e2:	d16a      	bne.n	80061ba <follow_path+0x186>
			i = 8; ni = 11;				/* Goto extension */
 80060e4:	2008      	movs	r0, #8
 80060e6:	46f4      	mov	ip, lr
 80060e8:	e00e      	b.n	8006108 <follow_path+0xd4>
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80060ea:	3b80      	subs	r3, #128	@ 0x80
 80060ec:	f818 3003 	ldrb.w	r3, [r8, r3]
 80060f0:	e01b      	b.n	800612a <follow_path+0xf6>
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80060f2:	2900      	cmp	r1, #0
 80060f4:	d161      	bne.n	80061ba <follow_path+0x186>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80060f6:	f1a3 0161 	sub.w	r1, r3, #97	@ 0x61
 80060fa:	b2c9      	uxtb	r1, r1
 80060fc:	2919      	cmp	r1, #25
 80060fe:	d801      	bhi.n	8006104 <follow_path+0xd0>
 8006100:	3b20      	subs	r3, #32
 8006102:	b2db      	uxtb	r3, r3
			sfn[i++] = c;
 8006104:	542b      	strb	r3, [r5, r0]
 8006106:	3001      	adds	r0, #1
		c = (BYTE)p[si++];
 8006108:	3601      	adds	r6, #1
 800610a:	f81b 3f01 	ldrb.w	r3, [fp, #1]!
		if (c <= ' ') break; 			/* Break if end of the path name */
 800610e:	2b20      	cmp	r3, #32
 8006110:	f240 8085 	bls.w	800621e <follow_path+0x1ea>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8006114:	2b2f      	cmp	r3, #47	@ 0x2f
 8006116:	d0b4      	beq.n	8006082 <follow_path+0x4e>
 8006118:	2b5c      	cmp	r3, #92	@ 0x5c
 800611a:	d0b2      	beq.n	8006082 <follow_path+0x4e>
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800611c:	2b2e      	cmp	r3, #46	@ 0x2e
 800611e:	d0dc      	beq.n	80060da <follow_path+0xa6>
 8006120:	4584      	cmp	ip, r0
 8006122:	d9da      	bls.n	80060da <follow_path+0xa6>
		if (c >= 0x80) {				/* Extended character? */
 8006124:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006128:	d1df      	bne.n	80060ea <follow_path+0xb6>
	while (*str && *str != chr) str++;
 800612a:	2b22      	cmp	r3, #34	@ 0x22
 800612c:	d045      	beq.n	80061ba <follow_path+0x186>
 800612e:	4f3d      	ldr	r7, [pc, #244]	@ (8006224 <follow_path+0x1f0>)
 8006130:	f817 1f01 	ldrb.w	r1, [r7, #1]!
 8006134:	2900      	cmp	r1, #0
 8006136:	d0dc      	beq.n	80060f2 <follow_path+0xbe>
 8006138:	428b      	cmp	r3, r1
 800613a:	d1f9      	bne.n	8006130 <follow_path+0xfc>
 800613c:	e7d9      	b.n	80060f2 <follow_path+0xbe>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800613e:	2205      	movs	r2, #5
 8006140:	f884 2024 	strb.w	r2, [r4, #36]	@ 0x24
 8006144:	e7b7      	b.n	80060b6 <follow_path+0x82>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8006146:	4288      	cmp	r0, r1
 8006148:	d03a      	beq.n	80061c0 <follow_path+0x18c>
		res = dir_next(dp, 0);	/* Next entry */
 800614a:	4639      	mov	r1, r7
 800614c:	4620      	mov	r0, r4
 800614e:	f7ff fc4f 	bl	80059f0 <dir_next>
	} while (res == FR_OK);
 8006152:	4683      	mov	fp, r0
 8006154:	bb18      	cbnz	r0, 800619e <follow_path+0x16a>
		res = move_window(fs, dp->sect);
 8006156:	69e1      	ldr	r1, [r4, #28]
 8006158:	4630      	mov	r0, r6
 800615a:	f7ff f97c 	bl	8005456 <move_window>
		if (res != FR_OK) break;
 800615e:	4683      	mov	fp, r0
 8006160:	b9e8      	cbnz	r0, 800619e <follow_path+0x16a>
		c = dp->dir[DIR_Name];
 8006162:	6a25      	ldr	r5, [r4, #32]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8006164:	782b      	ldrb	r3, [r5, #0]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d056      	beq.n	8006218 <follow_path+0x1e4>
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800616a:	7aeb      	ldrb	r3, [r5, #11]
 800616c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006170:	71a3      	strb	r3, [r4, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8006172:	f895 b00b 	ldrb.w	fp, [r5, #11]
 8006176:	f01b 0b08 	ands.w	fp, fp, #8
 800617a:	d1e6      	bne.n	800614a <follow_path+0x116>
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800617c:	9a01      	ldr	r2, [sp, #4]
 800617e:	462b      	mov	r3, r5
		r = *d++ - *s++;
 8006180:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006184:	f812 1b01 	ldrb.w	r1, [r2], #1
	} while (--cnt && r == 0);
 8006188:	f1c3 0c0b 	rsb	ip, r3, #11
 800618c:	eb15 0f0c 	cmn.w	r5, ip
 8006190:	d0d9      	beq.n	8006146 <follow_path+0x112>
 8006192:	4288      	cmp	r0, r1
 8006194:	d0f4      	beq.n	8006180 <follow_path+0x14c>
 8006196:	e7d6      	b.n	8006146 <follow_path+0x112>
				res = FR_NO_PATH; break;
 8006198:	f04f 0b05 	mov.w	fp, #5
 800619c:	e76d      	b.n	800607a <follow_path+0x46>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800619e:	f1bb 0f04 	cmp.w	fp, #4
 80061a2:	f47f af6a 	bne.w	800607a <follow_path+0x46>
			ns = dp->fn[NSFLAG];
 80061a6:	f894 302f 	ldrb.w	r3, [r4, #47]	@ 0x2f
			res = dir_find(dp);				/* Find an object with the segment name */
 80061aa:	f013 0f04 	tst.w	r3, #4
 80061ae:	bf0c      	ite	eq
 80061b0:	f04f 0b05 	moveq.w	fp, #5
 80061b4:	f04f 0b04 	movne.w	fp, #4
 80061b8:	e75f      	b.n	800607a <follow_path+0x46>
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80061ba:	f04f 0b06 	mov.w	fp, #6
 80061be:	e75c      	b.n	800607a <follow_path+0x46>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80061c0:	f894 302f 	ldrb.w	r3, [r4, #47]	@ 0x2f
 80061c4:	f013 0f04 	tst.w	r3, #4
 80061c8:	f47f af57 	bne.w	800607a <follow_path+0x46>
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80061cc:	79a3      	ldrb	r3, [r4, #6]
 80061ce:	f013 0f10 	tst.w	r3, #16
 80061d2:	d0e1      	beq.n	8006198 <follow_path+0x164>
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80061d4:	f10a 0138 	add.w	r1, sl, #56	@ 0x38
 80061d8:	f8ba 200c 	ldrh.w	r2, [sl, #12]
 80061dc:	6963      	ldr	r3, [r4, #20]
 80061de:	fbb3 f0f2 	udiv	r0, r3, r2
 80061e2:	fb02 3310 	mls	r3, r2, r0, r3
 80061e6:	4419      	add	r1, r3
 80061e8:	4650      	mov	r0, sl
 80061ea:	f7ff ff13 	bl	8006014 <ld_clust>
 80061ee:	60a0      	str	r0, [r4, #8]
	p = *path; sfn = dp->fn;
 80061f0:	f104 0524 	add.w	r5, r4, #36	@ 0x24
	mem_set(sfn, ' ', 11);
 80061f4:	220b      	movs	r2, #11
 80061f6:	2120      	movs	r1, #32
 80061f8:	4628      	mov	r0, r5
 80061fa:	f7fe ff9a 	bl	8005132 <mem_set>
		c = (BYTE)p[si++];
 80061fe:	f899 3000 	ldrb.w	r3, [r9]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8006202:	2b20      	cmp	r3, #32
 8006204:	d9d9      	bls.n	80061ba <follow_path+0x186>
 8006206:	464a      	mov	r2, r9
	si = i = 0; ni = 8;
 8006208:	2000      	movs	r0, #0
 800620a:	f04f 0c08 	mov.w	ip, #8
		c = (BYTE)p[si++];
 800620e:	2601      	movs	r6, #1
			i = 8; ni = 11;				/* Goto extension */
 8006210:	f04f 0e0b 	mov.w	lr, #11
 8006214:	46cb      	mov	fp, r9
 8006216:	e77d      	b.n	8006114 <follow_path+0xe0>
			ns = dp->fn[NSFLAG];
 8006218:	f894 302f 	ldrb.w	r3, [r4, #47]	@ 0x2f
				if (res == FR_NO_FILE) {	/* Object is not found */
 800621c:	e7c5      	b.n	80061aa <follow_path+0x176>
	*path = p + si;						/* Return pointer to the next segment */
 800621e:	44b1      	add	r9, r6
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8006220:	e745      	b.n	80060ae <follow_path+0x7a>
 8006222:	bf00      	nop
 8006224:	0800a004 	.word	0x0800a004
 8006228:	0800a050 	.word	0x0800a050

0800622c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800622c:	b570      	push	{r4, r5, r6, lr}
 800622e:	b084      	sub	sp, #16
 8006230:	9001      	str	r0, [sp, #4]
 8006232:	9100      	str	r1, [sp, #0]
 8006234:	4616      	mov	r6, r2
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8006236:	9103      	str	r1, [sp, #12]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8006238:	a803      	add	r0, sp, #12
 800623a:	f7ff f8b7 	bl	80053ac <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 800623e:	1e05      	subs	r5, r0, #0
 8006240:	db26      	blt.n	8006290 <f_mount+0x64>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8006242:	4b1b      	ldr	r3, [pc, #108]	@ (80062b0 <f_mount+0x84>)
 8006244:	f853 4025 	ldr.w	r4, [r3, r5, lsl #2]

	if (cfs) {
 8006248:	b144      	cbz	r4, 800625c <f_mount+0x30>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800624a:	4620      	mov	r0, r4
 800624c:	f7ff f83e 	bl	80052cc <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 8006250:	6920      	ldr	r0, [r4, #16]
 8006252:	f000 fcb6 	bl	8006bc2 <ff_del_syncobj>
 8006256:	b1e8      	cbz	r0, 8006294 <f_mount+0x68>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8006258:	2300      	movs	r3, #0
 800625a:	7023      	strb	r3, [r4, #0]
	}

	if (fs) {
 800625c:	9c01      	ldr	r4, [sp, #4]
 800625e:	b1fc      	cbz	r4, 80062a0 <f_mount+0x74>
		fs->fs_type = 0;				/* Clear new fs object */
 8006260:	4621      	mov	r1, r4
 8006262:	2300      	movs	r3, #0
 8006264:	f801 3b10 	strb.w	r3, [r1], #16
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 8006268:	b2e8      	uxtb	r0, r5
 800626a:	f000 fc9a 	bl	8006ba2 <ff_cre_syncobj>
 800626e:	b198      	cbz	r0, 8006298 <f_mount+0x6c>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8006270:	4b0f      	ldr	r3, [pc, #60]	@ (80062b0 <f_mount+0x84>)
 8006272:	f843 4025 	str.w	r4, [r3, r5, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8006276:	2e01      	cmp	r6, #1
 8006278:	d110      	bne.n	800629c <f_mount+0x70>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800627a:	2200      	movs	r2, #0
 800627c:	a901      	add	r1, sp, #4
 800627e:	4668      	mov	r0, sp
 8006280:	f7ff fcf0 	bl	8005c64 <find_volume>
 8006284:	4604      	mov	r4, r0
	LEAVE_FF(fs, res);
 8006286:	4601      	mov	r1, r0
 8006288:	9801      	ldr	r0, [sp, #4]
 800628a:	f7ff f8fd 	bl	8005488 <unlock_fs>
 800628e:	e00b      	b.n	80062a8 <f_mount+0x7c>
	if (vol < 0) return FR_INVALID_DRIVE;
 8006290:	240b      	movs	r4, #11
 8006292:	e009      	b.n	80062a8 <f_mount+0x7c>
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 8006294:	2402      	movs	r4, #2
 8006296:	e007      	b.n	80062a8 <f_mount+0x7c>
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 8006298:	2402      	movs	r4, #2
 800629a:	e005      	b.n	80062a8 <f_mount+0x7c>
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800629c:	2400      	movs	r4, #0
 800629e:	e003      	b.n	80062a8 <f_mount+0x7c>
	FatFs[vol] = fs;					/* Register new fs object */
 80062a0:	2400      	movs	r4, #0
 80062a2:	4b03      	ldr	r3, [pc, #12]	@ (80062b0 <f_mount+0x84>)
 80062a4:	f843 4025 	str.w	r4, [r3, r5, lsl #2]
}
 80062a8:	4620      	mov	r0, r4
 80062aa:	b004      	add	sp, #16
 80062ac:	bd70      	pop	{r4, r5, r6, pc}
 80062ae:	bf00      	nop
 80062b0:	200112f4 	.word	0x200112f4

080062b4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80062b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80062b8:	b091      	sub	sp, #68	@ 0x44
 80062ba:	9101      	str	r1, [sp, #4]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80062bc:	2800      	cmp	r0, #0
 80062be:	f000 811a 	beq.w	80064f6 <f_open+0x242>
 80062c2:	4614      	mov	r4, r2
 80062c4:	4606      	mov	r6, r0

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80062c6:	f002 073f 	and.w	r7, r2, #63	@ 0x3f
	res = find_volume(&path, &fs, mode);
 80062ca:	463a      	mov	r2, r7
 80062cc:	a903      	add	r1, sp, #12
 80062ce:	a801      	add	r0, sp, #4
 80062d0:	f7ff fcc8 	bl	8005c64 <find_volume>
	if (res == FR_OK) {
 80062d4:	4605      	mov	r5, r0
 80062d6:	b148      	cbz	r0, 80062ec <f_open+0x38>
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80062d8:	2300      	movs	r3, #0
 80062da:	6033      	str	r3, [r6, #0]

	LEAVE_FF(fs, res);
 80062dc:	4629      	mov	r1, r5
 80062de:	9803      	ldr	r0, [sp, #12]
 80062e0:	f7ff f8d2 	bl	8005488 <unlock_fs>
}
 80062e4:	4628      	mov	r0, r5
 80062e6:	b011      	add	sp, #68	@ 0x44
 80062e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		dj.obj.fs = fs;
 80062ec:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80062f0:	f8cd 8010 	str.w	r8, [sp, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 80062f4:	9901      	ldr	r1, [sp, #4]
 80062f6:	a804      	add	r0, sp, #16
 80062f8:	f7ff fe9c 	bl	8006034 <follow_path>
		if (res == FR_OK) {
 80062fc:	4603      	mov	r3, r0
 80062fe:	2800      	cmp	r0, #0
 8006300:	f040 80fe 	bne.w	8006500 <f_open+0x24c>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8006304:	f99d 303f 	ldrsb.w	r3, [sp, #63]	@ 0x3f
 8006308:	2b00      	cmp	r3, #0
 800630a:	f2c0 80ff 	blt.w	800650c <f_open+0x258>
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800630e:	f014 0f3e 	tst.w	r4, #62	@ 0x3e
 8006312:	bf14      	ite	ne
 8006314:	2101      	movne	r1, #1
 8006316:	2100      	moveq	r1, #0
 8006318:	a804      	add	r0, sp, #16
 800631a:	f7fe ff11 	bl	8005140 <chk_lock>
 800631e:	4603      	mov	r3, r0
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8006320:	f014 0f1c 	tst.w	r4, #28
 8006324:	d110      	bne.n	8006348 <f_open+0x94>
			if (res == FR_OK) {					/* Following succeeded */
 8006326:	2800      	cmp	r0, #0
 8006328:	f040 80e1 	bne.w	80064ee <f_open+0x23a>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800632c:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8006330:	f013 0f10 	tst.w	r3, #16
 8006334:	f040 80dd 	bne.w	80064f2 <f_open+0x23e>
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8006338:	f014 0f02 	tst.w	r4, #2
 800633c:	d026      	beq.n	800638c <f_open+0xd8>
 800633e:	f013 0f01 	tst.w	r3, #1
 8006342:	d023      	beq.n	800638c <f_open+0xd8>
						res = FR_DENIED;
 8006344:	2507      	movs	r5, #7
 8006346:	e7c7      	b.n	80062d8 <f_open+0x24>
			if (res != FR_OK) {					/* No file, create new */
 8006348:	b950      	cbnz	r0, 8006360 <f_open+0xac>
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800634a:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800634e:	f013 0f11 	tst.w	r3, #17
 8006352:	f040 80ca 	bne.w	80064ea <f_open+0x236>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8006356:	f014 0f04 	tst.w	r4, #4
 800635a:	d014      	beq.n	8006386 <f_open+0xd2>
 800635c:	2508      	movs	r5, #8
 800635e:	e7bb      	b.n	80062d8 <f_open+0x24>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8006360:	2b04      	cmp	r3, #4
 8006362:	f040 80d5 	bne.w	8006510 <f_open+0x25c>
	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006366:	4b6b      	ldr	r3, [pc, #428]	@ (8006514 <f_open+0x260>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	b123      	cbz	r3, 8006376 <f_open+0xc2>
 800636c:	4b69      	ldr	r3, [pc, #420]	@ (8006514 <f_open+0x260>)
 800636e:	691b      	ldr	r3, [r3, #16]
 8006370:	b10b      	cbz	r3, 8006376 <f_open+0xc2>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8006372:	2512      	movs	r5, #18
 8006374:	e7b0      	b.n	80062d8 <f_open+0x24>
 8006376:	a804      	add	r0, sp, #16
 8006378:	f7ff fbc5 	bl	8005b06 <dir_register>
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800637c:	2800      	cmp	r0, #0
 800637e:	f040 80b2 	bne.w	80064e6 <f_open+0x232>
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8006382:	f047 0708 	orr.w	r7, r7, #8
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8006386:	f017 0f08 	tst.w	r7, #8
 800638a:	d110      	bne.n	80063ae <f_open+0xfa>
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800638c:	f8d8 3034 	ldr.w	r3, [r8, #52]	@ 0x34
 8006390:	6273      	str	r3, [r6, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8006392:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8006394:	62b4      	str	r4, [r6, #40]	@ 0x28
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8006396:	2f01      	cmp	r7, #1
 8006398:	bf94      	ite	ls
 800639a:	2100      	movls	r1, #0
 800639c:	2101      	movhi	r1, #1
 800639e:	a804      	add	r0, sp, #16
 80063a0:	f7fe ff14 	bl	80051cc <inc_lock>
 80063a4:	6130      	str	r0, [r6, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80063a6:	2800      	cmp	r0, #0
 80063a8:	d13f      	bne.n	800642a <f_open+0x176>
 80063aa:	2502      	movs	r5, #2
 80063ac:	e794      	b.n	80062d8 <f_open+0x24>
				dw = GET_FATTIME();
 80063ae:	f7fe fb59 	bl	8004a64 <get_fattime>
 80063b2:	4681      	mov	r9, r0
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80063b4:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 80063b6:	4601      	mov	r1, r0
 80063b8:	f104 000e 	add.w	r0, r4, #14
 80063bc:	f7fe fea7 	bl	800510e <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80063c0:	4649      	mov	r1, r9
 80063c2:	f104 0016 	add.w	r0, r4, #22
 80063c6:	f7fe fea2 	bl	800510e <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80063ca:	2320      	movs	r3, #32
 80063cc:	72e3      	strb	r3, [r4, #11]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80063ce:	4621      	mov	r1, r4
 80063d0:	4640      	mov	r0, r8
 80063d2:	f7ff fe1f 	bl	8006014 <ld_clust>
 80063d6:	4681      	mov	r9, r0
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80063d8:	2200      	movs	r2, #0
 80063da:	4621      	mov	r1, r4
 80063dc:	4640      	mov	r0, r8
 80063de:	f7ff f971 	bl	80056c4 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80063e2:	2100      	movs	r1, #0
 80063e4:	f104 001c 	add.w	r0, r4, #28
 80063e8:	f7fe fe91 	bl	800510e <st_dword>
					fs->wflag = 1;
 80063ec:	2301      	movs	r3, #1
 80063ee:	f888 3003 	strb.w	r3, [r8, #3]
					if (cl) {							/* Remove the cluster chain if exist */
 80063f2:	f1b9 0f00 	cmp.w	r9, #0
 80063f6:	d102      	bne.n	80063fe <f_open+0x14a>
				mode |= FA_MODIFIED;
 80063f8:	f047 0740 	orr.w	r7, r7, #64	@ 0x40
 80063fc:	e7c6      	b.n	800638c <f_open+0xd8>
						dw = fs->winsect;
 80063fe:	f8d8 4034 	ldr.w	r4, [r8, #52]	@ 0x34
						res = remove_chain(&dj.obj, cl, 0);
 8006402:	2200      	movs	r2, #0
 8006404:	4649      	mov	r1, r9
 8006406:	a804      	add	r0, sp, #16
 8006408:	f7ff faa9 	bl	800595e <remove_chain>
						if (res == FR_OK) {
 800640c:	b108      	cbz	r0, 8006412 <f_open+0x15e>
						res = remove_chain(&dj.obj, cl, 0);
 800640e:	4605      	mov	r5, r0
 8006410:	e762      	b.n	80062d8 <f_open+0x24>
							res = move_window(fs, dw);
 8006412:	4621      	mov	r1, r4
 8006414:	4640      	mov	r0, r8
 8006416:	f7ff f81e 	bl	8005456 <move_window>
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800641a:	f109 33ff 	add.w	r3, r9, #4294967295
 800641e:	f8c8 3014 	str.w	r3, [r8, #20]
		if (res == FR_OK) {
 8006422:	2800      	cmp	r0, #0
 8006424:	d0e8      	beq.n	80063f8 <f_open+0x144>
							res = move_window(fs, dw);
 8006426:	4605      	mov	r5, r0
 8006428:	e756      	b.n	80062d8 <f_open+0x24>
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800642a:	4621      	mov	r1, r4
 800642c:	4640      	mov	r0, r8
 800642e:	f7ff fdf1 	bl	8006014 <ld_clust>
 8006432:	60b0      	str	r0, [r6, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8006434:	f104 001c 	add.w	r0, r4, #28
 8006438:	f7fe fe5e 	bl	80050f8 <ld_dword>
 800643c:	60f0      	str	r0, [r6, #12]
			fp->cltbl = 0;			/* Disable fast seek mode */
 800643e:	2100      	movs	r1, #0
 8006440:	62f1      	str	r1, [r6, #44]	@ 0x2c
			fp->obj.fs = fs;	 	/* Validate the file object */
 8006442:	f8c6 8000 	str.w	r8, [r6]
			fp->obj.id = fs->id;
 8006446:	f8b8 3006 	ldrh.w	r3, [r8, #6]
 800644a:	80b3      	strh	r3, [r6, #4]
			fp->flag = mode;		/* Set file access mode */
 800644c:	7537      	strb	r7, [r6, #20]
			fp->err = 0;			/* Clear error flag */
 800644e:	7571      	strb	r1, [r6, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8006450:	6231      	str	r1, [r6, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8006452:	61b1      	str	r1, [r6, #24]
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8006454:	f106 0930 	add.w	r9, r6, #48	@ 0x30
 8006458:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800645c:	4648      	mov	r0, r9
 800645e:	f7fe fe68 	bl	8005132 <mem_set>
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8006462:	f017 0f20 	tst.w	r7, #32
 8006466:	f43f af39 	beq.w	80062dc <f_open+0x28>
 800646a:	68f4      	ldr	r4, [r6, #12]
 800646c:	2c00      	cmp	r4, #0
 800646e:	f43f af35 	beq.w	80062dc <f_open+0x28>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8006472:	61b4      	str	r4, [r6, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8006474:	f8b8 700a 	ldrh.w	r7, [r8, #10]
 8006478:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800647c:	fb03 f707 	mul.w	r7, r3, r7
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8006480:	68b1      	ldr	r1, [r6, #8]
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8006482:	42bc      	cmp	r4, r7
 8006484:	d813      	bhi.n	80064ae <f_open+0x1fa>
 8006486:	460b      	mov	r3, r1
				fp->clust = clst;
 8006488:	61f3      	str	r3, [r6, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800648a:	f8b8 700c 	ldrh.w	r7, [r8, #12]
 800648e:	fbb4 f3f7 	udiv	r3, r4, r7
 8006492:	fb07 4313 	mls	r3, r7, r3, r4
 8006496:	2b00      	cmp	r3, #0
 8006498:	f43f af20 	beq.w	80062dc <f_open+0x28>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800649c:	4640      	mov	r0, r8
 800649e:	f7fe ff29 	bl	80052f4 <clust2sect>
 80064a2:	b988      	cbnz	r0, 80064c8 <f_open+0x214>
						res = FR_INT_ERR;
 80064a4:	2502      	movs	r5, #2
 80064a6:	e717      	b.n	80062d8 <f_open+0x24>
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80064a8:	1be4      	subs	r4, r4, r7
 80064aa:	42a7      	cmp	r7, r4
 80064ac:	d20a      	bcs.n	80064c4 <f_open+0x210>
					clst = get_fat(&fp->obj, clst);
 80064ae:	4630      	mov	r0, r6
 80064b0:	f7ff f915 	bl	80056de <get_fat>
 80064b4:	4601      	mov	r1, r0
					if (clst <= 1) res = FR_INT_ERR;
 80064b6:	2801      	cmp	r0, #1
 80064b8:	d91f      	bls.n	80064fa <f_open+0x246>
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80064ba:	f1b0 3fff 	cmp.w	r0, #4294967295
 80064be:	d1f3      	bne.n	80064a8 <f_open+0x1f4>
 80064c0:	2501      	movs	r5, #1
 80064c2:	e01b      	b.n	80064fc <f_open+0x248>
 80064c4:	4603      	mov	r3, r0
 80064c6:	e7df      	b.n	8006488 <f_open+0x1d4>
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80064c8:	fbb4 f2f7 	udiv	r2, r4, r7
 80064cc:	4402      	add	r2, r0
 80064ce:	6232      	str	r2, [r6, #32]
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80064d0:	2301      	movs	r3, #1
 80064d2:	4649      	mov	r1, r9
 80064d4:	f898 0001 	ldrb.w	r0, [r8, #1]
 80064d8:	f7fe fde4 	bl	80050a4 <disk_read>
 80064dc:	2800      	cmp	r0, #0
 80064de:	f43f aefd 	beq.w	80062dc <f_open+0x28>
 80064e2:	2501      	movs	r5, #1
 80064e4:	e6f8      	b.n	80062d8 <f_open+0x24>
 80064e6:	4605      	mov	r5, r0
 80064e8:	e6f6      	b.n	80062d8 <f_open+0x24>
					res = FR_DENIED;
 80064ea:	2507      	movs	r5, #7
 80064ec:	e6f4      	b.n	80062d8 <f_open+0x24>
 80064ee:	4605      	mov	r5, r0
 80064f0:	e6f2      	b.n	80062d8 <f_open+0x24>
					res = FR_NO_FILE;
 80064f2:	2504      	movs	r5, #4
 80064f4:	e6f0      	b.n	80062d8 <f_open+0x24>
	if (!fp) return FR_INVALID_OBJECT;
 80064f6:	2509      	movs	r5, #9
	LEAVE_FF(fs, res);
 80064f8:	e6f4      	b.n	80062e4 <f_open+0x30>
					if (clst <= 1) res = FR_INT_ERR;
 80064fa:	2502      	movs	r5, #2
				fp->clust = clst;
 80064fc:	61f1      	str	r1, [r6, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80064fe:	e6eb      	b.n	80062d8 <f_open+0x24>
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8006500:	f014 0f1c 	tst.w	r4, #28
 8006504:	f47f af2c 	bne.w	8006360 <f_open+0xac>
		res = follow_path(&dj, path);	/* Follow the file path */
 8006508:	4605      	mov	r5, r0
 800650a:	e6e5      	b.n	80062d8 <f_open+0x24>
				res = FR_INVALID_NAME;
 800650c:	2506      	movs	r5, #6
 800650e:	e6e3      	b.n	80062d8 <f_open+0x24>
 8006510:	461d      	mov	r5, r3
 8006512:	e6e1      	b.n	80062d8 <f_open+0x24>
 8006514:	200112d0 	.word	0x200112d0

08006518 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8006518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800651c:	b085      	sub	sp, #20
 800651e:	4604      	mov	r4, r0
 8006520:	4688      	mov	r8, r1
 8006522:	4616      	mov	r6, r2
 8006524:	469a      	mov	sl, r3
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;


	*bw = 0;	/* Clear write byte counter */
 8006526:	2300      	movs	r3, #0
 8006528:	f8ca 3000 	str.w	r3, [sl]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800652c:	a903      	add	r1, sp, #12
 800652e:	f7fe ffb9 	bl	80054a4 <validate>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8006532:	4607      	mov	r7, r0
 8006534:	b988      	cbnz	r0, 800655a <f_write+0x42>
 8006536:	7d67      	ldrb	r7, [r4, #21]
 8006538:	b97f      	cbnz	r7, 800655a <f_write+0x42>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800653a:	7d23      	ldrb	r3, [r4, #20]
 800653c:	f013 0f02 	tst.w	r3, #2
 8006540:	d013      	beq.n	800656a <f_write+0x52>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8006542:	69a3      	ldr	r3, [r4, #24]
 8006544:	42f3      	cmn	r3, r6
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8006546:	bf28      	it	cs
 8006548:	43de      	mvncs	r6, r3
	}

	for ( ;  btw;							/* Repeat until all data written */
 800654a:	2e00      	cmp	r6, #0
 800654c:	f000 80e7 	beq.w	800671e <f_write+0x206>
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8006550:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 8006554:	9300      	str	r3, [sp, #0]
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8006556:	9701      	str	r7, [sp, #4]
 8006558:	e0b5      	b.n	80066c6 <f_write+0x1ae>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800655a:	4639      	mov	r1, r7
 800655c:	9803      	ldr	r0, [sp, #12]
 800655e:	f7fe ff93 	bl	8005488 <unlock_fs>
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */

	LEAVE_FF(fs, FR_OK);
}
 8006562:	4638      	mov	r0, r7
 8006564:	b005      	add	sp, #20
 8006566:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800656a:	2107      	movs	r1, #7
 800656c:	9803      	ldr	r0, [sp, #12]
 800656e:	f7fe ff8b 	bl	8005488 <unlock_fs>
 8006572:	2707      	movs	r7, #7
 8006574:	e7f5      	b.n	8006562 <f_write+0x4a>
					if (fp->cltbl) {
 8006576:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8006578:	2b00      	cmp	r3, #0
 800657a:	d037      	beq.n	80065ec <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800657c:	4620      	mov	r0, r4
 800657e:	f7fe fec5 	bl	800530c <clmt_clust>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8006582:	2800      	cmp	r0, #0
 8006584:	f000 80d4 	beq.w	8006730 <f_write+0x218>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8006588:	2801      	cmp	r0, #1
 800658a:	d034      	beq.n	80065f6 <f_write+0xde>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800658c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006590:	d038      	beq.n	8006604 <f_write+0xec>
				fp->clust = clst;			/* Update current cluster */
 8006592:	61e0      	str	r0, [r4, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8006594:	68a3      	ldr	r3, [r4, #8]
 8006596:	b903      	cbnz	r3, 800659a <f_write+0x82>
 8006598:	60a0      	str	r0, [r4, #8]
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800659a:	f994 3014 	ldrsb.w	r3, [r4, #20]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	db37      	blt.n	8006612 <f_write+0xfa>
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80065a2:	69e1      	ldr	r1, [r4, #28]
 80065a4:	4628      	mov	r0, r5
 80065a6:	f7fe fea5 	bl	80052f4 <clust2sect>
			if (!sect) ABORT(fs, FR_INT_ERR);
 80065aa:	4681      	mov	r9, r0
 80065ac:	2800      	cmp	r0, #0
 80065ae:	d043      	beq.n	8006638 <f_write+0x120>
			sect += csect;
 80065b0:	44b9      	add	r9, r7
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80065b2:	f8b5 b00c 	ldrh.w	fp, [r5, #12]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80065b6:	45b3      	cmp	fp, r6
 80065b8:	d858      	bhi.n	800666c <f_write+0x154>
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80065ba:	fbb6 fbfb 	udiv	fp, r6, fp
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80065be:	896b      	ldrh	r3, [r5, #10]
 80065c0:	eb07 020b 	add.w	r2, r7, fp
 80065c4:	429a      	cmp	r2, r3
					cc = fs->csize - csect;
 80065c6:	bf88      	it	hi
 80065c8:	eba3 0b07 	subhi.w	fp, r3, r7
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80065cc:	465b      	mov	r3, fp
 80065ce:	464a      	mov	r2, r9
 80065d0:	4641      	mov	r1, r8
 80065d2:	7868      	ldrb	r0, [r5, #1]
 80065d4:	f7fe fd74 	bl	80050c0 <disk_write>
 80065d8:	bba8      	cbnz	r0, 8006646 <f_write+0x12e>
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80065da:	6a23      	ldr	r3, [r4, #32]
 80065dc:	eba3 0309 	sub.w	r3, r3, r9
 80065e0:	455b      	cmp	r3, fp
 80065e2:	d337      	bcc.n	8006654 <f_write+0x13c>
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80065e4:	89ad      	ldrh	r5, [r5, #12]
 80065e6:	fb0b f505 	mul.w	r5, fp, r5
				continue;
 80065ea:	e05c      	b.n	80066a6 <f_write+0x18e>
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80065ec:	69e1      	ldr	r1, [r4, #28]
 80065ee:	4620      	mov	r0, r4
 80065f0:	f7ff f954 	bl	800589c <create_chain>
 80065f4:	e7c5      	b.n	8006582 <f_write+0x6a>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80065f6:	2702      	movs	r7, #2
 80065f8:	7567      	strb	r7, [r4, #21]
 80065fa:	4639      	mov	r1, r7
 80065fc:	4628      	mov	r0, r5
 80065fe:	f7fe ff43 	bl	8005488 <unlock_fs>
 8006602:	e7ae      	b.n	8006562 <f_write+0x4a>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8006604:	2701      	movs	r7, #1
 8006606:	7567      	strb	r7, [r4, #21]
 8006608:	4639      	mov	r1, r7
 800660a:	4628      	mov	r0, r5
 800660c:	f7fe ff3c 	bl	8005488 <unlock_fs>
 8006610:	e7a7      	b.n	8006562 <f_write+0x4a>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8006612:	2301      	movs	r3, #1
 8006614:	6a22      	ldr	r2, [r4, #32]
 8006616:	9900      	ldr	r1, [sp, #0]
 8006618:	7868      	ldrb	r0, [r5, #1]
 800661a:	f7fe fd51 	bl	80050c0 <disk_write>
 800661e:	b920      	cbnz	r0, 800662a <f_write+0x112>
				fp->flag &= (BYTE)~FA_DIRTY;
 8006620:	7d23      	ldrb	r3, [r4, #20]
 8006622:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006626:	7523      	strb	r3, [r4, #20]
 8006628:	e7bb      	b.n	80065a2 <f_write+0x8a>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800662a:	2701      	movs	r7, #1
 800662c:	7567      	strb	r7, [r4, #21]
 800662e:	4639      	mov	r1, r7
 8006630:	4628      	mov	r0, r5
 8006632:	f7fe ff29 	bl	8005488 <unlock_fs>
 8006636:	e794      	b.n	8006562 <f_write+0x4a>
			if (!sect) ABORT(fs, FR_INT_ERR);
 8006638:	2702      	movs	r7, #2
 800663a:	7567      	strb	r7, [r4, #21]
 800663c:	4639      	mov	r1, r7
 800663e:	4628      	mov	r0, r5
 8006640:	f7fe ff22 	bl	8005488 <unlock_fs>
 8006644:	e78d      	b.n	8006562 <f_write+0x4a>
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8006646:	2701      	movs	r7, #1
 8006648:	7567      	strb	r7, [r4, #21]
 800664a:	4639      	mov	r1, r7
 800664c:	4628      	mov	r0, r5
 800664e:	f7fe ff1b 	bl	8005488 <unlock_fs>
 8006652:	e786      	b.n	8006562 <f_write+0x4a>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8006654:	89aa      	ldrh	r2, [r5, #12]
 8006656:	fb02 8103 	mla	r1, r2, r3, r8
 800665a:	f104 0030 	add.w	r0, r4, #48	@ 0x30
 800665e:	f7fe fd5e 	bl	800511e <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8006662:	7d23      	ldrb	r3, [r4, #20]
 8006664:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006668:	7523      	strb	r3, [r4, #20]
 800666a:	e7bb      	b.n	80065e4 <f_write+0xcc>
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800666c:	6a23      	ldr	r3, [r4, #32]
 800666e:	454b      	cmp	r3, r9
 8006670:	d003      	beq.n	800667a <f_write+0x162>
 8006672:	69a2      	ldr	r2, [r4, #24]
 8006674:	68e3      	ldr	r3, [r4, #12]
 8006676:	429a      	cmp	r2, r3
 8006678:	d340      	bcc.n	80066fc <f_write+0x1e4>
			fp->sect = sect;
 800667a:	f8c4 9020 	str.w	r9, [r4, #32]
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800667e:	89ad      	ldrh	r5, [r5, #12]
 8006680:	69a0      	ldr	r0, [r4, #24]
 8006682:	fbb0 f3f5 	udiv	r3, r0, r5
 8006686:	fb05 0013 	mls	r0, r5, r3, r0
 800668a:	1a2d      	subs	r5, r5, r0
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800668c:	42b5      	cmp	r5, r6
 800668e:	bf28      	it	cs
 8006690:	4635      	movcs	r5, r6
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8006692:	462a      	mov	r2, r5
 8006694:	4641      	mov	r1, r8
 8006696:	9b00      	ldr	r3, [sp, #0]
 8006698:	4418      	add	r0, r3
 800669a:	f7fe fd40 	bl	800511e <mem_cpy>
		fp->flag |= FA_DIRTY;
 800669e:	7d23      	ldrb	r3, [r4, #20]
 80066a0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80066a4:	7523      	strb	r3, [r4, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80066a6:	44a8      	add	r8, r5
 80066a8:	69a3      	ldr	r3, [r4, #24]
 80066aa:	442b      	add	r3, r5
 80066ac:	61a3      	str	r3, [r4, #24]
 80066ae:	68e2      	ldr	r2, [r4, #12]
 80066b0:	429a      	cmp	r2, r3
 80066b2:	bf38      	it	cc
 80066b4:	461a      	movcc	r2, r3
 80066b6:	60e2      	str	r2, [r4, #12]
 80066b8:	f8da 3000 	ldr.w	r3, [sl]
 80066bc:	442b      	add	r3, r5
 80066be:	f8ca 3000 	str.w	r3, [sl]
	for ( ;  btw;							/* Repeat until all data written */
 80066c2:	1b76      	subs	r6, r6, r5
 80066c4:	d02a      	beq.n	800671c <f_write+0x204>
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80066c6:	69a1      	ldr	r1, [r4, #24]
 80066c8:	9d03      	ldr	r5, [sp, #12]
 80066ca:	89ab      	ldrh	r3, [r5, #12]
 80066cc:	fbb1 f2f3 	udiv	r2, r1, r3
 80066d0:	fb03 1212 	mls	r2, r3, r2, r1
 80066d4:	2a00      	cmp	r2, #0
 80066d6:	d1d2      	bne.n	800667e <f_write+0x166>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80066d8:	896f      	ldrh	r7, [r5, #10]
 80066da:	3f01      	subs	r7, #1
 80066dc:	fbb1 f3f3 	udiv	r3, r1, r3
			if (csect == 0) {				/* On the cluster boundary? */
 80066e0:	401f      	ands	r7, r3
 80066e2:	f47f af5a 	bne.w	800659a <f_write+0x82>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80066e6:	2900      	cmp	r1, #0
 80066e8:	f47f af45 	bne.w	8006576 <f_write+0x5e>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80066ec:	68a0      	ldr	r0, [r4, #8]
					if (clst == 0) {		/* If no cluster is allocated, */
 80066ee:	2800      	cmp	r0, #0
 80066f0:	f47f af4a 	bne.w	8006588 <f_write+0x70>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80066f4:	4620      	mov	r0, r4
 80066f6:	f7ff f8d1 	bl	800589c <create_chain>
 80066fa:	e742      	b.n	8006582 <f_write+0x6a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80066fc:	2301      	movs	r3, #1
 80066fe:	464a      	mov	r2, r9
 8006700:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8006704:	7868      	ldrb	r0, [r5, #1]
 8006706:	f7fe fccd 	bl	80050a4 <disk_read>
				fp->fptr < fp->obj.objsize &&
 800670a:	2800      	cmp	r0, #0
 800670c:	d0b5      	beq.n	800667a <f_write+0x162>
					ABORT(fs, FR_DISK_ERR);
 800670e:	2701      	movs	r7, #1
 8006710:	7567      	strb	r7, [r4, #21]
 8006712:	4639      	mov	r1, r7
 8006714:	4628      	mov	r0, r5
 8006716:	f7fe feb7 	bl	8005488 <unlock_fs>
 800671a:	e722      	b.n	8006562 <f_write+0x4a>
 800671c:	9f01      	ldr	r7, [sp, #4]
	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800671e:	7d23      	ldrb	r3, [r4, #20]
 8006720:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006724:	7523      	strb	r3, [r4, #20]
	LEAVE_FF(fs, FR_OK);
 8006726:	2100      	movs	r1, #0
 8006728:	9803      	ldr	r0, [sp, #12]
 800672a:	f7fe fead 	bl	8005488 <unlock_fs>
 800672e:	e718      	b.n	8006562 <f_write+0x4a>
 8006730:	9f01      	ldr	r7, [sp, #4]
 8006732:	e7f4      	b.n	800671e <f_write+0x206>

08006734 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8006734:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006736:	b083      	sub	sp, #12
 8006738:	4604      	mov	r4, r0
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800673a:	a901      	add	r1, sp, #4
 800673c:	f7fe feb2 	bl	80054a4 <validate>
	if (res == FR_OK) {
 8006740:	4605      	mov	r5, r0
 8006742:	b980      	cbnz	r0, 8006766 <f_sync+0x32>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8006744:	7d23      	ldrb	r3, [r4, #20]
 8006746:	f013 0540 	ands.w	r5, r3, #64	@ 0x40
 800674a:	d00c      	beq.n	8006766 <f_sync+0x32>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800674c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006750:	d110      	bne.n	8006774 <f_sync+0x40>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
				fp->flag &= (BYTE)~FA_DIRTY;
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8006752:	f7fe f987 	bl	8004a64 <get_fattime>
 8006756:	4606      	mov	r6, r0
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8006758:	9f01      	ldr	r7, [sp, #4]
 800675a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800675c:	4638      	mov	r0, r7
 800675e:	f7fe fe7a 	bl	8005456 <move_window>
				if (res == FR_OK) {
 8006762:	4605      	mov	r5, r0
 8006764:	b1d0      	cbz	r0, 800679c <f_sync+0x68>
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8006766:	4629      	mov	r1, r5
 8006768:	9801      	ldr	r0, [sp, #4]
 800676a:	f7fe fe8d 	bl	8005488 <unlock_fs>
}
 800676e:	4628      	mov	r0, r5
 8006770:	b003      	add	sp, #12
 8006772:	bdf0      	pop	{r4, r5, r6, r7, pc}
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8006774:	9d01      	ldr	r5, [sp, #4]
 8006776:	2301      	movs	r3, #1
 8006778:	6a22      	ldr	r2, [r4, #32]
 800677a:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 800677e:	7868      	ldrb	r0, [r5, #1]
 8006780:	f7fe fc9e 	bl	80050c0 <disk_write>
 8006784:	b920      	cbnz	r0, 8006790 <f_sync+0x5c>
				fp->flag &= (BYTE)~FA_DIRTY;
 8006786:	7d23      	ldrb	r3, [r4, #20]
 8006788:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800678c:	7523      	strb	r3, [r4, #20]
 800678e:	e7e0      	b.n	8006752 <f_sync+0x1e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8006790:	2101      	movs	r1, #1
 8006792:	4628      	mov	r0, r5
 8006794:	f7fe fe78 	bl	8005488 <unlock_fs>
 8006798:	2501      	movs	r5, #1
 800679a:	e7e8      	b.n	800676e <f_sync+0x3a>
					dir = fp->dir_ptr;
 800679c:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800679e:	7aeb      	ldrb	r3, [r5, #11]
 80067a0:	f043 0320 	orr.w	r3, r3, #32
 80067a4:	72eb      	strb	r3, [r5, #11]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80067a6:	68a2      	ldr	r2, [r4, #8]
 80067a8:	4629      	mov	r1, r5
 80067aa:	6820      	ldr	r0, [r4, #0]
 80067ac:	f7fe ff8a 	bl	80056c4 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80067b0:	68e1      	ldr	r1, [r4, #12]
 80067b2:	f105 001c 	add.w	r0, r5, #28
 80067b6:	f7fe fcaa 	bl	800510e <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80067ba:	4631      	mov	r1, r6
 80067bc:	f105 0016 	add.w	r0, r5, #22
 80067c0:	f7fe fca5 	bl	800510e <st_dword>
	*ptr++ = (BYTE)val; val >>= 8;
 80067c4:	2300      	movs	r3, #0
 80067c6:	74ab      	strb	r3, [r5, #18]
	*ptr++ = (BYTE)val;
 80067c8:	74eb      	strb	r3, [r5, #19]
					fs->wflag = 1;
 80067ca:	2301      	movs	r3, #1
 80067cc:	70fb      	strb	r3, [r7, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80067ce:	4638      	mov	r0, r7
 80067d0:	f7fe fe98 	bl	8005504 <sync_fs>
 80067d4:	4605      	mov	r5, r0
					fp->flag &= (BYTE)~FA_MODIFIED;
 80067d6:	7d23      	ldrb	r3, [r4, #20]
 80067d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80067dc:	7523      	strb	r3, [r4, #20]
 80067de:	e7c2      	b.n	8006766 <f_sync+0x32>

080067e0 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80067e0:	b530      	push	{r4, r5, lr}
 80067e2:	b083      	sub	sp, #12
 80067e4:	4604      	mov	r4, r0
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80067e6:	f7ff ffa5 	bl	8006734 <f_sync>
	if (res == FR_OK)
 80067ea:	4605      	mov	r5, r0
 80067ec:	b110      	cbz	r0, 80067f4 <f_close+0x14>
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
}
 80067ee:	4628      	mov	r0, r5
 80067f0:	b003      	add	sp, #12
 80067f2:	bd30      	pop	{r4, r5, pc}
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80067f4:	a901      	add	r1, sp, #4
 80067f6:	4620      	mov	r0, r4
 80067f8:	f7fe fe54 	bl	80054a4 <validate>
		if (res == FR_OK) {
 80067fc:	4605      	mov	r5, r0
 80067fe:	2800      	cmp	r0, #0
 8006800:	d1f5      	bne.n	80067ee <f_close+0xe>
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8006802:	6920      	ldr	r0, [r4, #16]
 8006804:	f7fe fd40 	bl	8005288 <dec_lock>
			if (res == FR_OK)
 8006808:	4605      	mov	r5, r0
 800680a:	b908      	cbnz	r0, 8006810 <f_close+0x30>
				fp->obj.fs = 0;			/* Invalidate file object */
 800680c:	2300      	movs	r3, #0
 800680e:	6023      	str	r3, [r4, #0]
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 8006810:	2100      	movs	r1, #0
 8006812:	9801      	ldr	r0, [sp, #4]
 8006814:	f7fe fe38 	bl	8005488 <unlock_fs>
 8006818:	e7e9      	b.n	80067ee <f_close+0xe>

0800681a <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800681a:	b570      	push	{r4, r5, r6, lr}
 800681c:	b084      	sub	sp, #16
 800681e:	9101      	str	r1, [sp, #4]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 8006820:	2800      	cmp	r0, #0
 8006822:	d041      	beq.n	80068a8 <f_opendir+0x8e>
 8006824:	4605      	mov	r5, r0

	/* Get logical drive */
	obj = &dp->obj;
	res = find_volume(&path, &fs, 0);
 8006826:	2200      	movs	r2, #0
 8006828:	a903      	add	r1, sp, #12
 800682a:	a801      	add	r0, sp, #4
 800682c:	f7ff fa1a 	bl	8005c64 <find_volume>
	if (res == FR_OK) {
 8006830:	4604      	mov	r4, r0
 8006832:	b140      	cbz	r0, 8006846 <f_opendir+0x2c>
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 8006834:	2300      	movs	r3, #0
 8006836:	602b      	str	r3, [r5, #0]

	LEAVE_FF(fs, res);
 8006838:	4621      	mov	r1, r4
 800683a:	9803      	ldr	r0, [sp, #12]
 800683c:	f7fe fe24 	bl	8005488 <unlock_fs>
}
 8006840:	4620      	mov	r0, r4
 8006842:	b004      	add	sp, #16
 8006844:	bd70      	pop	{r4, r5, r6, pc}
		obj->fs = fs;
 8006846:	9e03      	ldr	r6, [sp, #12]
 8006848:	602e      	str	r6, [r5, #0]
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800684a:	9901      	ldr	r1, [sp, #4]
 800684c:	4628      	mov	r0, r5
 800684e:	f7ff fbf1 	bl	8006034 <follow_path>
		if (res == FR_OK) {						/* Follow completed */
 8006852:	4604      	mov	r4, r0
 8006854:	bb10      	cbnz	r0, 800689c <f_opendir+0x82>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 8006856:	f995 302f 	ldrsb.w	r3, [r5, #47]	@ 0x2f
 800685a:	2b00      	cmp	r3, #0
 800685c:	db08      	blt.n	8006870 <f_opendir+0x56>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800685e:	79ab      	ldrb	r3, [r5, #6]
 8006860:	f013 0f10 	tst.w	r3, #16
 8006864:	d01e      	beq.n	80068a4 <f_opendir+0x8a>
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 8006866:	6a29      	ldr	r1, [r5, #32]
 8006868:	4630      	mov	r0, r6
 800686a:	f7ff fbd3 	bl	8006014 <ld_clust>
 800686e:	60a8      	str	r0, [r5, #8]
				obj->id = fs->id;
 8006870:	88f3      	ldrh	r3, [r6, #6]
 8006872:	80ab      	strh	r3, [r5, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8006874:	2100      	movs	r1, #0
 8006876:	4628      	mov	r0, r5
 8006878:	f7fe ffb0 	bl	80057dc <dir_sdi>
				if (res == FR_OK) {
 800687c:	4604      	mov	r4, r0
 800687e:	b968      	cbnz	r0, 800689c <f_opendir+0x82>
					if (obj->sclust) {
 8006880:	68ab      	ldr	r3, [r5, #8]
 8006882:	b913      	cbnz	r3, 800688a <f_opendir+0x70>
						obj->lockid = 0;	/* Root directory need not to be locked */
 8006884:	2300      	movs	r3, #0
 8006886:	612b      	str	r3, [r5, #16]
 8006888:	e7d6      	b.n	8006838 <f_opendir+0x1e>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800688a:	2100      	movs	r1, #0
 800688c:	4628      	mov	r0, r5
 800688e:	f7fe fc9d 	bl	80051cc <inc_lock>
 8006892:	6128      	str	r0, [r5, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 8006894:	2800      	cmp	r0, #0
 8006896:	d1cf      	bne.n	8006838 <f_opendir+0x1e>
 8006898:	2412      	movs	r4, #18
 800689a:	e7cb      	b.n	8006834 <f_opendir+0x1a>
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800689c:	2c04      	cmp	r4, #4
 800689e:	bf08      	it	eq
 80068a0:	2405      	moveq	r4, #5
 80068a2:	e7c7      	b.n	8006834 <f_opendir+0x1a>
					res = FR_NO_PATH;
 80068a4:	2405      	movs	r4, #5
 80068a6:	e7c5      	b.n	8006834 <f_opendir+0x1a>
	if (!dp) return FR_INVALID_OBJECT;
 80068a8:	2409      	movs	r4, #9
 80068aa:	e7c9      	b.n	8006840 <f_opendir+0x26>

080068ac <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 80068ac:	b570      	push	{r4, r5, r6, lr}
 80068ae:	b082      	sub	sp, #8
 80068b0:	4604      	mov	r4, r0
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 80068b2:	a901      	add	r1, sp, #4
 80068b4:	f7fe fdf6 	bl	80054a4 <validate>
	if (res == FR_OK) {
 80068b8:	4605      	mov	r5, r0
 80068ba:	b978      	cbnz	r0, 80068dc <f_closedir+0x30>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 80068bc:	6920      	ldr	r0, [r4, #16]
 80068be:	b918      	cbnz	r0, 80068c8 <f_closedir+0x1c>
			res = dec_lock(dp->obj.lockid);
		}
		if (res == FR_OK)
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 80068c0:	2300      	movs	r3, #0
 80068c2:	6023      	str	r3, [r4, #0]
 80068c4:	462e      	mov	r6, r5
 80068c6:	e004      	b.n	80068d2 <f_closedir+0x26>
			res = dec_lock(dp->obj.lockid);
 80068c8:	f7fe fcde 	bl	8005288 <dec_lock>
		if (res == FR_OK)
 80068cc:	4606      	mov	r6, r0
 80068ce:	2800      	cmp	r0, #0
 80068d0:	d0f6      	beq.n	80068c0 <f_closedir+0x14>
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
 80068d2:	2100      	movs	r1, #0
 80068d4:	9801      	ldr	r0, [sp, #4]
 80068d6:	f7fe fdd7 	bl	8005488 <unlock_fs>
 80068da:	4635      	mov	r5, r6
#endif
	}
	return res;
}
 80068dc:	4628      	mov	r0, r5
 80068de:	b002      	add	sp, #8
 80068e0:	bd70      	pop	{r4, r5, r6, pc}

080068e2 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 80068e2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80068e4:	b083      	sub	sp, #12
 80068e6:	4605      	mov	r5, r0
 80068e8:	460e      	mov	r6, r1
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 80068ea:	a901      	add	r1, sp, #4
 80068ec:	f7fe fdda 	bl	80054a4 <validate>
	if (res == FR_OK) {
 80068f0:	4604      	mov	r4, r0
 80068f2:	b9a0      	cbnz	r0, 800691e <f_readdir+0x3c>
		if (!fno) {
 80068f4:	b1d6      	cbz	r6, 800692c <f_readdir+0x4a>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 80068f6:	2100      	movs	r1, #0
 80068f8:	4628      	mov	r0, r5
 80068fa:	f7ff f93c 	bl	8005b76 <dir_read>
 80068fe:	4604      	mov	r4, r0
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
			if (res == FR_OK) {				/* A valid entry is found */
 8006900:	f010 07fb 	ands.w	r7, r0, #251	@ 0xfb
 8006904:	d10b      	bne.n	800691e <f_readdir+0x3c>
				get_fileinfo(dp, fno);		/* Get the object information */
 8006906:	4631      	mov	r1, r6
 8006908:	4628      	mov	r0, r5
 800690a:	f7fe fd18 	bl	800533e <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800690e:	2100      	movs	r1, #0
 8006910:	4628      	mov	r0, r5
 8006912:	f7ff f86d 	bl	80059f0 <dir_next>
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 8006916:	2804      	cmp	r0, #4
 8006918:	bf14      	ite	ne
 800691a:	4604      	movne	r4, r0
 800691c:	463c      	moveq	r4, r7
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 800691e:	4621      	mov	r1, r4
 8006920:	9801      	ldr	r0, [sp, #4]
 8006922:	f7fe fdb1 	bl	8005488 <unlock_fs>
}
 8006926:	4620      	mov	r0, r4
 8006928:	b003      	add	sp, #12
 800692a:	bdf0      	pop	{r4, r5, r6, r7, pc}
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 800692c:	2100      	movs	r1, #0
 800692e:	4628      	mov	r0, r5
 8006930:	f7fe ff54 	bl	80057dc <dir_sdi>
 8006934:	4604      	mov	r4, r0
 8006936:	e7f2      	b.n	800691e <f_readdir+0x3c>

08006938 <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8006938:	b530      	push	{r4, r5, lr}
 800693a:	b08f      	sub	sp, #60	@ 0x3c
 800693c:	9001      	str	r0, [sp, #4]
 800693e:	460d      	mov	r5, r1
	DIR dj;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &dj.obj.fs, 0);
 8006940:	2200      	movs	r2, #0
 8006942:	a902      	add	r1, sp, #8
 8006944:	a801      	add	r0, sp, #4
 8006946:	f7ff f98d 	bl	8005c64 <find_volume>
	if (res == FR_OK) {
 800694a:	4604      	mov	r4, r0
 800694c:	b130      	cbz	r0, 800695c <f_stat+0x24>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(dj.obj.fs, res);
 800694e:	4621      	mov	r1, r4
 8006950:	9802      	ldr	r0, [sp, #8]
 8006952:	f7fe fd99 	bl	8005488 <unlock_fs>
}
 8006956:	4620      	mov	r0, r4
 8006958:	b00f      	add	sp, #60	@ 0x3c
 800695a:	bd30      	pop	{r4, r5, pc}
		res = follow_path(&dj, path);	/* Follow the file path */
 800695c:	9901      	ldr	r1, [sp, #4]
 800695e:	a802      	add	r0, sp, #8
 8006960:	f7ff fb68 	bl	8006034 <follow_path>
		if (res == FR_OK) {				/* Follow completed */
 8006964:	4604      	mov	r4, r0
 8006966:	2800      	cmp	r0, #0
 8006968:	d1f1      	bne.n	800694e <f_stat+0x16>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* It is origin directory */
 800696a:	f99d 3037 	ldrsb.w	r3, [sp, #55]	@ 0x37
 800696e:	2b00      	cmp	r3, #0
 8006970:	db06      	blt.n	8006980 <f_stat+0x48>
				if (fno) get_fileinfo(&dj, fno);
 8006972:	2d00      	cmp	r5, #0
 8006974:	d0eb      	beq.n	800694e <f_stat+0x16>
 8006976:	4629      	mov	r1, r5
 8006978:	a802      	add	r0, sp, #8
 800697a:	f7fe fce0 	bl	800533e <get_fileinfo>
 800697e:	e7e6      	b.n	800694e <f_stat+0x16>
				res = FR_INVALID_NAME;
 8006980:	2406      	movs	r4, #6
 8006982:	e7e4      	b.n	800694e <f_stat+0x16>

08006984 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8006984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006988:	b089      	sub	sp, #36	@ 0x24
 800698a:	9001      	str	r0, [sp, #4]
 800698c:	460f      	mov	r7, r1
 800698e:	9100      	str	r1, [sp, #0]
 8006990:	4614      	mov	r4, r2
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8006992:	2200      	movs	r2, #0
 8006994:	a907      	add	r1, sp, #28
 8006996:	a801      	add	r0, sp, #4
 8006998:	f7ff f964 	bl	8005c64 <find_volume>
	if (res == FR_OK) {
 800699c:	4681      	mov	r9, r0
 800699e:	2800      	cmp	r0, #0
 80069a0:	d15e      	bne.n	8006a60 <f_getfree+0xdc>
		*fatfs = fs;				/* Return ptr to the fs object */
 80069a2:	9d07      	ldr	r5, [sp, #28]
 80069a4:	6025      	str	r5, [r4, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 80069a6:	69ab      	ldr	r3, [r5, #24]
 80069a8:	69ee      	ldr	r6, [r5, #28]
 80069aa:	1eb2      	subs	r2, r6, #2
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d801      	bhi.n	80069b4 <f_getfree+0x30>
			*nclst = fs->free_clst;
 80069b0:	603b      	str	r3, [r7, #0]
 80069b2:	e055      	b.n	8006a60 <f_getfree+0xdc>
		} else {
			/* Get number of free clusters */
			nfree = 0;
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 80069b4:	782c      	ldrb	r4, [r5, #0]
 80069b6:	2c01      	cmp	r4, #1
 80069b8:	d005      	beq.n	80069c6 <f_getfree+0x42>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 80069ba:	f8d5 a028 	ldr.w	sl, [r5, #40]	@ 0x28
					i = 0; p = 0;
 80069be:	2400      	movs	r4, #0
 80069c0:	4627      	mov	r7, r4
			nfree = 0;
 80069c2:	46a0      	mov	r8, r4
 80069c4:	e02e      	b.n	8006a24 <f_getfree+0xa0>
				clst = 2; obj.fs = fs;
 80069c6:	9502      	str	r5, [sp, #8]
 80069c8:	2602      	movs	r6, #2
			nfree = 0;
 80069ca:	f04f 0800 	mov.w	r8, #0
 80069ce:	e003      	b.n	80069d8 <f_getfree+0x54>
				} while (++clst < fs->n_fatent);
 80069d0:	3601      	adds	r6, #1
 80069d2:	69eb      	ldr	r3, [r5, #28]
 80069d4:	42b3      	cmp	r3, r6
 80069d6:	d93a      	bls.n	8006a4e <f_getfree+0xca>
					stat = get_fat(&obj, clst);
 80069d8:	4631      	mov	r1, r6
 80069da:	a802      	add	r0, sp, #8
 80069dc:	f7fe fe7f 	bl	80056de <get_fat>
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 80069e0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80069e4:	d02d      	beq.n	8006a42 <f_getfree+0xbe>
					if (stat == 1) { res = FR_INT_ERR; break; }
 80069e6:	2801      	cmp	r0, #1
 80069e8:	d02d      	beq.n	8006a46 <f_getfree+0xc2>
					if (stat == 0) nfree++;
 80069ea:	2800      	cmp	r0, #0
 80069ec:	d1f0      	bne.n	80069d0 <f_getfree+0x4c>
 80069ee:	f108 0801 	add.w	r8, r8, #1
 80069f2:	e7ed      	b.n	80069d0 <f_getfree+0x4c>
					do {
						if (i == 0) {
							res = move_window(fs, sect++);
 80069f4:	f10a 0b01 	add.w	fp, sl, #1
 80069f8:	4651      	mov	r1, sl
 80069fa:	4628      	mov	r0, r5
 80069fc:	f7fe fd2b 	bl	8005456 <move_window>
							if (res != FR_OK) break;
 8006a00:	bb20      	cbnz	r0, 8006a4c <f_getfree+0xc8>
							p = fs->win;
 8006a02:	f105 0438 	add.w	r4, r5, #56	@ 0x38
							i = SS(fs);
 8006a06:	89af      	ldrh	r7, [r5, #12]
							res = move_window(fs, sect++);
 8006a08:	46da      	mov	sl, fp
 8006a0a:	e00d      	b.n	8006a28 <f_getfree+0xa4>
						}
						if (fs->fs_type == FS_FAT16) {
							if (ld_word(p) == 0) nfree++;
							p += 2; i -= 2;
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 8006a0c:	4620      	mov	r0, r4
 8006a0e:	f7fe fb73 	bl	80050f8 <ld_dword>
 8006a12:	f030 4370 	bics.w	r3, r0, #4026531840	@ 0xf0000000
 8006a16:	bf08      	it	eq
 8006a18:	f108 0801 	addeq.w	r8, r8, #1
							p += 4; i -= 4;
 8006a1c:	3404      	adds	r4, #4
 8006a1e:	3f04      	subs	r7, #4
						}
					} while (--clst);
 8006a20:	3e01      	subs	r6, #1
 8006a22:	d014      	beq.n	8006a4e <f_getfree+0xca>
						if (i == 0) {
 8006a24:	2f00      	cmp	r7, #0
 8006a26:	d0e5      	beq.n	80069f4 <f_getfree+0x70>
						if (fs->fs_type == FS_FAT16) {
 8006a28:	782b      	ldrb	r3, [r5, #0]
 8006a2a:	2b02      	cmp	r3, #2
 8006a2c:	d1ee      	bne.n	8006a0c <f_getfree+0x88>
	rv = rv << 8 | ptr[0];
 8006a2e:	7862      	ldrb	r2, [r4, #1]
 8006a30:	7823      	ldrb	r3, [r4, #0]
							if (ld_word(p) == 0) nfree++;
 8006a32:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
 8006a36:	bf08      	it	eq
 8006a38:	f108 0801 	addeq.w	r8, r8, #1
							p += 2; i -= 2;
 8006a3c:	3402      	adds	r4, #2
 8006a3e:	3f02      	subs	r7, #2
 8006a40:	e7ee      	b.n	8006a20 <f_getfree+0x9c>
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8006a42:	46a1      	mov	r9, r4
 8006a44:	e003      	b.n	8006a4e <f_getfree+0xca>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8006a46:	f04f 0902 	mov.w	r9, #2
 8006a4a:	e000      	b.n	8006a4e <f_getfree+0xca>
							res = move_window(fs, sect++);
 8006a4c:	4681      	mov	r9, r0
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 8006a4e:	9b00      	ldr	r3, [sp, #0]
 8006a50:	f8c3 8000 	str.w	r8, [r3]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 8006a54:	f8c5 8018 	str.w	r8, [r5, #24]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8006a58:	792b      	ldrb	r3, [r5, #4]
 8006a5a:	f043 0301 	orr.w	r3, r3, #1
 8006a5e:	712b      	strb	r3, [r5, #4]
		}
	}

	LEAVE_FF(fs, res);
 8006a60:	4649      	mov	r1, r9
 8006a62:	9807      	ldr	r0, [sp, #28]
 8006a64:	f7fe fd10 	bl	8005488 <unlock_fs>
}
 8006a68:	4648      	mov	r0, r9
 8006a6a:	b009      	add	sp, #36	@ 0x24
 8006a6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006a70 <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 8006a70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a74:	b09c      	sub	sp, #112	@ 0x70
 8006a76:	9001      	str	r0, [sp, #4]
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8006a78:	2202      	movs	r2, #2
 8006a7a:	a903      	add	r1, sp, #12
 8006a7c:	a801      	add	r0, sp, #4
 8006a7e:	f7ff f8f1 	bl	8005c64 <find_volume>
	dj.obj.fs = fs;
 8006a82:	9d03      	ldr	r5, [sp, #12]
 8006a84:	9510      	str	r5, [sp, #64]	@ 0x40
	if (res == FR_OK) {
 8006a86:	4604      	mov	r4, r0
 8006a88:	b138      	cbz	r0, 8006a9a <f_unlink+0x2a>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8006a8a:	4621      	mov	r1, r4
 8006a8c:	9803      	ldr	r0, [sp, #12]
 8006a8e:	f7fe fcfb 	bl	8005488 <unlock_fs>
}
 8006a92:	4620      	mov	r0, r4
 8006a94:	b01c      	add	sp, #112	@ 0x70
 8006a96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		res = follow_path(&dj, path);		/* Follow the file path */
 8006a9a:	9901      	ldr	r1, [sp, #4]
 8006a9c:	a810      	add	r0, sp, #64	@ 0x40
 8006a9e:	f7ff fac9 	bl	8006034 <follow_path>
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 8006aa2:	4604      	mov	r4, r0
 8006aa4:	2800      	cmp	r0, #0
 8006aa6:	d1f0      	bne.n	8006a8a <f_unlink+0x1a>
 8006aa8:	2102      	movs	r1, #2
 8006aaa:	a810      	add	r0, sp, #64	@ 0x40
 8006aac:	f7fe fb48 	bl	8005140 <chk_lock>
		if (res == FR_OK) {					/* The object is accessible */
 8006ab0:	4604      	mov	r4, r0
 8006ab2:	2800      	cmp	r0, #0
 8006ab4:	d1e9      	bne.n	8006a8a <f_unlink+0x1a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 8006ab6:	f99d 306f 	ldrsb.w	r3, [sp, #111]	@ 0x6f
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	db3b      	blt.n	8006b36 <f_unlink+0xc6>
				if (dj.obj.attr & AM_RDO) {
 8006abe:	f89d 4046 	ldrb.w	r4, [sp, #70]	@ 0x46
 8006ac2:	f014 0f01 	tst.w	r4, #1
 8006ac6:	d138      	bne.n	8006b3a <f_unlink+0xca>
					dclst = ld_clust(fs, dj.dir);
 8006ac8:	9f18      	ldr	r7, [sp, #96]	@ 0x60
 8006aca:	4639      	mov	r1, r7
 8006acc:	4628      	mov	r0, r5
 8006ace:	f7ff faa1 	bl	8006014 <ld_clust>
 8006ad2:	4606      	mov	r6, r0
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 8006ad4:	f014 0f10 	tst.w	r4, #16
 8006ad8:	d11b      	bne.n	8006b12 <f_unlink+0xa2>
	FATFS *fs = dp->obj.fs;
 8006ada:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
	res = move_window(fs, dp->sect);
 8006ade:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8006ae0:	4640      	mov	r0, r8
 8006ae2:	f7fe fcb8 	bl	8005456 <move_window>
	if (res == FR_OK) {
 8006ae6:	4604      	mov	r4, r0
 8006ae8:	2800      	cmp	r0, #0
 8006aea:	d1ce      	bne.n	8006a8a <f_unlink+0x1a>
		dp->dir[DIR_Name] = DDEM;
 8006aec:	23e5      	movs	r3, #229	@ 0xe5
 8006aee:	703b      	strb	r3, [r7, #0]
		fs->wflag = 1;
 8006af0:	2301      	movs	r3, #1
 8006af2:	f888 3003 	strb.w	r3, [r8, #3]
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 8006af6:	b13e      	cbz	r6, 8006b08 <f_unlink+0x98>
					res = remove_chain(&dj.obj, dclst, 0);
 8006af8:	2200      	movs	r2, #0
 8006afa:	4631      	mov	r1, r6
 8006afc:	a810      	add	r0, sp, #64	@ 0x40
 8006afe:	f7fe ff2e 	bl	800595e <remove_chain>
				if (res == FR_OK) res = sync_fs(fs);
 8006b02:	4604      	mov	r4, r0
 8006b04:	2800      	cmp	r0, #0
 8006b06:	d1c0      	bne.n	8006a8a <f_unlink+0x1a>
 8006b08:	4628      	mov	r0, r5
 8006b0a:	f7fe fcfb 	bl	8005504 <sync_fs>
 8006b0e:	4604      	mov	r4, r0
 8006b10:	e7bb      	b.n	8006a8a <f_unlink+0x1a>
						sdj.obj.fs = fs;						/* Open the sub-directory */
 8006b12:	9504      	str	r5, [sp, #16]
						sdj.obj.sclust = dclst;
 8006b14:	9006      	str	r0, [sp, #24]
						res = dir_sdi(&sdj, 0);
 8006b16:	2100      	movs	r1, #0
 8006b18:	a804      	add	r0, sp, #16
 8006b1a:	f7fe fe5f 	bl	80057dc <dir_sdi>
						if (res == FR_OK) {
 8006b1e:	4604      	mov	r4, r0
 8006b20:	2800      	cmp	r0, #0
 8006b22:	d1b2      	bne.n	8006a8a <f_unlink+0x1a>
							res = dir_read(&sdj, 0);			/* Read an item */
 8006b24:	2100      	movs	r1, #0
 8006b26:	a804      	add	r0, sp, #16
 8006b28:	f7ff f825 	bl	8005b76 <dir_read>
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 8006b2c:	4604      	mov	r4, r0
 8006b2e:	b130      	cbz	r0, 8006b3e <f_unlink+0xce>
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 8006b30:	2804      	cmp	r0, #4
 8006b32:	d1aa      	bne.n	8006a8a <f_unlink+0x1a>
 8006b34:	e7d1      	b.n	8006ada <f_unlink+0x6a>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 8006b36:	2406      	movs	r4, #6
 8006b38:	e7a7      	b.n	8006a8a <f_unlink+0x1a>
					res = FR_DENIED;		/* Cannot remove R/O object */
 8006b3a:	2407      	movs	r4, #7
 8006b3c:	e7a5      	b.n	8006a8a <f_unlink+0x1a>
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 8006b3e:	2407      	movs	r4, #7
			if (res == FR_OK) {
 8006b40:	e7a3      	b.n	8006a8a <f_unlink+0x1a>
	...

08006b44 <FATFS_LinkDriverEx>:
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 8006b44:	4b13      	ldr	r3, [pc, #76]	@ (8006b94 <FATFS_LinkDriverEx+0x50>)
 8006b46:	7a5b      	ldrb	r3, [r3, #9]
 8006b48:	bb13      	cbnz	r3, 8006b90 <FATFS_LinkDriverEx+0x4c>
{
 8006b4a:	b510      	push	{r4, lr}
 8006b4c:	4604      	mov	r4, r0
 8006b4e:	f003 00ff 	and.w	r0, r3, #255	@ 0xff
  {
    disk.is_initialized[disk.nbr] = 0;
 8006b52:	4b10      	ldr	r3, [pc, #64]	@ (8006b94 <FATFS_LinkDriverEx+0x50>)
 8006b54:	f893 c009 	ldrb.w	ip, [r3, #9]
 8006b58:	fa5f fc8c 	uxtb.w	ip, ip
 8006b5c:	f04f 0e00 	mov.w	lr, #0
 8006b60:	f803 e00c 	strb.w	lr, [r3, ip]
    disk.drv[disk.nbr] = drv;
 8006b64:	f893 c009 	ldrb.w	ip, [r3, #9]
 8006b68:	eb03 0c8c 	add.w	ip, r3, ip, lsl #2
 8006b6c:	f8cc 4004 	str.w	r4, [ip, #4]
    disk.lun[disk.nbr] = lun;
 8006b70:	7a5c      	ldrb	r4, [r3, #9]
 8006b72:	441c      	add	r4, r3
 8006b74:	7222      	strb	r2, [r4, #8]
    DiskNum = disk.nbr++;
 8006b76:	7a5a      	ldrb	r2, [r3, #9]
 8006b78:	1c54      	adds	r4, r2, #1
 8006b7a:	b2e4      	uxtb	r4, r4
 8006b7c:	725c      	strb	r4, [r3, #9]
    path[0] = DiskNum + '0';
 8006b7e:	3230      	adds	r2, #48	@ 0x30
 8006b80:	700a      	strb	r2, [r1, #0]
    path[1] = ':';
 8006b82:	233a      	movs	r3, #58	@ 0x3a
 8006b84:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 8006b86:	232f      	movs	r3, #47	@ 0x2f
 8006b88:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 8006b8a:	f881 e003 	strb.w	lr, [r1, #3]
    ret = 0;
  }

  return ret;
}
 8006b8e:	bd10      	pop	{r4, pc}
  uint8_t ret = 1;
 8006b90:	2001      	movs	r0, #1
}
 8006b92:	4770      	bx	lr
 8006b94:	200112f8 	.word	0x200112f8

08006b98 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8006b98:	b508      	push	{r3, lr}
  return FATFS_LinkDriverEx(drv, path, 0);
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	f7ff ffd2 	bl	8006b44 <FATFS_LinkDriverEx>
}
 8006ba0:	bd08      	pop	{r3, pc}

08006ba2 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 8006ba2:	b510      	push	{r4, lr}
 8006ba4:	b082      	sub	sp, #8
 8006ba6:	460c      	mov	r4, r1
#endif

#else

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
 8006ba8:	2300      	movs	r3, #0
 8006baa:	9300      	str	r3, [sp, #0]
 8006bac:	9301      	str	r3, [sp, #4]
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
 8006bae:	2101      	movs	r1, #1
 8006bb0:	4668      	mov	r0, sp
 8006bb2:	f000 f86b 	bl	8006c8c <osSemaphoreCreate>
 8006bb6:	6020      	str	r0, [r4, #0]

#endif
    ret = (*sobj != NULL);

    return ret;
}
 8006bb8:	3800      	subs	r0, #0
 8006bba:	bf18      	it	ne
 8006bbc:	2001      	movne	r0, #1
 8006bbe:	b002      	add	sp, #8
 8006bc0:	bd10      	pop	{r4, pc}

08006bc2 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 8006bc2:	b508      	push	{r3, lr}
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 8006bc4:	f000 f8e0 	bl	8006d88 <osSemaphoreDelete>
#endif
    return 1;
}
 8006bc8:	2001      	movs	r0, #1
 8006bca:	bd08      	pop	{r3, pc}

08006bcc <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 8006bcc:	b508      	push	{r3, lr}
#if (osCMSIS < 0x20000U)

#if _USE_MUTEX
  if(osMutexWait(sobj, _FS_TIMEOUT) == osOK)
#else
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 8006bce:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8006bd2:	f000 f887 	bl	8006ce4 <osSemaphoreWait>
  {
    ret = 1;
  }

  return ret;
}
 8006bd6:	fab0 f080 	clz	r0, r0
 8006bda:	0940      	lsrs	r0, r0, #5
 8006bdc:	bd08      	pop	{r3, pc}

08006bde <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8006bde:	b508      	push	{r3, lr}
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 8006be0:	f000 f8a9 	bl	8006d36 <osSemaphoreRelease>
#endif
}
 8006be4:	bd08      	pop	{r3, pc}

08006be6 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006be6:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8006be8:	f001 f8fa 	bl	8007de0 <vTaskStartScheduler>
  
  return osOK;
}
 8006bec:	2000      	movs	r0, #0
 8006bee:	bd08      	pop	{r3, pc}

08006bf0 <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 8006bf0:	b508      	push	{r3, lr}
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 8006bf2:	f001 fb9f 	bl	8008334 <xTaskGetSchedulerState>
  else
    return 1;
#else
	return (-1);
#endif	
}
 8006bf6:	3801      	subs	r0, #1
 8006bf8:	bf18      	it	ne
 8006bfa:	2001      	movne	r0, #1
 8006bfc:	bd08      	pop	{r3, pc}

08006bfe <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8006bfe:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006c00:	f3ef 8305 	mrs	r3, IPSR
  if (inHandlerMode()) {
 8006c04:	b113      	cbz	r3, 8006c0c <osKernelSysTick+0xe>
    return xTaskGetTickCountFromISR();
 8006c06:	f001 f939 	bl	8007e7c <xTaskGetTickCountFromISR>
  }
  else {
    return xTaskGetTickCount();
  }
}
 8006c0a:	bd08      	pop	{r3, pc}
    return xTaskGetTickCount();
 8006c0c:	f001 f930 	bl	8007e70 <xTaskGetTickCount>
 8006c10:	e7fb      	b.n	8006c0a <osKernelSysTick+0xc>

08006c12 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006c12:	b570      	push	{r4, r5, r6, lr}
 8006c14:	b086      	sub	sp, #24
 8006c16:	4684      	mov	ip, r0
 8006c18:	460b      	mov	r3, r1
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006c1a:	6944      	ldr	r4, [r0, #20]
 8006c1c:	b1bc      	cbz	r4, 8006c4e <osThreadCreate+0x3c>
 8006c1e:	6985      	ldr	r5, [r0, #24]
 8006c20:	b1ad      	cbz	r5, 8006c4e <osThreadCreate+0x3c>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006c22:	6840      	ldr	r0, [r0, #4]
 8006c24:	f8dc 1000 	ldr.w	r1, [ip]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006c28:	f8dc 2010 	ldr.w	r2, [ip, #16]
 8006c2c:	f9bc c008 	ldrsh.w	ip, [ip, #8]
  if (priority != osPriorityError) {
 8006c30:	f1bc 0f84 	cmp.w	ip, #132	@ 0x84
    fpriority += (priority - osPriorityIdle);
 8006c34:	bf14      	ite	ne
 8006c36:	f10c 0603 	addne.w	r6, ip, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006c3a:	2600      	moveq	r6, #0
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006c3c:	9502      	str	r5, [sp, #8]
 8006c3e:	9401      	str	r4, [sp, #4]
 8006c40:	9600      	str	r6, [sp, #0]
 8006c42:	f001 f859 	bl	8007cf8 <xTaskCreateStatic>
 8006c46:	9005      	str	r0, [sp, #20]
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006c48:	9805      	ldr	r0, [sp, #20]
}
 8006c4a:	b006      	add	sp, #24
 8006c4c:	bd70      	pop	{r4, r5, r6, pc}
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006c4e:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8006c52:	f8dc 1000 	ldr.w	r1, [ip]
 8006c56:	f8bc 2010 	ldrh.w	r2, [ip, #16]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006c5a:	f9bc c008 	ldrsh.w	ip, [ip, #8]
  if (priority != osPriorityError) {
 8006c5e:	f1bc 0f84 	cmp.w	ip, #132	@ 0x84
    fpriority += (priority - osPriorityIdle);
 8006c62:	bf14      	ite	ne
 8006c64:	f10c 0403 	addne.w	r4, ip, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006c68:	2400      	moveq	r4, #0
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006c6a:	ad05      	add	r5, sp, #20
 8006c6c:	9501      	str	r5, [sp, #4]
 8006c6e:	9400      	str	r4, [sp, #0]
 8006c70:	f001 f883 	bl	8007d7a <xTaskCreate>
 8006c74:	2801      	cmp	r0, #1
 8006c76:	d0e7      	beq.n	8006c48 <osThreadCreate+0x36>
      return NULL;
 8006c78:	2000      	movs	r0, #0
 8006c7a:	e7e6      	b.n	8006c4a <osThreadCreate+0x38>

08006c7c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006c7c:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006c7e:	2801      	cmp	r0, #1
 8006c80:	bf38      	it	cc
 8006c82:	2001      	movcc	r0, #1
 8006c84:	f001 fa22 	bl	80080cc <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006c88:	2000      	movs	r0, #0
 8006c8a:	bd08      	pop	{r3, pc}

08006c8c <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8006c8c:	b510      	push	{r4, lr}
 8006c8e:	b082      	sub	sp, #8
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8006c90:	6842      	ldr	r2, [r0, #4]
 8006c92:	b192      	cbz	r2, 8006cba <osSemaphoreCreate+0x2e>
    if (count == 1) {
 8006c94:	2901      	cmp	r1, #1
 8006c96:	d006      	beq.n	8006ca6 <osSemaphoreCreate+0x1a>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
 8006c98:	4608      	mov	r0, r1
 8006c9a:	f000 fa96 	bl	80071ca <xQueueCreateCountingSemaphoreStatic>
 8006c9e:	4604      	mov	r4, r0
#else
    return NULL;
#endif
  }
#endif
}
 8006ca0:	4620      	mov	r0, r4
 8006ca2:	b002      	add	sp, #8
 8006ca4:	bd10      	pop	{r4, pc}
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8006ca6:	2303      	movs	r3, #3
 8006ca8:	9300      	str	r3, [sp, #0]
 8006caa:	4613      	mov	r3, r2
 8006cac:	2200      	movs	r2, #0
 8006cae:	4611      	mov	r1, r2
 8006cb0:	2001      	movs	r0, #1
 8006cb2:	f000 fa0c 	bl	80070ce <xQueueGenericCreateStatic>
 8006cb6:	4604      	mov	r4, r0
 8006cb8:	e7f2      	b.n	8006ca0 <osSemaphoreCreate+0x14>
    if (count == 1) {
 8006cba:	2901      	cmp	r1, #1
 8006cbc:	d004      	beq.n	8006cc8 <osSemaphoreCreate+0x3c>
      return xSemaphoreCreateCounting(count, count);
 8006cbe:	4608      	mov	r0, r1
 8006cc0:	f000 faaa 	bl	8007218 <xQueueCreateCountingSemaphore>
 8006cc4:	4604      	mov	r4, r0
 8006cc6:	e7eb      	b.n	8006ca0 <osSemaphoreCreate+0x14>
      vSemaphoreCreateBinary(sema);
 8006cc8:	2203      	movs	r2, #3
 8006cca:	2100      	movs	r1, #0
 8006ccc:	2001      	movs	r0, #1
 8006cce:	f000 fa55 	bl	800717c <xQueueGenericCreate>
 8006cd2:	4604      	mov	r4, r0
 8006cd4:	2800      	cmp	r0, #0
 8006cd6:	d0e3      	beq.n	8006ca0 <osSemaphoreCreate+0x14>
 8006cd8:	2300      	movs	r3, #0
 8006cda:	461a      	mov	r2, r3
 8006cdc:	4619      	mov	r1, r3
 8006cde:	f000 fabd 	bl	800725c <xQueueGenericSend>
 8006ce2:	e7dd      	b.n	8006ca0 <osSemaphoreCreate+0x14>

08006ce4 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8006ce4:	b500      	push	{lr}
 8006ce6:	b083      	sub	sp, #12
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8006ce8:	2300      	movs	r3, #0
 8006cea:	9301      	str	r3, [sp, #4]
  
  
  if (semaphore_id == NULL) {
 8006cec:	b1f8      	cbz	r0, 8006d2e <osSemaphoreWait+0x4a>
 8006cee:	f3ef 8205 	mrs	r2, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 8006cf2:	b19a      	cbz	r2, 8006d1c <osSemaphoreWait+0x38>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8006cf4:	aa01      	add	r2, sp, #4
 8006cf6:	2100      	movs	r1, #0
 8006cf8:	f000 fde4 	bl	80078c4 <xQueueReceiveFromISR>
 8006cfc:	2801      	cmp	r0, #1
 8006cfe:	d118      	bne.n	8006d32 <osSemaphoreWait+0x4e>
      return osErrorOS;
    }
	portEND_SWITCHING_ISR(taskWoken);
 8006d00:	9801      	ldr	r0, [sp, #4]
 8006d02:	b188      	cbz	r0, 8006d28 <osSemaphoreWait+0x44>
 8006d04:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006d08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d0c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8006d10:	f3bf 8f4f 	dsb	sy
 8006d14:	f3bf 8f6f 	isb	sy
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
    return osErrorOS;
  }
  
  return osOK;
 8006d18:	2000      	movs	r0, #0
 8006d1a:	e005      	b.n	8006d28 <osSemaphoreWait+0x44>
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8006d1c:	f000 fcf5 	bl	800770a <xQueueSemaphoreTake>
  return osOK;
 8006d20:	2801      	cmp	r0, #1
 8006d22:	bf14      	ite	ne
 8006d24:	20ff      	movne	r0, #255	@ 0xff
 8006d26:	2000      	moveq	r0, #0
}
 8006d28:	b003      	add	sp, #12
 8006d2a:	f85d fb04 	ldr.w	pc, [sp], #4
    return osErrorParameter;
 8006d2e:	2080      	movs	r0, #128	@ 0x80
 8006d30:	e7fa      	b.n	8006d28 <osSemaphoreWait+0x44>
      return osErrorOS;
 8006d32:	20ff      	movs	r0, #255	@ 0xff
 8006d34:	e7f8      	b.n	8006d28 <osSemaphoreWait+0x44>

08006d36 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8006d36:	b510      	push	{r4, lr}
 8006d38:	b082      	sub	sp, #8
  osStatus result = osOK;
  portBASE_TYPE taskWoken = pdFALSE;
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	9301      	str	r3, [sp, #4]
 8006d3e:	f3ef 8405 	mrs	r4, IPSR
  
  
  if (inHandlerMode()) {
 8006d42:	b194      	cbz	r4, 8006d6a <osSemaphoreRelease+0x34>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8006d44:	a901      	add	r1, sp, #4
 8006d46:	f000 fbc9 	bl	80074dc <xQueueGiveFromISR>
 8006d4a:	2801      	cmp	r0, #1
 8006d4c:	d118      	bne.n	8006d80 <osSemaphoreRelease+0x4a>
      return osErrorOS;
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006d4e:	9b01      	ldr	r3, [sp, #4]
 8006d50:	b1c3      	cbz	r3, 8006d84 <osSemaphoreRelease+0x4e>
 8006d52:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006d56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d5a:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8006d5e:	f3bf 8f4f 	dsb	sy
 8006d62:	f3bf 8f6f 	isb	sy
  osStatus result = osOK;
 8006d66:	2400      	movs	r4, #0
 8006d68:	e007      	b.n	8006d7a <osSemaphoreRelease+0x44>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	461a      	mov	r2, r3
 8006d6e:	4619      	mov	r1, r3
 8006d70:	f000 fa74 	bl	800725c <xQueueGenericSend>
      result = osErrorOS;
 8006d74:	2801      	cmp	r0, #1
 8006d76:	bf18      	it	ne
 8006d78:	24ff      	movne	r4, #255	@ 0xff
    }
  }
  
  return result;
}
 8006d7a:	4620      	mov	r0, r4
 8006d7c:	b002      	add	sp, #8
 8006d7e:	bd10      	pop	{r4, pc}
      return osErrorOS;
 8006d80:	24ff      	movs	r4, #255	@ 0xff
 8006d82:	e7fa      	b.n	8006d7a <osSemaphoreRelease+0x44>
  osStatus result = osOK;
 8006d84:	2400      	movs	r4, #0
 8006d86:	e7f8      	b.n	8006d7a <osSemaphoreRelease+0x44>

08006d88 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 8006d88:	b510      	push	{r4, lr}
 8006d8a:	f3ef 8405 	mrs	r4, IPSR
  if (inHandlerMode()) {
 8006d8e:	b91c      	cbnz	r4, 8006d98 <osSemaphoreDelete+0x10>
    return osErrorISR;
  }

  vSemaphoreDelete(semaphore_id);
 8006d90:	f000 fe0a 	bl	80079a8 <vQueueDelete>

  return osOK; 
}
 8006d94:	4620      	mov	r0, r4
 8006d96:	bd10      	pop	{r4, pc}
    return osErrorISR;
 8006d98:	2482      	movs	r4, #130	@ 0x82
 8006d9a:	e7fb      	b.n	8006d94 <osSemaphoreDelete+0xc>

08006d9c <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8006d9c:	b500      	push	{lr}
 8006d9e:	b083      	sub	sp, #12
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8006da0:	6882      	ldr	r2, [r0, #8]
 8006da2:	b142      	cbz	r2, 8006db6 <osMessageCreate+0x1a>
 8006da4:	68c3      	ldr	r3, [r0, #12]
 8006da6:	b133      	cbz	r3, 8006db6 <osMessageCreate+0x1a>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8006da8:	2100      	movs	r1, #0
 8006daa:	9100      	str	r1, [sp, #0]
 8006dac:	6841      	ldr	r1, [r0, #4]
 8006dae:	6800      	ldr	r0, [r0, #0]
 8006db0:	f000 f98d 	bl	80070ce <xQueueGenericCreateStatic>
 8006db4:	e004      	b.n	8006dc0 <osMessageCreate+0x24>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8006db6:	2200      	movs	r2, #0
 8006db8:	6841      	ldr	r1, [r0, #4]
 8006dba:	6800      	ldr	r0, [r0, #0]
 8006dbc:	f000 f9de 	bl	800717c <xQueueGenericCreate>
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8006dc0:	b003      	add	sp, #12
 8006dc2:	f85d fb04 	ldr.w	pc, [sp], #4

08006dc6 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8006dc6:	b510      	push	{r4, lr}
 8006dc8:	b084      	sub	sp, #16
 8006dca:	9101      	str	r1, [sp, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8006dcc:	2300      	movs	r3, #0
 8006dce:	9303      	str	r3, [sp, #12]
 8006dd0:	f3ef 8405 	mrs	r4, IPSR
  ticks = millisec / portTICK_PERIOD_MS;
  if (ticks == 0) {
    ticks = 1;
  }
  
  if (inHandlerMode()) {
 8006dd4:	b19c      	cbz	r4, 8006dfe <osMessagePut+0x38>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8006dd6:	aa03      	add	r2, sp, #12
 8006dd8:	a901      	add	r1, sp, #4
 8006dda:	f000 fb13 	bl	8007404 <xQueueGenericSendFromISR>
 8006dde:	2801      	cmp	r0, #1
 8006de0:	d11a      	bne.n	8006e18 <osMessagePut+0x52>
      return osErrorOS;
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006de2:	9b03      	ldr	r3, [sp, #12]
 8006de4:	b1d3      	cbz	r3, 8006e1c <osMessagePut+0x56>
 8006de6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006dea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006dee:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8006df2:	f3bf 8f4f 	dsb	sy
 8006df6:	f3bf 8f6f 	isb	sy
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
      return osErrorOS;
    }
  }
  
  return osOK;
 8006dfa:	2400      	movs	r4, #0
 8006dfc:	e009      	b.n	8006e12 <osMessagePut+0x4c>
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8006dfe:	2300      	movs	r3, #0
 8006e00:	2a01      	cmp	r2, #1
 8006e02:	bf38      	it	cc
 8006e04:	2201      	movcc	r2, #1
 8006e06:	a901      	add	r1, sp, #4
 8006e08:	f000 fa28 	bl	800725c <xQueueGenericSend>
      return osErrorOS;
 8006e0c:	2801      	cmp	r0, #1
 8006e0e:	bf18      	it	ne
 8006e10:	24ff      	movne	r4, #255	@ 0xff
}
 8006e12:	4620      	mov	r0, r4
 8006e14:	b004      	add	sp, #16
 8006e16:	bd10      	pop	{r4, pc}
      return osErrorOS;
 8006e18:	24ff      	movs	r4, #255	@ 0xff
 8006e1a:	e7fa      	b.n	8006e12 <osMessagePut+0x4c>
  return osOK;
 8006e1c:	2400      	movs	r4, #0
 8006e1e:	e7f8      	b.n	8006e12 <osMessagePut+0x4c>

08006e20 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8006e20:	b530      	push	{r4, r5, lr}
 8006e22:	b085      	sub	sp, #20
 8006e24:	4604      	mov	r4, r0
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8006e26:	9102      	str	r1, [sp, #8]
  event.value.v = 0;
 8006e28:	2300      	movs	r3, #0
 8006e2a:	9301      	str	r3, [sp, #4]
  
  if (queue_id == NULL) {
 8006e2c:	b1e9      	cbz	r1, 8006e6a <osMessageGet+0x4a>
 8006e2e:	4608      	mov	r0, r1
 8006e30:	4615      	mov	r5, r2
    event.status = osErrorParameter;
    return event;
  }
  
  taskWoken = pdFALSE;
 8006e32:	2300      	movs	r3, #0
 8006e34:	9303      	str	r3, [sp, #12]
 8006e36:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 8006e3a:	b303      	cbz	r3, 8006e7e <osMessageGet+0x5e>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8006e3c:	aa03      	add	r2, sp, #12
 8006e3e:	a901      	add	r1, sp, #4
 8006e40:	f000 fd40 	bl	80078c4 <xQueueReceiveFromISR>
 8006e44:	2801      	cmp	r0, #1
 8006e46:	bf14      	ite	ne
 8006e48:	2000      	movne	r0, #0
 8006e4a:	2001      	moveq	r0, #1
 8006e4c:	0100      	lsls	r0, r0, #4
 8006e4e:	9000      	str	r0, [sp, #0]
      event.status = osEventMessage;
    }
    else {
      event.status = osOK;
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006e50:	9b03      	ldr	r3, [sp, #12]
 8006e52:	b163      	cbz	r3, 8006e6e <osMessageGet+0x4e>
 8006e54:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006e58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e5c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8006e60:	f3bf 8f4f 	dsb	sy
 8006e64:	f3bf 8f6f 	isb	sy
 8006e68:	e001      	b.n	8006e6e <osMessageGet+0x4e>
    event.status = osErrorParameter;
 8006e6a:	2380      	movs	r3, #128	@ 0x80
 8006e6c:	9300      	str	r3, [sp, #0]
    return event;
 8006e6e:	466b      	mov	r3, sp
 8006e70:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006e74:	e884 0007 	stmia.w	r4, {r0, r1, r2}
      event.status = (ticks == 0) ? osOK : osEventTimeout;
    }
  }
  
  return event;
}
 8006e78:	4620      	mov	r0, r4
 8006e7a:	b005      	add	sp, #20
 8006e7c:	bd30      	pop	{r4, r5, pc}
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8006e7e:	a901      	add	r1, sp, #4
 8006e80:	f000 fb8b 	bl	800759a <xQueueReceive>
 8006e84:	2801      	cmp	r0, #1
 8006e86:	d005      	beq.n	8006e94 <osMessageGet+0x74>
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8006e88:	1e2a      	subs	r2, r5, #0
 8006e8a:	bf18      	it	ne
 8006e8c:	2201      	movne	r2, #1
 8006e8e:	0192      	lsls	r2, r2, #6
 8006e90:	9200      	str	r2, [sp, #0]
  return event;
 8006e92:	e7ec      	b.n	8006e6e <osMessageGet+0x4e>
      event.status = osEventMessage;
 8006e94:	2310      	movs	r3, #16
 8006e96:	9300      	str	r3, [sp, #0]
 8006e98:	e7e9      	b.n	8006e6e <osMessageGet+0x4e>

08006e9a <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006e9a:	f100 0308 	add.w	r3, r0, #8
 8006e9e:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006ea0:	f04f 32ff 	mov.w	r2, #4294967295
 8006ea4:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006ea6:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006ea8:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006eaa:	2300      	movs	r3, #0
 8006eac:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006eae:	4770      	bx	lr

08006eb0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006eb4:	4770      	bx	lr

08006eb6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8006eb6:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006eb8:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006eba:	689a      	ldr	r2, [r3, #8]
 8006ebc:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006ebe:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006ec0:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006ec2:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8006ec4:	6803      	ldr	r3, [r0, #0]
 8006ec6:	3301      	adds	r3, #1
 8006ec8:	6003      	str	r3, [r0, #0]
}
 8006eca:	4770      	bx	lr

08006ecc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006ecc:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006ece:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006ed0:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006ed4:	d011      	beq.n	8006efa <vListInsert+0x2e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006ed6:	f100 0308 	add.w	r3, r0, #8
 8006eda:	461c      	mov	r4, r3
 8006edc:	685b      	ldr	r3, [r3, #4]
 8006ede:	681a      	ldr	r2, [r3, #0]
 8006ee0:	42aa      	cmp	r2, r5
 8006ee2:	d9fa      	bls.n	8006eda <vListInsert+0xe>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006ee4:	6863      	ldr	r3, [r4, #4]
 8006ee6:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006ee8:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006eea:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8006eec:	6061      	str	r1, [r4, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006eee:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8006ef0:	6803      	ldr	r3, [r0, #0]
 8006ef2:	3301      	adds	r3, #1
 8006ef4:	6003      	str	r3, [r0, #0]
}
 8006ef6:	bc30      	pop	{r4, r5}
 8006ef8:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8006efa:	6904      	ldr	r4, [r0, #16]
 8006efc:	e7f2      	b.n	8006ee4 <vListInsert+0x18>

08006efe <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006efe:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006f00:	6841      	ldr	r1, [r0, #4]
 8006f02:	6882      	ldr	r2, [r0, #8]
 8006f04:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006f06:	6841      	ldr	r1, [r0, #4]
 8006f08:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006f0a:	685a      	ldr	r2, [r3, #4]
 8006f0c:	4282      	cmp	r2, r0
 8006f0e:	d006      	beq.n	8006f1e <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006f10:	2200      	movs	r2, #0
 8006f12:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8006f14:	681a      	ldr	r2, [r3, #0]
 8006f16:	3a01      	subs	r2, #1
 8006f18:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006f1a:	6818      	ldr	r0, [r3, #0]
}
 8006f1c:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006f1e:	6882      	ldr	r2, [r0, #8]
 8006f20:	605a      	str	r2, [r3, #4]
 8006f22:	e7f5      	b.n	8006f10 <uxListRemove+0x12>

08006f24 <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006f24:	b510      	push	{r4, lr}
 8006f26:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006f28:	f001 fbac 	bl	8008684 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006f2c:	6ba4      	ldr	r4, [r4, #56]	@ 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8006f2e:	f001 fbcf 	bl	80086d0 <vPortExitCritical>

	return xReturn;
}
 8006f32:	fab4 f084 	clz	r0, r4
 8006f36:	0940      	lsrs	r0, r0, #5
 8006f38:	bd10      	pop	{r4, pc}

08006f3a <prvCopyDataToQueue>:
{
 8006f3a:	b570      	push	{r4, r5, r6, lr}
 8006f3c:	4604      	mov	r4, r0
 8006f3e:	4615      	mov	r5, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006f40:	6b86      	ldr	r6, [r0, #56]	@ 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006f42:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8006f44:	b95a      	cbnz	r2, 8006f5e <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006f46:	6803      	ldr	r3, [r0, #0]
 8006f48:	b11b      	cbz	r3, 8006f52 <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
 8006f4a:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006f4c:	3601      	adds	r6, #1
 8006f4e:	63a6      	str	r6, [r4, #56]	@ 0x38
}
 8006f50:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006f52:	6880      	ldr	r0, [r0, #8]
 8006f54:	f001 fa5a 	bl	800840c <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006f58:	2300      	movs	r3, #0
 8006f5a:	60a3      	str	r3, [r4, #8]
 8006f5c:	e7f6      	b.n	8006f4c <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
 8006f5e:	b96d      	cbnz	r5, 8006f7c <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006f60:	6840      	ldr	r0, [r0, #4]
 8006f62:	f002 f982 	bl	800926a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006f66:	6863      	ldr	r3, [r4, #4]
 8006f68:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8006f6a:	4413      	add	r3, r2
 8006f6c:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006f6e:	68a2      	ldr	r2, [r4, #8]
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d319      	bcc.n	8006fa8 <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006f74:	6823      	ldr	r3, [r4, #0]
 8006f76:	6063      	str	r3, [r4, #4]
BaseType_t xReturn = pdFALSE;
 8006f78:	4628      	mov	r0, r5
 8006f7a:	e7e7      	b.n	8006f4c <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006f7c:	68c0      	ldr	r0, [r0, #12]
 8006f7e:	f002 f974 	bl	800926a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006f82:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8006f84:	4251      	negs	r1, r2
 8006f86:	68e3      	ldr	r3, [r4, #12]
 8006f88:	1a9b      	subs	r3, r3, r2
 8006f8a:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006f8c:	6822      	ldr	r2, [r4, #0]
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d202      	bcs.n	8006f98 <prvCopyDataToQueue+0x5e>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006f92:	68a3      	ldr	r3, [r4, #8]
 8006f94:	440b      	add	r3, r1
 8006f96:	60e3      	str	r3, [r4, #12]
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006f98:	b10e      	cbz	r6, 8006f9e <prvCopyDataToQueue+0x64>
 8006f9a:	2d02      	cmp	r5, #2
 8006f9c:	d001      	beq.n	8006fa2 <prvCopyDataToQueue+0x68>
BaseType_t xReturn = pdFALSE;
 8006f9e:	2000      	movs	r0, #0
 8006fa0:	e7d4      	b.n	8006f4c <prvCopyDataToQueue+0x12>
				--uxMessagesWaiting;
 8006fa2:	3e01      	subs	r6, #1
BaseType_t xReturn = pdFALSE;
 8006fa4:	2000      	movs	r0, #0
 8006fa6:	e7d1      	b.n	8006f4c <prvCopyDataToQueue+0x12>
 8006fa8:	4628      	mov	r0, r5
 8006faa:	e7cf      	b.n	8006f4c <prvCopyDataToQueue+0x12>

08006fac <prvCopyDataFromQueue>:
{
 8006fac:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006fae:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8006fb0:	b16a      	cbz	r2, 8006fce <prvCopyDataFromQueue+0x22>
{
 8006fb2:	b510      	push	{r4, lr}
 8006fb4:	4608      	mov	r0, r1
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006fb6:	68d9      	ldr	r1, [r3, #12]
 8006fb8:	4411      	add	r1, r2
 8006fba:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006fbc:	689c      	ldr	r4, [r3, #8]
 8006fbe:	42a1      	cmp	r1, r4
 8006fc0:	d301      	bcc.n	8006fc6 <prvCopyDataFromQueue+0x1a>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006fc2:	6819      	ldr	r1, [r3, #0]
 8006fc4:	60d9      	str	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006fc6:	68d9      	ldr	r1, [r3, #12]
 8006fc8:	f002 f94f 	bl	800926a <memcpy>
}
 8006fcc:	bd10      	pop	{r4, pc}
 8006fce:	4770      	bx	lr

08006fd0 <prvUnlockQueue>:
{
 8006fd0:	b570      	push	{r4, r5, r6, lr}
 8006fd2:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 8006fd4:	f001 fb56 	bl	8008684 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8006fd8:	f895 4045 	ldrb.w	r4, [r5, #69]	@ 0x45
 8006fdc:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006fde:	2c00      	cmp	r4, #0
 8006fe0:	dd0f      	ble.n	8007002 <prvUnlockQueue+0x32>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006fe2:	f105 0624 	add.w	r6, r5, #36	@ 0x24
 8006fe6:	e002      	b.n	8006fee <prvUnlockQueue+0x1e>
			--cTxLock;
 8006fe8:	3c01      	subs	r4, #1
 8006fea:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006fec:	b14c      	cbz	r4, 8007002 <prvUnlockQueue+0x32>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006fee:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8006ff0:	b13b      	cbz	r3, 8007002 <prvUnlockQueue+0x32>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006ff2:	4630      	mov	r0, r6
 8006ff4:	f001 f8fe 	bl	80081f4 <xTaskRemoveFromEventList>
 8006ff8:	2800      	cmp	r0, #0
 8006ffa:	d0f5      	beq.n	8006fe8 <prvUnlockQueue+0x18>
						vTaskMissedYield();
 8006ffc:	f001 f994 	bl	8008328 <vTaskMissedYield>
 8007000:	e7f2      	b.n	8006fe8 <prvUnlockQueue+0x18>
		pxQueue->cTxLock = queueUNLOCKED;
 8007002:	23ff      	movs	r3, #255	@ 0xff
 8007004:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
	taskEXIT_CRITICAL();
 8007008:	f001 fb62 	bl	80086d0 <vPortExitCritical>
	taskENTER_CRITICAL();
 800700c:	f001 fb3a 	bl	8008684 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8007010:	f895 4044 	ldrb.w	r4, [r5, #68]	@ 0x44
 8007014:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007016:	2c00      	cmp	r4, #0
 8007018:	dd0f      	ble.n	800703a <prvUnlockQueue+0x6a>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800701a:	f105 0610 	add.w	r6, r5, #16
 800701e:	e002      	b.n	8007026 <prvUnlockQueue+0x56>
				--cRxLock;
 8007020:	3c01      	subs	r4, #1
 8007022:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007024:	b14c      	cbz	r4, 800703a <prvUnlockQueue+0x6a>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007026:	692b      	ldr	r3, [r5, #16]
 8007028:	b13b      	cbz	r3, 800703a <prvUnlockQueue+0x6a>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800702a:	4630      	mov	r0, r6
 800702c:	f001 f8e2 	bl	80081f4 <xTaskRemoveFromEventList>
 8007030:	2800      	cmp	r0, #0
 8007032:	d0f5      	beq.n	8007020 <prvUnlockQueue+0x50>
					vTaskMissedYield();
 8007034:	f001 f978 	bl	8008328 <vTaskMissedYield>
 8007038:	e7f2      	b.n	8007020 <prvUnlockQueue+0x50>
		pxQueue->cRxLock = queueUNLOCKED;
 800703a:	23ff      	movs	r3, #255	@ 0xff
 800703c:	f885 3044 	strb.w	r3, [r5, #68]	@ 0x44
	taskEXIT_CRITICAL();
 8007040:	f001 fb46 	bl	80086d0 <vPortExitCritical>
}
 8007044:	bd70      	pop	{r4, r5, r6, pc}

08007046 <xQueueGenericReset>:
{
 8007046:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 8007048:	b1e0      	cbz	r0, 8007084 <xQueueGenericReset+0x3e>
 800704a:	460d      	mov	r5, r1
 800704c:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 800704e:	f001 fb19 	bl	8008684 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007052:	6822      	ldr	r2, [r4, #0]
 8007054:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8007056:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007058:	fb01 f303 	mul.w	r3, r1, r3
 800705c:	18d0      	adds	r0, r2, r3
 800705e:	60a0      	str	r0, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007060:	2000      	movs	r0, #0
 8007062:	63a0      	str	r0, [r4, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007064:	6062      	str	r2, [r4, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007066:	1a5b      	subs	r3, r3, r1
 8007068:	441a      	add	r2, r3
 800706a:	60e2      	str	r2, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800706c:	23ff      	movs	r3, #255	@ 0xff
 800706e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007072:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
		if( xNewQueue == pdFALSE )
 8007076:	bb0d      	cbnz	r5, 80070bc <xQueueGenericReset+0x76>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007078:	6923      	ldr	r3, [r4, #16]
 800707a:	b973      	cbnz	r3, 800709a <xQueueGenericReset+0x54>
	taskEXIT_CRITICAL();
 800707c:	f001 fb28 	bl	80086d0 <vPortExitCritical>
}
 8007080:	2001      	movs	r0, #1
 8007082:	bd38      	pop	{r3, r4, r5, pc}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007084:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007088:	b672      	cpsid	i
 800708a:	f383 8811 	msr	BASEPRI, r3
 800708e:	f3bf 8f6f 	isb	sy
 8007092:	f3bf 8f4f 	dsb	sy
 8007096:	b662      	cpsie	i
	configASSERT( pxQueue );
 8007098:	e7fe      	b.n	8007098 <xQueueGenericReset+0x52>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800709a:	f104 0010 	add.w	r0, r4, #16
 800709e:	f001 f8a9 	bl	80081f4 <xTaskRemoveFromEventList>
 80070a2:	2800      	cmp	r0, #0
 80070a4:	d0ea      	beq.n	800707c <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 80070a6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80070aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80070ae:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80070b2:	f3bf 8f4f 	dsb	sy
 80070b6:	f3bf 8f6f 	isb	sy
 80070ba:	e7df      	b.n	800707c <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80070bc:	f104 0010 	add.w	r0, r4, #16
 80070c0:	f7ff feeb 	bl	8006e9a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80070c4:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80070c8:	f7ff fee7 	bl	8006e9a <vListInitialise>
 80070cc:	e7d6      	b.n	800707c <xQueueGenericReset+0x36>

080070ce <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80070ce:	b950      	cbnz	r0, 80070e6 <xQueueGenericCreateStatic+0x18>
 80070d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070d4:	b672      	cpsid	i
 80070d6:	f383 8811 	msr	BASEPRI, r3
 80070da:	f3bf 8f6f 	isb	sy
 80070de:	f3bf 8f4f 	dsb	sy
 80070e2:	b662      	cpsie	i
 80070e4:	e7fe      	b.n	80070e4 <xQueueGenericCreateStatic+0x16>
	{
 80070e6:	b510      	push	{r4, lr}
 80070e8:	b082      	sub	sp, #8
 80070ea:	461c      	mov	r4, r3
 80070ec:	4603      	mov	r3, r0
		configASSERT( pxStaticQueue != NULL );
 80070ee:	b164      	cbz	r4, 800710a <xQueueGenericCreateStatic+0x3c>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80070f0:	b1b2      	cbz	r2, 8007120 <xQueueGenericCreateStatic+0x52>
 80070f2:	b9a9      	cbnz	r1, 8007120 <xQueueGenericCreateStatic+0x52>
 80070f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070f8:	b672      	cpsid	i
 80070fa:	f383 8811 	msr	BASEPRI, r3
 80070fe:	f3bf 8f6f 	isb	sy
 8007102:	f3bf 8f4f 	dsb	sy
 8007106:	b662      	cpsie	i
 8007108:	e7fe      	b.n	8007108 <xQueueGenericCreateStatic+0x3a>
 800710a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800710e:	b672      	cpsid	i
 8007110:	f383 8811 	msr	BASEPRI, r3
 8007114:	f3bf 8f6f 	isb	sy
 8007118:	f3bf 8f4f 	dsb	sy
 800711c:	b662      	cpsie	i
		configASSERT( pxStaticQueue != NULL );
 800711e:	e7fe      	b.n	800711e <xQueueGenericCreateStatic+0x50>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007120:	b95a      	cbnz	r2, 800713a <xQueueGenericCreateStatic+0x6c>
 8007122:	b151      	cbz	r1, 800713a <xQueueGenericCreateStatic+0x6c>
 8007124:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007128:	b672      	cpsid	i
 800712a:	f383 8811 	msr	BASEPRI, r3
 800712e:	f3bf 8f6f 	isb	sy
 8007132:	f3bf 8f4f 	dsb	sy
 8007136:	b662      	cpsie	i
 8007138:	e7fe      	b.n	8007138 <xQueueGenericCreateStatic+0x6a>
			volatile size_t xSize = sizeof( StaticQueue_t );
 800713a:	2048      	movs	r0, #72	@ 0x48
 800713c:	9001      	str	r0, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 800713e:	9801      	ldr	r0, [sp, #4]
 8007140:	2848      	cmp	r0, #72	@ 0x48
 8007142:	d00a      	beq.n	800715a <xQueueGenericCreateStatic+0x8c>
 8007144:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007148:	b672      	cpsid	i
 800714a:	f383 8811 	msr	BASEPRI, r3
 800714e:	f3bf 8f6f 	isb	sy
 8007152:	f3bf 8f4f 	dsb	sy
 8007156:	b662      	cpsie	i
 8007158:	e7fe      	b.n	8007158 <xQueueGenericCreateStatic+0x8a>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800715a:	9801      	ldr	r0, [sp, #4]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800715c:	2001      	movs	r0, #1
 800715e:	f884 0046 	strb.w	r0, [r4, #70]	@ 0x46
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007162:	2900      	cmp	r1, #0
 8007164:	bf08      	it	eq
 8007166:	4622      	moveq	r2, r4
 8007168:	6022      	str	r2, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 800716a:	63e3      	str	r3, [r4, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800716c:	6421      	str	r1, [r4, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800716e:	4601      	mov	r1, r0
 8007170:	4620      	mov	r0, r4
 8007172:	f7ff ff68 	bl	8007046 <xQueueGenericReset>
	}
 8007176:	4620      	mov	r0, r4
 8007178:	b002      	add	sp, #8
 800717a:	bd10      	pop	{r4, pc}

0800717c <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800717c:	b950      	cbnz	r0, 8007194 <xQueueGenericCreate+0x18>
 800717e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007182:	b672      	cpsid	i
 8007184:	f383 8811 	msr	BASEPRI, r3
 8007188:	f3bf 8f6f 	isb	sy
 800718c:	f3bf 8f4f 	dsb	sy
 8007190:	b662      	cpsie	i
 8007192:	e7fe      	b.n	8007192 <xQueueGenericCreate+0x16>
	{
 8007194:	b570      	push	{r4, r5, r6, lr}
 8007196:	460c      	mov	r4, r1
 8007198:	4606      	mov	r6, r0
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800719a:	fb01 f000 	mul.w	r0, r1, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800719e:	3048      	adds	r0, #72	@ 0x48
 80071a0:	f001 fbda 	bl	8008958 <pvPortMalloc>
		if( pxNewQueue != NULL )
 80071a4:	4605      	mov	r5, r0
 80071a6:	b160      	cbz	r0, 80071c2 <xQueueGenericCreate+0x46>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80071a8:	2300      	movs	r3, #0
 80071aa:	f880 3046 	strb.w	r3, [r0, #70]	@ 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 80071ae:	b154      	cbz	r4, 80071c6 <xQueueGenericCreate+0x4a>
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80071b0:	f100 0348 	add.w	r3, r0, #72	@ 0x48
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80071b4:	602b      	str	r3, [r5, #0]
	pxNewQueue->uxLength = uxQueueLength;
 80071b6:	63ee      	str	r6, [r5, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80071b8:	642c      	str	r4, [r5, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80071ba:	2101      	movs	r1, #1
 80071bc:	4628      	mov	r0, r5
 80071be:	f7ff ff42 	bl	8007046 <xQueueGenericReset>
	}
 80071c2:	4628      	mov	r0, r5
 80071c4:	bd70      	pop	{r4, r5, r6, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80071c6:	4603      	mov	r3, r0
 80071c8:	e7f4      	b.n	80071b4 <xQueueGenericCreate+0x38>

080071ca <xQueueCreateCountingSemaphoreStatic>:
		configASSERT( uxMaxCount != 0 );
 80071ca:	b950      	cbnz	r0, 80071e2 <xQueueCreateCountingSemaphoreStatic+0x18>
 80071cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071d0:	b672      	cpsid	i
 80071d2:	f383 8811 	msr	BASEPRI, r3
 80071d6:	f3bf 8f6f 	isb	sy
 80071da:	f3bf 8f4f 	dsb	sy
 80071de:	b662      	cpsie	i
 80071e0:	e7fe      	b.n	80071e0 <xQueueCreateCountingSemaphoreStatic+0x16>
	{
 80071e2:	b510      	push	{r4, lr}
 80071e4:	b082      	sub	sp, #8
 80071e6:	460c      	mov	r4, r1
		configASSERT( uxInitialCount <= uxMaxCount );
 80071e8:	4288      	cmp	r0, r1
 80071ea:	d20a      	bcs.n	8007202 <xQueueCreateCountingSemaphoreStatic+0x38>
 80071ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071f0:	b672      	cpsid	i
 80071f2:	f383 8811 	msr	BASEPRI, r3
 80071f6:	f3bf 8f6f 	isb	sy
 80071fa:	f3bf 8f4f 	dsb	sy
 80071fe:	b662      	cpsie	i
 8007200:	e7fe      	b.n	8007200 <xQueueCreateCountingSemaphoreStatic+0x36>
		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007202:	2302      	movs	r3, #2
 8007204:	9300      	str	r3, [sp, #0]
 8007206:	4613      	mov	r3, r2
 8007208:	2200      	movs	r2, #0
 800720a:	4611      	mov	r1, r2
 800720c:	f7ff ff5f 	bl	80070ce <xQueueGenericCreateStatic>
		if( xHandle != NULL )
 8007210:	b100      	cbz	r0, 8007214 <xQueueCreateCountingSemaphoreStatic+0x4a>
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007212:	6384      	str	r4, [r0, #56]	@ 0x38
	}
 8007214:	b002      	add	sp, #8
 8007216:	bd10      	pop	{r4, pc}

08007218 <xQueueCreateCountingSemaphore>:
		configASSERT( uxMaxCount != 0 );
 8007218:	b950      	cbnz	r0, 8007230 <xQueueCreateCountingSemaphore+0x18>
 800721a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800721e:	b672      	cpsid	i
 8007220:	f383 8811 	msr	BASEPRI, r3
 8007224:	f3bf 8f6f 	isb	sy
 8007228:	f3bf 8f4f 	dsb	sy
 800722c:	b662      	cpsie	i
 800722e:	e7fe      	b.n	800722e <xQueueCreateCountingSemaphore+0x16>
	{
 8007230:	b510      	push	{r4, lr}
 8007232:	460c      	mov	r4, r1
		configASSERT( uxInitialCount <= uxMaxCount );
 8007234:	4288      	cmp	r0, r1
 8007236:	d20a      	bcs.n	800724e <xQueueCreateCountingSemaphore+0x36>
 8007238:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800723c:	b672      	cpsid	i
 800723e:	f383 8811 	msr	BASEPRI, r3
 8007242:	f3bf 8f6f 	isb	sy
 8007246:	f3bf 8f4f 	dsb	sy
 800724a:	b662      	cpsie	i
 800724c:	e7fe      	b.n	800724c <xQueueCreateCountingSemaphore+0x34>
		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800724e:	2202      	movs	r2, #2
 8007250:	2100      	movs	r1, #0
 8007252:	f7ff ff93 	bl	800717c <xQueueGenericCreate>
		if( xHandle != NULL )
 8007256:	b100      	cbz	r0, 800725a <xQueueCreateCountingSemaphore+0x42>
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007258:	6384      	str	r4, [r0, #56]	@ 0x38
	}
 800725a:	bd10      	pop	{r4, pc}

0800725c <xQueueGenericSend>:
{
 800725c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007260:	b085      	sub	sp, #20
 8007262:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8007264:	b198      	cbz	r0, 800728e <xQueueGenericSend+0x32>
 8007266:	460e      	mov	r6, r1
 8007268:	461d      	mov	r5, r3
 800726a:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800726c:	b1d1      	cbz	r1, 80072a4 <xQueueGenericSend+0x48>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800726e:	2d02      	cmp	r5, #2
 8007270:	d126      	bne.n	80072c0 <xQueueGenericSend+0x64>
 8007272:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007274:	2b01      	cmp	r3, #1
 8007276:	d023      	beq.n	80072c0 <xQueueGenericSend+0x64>
 8007278:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800727c:	b672      	cpsid	i
 800727e:	f383 8811 	msr	BASEPRI, r3
 8007282:	f3bf 8f6f 	isb	sy
 8007286:	f3bf 8f4f 	dsb	sy
 800728a:	b662      	cpsie	i
 800728c:	e7fe      	b.n	800728c <xQueueGenericSend+0x30>
 800728e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007292:	b672      	cpsid	i
 8007294:	f383 8811 	msr	BASEPRI, r3
 8007298:	f3bf 8f6f 	isb	sy
 800729c:	f3bf 8f4f 	dsb	sy
 80072a0:	b662      	cpsie	i
	configASSERT( pxQueue );
 80072a2:	e7fe      	b.n	80072a2 <xQueueGenericSend+0x46>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80072a4:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d0e1      	beq.n	800726e <xQueueGenericSend+0x12>
 80072aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072ae:	b672      	cpsid	i
 80072b0:	f383 8811 	msr	BASEPRI, r3
 80072b4:	f3bf 8f6f 	isb	sy
 80072b8:	f3bf 8f4f 	dsb	sy
 80072bc:	b662      	cpsie	i
 80072be:	e7fe      	b.n	80072be <xQueueGenericSend+0x62>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80072c0:	f001 f838 	bl	8008334 <xTaskGetSchedulerState>
 80072c4:	4680      	mov	r8, r0
 80072c6:	b960      	cbnz	r0, 80072e2 <xQueueGenericSend+0x86>
 80072c8:	9b01      	ldr	r3, [sp, #4]
 80072ca:	b163      	cbz	r3, 80072e6 <xQueueGenericSend+0x8a>
 80072cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072d0:	b672      	cpsid	i
 80072d2:	f383 8811 	msr	BASEPRI, r3
 80072d6:	f3bf 8f6f 	isb	sy
 80072da:	f3bf 8f4f 	dsb	sy
 80072de:	b662      	cpsie	i
 80072e0:	e7fe      	b.n	80072e0 <xQueueGenericSend+0x84>
 80072e2:	f04f 0800 	mov.w	r8, #0
		prvLockQueue( pxQueue );
 80072e6:	2700      	movs	r7, #0
 80072e8:	e03d      	b.n	8007366 <xQueueGenericSend+0x10a>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80072ea:	462a      	mov	r2, r5
 80072ec:	4631      	mov	r1, r6
 80072ee:	4620      	mov	r0, r4
 80072f0:	f7ff fe23 	bl	8006f3a <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80072f4:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80072f6:	b983      	cbnz	r3, 800731a <xQueueGenericSend+0xbe>
					else if( xYieldRequired != pdFALSE )
 80072f8:	b148      	cbz	r0, 800730e <xQueueGenericSend+0xb2>
						queueYIELD_IF_USING_PREEMPTION();
 80072fa:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80072fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007302:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007306:	f3bf 8f4f 	dsb	sy
 800730a:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 800730e:	f001 f9df 	bl	80086d0 <vPortExitCritical>
				return pdPASS;
 8007312:	2001      	movs	r0, #1
}
 8007314:	b005      	add	sp, #20
 8007316:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800731a:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 800731e:	f000 ff69 	bl	80081f4 <xTaskRemoveFromEventList>
 8007322:	2800      	cmp	r0, #0
 8007324:	d0f3      	beq.n	800730e <xQueueGenericSend+0xb2>
							queueYIELD_IF_USING_PREEMPTION();
 8007326:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800732a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800732e:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007332:	f3bf 8f4f 	dsb	sy
 8007336:	f3bf 8f6f 	isb	sy
 800733a:	e7e8      	b.n	800730e <xQueueGenericSend+0xb2>
					taskEXIT_CRITICAL();
 800733c:	f001 f9c8 	bl	80086d0 <vPortExitCritical>
					return errQUEUE_FULL;
 8007340:	2000      	movs	r0, #0
 8007342:	e7e7      	b.n	8007314 <xQueueGenericSend+0xb8>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007344:	a802      	add	r0, sp, #8
 8007346:	f000 ff9d 	bl	8008284 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800734a:	e01a      	b.n	8007382 <xQueueGenericSend+0x126>
		prvLockQueue( pxQueue );
 800734c:	f884 7044 	strb.w	r7, [r4, #68]	@ 0x44
 8007350:	e023      	b.n	800739a <xQueueGenericSend+0x13e>
 8007352:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007356:	e026      	b.n	80073a6 <xQueueGenericSend+0x14a>
				prvUnlockQueue( pxQueue );
 8007358:	4620      	mov	r0, r4
 800735a:	f7ff fe39 	bl	8006fd0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800735e:	f000 fe33 	bl	8007fc8 <xTaskResumeAll>
 8007362:	f04f 0801 	mov.w	r8, #1
		taskENTER_CRITICAL();
 8007366:	f001 f98d 	bl	8008684 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800736a:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800736c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800736e:	429a      	cmp	r2, r3
 8007370:	d3bb      	bcc.n	80072ea <xQueueGenericSend+0x8e>
 8007372:	2d02      	cmp	r5, #2
 8007374:	d0b9      	beq.n	80072ea <xQueueGenericSend+0x8e>
				if( xTicksToWait == ( TickType_t ) 0 )
 8007376:	9b01      	ldr	r3, [sp, #4]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d0df      	beq.n	800733c <xQueueGenericSend+0xe0>
				else if( xEntryTimeSet == pdFALSE )
 800737c:	f1b8 0f00 	cmp.w	r8, #0
 8007380:	d0e0      	beq.n	8007344 <xQueueGenericSend+0xe8>
		taskEXIT_CRITICAL();
 8007382:	f001 f9a5 	bl	80086d0 <vPortExitCritical>
		vTaskSuspendAll();
 8007386:	f000 fd6b 	bl	8007e60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800738a:	f001 f97b 	bl	8008684 <vPortEnterCritical>
 800738e:	f894 2044 	ldrb.w	r2, [r4, #68]	@ 0x44
 8007392:	b252      	sxtb	r2, r2
 8007394:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007398:	d0d8      	beq.n	800734c <xQueueGenericSend+0xf0>
 800739a:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
 800739e:	b252      	sxtb	r2, r2
 80073a0:	f1b2 3fff 	cmp.w	r2, #4294967295
 80073a4:	d0d5      	beq.n	8007352 <xQueueGenericSend+0xf6>
 80073a6:	f001 f993 	bl	80086d0 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80073aa:	a901      	add	r1, sp, #4
 80073ac:	a802      	add	r0, sp, #8
 80073ae:	f000 ff75 	bl	800829c <xTaskCheckForTimeOut>
 80073b2:	bb00      	cbnz	r0, 80073f6 <xQueueGenericSend+0x19a>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80073b4:	f001 f966 	bl	8008684 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80073b8:	f8d4 9038 	ldr.w	r9, [r4, #56]	@ 0x38
 80073bc:	f8d4 803c 	ldr.w	r8, [r4, #60]	@ 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 80073c0:	f001 f986 	bl	80086d0 <vPortExitCritical>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80073c4:	45c1      	cmp	r9, r8
 80073c6:	d1c7      	bne.n	8007358 <xQueueGenericSend+0xfc>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80073c8:	9901      	ldr	r1, [sp, #4]
 80073ca:	f104 0010 	add.w	r0, r4, #16
 80073ce:	f000 fef7 	bl	80081c0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80073d2:	4620      	mov	r0, r4
 80073d4:	f7ff fdfc 	bl	8006fd0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80073d8:	f000 fdf6 	bl	8007fc8 <xTaskResumeAll>
 80073dc:	2800      	cmp	r0, #0
 80073de:	d1c0      	bne.n	8007362 <xQueueGenericSend+0x106>
					portYIELD_WITHIN_API();
 80073e0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80073e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80073e8:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80073ec:	f3bf 8f4f 	dsb	sy
 80073f0:	f3bf 8f6f 	isb	sy
 80073f4:	e7b5      	b.n	8007362 <xQueueGenericSend+0x106>
			prvUnlockQueue( pxQueue );
 80073f6:	4620      	mov	r0, r4
 80073f8:	f7ff fdea 	bl	8006fd0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80073fc:	f000 fde4 	bl	8007fc8 <xTaskResumeAll>
			return errQUEUE_FULL;
 8007400:	2000      	movs	r0, #0
 8007402:	e787      	b.n	8007314 <xQueueGenericSend+0xb8>

08007404 <xQueueGenericSendFromISR>:
{
 8007404:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8007408:	b1a0      	cbz	r0, 8007434 <xQueueGenericSendFromISR+0x30>
 800740a:	460f      	mov	r7, r1
 800740c:	4616      	mov	r6, r2
 800740e:	461c      	mov	r4, r3
 8007410:	4605      	mov	r5, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007412:	b1d1      	cbz	r1, 800744a <xQueueGenericSendFromISR+0x46>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007414:	2c02      	cmp	r4, #2
 8007416:	d126      	bne.n	8007466 <xQueueGenericSendFromISR+0x62>
 8007418:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 800741a:	2b01      	cmp	r3, #1
 800741c:	d023      	beq.n	8007466 <xQueueGenericSendFromISR+0x62>
 800741e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007422:	b672      	cpsid	i
 8007424:	f383 8811 	msr	BASEPRI, r3
 8007428:	f3bf 8f6f 	isb	sy
 800742c:	f3bf 8f4f 	dsb	sy
 8007430:	b662      	cpsie	i
 8007432:	e7fe      	b.n	8007432 <xQueueGenericSendFromISR+0x2e>
 8007434:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007438:	b672      	cpsid	i
 800743a:	f383 8811 	msr	BASEPRI, r3
 800743e:	f3bf 8f6f 	isb	sy
 8007442:	f3bf 8f4f 	dsb	sy
 8007446:	b662      	cpsie	i
	configASSERT( pxQueue );
 8007448:	e7fe      	b.n	8007448 <xQueueGenericSendFromISR+0x44>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800744a:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800744c:	2b00      	cmp	r3, #0
 800744e:	d0e1      	beq.n	8007414 <xQueueGenericSendFromISR+0x10>
 8007450:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007454:	b672      	cpsid	i
 8007456:	f383 8811 	msr	BASEPRI, r3
 800745a:	f3bf 8f6f 	isb	sy
 800745e:	f3bf 8f4f 	dsb	sy
 8007462:	b662      	cpsie	i
 8007464:	e7fe      	b.n	8007464 <xQueueGenericSendFromISR+0x60>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007466:	f001 fa15 	bl	8008894 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800746a:	f3ef 8811 	mrs	r8, BASEPRI
 800746e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007472:	b672      	cpsid	i
 8007474:	f383 8811 	msr	BASEPRI, r3
 8007478:	f3bf 8f6f 	isb	sy
 800747c:	f3bf 8f4f 	dsb	sy
 8007480:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007482:	6baa      	ldr	r2, [r5, #56]	@ 0x38
 8007484:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8007486:	429a      	cmp	r2, r3
 8007488:	d306      	bcc.n	8007498 <xQueueGenericSendFromISR+0x94>
 800748a:	2c02      	cmp	r4, #2
 800748c:	d004      	beq.n	8007498 <xQueueGenericSendFromISR+0x94>
			xReturn = errQUEUE_FULL;
 800748e:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007490:	f388 8811 	msr	BASEPRI, r8
}
 8007494:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			const int8_t cTxLock = pxQueue->cTxLock;
 8007498:	f895 9045 	ldrb.w	r9, [r5, #69]	@ 0x45
 800749c:	fa4f f989 	sxtb.w	r9, r9
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80074a0:	4622      	mov	r2, r4
 80074a2:	4639      	mov	r1, r7
 80074a4:	4628      	mov	r0, r5
 80074a6:	f7ff fd48 	bl	8006f3a <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 80074aa:	f1b9 3fff 	cmp.w	r9, #4294967295
 80074ae:	d006      	beq.n	80074be <xQueueGenericSendFromISR+0xba>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80074b0:	f109 0301 	add.w	r3, r9, #1
 80074b4:	b25b      	sxtb	r3, r3
 80074b6:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
			xReturn = pdPASS;
 80074ba:	2001      	movs	r0, #1
 80074bc:	e7e8      	b.n	8007490 <xQueueGenericSendFromISR+0x8c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80074be:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 80074c0:	b90b      	cbnz	r3, 80074c6 <xQueueGenericSendFromISR+0xc2>
			xReturn = pdPASS;
 80074c2:	2001      	movs	r0, #1
 80074c4:	e7e4      	b.n	8007490 <xQueueGenericSendFromISR+0x8c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80074c6:	f105 0024 	add.w	r0, r5, #36	@ 0x24
 80074ca:	f000 fe93 	bl	80081f4 <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 80074ce:	b11e      	cbz	r6, 80074d8 <xQueueGenericSendFromISR+0xd4>
 80074d0:	b110      	cbz	r0, 80074d8 <xQueueGenericSendFromISR+0xd4>
								*pxHigherPriorityTaskWoken = pdTRUE;
 80074d2:	2001      	movs	r0, #1
 80074d4:	6030      	str	r0, [r6, #0]
 80074d6:	e7db      	b.n	8007490 <xQueueGenericSendFromISR+0x8c>
			xReturn = pdPASS;
 80074d8:	2001      	movs	r0, #1
 80074da:	e7d9      	b.n	8007490 <xQueueGenericSendFromISR+0x8c>

080074dc <xQueueGiveFromISR>:
	configASSERT( pxQueue );
 80074dc:	b178      	cbz	r0, 80074fe <xQueueGiveFromISR+0x22>
{
 80074de:	b570      	push	{r4, r5, r6, lr}
 80074e0:	460c      	mov	r4, r1
 80074e2:	4605      	mov	r5, r0
	configASSERT( pxQueue->uxItemSize == 0 );
 80074e4:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80074e6:	b1ab      	cbz	r3, 8007514 <xQueueGiveFromISR+0x38>
	__asm volatile
 80074e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074ec:	b672      	cpsid	i
 80074ee:	f383 8811 	msr	BASEPRI, r3
 80074f2:	f3bf 8f6f 	isb	sy
 80074f6:	f3bf 8f4f 	dsb	sy
 80074fa:	b662      	cpsie	i
 80074fc:	e7fe      	b.n	80074fc <xQueueGiveFromISR+0x20>
 80074fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007502:	b672      	cpsid	i
 8007504:	f383 8811 	msr	BASEPRI, r3
 8007508:	f3bf 8f6f 	isb	sy
 800750c:	f3bf 8f4f 	dsb	sy
 8007510:	b662      	cpsie	i
	configASSERT( pxQueue );
 8007512:	e7fe      	b.n	8007512 <xQueueGiveFromISR+0x36>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007514:	6803      	ldr	r3, [r0, #0]
 8007516:	b1fb      	cbz	r3, 8007558 <xQueueGiveFromISR+0x7c>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007518:	f001 f9bc 	bl	8008894 <vPortValidateInterruptPriority>
	__asm volatile
 800751c:	f3ef 8611 	mrs	r6, BASEPRI
 8007520:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007524:	b672      	cpsid	i
 8007526:	f383 8811 	msr	BASEPRI, r3
 800752a:	f3bf 8f6f 	isb	sy
 800752e:	f3bf 8f4f 	dsb	sy
 8007532:	b662      	cpsie	i
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007534:	6baa      	ldr	r2, [r5, #56]	@ 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007536:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8007538:	4293      	cmp	r3, r2
 800753a:	d928      	bls.n	800758e <xQueueGiveFromISR+0xb2>
			const int8_t cTxLock = pxQueue->cTxLock;
 800753c:	f895 3045 	ldrb.w	r3, [r5, #69]	@ 0x45
 8007540:	b25b      	sxtb	r3, r3
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007542:	3201      	adds	r2, #1
 8007544:	63aa      	str	r2, [r5, #56]	@ 0x38
			if( cTxLock == queueUNLOCKED )
 8007546:	f1b3 3fff 	cmp.w	r3, #4294967295
 800754a:	d013      	beq.n	8007574 <xQueueGiveFromISR+0x98>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800754c:	3301      	adds	r3, #1
 800754e:	b25b      	sxtb	r3, r3
 8007550:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
			xReturn = pdPASS;
 8007554:	2001      	movs	r0, #1
 8007556:	e01b      	b.n	8007590 <xQueueGiveFromISR+0xb4>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007558:	6883      	ldr	r3, [r0, #8]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d0dc      	beq.n	8007518 <xQueueGiveFromISR+0x3c>
	__asm volatile
 800755e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007562:	b672      	cpsid	i
 8007564:	f383 8811 	msr	BASEPRI, r3
 8007568:	f3bf 8f6f 	isb	sy
 800756c:	f3bf 8f4f 	dsb	sy
 8007570:	b662      	cpsie	i
 8007572:	e7fe      	b.n	8007572 <xQueueGiveFromISR+0x96>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007574:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8007576:	b90b      	cbnz	r3, 800757c <xQueueGiveFromISR+0xa0>
			xReturn = pdPASS;
 8007578:	2001      	movs	r0, #1
 800757a:	e009      	b.n	8007590 <xQueueGiveFromISR+0xb4>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800757c:	f105 0024 	add.w	r0, r5, #36	@ 0x24
 8007580:	f000 fe38 	bl	80081f4 <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 8007584:	b13c      	cbz	r4, 8007596 <xQueueGiveFromISR+0xba>
 8007586:	b130      	cbz	r0, 8007596 <xQueueGiveFromISR+0xba>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007588:	2001      	movs	r0, #1
 800758a:	6020      	str	r0, [r4, #0]
 800758c:	e000      	b.n	8007590 <xQueueGiveFromISR+0xb4>
			xReturn = errQUEUE_FULL;
 800758e:	2000      	movs	r0, #0
	__asm volatile
 8007590:	f386 8811 	msr	BASEPRI, r6
}
 8007594:	bd70      	pop	{r4, r5, r6, pc}
			xReturn = pdPASS;
 8007596:	2001      	movs	r0, #1
 8007598:	e7fa      	b.n	8007590 <xQueueGiveFromISR+0xb4>

0800759a <xQueueReceive>:
{
 800759a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800759e:	b084      	sub	sp, #16
 80075a0:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 80075a2:	b198      	cbz	r0, 80075cc <xQueueReceive+0x32>
 80075a4:	460e      	mov	r6, r1
 80075a6:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80075a8:	b1d9      	cbz	r1, 80075e2 <xQueueReceive+0x48>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80075aa:	f000 fec3 	bl	8008334 <xTaskGetSchedulerState>
 80075ae:	4680      	mov	r8, r0
 80075b0:	bb28      	cbnz	r0, 80075fe <xQueueReceive+0x64>
 80075b2:	9b01      	ldr	r3, [sp, #4]
 80075b4:	b32b      	cbz	r3, 8007602 <xQueueReceive+0x68>
	__asm volatile
 80075b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075ba:	b672      	cpsid	i
 80075bc:	f383 8811 	msr	BASEPRI, r3
 80075c0:	f3bf 8f6f 	isb	sy
 80075c4:	f3bf 8f4f 	dsb	sy
 80075c8:	b662      	cpsie	i
 80075ca:	e7fe      	b.n	80075ca <xQueueReceive+0x30>
 80075cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075d0:	b672      	cpsid	i
 80075d2:	f383 8811 	msr	BASEPRI, r3
 80075d6:	f3bf 8f6f 	isb	sy
 80075da:	f3bf 8f4f 	dsb	sy
 80075de:	b662      	cpsie	i
	configASSERT( ( pxQueue ) );
 80075e0:	e7fe      	b.n	80075e0 <xQueueReceive+0x46>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80075e2:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d0e0      	beq.n	80075aa <xQueueReceive+0x10>
 80075e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075ec:	b672      	cpsid	i
 80075ee:	f383 8811 	msr	BASEPRI, r3
 80075f2:	f3bf 8f6f 	isb	sy
 80075f6:	f3bf 8f4f 	dsb	sy
 80075fa:	b662      	cpsie	i
 80075fc:	e7fe      	b.n	80075fc <xQueueReceive+0x62>
 80075fe:	f04f 0800 	mov.w	r8, #0
		prvLockQueue( pxQueue );
 8007602:	2700      	movs	r7, #0
 8007604:	e03e      	b.n	8007684 <xQueueReceive+0xea>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007606:	4631      	mov	r1, r6
 8007608:	4620      	mov	r0, r4
 800760a:	f7ff fccf 	bl	8006fac <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800760e:	3d01      	subs	r5, #1
 8007610:	63a5      	str	r5, [r4, #56]	@ 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007612:	6923      	ldr	r3, [r4, #16]
 8007614:	b92b      	cbnz	r3, 8007622 <xQueueReceive+0x88>
				taskEXIT_CRITICAL();
 8007616:	f001 f85b 	bl	80086d0 <vPortExitCritical>
				return pdPASS;
 800761a:	2001      	movs	r0, #1
}
 800761c:	b004      	add	sp, #16
 800761e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007622:	f104 0010 	add.w	r0, r4, #16
 8007626:	f000 fde5 	bl	80081f4 <xTaskRemoveFromEventList>
 800762a:	2800      	cmp	r0, #0
 800762c:	d0f3      	beq.n	8007616 <xQueueReceive+0x7c>
						queueYIELD_IF_USING_PREEMPTION();
 800762e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007632:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007636:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800763a:	f3bf 8f4f 	dsb	sy
 800763e:	f3bf 8f6f 	isb	sy
 8007642:	e7e8      	b.n	8007616 <xQueueReceive+0x7c>
					taskEXIT_CRITICAL();
 8007644:	f001 f844 	bl	80086d0 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8007648:	2000      	movs	r0, #0
 800764a:	e7e7      	b.n	800761c <xQueueReceive+0x82>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800764c:	a802      	add	r0, sp, #8
 800764e:	f000 fe19 	bl	8008284 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007652:	e022      	b.n	800769a <xQueueReceive+0x100>
		prvLockQueue( pxQueue );
 8007654:	f884 7044 	strb.w	r7, [r4, #68]	@ 0x44
 8007658:	e02b      	b.n	80076b2 <xQueueReceive+0x118>
 800765a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800765e:	e02e      	b.n	80076be <xQueueReceive+0x124>
				prvUnlockQueue( pxQueue );
 8007660:	4620      	mov	r0, r4
 8007662:	f7ff fcb5 	bl	8006fd0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007666:	f000 fcaf 	bl	8007fc8 <xTaskResumeAll>
 800766a:	e009      	b.n	8007680 <xQueueReceive+0xe6>
			prvUnlockQueue( pxQueue );
 800766c:	4620      	mov	r0, r4
 800766e:	f7ff fcaf 	bl	8006fd0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007672:	f000 fca9 	bl	8007fc8 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007676:	4620      	mov	r0, r4
 8007678:	f7ff fc54 	bl	8006f24 <prvIsQueueEmpty>
 800767c:	2800      	cmp	r0, #0
 800767e:	d142      	bne.n	8007706 <xQueueReceive+0x16c>
 8007680:	f04f 0801 	mov.w	r8, #1
		taskENTER_CRITICAL();
 8007684:	f000 fffe 	bl	8008684 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007688:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800768a:	2d00      	cmp	r5, #0
 800768c:	d1bb      	bne.n	8007606 <xQueueReceive+0x6c>
				if( xTicksToWait == ( TickType_t ) 0 )
 800768e:	9b01      	ldr	r3, [sp, #4]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d0d7      	beq.n	8007644 <xQueueReceive+0xaa>
				else if( xEntryTimeSet == pdFALSE )
 8007694:	f1b8 0f00 	cmp.w	r8, #0
 8007698:	d0d8      	beq.n	800764c <xQueueReceive+0xb2>
		taskEXIT_CRITICAL();
 800769a:	f001 f819 	bl	80086d0 <vPortExitCritical>
		vTaskSuspendAll();
 800769e:	f000 fbdf 	bl	8007e60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80076a2:	f000 ffef 	bl	8008684 <vPortEnterCritical>
 80076a6:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80076aa:	b25b      	sxtb	r3, r3
 80076ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076b0:	d0d0      	beq.n	8007654 <xQueueReceive+0xba>
 80076b2:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80076b6:	b25b      	sxtb	r3, r3
 80076b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076bc:	d0cd      	beq.n	800765a <xQueueReceive+0xc0>
 80076be:	f001 f807 	bl	80086d0 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80076c2:	a901      	add	r1, sp, #4
 80076c4:	a802      	add	r0, sp, #8
 80076c6:	f000 fde9 	bl	800829c <xTaskCheckForTimeOut>
 80076ca:	2800      	cmp	r0, #0
 80076cc:	d1ce      	bne.n	800766c <xQueueReceive+0xd2>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80076ce:	4620      	mov	r0, r4
 80076d0:	f7ff fc28 	bl	8006f24 <prvIsQueueEmpty>
 80076d4:	2800      	cmp	r0, #0
 80076d6:	d0c3      	beq.n	8007660 <xQueueReceive+0xc6>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80076d8:	9901      	ldr	r1, [sp, #4]
 80076da:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80076de:	f000 fd6f 	bl	80081c0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80076e2:	4620      	mov	r0, r4
 80076e4:	f7ff fc74 	bl	8006fd0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80076e8:	f000 fc6e 	bl	8007fc8 <xTaskResumeAll>
 80076ec:	2800      	cmp	r0, #0
 80076ee:	d1c7      	bne.n	8007680 <xQueueReceive+0xe6>
					portYIELD_WITHIN_API();
 80076f0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80076f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076f8:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80076fc:	f3bf 8f4f 	dsb	sy
 8007700:	f3bf 8f6f 	isb	sy
 8007704:	e7bc      	b.n	8007680 <xQueueReceive+0xe6>
				return errQUEUE_EMPTY;
 8007706:	2000      	movs	r0, #0
 8007708:	e788      	b.n	800761c <xQueueReceive+0x82>

0800770a <xQueueSemaphoreTake>:
{
 800770a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800770c:	b085      	sub	sp, #20
 800770e:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 8007710:	b168      	cbz	r0, 800772e <xQueueSemaphoreTake+0x24>
 8007712:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
 8007714:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8007716:	b1ab      	cbz	r3, 8007744 <xQueueSemaphoreTake+0x3a>
 8007718:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800771c:	b672      	cpsid	i
 800771e:	f383 8811 	msr	BASEPRI, r3
 8007722:	f3bf 8f6f 	isb	sy
 8007726:	f3bf 8f4f 	dsb	sy
 800772a:	b662      	cpsie	i
 800772c:	e7fe      	b.n	800772c <xQueueSemaphoreTake+0x22>
 800772e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007732:	b672      	cpsid	i
 8007734:	f383 8811 	msr	BASEPRI, r3
 8007738:	f3bf 8f6f 	isb	sy
 800773c:	f3bf 8f4f 	dsb	sy
 8007740:	b662      	cpsie	i
	configASSERT( ( pxQueue ) );
 8007742:	e7fe      	b.n	8007742 <xQueueSemaphoreTake+0x38>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007744:	f000 fdf6 	bl	8008334 <xTaskGetSchedulerState>
 8007748:	4607      	mov	r7, r0
 800774a:	b960      	cbnz	r0, 8007766 <xQueueSemaphoreTake+0x5c>
 800774c:	9b01      	ldr	r3, [sp, #4]
 800774e:	b173      	cbz	r3, 800776e <xQueueSemaphoreTake+0x64>
 8007750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007754:	b672      	cpsid	i
 8007756:	f383 8811 	msr	BASEPRI, r3
 800775a:	f3bf 8f6f 	isb	sy
 800775e:	f3bf 8f4f 	dsb	sy
 8007762:	b662      	cpsie	i
 8007764:	e7fe      	b.n	8007764 <xQueueSemaphoreTake+0x5a>
 8007766:	2600      	movs	r6, #0
 8007768:	4637      	mov	r7, r6
		prvLockQueue( pxQueue );
 800776a:	2500      	movs	r5, #0
 800776c:	e055      	b.n	800781a <xQueueSemaphoreTake+0x110>
 800776e:	4606      	mov	r6, r0
 8007770:	e7fb      	b.n	800776a <xQueueSemaphoreTake+0x60>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007772:	3b01      	subs	r3, #1
 8007774:	63a3      	str	r3, [r4, #56]	@ 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007776:	6823      	ldr	r3, [r4, #0]
 8007778:	b13b      	cbz	r3, 800778a <xQueueSemaphoreTake+0x80>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800777a:	6923      	ldr	r3, [r4, #16]
 800777c:	b94b      	cbnz	r3, 8007792 <xQueueSemaphoreTake+0x88>
				taskEXIT_CRITICAL();
 800777e:	f000 ffa7 	bl	80086d0 <vPortExitCritical>
				return pdPASS;
 8007782:	2601      	movs	r6, #1
}
 8007784:	4630      	mov	r0, r6
 8007786:	b005      	add	sp, #20
 8007788:	bdf0      	pop	{r4, r5, r6, r7, pc}
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800778a:	f000 fefd 	bl	8008588 <pvTaskIncrementMutexHeldCount>
 800778e:	60a0      	str	r0, [r4, #8]
 8007790:	e7f3      	b.n	800777a <xQueueSemaphoreTake+0x70>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007792:	f104 0010 	add.w	r0, r4, #16
 8007796:	f000 fd2d 	bl	80081f4 <xTaskRemoveFromEventList>
 800779a:	2800      	cmp	r0, #0
 800779c:	d0ef      	beq.n	800777e <xQueueSemaphoreTake+0x74>
						queueYIELD_IF_USING_PREEMPTION();
 800779e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80077a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077a6:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80077aa:	f3bf 8f4f 	dsb	sy
 80077ae:	f3bf 8f6f 	isb	sy
 80077b2:	e7e4      	b.n	800777e <xQueueSemaphoreTake+0x74>
						configASSERT( xInheritanceOccurred == pdFALSE );
 80077b4:	b156      	cbz	r6, 80077cc <xQueueSemaphoreTake+0xc2>
 80077b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077ba:	b672      	cpsid	i
 80077bc:	f383 8811 	msr	BASEPRI, r3
 80077c0:	f3bf 8f6f 	isb	sy
 80077c4:	f3bf 8f4f 	dsb	sy
 80077c8:	b662      	cpsie	i
 80077ca:	e7fe      	b.n	80077ca <xQueueSemaphoreTake+0xc0>
					taskEXIT_CRITICAL();
 80077cc:	f000 ff80 	bl	80086d0 <vPortExitCritical>
					return errQUEUE_EMPTY;
 80077d0:	e7d8      	b.n	8007784 <xQueueSemaphoreTake+0x7a>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80077d2:	a802      	add	r0, sp, #8
 80077d4:	f000 fd56 	bl	8008284 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80077d8:	e029      	b.n	800782e <xQueueSemaphoreTake+0x124>
		prvLockQueue( pxQueue );
 80077da:	f884 5044 	strb.w	r5, [r4, #68]	@ 0x44
 80077de:	e032      	b.n	8007846 <xQueueSemaphoreTake+0x13c>
 80077e0:	f884 5045 	strb.w	r5, [r4, #69]	@ 0x45
 80077e4:	e035      	b.n	8007852 <xQueueSemaphoreTake+0x148>
						taskENTER_CRITICAL();
 80077e6:	f000 ff4d 	bl	8008684 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80077ea:	68a0      	ldr	r0, [r4, #8]
 80077ec:	f000 fdb2 	bl	8008354 <xTaskPriorityInherit>
 80077f0:	4606      	mov	r6, r0
						taskEXIT_CRITICAL();
 80077f2:	f000 ff6d 	bl	80086d0 <vPortExitCritical>
 80077f6:	e03c      	b.n	8007872 <xQueueSemaphoreTake+0x168>
				prvUnlockQueue( pxQueue );
 80077f8:	4620      	mov	r0, r4
 80077fa:	f7ff fbe9 	bl	8006fd0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80077fe:	f000 fbe3 	bl	8007fc8 <xTaskResumeAll>
 8007802:	e009      	b.n	8007818 <xQueueSemaphoreTake+0x10e>
			prvUnlockQueue( pxQueue );
 8007804:	4620      	mov	r0, r4
 8007806:	f7ff fbe3 	bl	8006fd0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800780a:	f000 fbdd 	bl	8007fc8 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800780e:	4620      	mov	r0, r4
 8007810:	f7ff fb88 	bl	8006f24 <prvIsQueueEmpty>
 8007814:	2800      	cmp	r0, #0
 8007816:	d143      	bne.n	80078a0 <xQueueSemaphoreTake+0x196>
 8007818:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
 800781a:	f000 ff33 	bl	8008684 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800781e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007820:	2b00      	cmp	r3, #0
 8007822:	d1a6      	bne.n	8007772 <xQueueSemaphoreTake+0x68>
				if( xTicksToWait == ( TickType_t ) 0 )
 8007824:	9b01      	ldr	r3, [sp, #4]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d0c4      	beq.n	80077b4 <xQueueSemaphoreTake+0xaa>
				else if( xEntryTimeSet == pdFALSE )
 800782a:	2f00      	cmp	r7, #0
 800782c:	d0d1      	beq.n	80077d2 <xQueueSemaphoreTake+0xc8>
		taskEXIT_CRITICAL();
 800782e:	f000 ff4f 	bl	80086d0 <vPortExitCritical>
		vTaskSuspendAll();
 8007832:	f000 fb15 	bl	8007e60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007836:	f000 ff25 	bl	8008684 <vPortEnterCritical>
 800783a:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800783e:	b25b      	sxtb	r3, r3
 8007840:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007844:	d0c9      	beq.n	80077da <xQueueSemaphoreTake+0xd0>
 8007846:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800784a:	b25b      	sxtb	r3, r3
 800784c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007850:	d0c6      	beq.n	80077e0 <xQueueSemaphoreTake+0xd6>
 8007852:	f000 ff3d 	bl	80086d0 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007856:	a901      	add	r1, sp, #4
 8007858:	a802      	add	r0, sp, #8
 800785a:	f000 fd1f 	bl	800829c <xTaskCheckForTimeOut>
 800785e:	2800      	cmp	r0, #0
 8007860:	d1d0      	bne.n	8007804 <xQueueSemaphoreTake+0xfa>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007862:	4620      	mov	r0, r4
 8007864:	f7ff fb5e 	bl	8006f24 <prvIsQueueEmpty>
 8007868:	2800      	cmp	r0, #0
 800786a:	d0c5      	beq.n	80077f8 <xQueueSemaphoreTake+0xee>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800786c:	6823      	ldr	r3, [r4, #0]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d0b9      	beq.n	80077e6 <xQueueSemaphoreTake+0xdc>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007872:	9901      	ldr	r1, [sp, #4]
 8007874:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007878:	f000 fca2 	bl	80081c0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800787c:	4620      	mov	r0, r4
 800787e:	f7ff fba7 	bl	8006fd0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007882:	f000 fba1 	bl	8007fc8 <xTaskResumeAll>
 8007886:	2800      	cmp	r0, #0
 8007888:	d1c6      	bne.n	8007818 <xQueueSemaphoreTake+0x10e>
					portYIELD_WITHIN_API();
 800788a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800788e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007892:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007896:	f3bf 8f4f 	dsb	sy
 800789a:	f3bf 8f6f 	isb	sy
 800789e:	e7bb      	b.n	8007818 <xQueueSemaphoreTake+0x10e>
					if( xInheritanceOccurred != pdFALSE )
 80078a0:	2e00      	cmp	r6, #0
 80078a2:	f43f af6f 	beq.w	8007784 <xQueueSemaphoreTake+0x7a>
						taskENTER_CRITICAL();
 80078a6:	f000 feed 	bl	8008684 <vPortEnterCritical>
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80078aa:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80078ac:	b119      	cbz	r1, 80078b6 <xQueueSemaphoreTake+0x1ac>
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80078ae:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80078b0:	6819      	ldr	r1, [r3, #0]
 80078b2:	f1c1 0107 	rsb	r1, r1, #7
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80078b6:	68a0      	ldr	r0, [r4, #8]
 80078b8:	f000 fe02 	bl	80084c0 <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
 80078bc:	f000 ff08 	bl	80086d0 <vPortExitCritical>
				return errQUEUE_EMPTY;
 80078c0:	2600      	movs	r6, #0
 80078c2:	e75f      	b.n	8007784 <xQueueSemaphoreTake+0x7a>

080078c4 <xQueueReceiveFromISR>:
{
 80078c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 80078c8:	b1c0      	cbz	r0, 80078fc <xQueueReceiveFromISR+0x38>
 80078ca:	460d      	mov	r5, r1
 80078cc:	4690      	mov	r8, r2
 80078ce:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80078d0:	b1f9      	cbz	r1, 8007912 <xQueueReceiveFromISR+0x4e>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80078d2:	f000 ffdf 	bl	8008894 <vPortValidateInterruptPriority>
	__asm volatile
 80078d6:	f3ef 8711 	mrs	r7, BASEPRI
 80078da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078de:	b672      	cpsid	i
 80078e0:	f383 8811 	msr	BASEPRI, r3
 80078e4:	f3bf 8f6f 	isb	sy
 80078e8:	f3bf 8f4f 	dsb	sy
 80078ec:	b662      	cpsie	i
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80078ee:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80078f0:	b9ee      	cbnz	r6, 800792e <xQueueReceiveFromISR+0x6a>
			xReturn = pdFAIL;
 80078f2:	2000      	movs	r0, #0
	__asm volatile
 80078f4:	f387 8811 	msr	BASEPRI, r7
}
 80078f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	__asm volatile
 80078fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007900:	b672      	cpsid	i
 8007902:	f383 8811 	msr	BASEPRI, r3
 8007906:	f3bf 8f6f 	isb	sy
 800790a:	f3bf 8f4f 	dsb	sy
 800790e:	b662      	cpsie	i
	configASSERT( pxQueue );
 8007910:	e7fe      	b.n	8007910 <xQueueReceiveFromISR+0x4c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007912:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8007914:	2b00      	cmp	r3, #0
 8007916:	d0dc      	beq.n	80078d2 <xQueueReceiveFromISR+0xe>
 8007918:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800791c:	b672      	cpsid	i
 800791e:	f383 8811 	msr	BASEPRI, r3
 8007922:	f3bf 8f6f 	isb	sy
 8007926:	f3bf 8f4f 	dsb	sy
 800792a:	b662      	cpsie	i
 800792c:	e7fe      	b.n	800792c <xQueueReceiveFromISR+0x68>
			const int8_t cRxLock = pxQueue->cRxLock;
 800792e:	f894 9044 	ldrb.w	r9, [r4, #68]	@ 0x44
 8007932:	fa4f f989 	sxtb.w	r9, r9
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007936:	4629      	mov	r1, r5
 8007938:	4620      	mov	r0, r4
 800793a:	f7ff fb37 	bl	8006fac <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800793e:	1e73      	subs	r3, r6, #1
 8007940:	63a3      	str	r3, [r4, #56]	@ 0x38
			if( cRxLock == queueUNLOCKED )
 8007942:	f1b9 3fff 	cmp.w	r9, #4294967295
 8007946:	d006      	beq.n	8007956 <xQueueReceiveFromISR+0x92>
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007948:	f109 0301 	add.w	r3, r9, #1
 800794c:	b25b      	sxtb	r3, r3
 800794e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
			xReturn = pdPASS;
 8007952:	2001      	movs	r0, #1
 8007954:	e7ce      	b.n	80078f4 <xQueueReceiveFromISR+0x30>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007956:	6923      	ldr	r3, [r4, #16]
 8007958:	b90b      	cbnz	r3, 800795e <xQueueReceiveFromISR+0x9a>
			xReturn = pdPASS;
 800795a:	2001      	movs	r0, #1
 800795c:	e7ca      	b.n	80078f4 <xQueueReceiveFromISR+0x30>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800795e:	f104 0010 	add.w	r0, r4, #16
 8007962:	f000 fc47 	bl	80081f4 <xTaskRemoveFromEventList>
						if( pxHigherPriorityTaskWoken != NULL )
 8007966:	f1b8 0f00 	cmp.w	r8, #0
 800796a:	d004      	beq.n	8007976 <xQueueReceiveFromISR+0xb2>
 800796c:	b118      	cbz	r0, 8007976 <xQueueReceiveFromISR+0xb2>
							*pxHigherPriorityTaskWoken = pdTRUE;
 800796e:	2001      	movs	r0, #1
 8007970:	f8c8 0000 	str.w	r0, [r8]
 8007974:	e7be      	b.n	80078f4 <xQueueReceiveFromISR+0x30>
			xReturn = pdPASS;
 8007976:	2001      	movs	r0, #1
 8007978:	e7bc      	b.n	80078f4 <xQueueReceiveFromISR+0x30>
	...

0800797c <vQueueUnregisterQueue>:
	{
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800797c:	2300      	movs	r3, #0
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800797e:	4908      	ldr	r1, [pc, #32]	@ (80079a0 <vQueueUnregisterQueue+0x24>)
 8007980:	f851 2033 	ldr.w	r2, [r1, r3, lsl #3]
 8007984:	4282      	cmp	r2, r0
 8007986:	d003      	beq.n	8007990 <vQueueUnregisterQueue+0x14>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007988:	3301      	adds	r3, #1
 800798a:	2b08      	cmp	r3, #8
 800798c:	d1f8      	bne.n	8007980 <vQueueUnregisterQueue+0x4>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800798e:	4770      	bx	lr
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8007990:	4a04      	ldr	r2, [pc, #16]	@ (80079a4 <vQueueUnregisterQueue+0x28>)
 8007992:	2100      	movs	r1, #0
 8007994:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8007998:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800799c:	6051      	str	r1, [r2, #4]
				break;
 800799e:	4770      	bx	lr
 80079a0:	20011308 	.word	0x20011308
 80079a4:	20011304 	.word	0x20011304

080079a8 <vQueueDelete>:
	configASSERT( pxQueue );
 80079a8:	b138      	cbz	r0, 80079ba <vQueueDelete+0x12>
{
 80079aa:	b510      	push	{r4, lr}
 80079ac:	4604      	mov	r4, r0
		vQueueUnregisterQueue( pxQueue );
 80079ae:	f7ff ffe5 	bl	800797c <vQueueUnregisterQueue>
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80079b2:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 80079b6:	b15b      	cbz	r3, 80079d0 <vQueueDelete+0x28>
}
 80079b8:	bd10      	pop	{r4, pc}
 80079ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079be:	b672      	cpsid	i
 80079c0:	f383 8811 	msr	BASEPRI, r3
 80079c4:	f3bf 8f6f 	isb	sy
 80079c8:	f3bf 8f4f 	dsb	sy
 80079cc:	b662      	cpsie	i
	configASSERT( pxQueue );
 80079ce:	e7fe      	b.n	80079ce <vQueueDelete+0x26>
			vPortFree( pxQueue );
 80079d0:	4620      	mov	r0, r4
 80079d2:	f001 f85d 	bl	8008a90 <vPortFree>
}
 80079d6:	e7ef      	b.n	80079b8 <vQueueDelete+0x10>

080079d8 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80079d8:	4b08      	ldr	r3, [pc, #32]	@ (80079fc <prvResetNextTaskUnblockTime+0x24>)
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	b923      	cbnz	r3, 80079ea <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80079e0:	4b07      	ldr	r3, [pc, #28]	@ (8007a00 <prvResetNextTaskUnblockTime+0x28>)
 80079e2:	f04f 32ff 	mov.w	r2, #4294967295
 80079e6:	601a      	str	r2, [r3, #0]
 80079e8:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80079ea:	4b04      	ldr	r3, [pc, #16]	@ (80079fc <prvResetNextTaskUnblockTime+0x24>)
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80079f0:	68db      	ldr	r3, [r3, #12]
 80079f2:	685a      	ldr	r2, [r3, #4]
 80079f4:	4b02      	ldr	r3, [pc, #8]	@ (8007a00 <prvResetNextTaskUnblockTime+0x28>)
 80079f6:	601a      	str	r2, [r3, #0]
	}
}
 80079f8:	4770      	bx	lr
 80079fa:	bf00      	nop
 80079fc:	200113b0 	.word	0x200113b0
 8007a00:	20011348 	.word	0x20011348

08007a04 <prvInitialiseNewTask>:
{
 8007a04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a08:	4606      	mov	r6, r0
 8007a0a:	461f      	mov	r7, r3
 8007a0c:	f8dd 8024 	ldr.w	r8, [sp, #36]	@ 0x24
 8007a10:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007a12:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8007a16:	4413      	add	r3, r2
 8007a18:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8007a1a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007a1e:	f025 0507 	bic.w	r5, r5, #7
	if( pcName != NULL )
 8007a22:	2900      	cmp	r1, #0
 8007a24:	d043      	beq.n	8007aae <prvInitialiseNewTask+0xaa>
 8007a26:	460b      	mov	r3, r1
 8007a28:	f101 3cff 	add.w	ip, r1, #4294967295
 8007a2c:	f104 0e33 	add.w	lr, r4, #51	@ 0x33
 8007a30:	330f      	adds	r3, #15
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007a32:	f81c 2f01 	ldrb.w	r2, [ip, #1]!
 8007a36:	f80e 2f01 	strb.w	r2, [lr, #1]!
			if( pcName[ x ] == ( char ) 0x00 )
 8007a3a:	b10a      	cbz	r2, 8007a40 <prvInitialiseNewTask+0x3c>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007a3c:	459c      	cmp	ip, r3
 8007a3e:	d1f8      	bne.n	8007a32 <prvInitialiseNewTask+0x2e>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007a40:	2300      	movs	r3, #0
 8007a42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007a46:	9b08      	ldr	r3, [sp, #32]
 8007a48:	2b06      	cmp	r3, #6
 8007a4a:	bf28      	it	cs
 8007a4c:	2306      	movcs	r3, #6
 8007a4e:	4699      	mov	r9, r3
	pxNewTCB->uxPriority = uxPriority;
 8007a50:	62e3      	str	r3, [r4, #44]	@ 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8007a52:	6463      	str	r3, [r4, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007a54:	f04f 0a00 	mov.w	sl, #0
 8007a58:	f8c4 a048 	str.w	sl, [r4, #72]	@ 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007a5c:	1d20      	adds	r0, r4, #4
 8007a5e:	f7ff fa27 	bl	8006eb0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007a62:	f104 0018 	add.w	r0, r4, #24
 8007a66:	f7ff fa23 	bl	8006eb0 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007a6a:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a6c:	f1c9 0307 	rsb	r3, r9, #7
 8007a70:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007a72:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->ulNotifiedValue = 0;
 8007a74:	f8c4 a098 	str.w	sl, [r4, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007a78:	f884 a09c 	strb.w	sl, [r4, #156]	@ 0x9c
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007a7c:	224c      	movs	r2, #76	@ 0x4c
 8007a7e:	4651      	mov	r1, sl
 8007a80:	18a0      	adds	r0, r4, r2
 8007a82:	f001 fb09 	bl	8009098 <memset>
 8007a86:	4b0c      	ldr	r3, [pc, #48]	@ (8007ab8 <prvInitialiseNewTask+0xb4>)
 8007a88:	6523      	str	r3, [r4, #80]	@ 0x50
 8007a8a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007a8e:	6562      	str	r2, [r4, #84]	@ 0x54
 8007a90:	33d0      	adds	r3, #208	@ 0xd0
 8007a92:	65a3      	str	r3, [r4, #88]	@ 0x58
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007a94:	463a      	mov	r2, r7
 8007a96:	4631      	mov	r1, r6
 8007a98:	4628      	mov	r0, r5
 8007a9a:	f000 fdc5 	bl	8008628 <pxPortInitialiseStack>
 8007a9e:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8007aa0:	f1b8 0f00 	cmp.w	r8, #0
 8007aa4:	d001      	beq.n	8007aaa <prvInitialiseNewTask+0xa6>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007aa6:	f8c8 4000 	str.w	r4, [r8]
}
 8007aaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007aae:	2300      	movs	r3, #0
 8007ab0:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
 8007ab4:	e7c7      	b.n	8007a46 <prvInitialiseNewTask+0x42>
 8007ab6:	bf00      	nop
 8007ab8:	20014f2c 	.word	0x20014f2c

08007abc <prvAddNewTaskToReadyList>:
{
 8007abc:	b570      	push	{r4, r5, r6, lr}
 8007abe:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8007ac0:	f000 fde0 	bl	8008684 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8007ac4:	4a2f      	ldr	r2, [pc, #188]	@ (8007b84 <prvAddNewTaskToReadyList+0xc8>)
 8007ac6:	6813      	ldr	r3, [r2, #0]
 8007ac8:	3301      	adds	r3, #1
 8007aca:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007acc:	4b2e      	ldr	r3, [pc, #184]	@ (8007b88 <prvAddNewTaskToReadyList+0xcc>)
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	b15b      	cbz	r3, 8007aea <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
 8007ad2:	4b2e      	ldr	r3, [pc, #184]	@ (8007b8c <prvAddNewTaskToReadyList+0xd0>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	b96b      	cbnz	r3, 8007af4 <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007ad8:	4b2b      	ldr	r3, [pc, #172]	@ (8007b88 <prvAddNewTaskToReadyList+0xcc>)
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ade:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007ae0:	429a      	cmp	r2, r3
 8007ae2:	d807      	bhi.n	8007af4 <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
 8007ae4:	4b28      	ldr	r3, [pc, #160]	@ (8007b88 <prvAddNewTaskToReadyList+0xcc>)
 8007ae6:	601c      	str	r4, [r3, #0]
 8007ae8:	e004      	b.n	8007af4 <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
 8007aea:	4b27      	ldr	r3, [pc, #156]	@ (8007b88 <prvAddNewTaskToReadyList+0xcc>)
 8007aec:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007aee:	6813      	ldr	r3, [r2, #0]
 8007af0:	2b01      	cmp	r3, #1
 8007af2:	d028      	beq.n	8007b46 <prvAddNewTaskToReadyList+0x8a>
		uxTaskNumber++;
 8007af4:	4a26      	ldr	r2, [pc, #152]	@ (8007b90 <prvAddNewTaskToReadyList+0xd4>)
 8007af6:	6813      	ldr	r3, [r2, #0]
 8007af8:	3301      	adds	r3, #1
 8007afa:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8007afc:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8007afe:	4a25      	ldr	r2, [pc, #148]	@ (8007b94 <prvAddNewTaskToReadyList+0xd8>)
 8007b00:	6811      	ldr	r1, [r2, #0]
 8007b02:	2301      	movs	r3, #1
 8007b04:	4083      	lsls	r3, r0
 8007b06:	430b      	orrs	r3, r1
 8007b08:	6013      	str	r3, [r2, #0]
 8007b0a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8007b0e:	1d21      	adds	r1, r4, #4
 8007b10:	4b21      	ldr	r3, [pc, #132]	@ (8007b98 <prvAddNewTaskToReadyList+0xdc>)
 8007b12:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007b16:	f7ff f9ce 	bl	8006eb6 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8007b1a:	f000 fdd9 	bl	80086d0 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8007b1e:	4b1b      	ldr	r3, [pc, #108]	@ (8007b8c <prvAddNewTaskToReadyList+0xd0>)
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	b17b      	cbz	r3, 8007b44 <prvAddNewTaskToReadyList+0x88>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007b24:	4b18      	ldr	r3, [pc, #96]	@ (8007b88 <prvAddNewTaskToReadyList+0xcc>)
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b2a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007b2c:	429a      	cmp	r2, r3
 8007b2e:	d209      	bcs.n	8007b44 <prvAddNewTaskToReadyList+0x88>
			taskYIELD_IF_USING_PREEMPTION();
 8007b30:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007b34:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b38:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007b3c:	f3bf 8f4f 	dsb	sy
 8007b40:	f3bf 8f6f 	isb	sy
}
 8007b44:	bd70      	pop	{r4, r5, r6, pc}
 8007b46:	4d14      	ldr	r5, [pc, #80]	@ (8007b98 <prvAddNewTaskToReadyList+0xdc>)
 8007b48:	f105 068c 	add.w	r6, r5, #140	@ 0x8c
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007b4c:	4628      	mov	r0, r5
 8007b4e:	f7ff f9a4 	bl	8006e9a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007b52:	3514      	adds	r5, #20
 8007b54:	42b5      	cmp	r5, r6
 8007b56:	d1f9      	bne.n	8007b4c <prvAddNewTaskToReadyList+0x90>
	vListInitialise( &xDelayedTaskList1 );
 8007b58:	4e10      	ldr	r6, [pc, #64]	@ (8007b9c <prvAddNewTaskToReadyList+0xe0>)
 8007b5a:	4630      	mov	r0, r6
 8007b5c:	f7ff f99d 	bl	8006e9a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007b60:	4d0f      	ldr	r5, [pc, #60]	@ (8007ba0 <prvAddNewTaskToReadyList+0xe4>)
 8007b62:	4628      	mov	r0, r5
 8007b64:	f7ff f999 	bl	8006e9a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007b68:	480e      	ldr	r0, [pc, #56]	@ (8007ba4 <prvAddNewTaskToReadyList+0xe8>)
 8007b6a:	f7ff f996 	bl	8006e9a <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8007b6e:	480e      	ldr	r0, [pc, #56]	@ (8007ba8 <prvAddNewTaskToReadyList+0xec>)
 8007b70:	f7ff f993 	bl	8006e9a <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8007b74:	480d      	ldr	r0, [pc, #52]	@ (8007bac <prvAddNewTaskToReadyList+0xf0>)
 8007b76:	f7ff f990 	bl	8006e9a <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8007b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8007bb0 <prvAddNewTaskToReadyList+0xf4>)
 8007b7c:	601e      	str	r6, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007b7e:	4b0d      	ldr	r3, [pc, #52]	@ (8007bb4 <prvAddNewTaskToReadyList+0xf8>)
 8007b80:	601d      	str	r5, [r3, #0]
}
 8007b82:	e7b7      	b.n	8007af4 <prvAddNewTaskToReadyList+0x38>
 8007b84:	20011368 	.word	0x20011368
 8007b88:	20011468 	.word	0x20011468
 8007b8c:	2001135c 	.word	0x2001135c
 8007b90:	2001134c 	.word	0x2001134c
 8007b94:	20011360 	.word	0x20011360
 8007b98:	200113dc 	.word	0x200113dc
 8007b9c:	200113c8 	.word	0x200113c8
 8007ba0:	200113b4 	.word	0x200113b4
 8007ba4:	20011398 	.word	0x20011398
 8007ba8:	20011384 	.word	0x20011384
 8007bac:	2001136c 	.word	0x2001136c
 8007bb0:	200113b0 	.word	0x200113b0
 8007bb4:	200113ac 	.word	0x200113ac

08007bb8 <prvDeleteTCB>:
	{
 8007bb8:	b510      	push	{r4, lr}
 8007bba:	4604      	mov	r4, r0
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007bbc:	304c      	adds	r0, #76	@ 0x4c
 8007bbe:	f001 fa83 	bl	80090c8 <_reclaim_reent>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007bc2:	f894 309d 	ldrb.w	r3, [r4, #157]	@ 0x9d
 8007bc6:	b173      	cbz	r3, 8007be6 <prvDeleteTCB+0x2e>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007bc8:	2b01      	cmp	r3, #1
 8007bca:	d013      	beq.n	8007bf4 <prvDeleteTCB+0x3c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007bcc:	2b02      	cmp	r3, #2
 8007bce:	d010      	beq.n	8007bf2 <prvDeleteTCB+0x3a>
 8007bd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bd4:	b672      	cpsid	i
 8007bd6:	f383 8811 	msr	BASEPRI, r3
 8007bda:	f3bf 8f6f 	isb	sy
 8007bde:	f3bf 8f4f 	dsb	sy
 8007be2:	b662      	cpsie	i
 8007be4:	e7fe      	b.n	8007be4 <prvDeleteTCB+0x2c>
				vPortFree( pxTCB->pxStack );
 8007be6:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8007be8:	f000 ff52 	bl	8008a90 <vPortFree>
				vPortFree( pxTCB );
 8007bec:	4620      	mov	r0, r4
 8007bee:	f000 ff4f 	bl	8008a90 <vPortFree>
	}
 8007bf2:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 8007bf4:	4620      	mov	r0, r4
 8007bf6:	f000 ff4b 	bl	8008a90 <vPortFree>
 8007bfa:	e7fa      	b.n	8007bf2 <prvDeleteTCB+0x3a>

08007bfc <prvIdleTask>:
{
 8007bfc:	b580      	push	{r7, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007bfe:	4c15      	ldr	r4, [pc, #84]	@ (8007c54 <prvIdleTask+0x58>)
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c00:	4f15      	ldr	r7, [pc, #84]	@ (8007c58 <prvIdleTask+0x5c>)
				--uxCurrentNumberOfTasks;
 8007c02:	4e16      	ldr	r6, [pc, #88]	@ (8007c5c <prvIdleTask+0x60>)
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007c04:	f8df 8058 	ldr.w	r8, [pc, #88]	@ 8007c60 <prvIdleTask+0x64>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007c08:	6823      	ldr	r3, [r4, #0]
 8007c0a:	b1a3      	cbz	r3, 8007c36 <prvIdleTask+0x3a>
			taskENTER_CRITICAL();
 8007c0c:	f000 fd3a 	bl	8008684 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	68dd      	ldr	r5, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007c14:	1d28      	adds	r0, r5, #4
 8007c16:	f7ff f972 	bl	8006efe <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007c1a:	6833      	ldr	r3, [r6, #0]
 8007c1c:	3b01      	subs	r3, #1
 8007c1e:	6033      	str	r3, [r6, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007c20:	6823      	ldr	r3, [r4, #0]
 8007c22:	3b01      	subs	r3, #1
 8007c24:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8007c26:	f000 fd53 	bl	80086d0 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8007c2a:	4628      	mov	r0, r5
 8007c2c:	f7ff ffc4 	bl	8007bb8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007c30:	6823      	ldr	r3, [r4, #0]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d1ea      	bne.n	8007c0c <prvIdleTask+0x10>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007c36:	f8d8 3000 	ldr.w	r3, [r8]
 8007c3a:	2b01      	cmp	r3, #1
 8007c3c:	d9e4      	bls.n	8007c08 <prvIdleTask+0xc>
				taskYIELD();
 8007c3e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007c42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c46:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007c4a:	f3bf 8f4f 	dsb	sy
 8007c4e:	f3bf 8f6f 	isb	sy
 8007c52:	e7d9      	b.n	8007c08 <prvIdleTask+0xc>
 8007c54:	20011380 	.word	0x20011380
 8007c58:	20011384 	.word	0x20011384
 8007c5c:	20011368 	.word	0x20011368
 8007c60:	200113dc 	.word	0x200113dc

08007c64 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007c64:	b570      	push	{r4, r5, r6, lr}
 8007c66:	4604      	mov	r4, r0
 8007c68:	460d      	mov	r5, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007c6a:	4b1c      	ldr	r3, [pc, #112]	@ (8007cdc <prvAddCurrentTaskToDelayedList+0x78>)
 8007c6c:	681e      	ldr	r6, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007c6e:	4b1c      	ldr	r3, [pc, #112]	@ (8007ce0 <prvAddCurrentTaskToDelayedList+0x7c>)
 8007c70:	6818      	ldr	r0, [r3, #0]
 8007c72:	3004      	adds	r0, #4
 8007c74:	f7ff f943 	bl	8006efe <uxListRemove>
 8007c78:	b948      	cbnz	r0, 8007c8e <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007c7a:	4b19      	ldr	r3, [pc, #100]	@ (8007ce0 <prvAddCurrentTaskToDelayedList+0x7c>)
 8007c7c:	681a      	ldr	r2, [r3, #0]
 8007c7e:	4919      	ldr	r1, [pc, #100]	@ (8007ce4 <prvAddCurrentTaskToDelayedList+0x80>)
 8007c80:	680b      	ldr	r3, [r1, #0]
 8007c82:	6ad0      	ldr	r0, [r2, #44]	@ 0x2c
 8007c84:	2201      	movs	r2, #1
 8007c86:	4082      	lsls	r2, r0
 8007c88:	ea23 0302 	bic.w	r3, r3, r2
 8007c8c:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007c8e:	f1b4 3fff 	cmp.w	r4, #4294967295
 8007c92:	d100      	bne.n	8007c96 <prvAddCurrentTaskToDelayedList+0x32>
 8007c94:	b96d      	cbnz	r5, 8007cb2 <prvAddCurrentTaskToDelayedList+0x4e>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007c96:	4434      	add	r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007c98:	4b11      	ldr	r3, [pc, #68]	@ (8007ce0 <prvAddCurrentTaskToDelayedList+0x7c>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8007c9e:	42a6      	cmp	r6, r4
 8007ca0:	d90e      	bls.n	8007cc0 <prvAddCurrentTaskToDelayedList+0x5c>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007ca2:	4b11      	ldr	r3, [pc, #68]	@ (8007ce8 <prvAddCurrentTaskToDelayedList+0x84>)
 8007ca4:	6818      	ldr	r0, [r3, #0]
 8007ca6:	4b0e      	ldr	r3, [pc, #56]	@ (8007ce0 <prvAddCurrentTaskToDelayedList+0x7c>)
 8007ca8:	6819      	ldr	r1, [r3, #0]
 8007caa:	3104      	adds	r1, #4
 8007cac:	f7ff f90e 	bl	8006ecc <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007cb0:	bd70      	pop	{r4, r5, r6, pc}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007cb2:	4b0b      	ldr	r3, [pc, #44]	@ (8007ce0 <prvAddCurrentTaskToDelayedList+0x7c>)
 8007cb4:	6819      	ldr	r1, [r3, #0]
 8007cb6:	3104      	adds	r1, #4
 8007cb8:	480c      	ldr	r0, [pc, #48]	@ (8007cec <prvAddCurrentTaskToDelayedList+0x88>)
 8007cba:	f7ff f8fc 	bl	8006eb6 <vListInsertEnd>
 8007cbe:	e7f7      	b.n	8007cb0 <prvAddCurrentTaskToDelayedList+0x4c>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007cc0:	4b0b      	ldr	r3, [pc, #44]	@ (8007cf0 <prvAddCurrentTaskToDelayedList+0x8c>)
 8007cc2:	6818      	ldr	r0, [r3, #0]
 8007cc4:	4b06      	ldr	r3, [pc, #24]	@ (8007ce0 <prvAddCurrentTaskToDelayedList+0x7c>)
 8007cc6:	6819      	ldr	r1, [r3, #0]
 8007cc8:	3104      	adds	r1, #4
 8007cca:	f7ff f8ff 	bl	8006ecc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007cce:	4b09      	ldr	r3, [pc, #36]	@ (8007cf4 <prvAddCurrentTaskToDelayedList+0x90>)
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	42a3      	cmp	r3, r4
 8007cd4:	d9ec      	bls.n	8007cb0 <prvAddCurrentTaskToDelayedList+0x4c>
					xNextTaskUnblockTime = xTimeToWake;
 8007cd6:	4b07      	ldr	r3, [pc, #28]	@ (8007cf4 <prvAddCurrentTaskToDelayedList+0x90>)
 8007cd8:	601c      	str	r4, [r3, #0]
}
 8007cda:	e7e9      	b.n	8007cb0 <prvAddCurrentTaskToDelayedList+0x4c>
 8007cdc:	20011364 	.word	0x20011364
 8007ce0:	20011468 	.word	0x20011468
 8007ce4:	20011360 	.word	0x20011360
 8007ce8:	200113ac 	.word	0x200113ac
 8007cec:	2001136c 	.word	0x2001136c
 8007cf0:	200113b0 	.word	0x200113b0
 8007cf4:	20011348 	.word	0x20011348

08007cf8 <xTaskCreateStatic>:
	{
 8007cf8:	b530      	push	{r4, r5, lr}
 8007cfa:	b087      	sub	sp, #28
 8007cfc:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
		configASSERT( puxStackBuffer != NULL );
 8007cfe:	b18c      	cbz	r4, 8007d24 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8007d00:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8007d02:	b1d5      	cbz	r5, 8007d3a <xTaskCreateStatic+0x42>
			volatile size_t xSize = sizeof( StaticTask_t );
 8007d04:	25a0      	movs	r5, #160	@ 0xa0
 8007d06:	9504      	str	r5, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007d08:	9d04      	ldr	r5, [sp, #16]
 8007d0a:	2da0      	cmp	r5, #160	@ 0xa0
 8007d0c:	d020      	beq.n	8007d50 <xTaskCreateStatic+0x58>
 8007d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d12:	b672      	cpsid	i
 8007d14:	f383 8811 	msr	BASEPRI, r3
 8007d18:	f3bf 8f6f 	isb	sy
 8007d1c:	f3bf 8f4f 	dsb	sy
 8007d20:	b662      	cpsie	i
 8007d22:	e7fe      	b.n	8007d22 <xTaskCreateStatic+0x2a>
 8007d24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d28:	b672      	cpsid	i
 8007d2a:	f383 8811 	msr	BASEPRI, r3
 8007d2e:	f3bf 8f6f 	isb	sy
 8007d32:	f3bf 8f4f 	dsb	sy
 8007d36:	b662      	cpsie	i
		configASSERT( puxStackBuffer != NULL );
 8007d38:	e7fe      	b.n	8007d38 <xTaskCreateStatic+0x40>
 8007d3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d3e:	b672      	cpsid	i
 8007d40:	f383 8811 	msr	BASEPRI, r3
 8007d44:	f3bf 8f6f 	isb	sy
 8007d48:	f3bf 8f4f 	dsb	sy
 8007d4c:	b662      	cpsie	i
		configASSERT( pxTaskBuffer != NULL );
 8007d4e:	e7fe      	b.n	8007d4e <xTaskCreateStatic+0x56>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007d50:	9d04      	ldr	r5, [sp, #16]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007d52:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8007d54:	632c      	str	r4, [r5, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007d56:	2402      	movs	r4, #2
 8007d58:	f885 409d 	strb.w	r4, [r5, #157]	@ 0x9d
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007d5c:	2400      	movs	r4, #0
 8007d5e:	9403      	str	r4, [sp, #12]
 8007d60:	9502      	str	r5, [sp, #8]
 8007d62:	ac05      	add	r4, sp, #20
 8007d64:	9401      	str	r4, [sp, #4]
 8007d66:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007d68:	9400      	str	r4, [sp, #0]
 8007d6a:	f7ff fe4b 	bl	8007a04 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007d6e:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8007d70:	f7ff fea4 	bl	8007abc <prvAddNewTaskToReadyList>
	}
 8007d74:	9805      	ldr	r0, [sp, #20]
 8007d76:	b007      	add	sp, #28
 8007d78:	bd30      	pop	{r4, r5, pc}

08007d7a <xTaskCreate>:
	{
 8007d7a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007d7e:	b085      	sub	sp, #20
 8007d80:	4607      	mov	r7, r0
 8007d82:	4688      	mov	r8, r1
 8007d84:	4614      	mov	r4, r2
 8007d86:	461e      	mov	r6, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007d88:	0090      	lsls	r0, r2, #2
 8007d8a:	f000 fde5 	bl	8008958 <pvPortMalloc>
			if( pxStack != NULL )
 8007d8e:	b308      	cbz	r0, 8007dd4 <xTaskCreate+0x5a>
 8007d90:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007d92:	20a0      	movs	r0, #160	@ 0xa0
 8007d94:	f000 fde0 	bl	8008958 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8007d98:	4605      	mov	r5, r0
 8007d9a:	b1a8      	cbz	r0, 8007dc8 <xTaskCreate+0x4e>
					pxNewTCB->pxStack = pxStack;
 8007d9c:	f8c0 9030 	str.w	r9, [r0, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007da0:	2300      	movs	r3, #0
 8007da2:	f880 309d 	strb.w	r3, [r0, #157]	@ 0x9d
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007da6:	9303      	str	r3, [sp, #12]
 8007da8:	9002      	str	r0, [sp, #8]
 8007daa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007dac:	9301      	str	r3, [sp, #4]
 8007dae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007db0:	9300      	str	r3, [sp, #0]
 8007db2:	4633      	mov	r3, r6
 8007db4:	4622      	mov	r2, r4
 8007db6:	4641      	mov	r1, r8
 8007db8:	4638      	mov	r0, r7
 8007dba:	f7ff fe23 	bl	8007a04 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007dbe:	4628      	mov	r0, r5
 8007dc0:	f7ff fe7c 	bl	8007abc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007dc4:	2001      	movs	r0, #1
 8007dc6:	e007      	b.n	8007dd8 <xTaskCreate+0x5e>
					vPortFree( pxStack );
 8007dc8:	4648      	mov	r0, r9
 8007dca:	f000 fe61 	bl	8008a90 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007dce:	f04f 30ff 	mov.w	r0, #4294967295
 8007dd2:	e001      	b.n	8007dd8 <xTaskCreate+0x5e>
 8007dd4:	f04f 30ff 	mov.w	r0, #4294967295
	}
 8007dd8:	b005      	add	sp, #20
 8007dda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

08007de0 <vTaskStartScheduler>:
{
 8007de0:	b510      	push	{r4, lr}
 8007de2:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007de4:	2400      	movs	r4, #0
 8007de6:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007de8:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007dea:	aa07      	add	r2, sp, #28
 8007dec:	a906      	add	r1, sp, #24
 8007dee:	a805      	add	r0, sp, #20
 8007df0:	f7f8 ff12 	bl	8000c18 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007df4:	9b05      	ldr	r3, [sp, #20]
 8007df6:	9302      	str	r3, [sp, #8]
 8007df8:	9b06      	ldr	r3, [sp, #24]
 8007dfa:	9301      	str	r3, [sp, #4]
 8007dfc:	9400      	str	r4, [sp, #0]
 8007dfe:	4623      	mov	r3, r4
 8007e00:	9a07      	ldr	r2, [sp, #28]
 8007e02:	4910      	ldr	r1, [pc, #64]	@ (8007e44 <vTaskStartScheduler+0x64>)
 8007e04:	4810      	ldr	r0, [pc, #64]	@ (8007e48 <vTaskStartScheduler+0x68>)
 8007e06:	f7ff ff77 	bl	8007cf8 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8007e0a:	b1c8      	cbz	r0, 8007e40 <vTaskStartScheduler+0x60>
 8007e0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e10:	b672      	cpsid	i
 8007e12:	f383 8811 	msr	BASEPRI, r3
 8007e16:	f3bf 8f6f 	isb	sy
 8007e1a:	f3bf 8f4f 	dsb	sy
 8007e1e:	b662      	cpsie	i
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007e20:	4b0a      	ldr	r3, [pc, #40]	@ (8007e4c <vTaskStartScheduler+0x6c>)
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	334c      	adds	r3, #76	@ 0x4c
 8007e26:	4a0a      	ldr	r2, [pc, #40]	@ (8007e50 <vTaskStartScheduler+0x70>)
 8007e28:	6013      	str	r3, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 8007e2a:	4b0a      	ldr	r3, [pc, #40]	@ (8007e54 <vTaskStartScheduler+0x74>)
 8007e2c:	f04f 32ff 	mov.w	r2, #4294967295
 8007e30:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007e32:	4b09      	ldr	r3, [pc, #36]	@ (8007e58 <vTaskStartScheduler+0x78>)
 8007e34:	2201      	movs	r2, #1
 8007e36:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007e38:	4b08      	ldr	r3, [pc, #32]	@ (8007e5c <vTaskStartScheduler+0x7c>)
 8007e3a:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 8007e3c:	f000 fcbe 	bl	80087bc <xPortStartScheduler>
}
 8007e40:	b008      	add	sp, #32
 8007e42:	bd10      	pop	{r4, pc}
 8007e44:	0800a014 	.word	0x0800a014
 8007e48:	08007bfd 	.word	0x08007bfd
 8007e4c:	20011468 	.word	0x20011468
 8007e50:	20000020 	.word	0x20000020
 8007e54:	20011348 	.word	0x20011348
 8007e58:	2001135c 	.word	0x2001135c
 8007e5c:	20011364 	.word	0x20011364

08007e60 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8007e60:	4a02      	ldr	r2, [pc, #8]	@ (8007e6c <vTaskSuspendAll+0xc>)
 8007e62:	6813      	ldr	r3, [r2, #0]
 8007e64:	3301      	adds	r3, #1
 8007e66:	6013      	str	r3, [r2, #0]
}
 8007e68:	4770      	bx	lr
 8007e6a:	bf00      	nop
 8007e6c:	20011344 	.word	0x20011344

08007e70 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8007e70:	4b01      	ldr	r3, [pc, #4]	@ (8007e78 <xTaskGetTickCount+0x8>)
 8007e72:	6818      	ldr	r0, [r3, #0]
}
 8007e74:	4770      	bx	lr
 8007e76:	bf00      	nop
 8007e78:	20011364 	.word	0x20011364

08007e7c <xTaskGetTickCountFromISR>:
{
 8007e7c:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007e7e:	f000 fd09 	bl	8008894 <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 8007e82:	4b01      	ldr	r3, [pc, #4]	@ (8007e88 <xTaskGetTickCountFromISR+0xc>)
 8007e84:	6818      	ldr	r0, [r3, #0]
}
 8007e86:	bd08      	pop	{r3, pc}
 8007e88:	20011364 	.word	0x20011364

08007e8c <xTaskIncrementTick>:
{
 8007e8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007e90:	4b42      	ldr	r3, [pc, #264]	@ (8007f9c <xTaskIncrementTick+0x110>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d173      	bne.n	8007f80 <xTaskIncrementTick+0xf4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007e98:	4b41      	ldr	r3, [pc, #260]	@ (8007fa0 <xTaskIncrementTick+0x114>)
 8007e9a:	681e      	ldr	r6, [r3, #0]
 8007e9c:	3601      	adds	r6, #1
		xTickCount = xConstTickCount;
 8007e9e:	601e      	str	r6, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007ea0:	b9d6      	cbnz	r6, 8007ed8 <xTaskIncrementTick+0x4c>
			taskSWITCH_DELAYED_LISTS();
 8007ea2:	4b40      	ldr	r3, [pc, #256]	@ (8007fa4 <xTaskIncrementTick+0x118>)
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	b153      	cbz	r3, 8007ec0 <xTaskIncrementTick+0x34>
 8007eaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eae:	b672      	cpsid	i
 8007eb0:	f383 8811 	msr	BASEPRI, r3
 8007eb4:	f3bf 8f6f 	isb	sy
 8007eb8:	f3bf 8f4f 	dsb	sy
 8007ebc:	b662      	cpsie	i
 8007ebe:	e7fe      	b.n	8007ebe <xTaskIncrementTick+0x32>
 8007ec0:	4a38      	ldr	r2, [pc, #224]	@ (8007fa4 <xTaskIncrementTick+0x118>)
 8007ec2:	6811      	ldr	r1, [r2, #0]
 8007ec4:	4b38      	ldr	r3, [pc, #224]	@ (8007fa8 <xTaskIncrementTick+0x11c>)
 8007ec6:	6818      	ldr	r0, [r3, #0]
 8007ec8:	6010      	str	r0, [r2, #0]
 8007eca:	6019      	str	r1, [r3, #0]
 8007ecc:	4a37      	ldr	r2, [pc, #220]	@ (8007fac <xTaskIncrementTick+0x120>)
 8007ece:	6813      	ldr	r3, [r2, #0]
 8007ed0:	3301      	adds	r3, #1
 8007ed2:	6013      	str	r3, [r2, #0]
 8007ed4:	f7ff fd80 	bl	80079d8 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007ed8:	4b35      	ldr	r3, [pc, #212]	@ (8007fb0 <xTaskIncrementTick+0x124>)
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	42b3      	cmp	r3, r6
 8007ede:	d842      	bhi.n	8007f66 <xTaskIncrementTick+0xda>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007ee0:	4b30      	ldr	r3, [pc, #192]	@ (8007fa4 <xTaskIncrementTick+0x118>)
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	b13b      	cbz	r3, 8007ef8 <xTaskIncrementTick+0x6c>
BaseType_t xSwitchRequired = pdFALSE;
 8007ee8:	2500      	movs	r5, #0
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007eea:	f8df 80b8 	ldr.w	r8, [pc, #184]	@ 8007fa4 <xTaskIncrementTick+0x118>
					prvAddTaskToReadyList( pxTCB );
 8007eee:	f8df 90d4 	ldr.w	r9, [pc, #212]	@ 8007fc4 <xTaskIncrementTick+0x138>
 8007ef2:	f8df a0c4 	ldr.w	sl, [pc, #196]	@ 8007fb8 <xTaskIncrementTick+0x12c>
 8007ef6:	e023      	b.n	8007f40 <xTaskIncrementTick+0xb4>
BaseType_t xSwitchRequired = pdFALSE;
 8007ef8:	2500      	movs	r5, #0
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007efa:	4b2d      	ldr	r3, [pc, #180]	@ (8007fb0 <xTaskIncrementTick+0x124>)
 8007efc:	f04f 32ff 	mov.w	r2, #4294967295
 8007f00:	601a      	str	r2, [r3, #0]
					break;
 8007f02:	e031      	b.n	8007f68 <xTaskIncrementTick+0xdc>
						xNextTaskUnblockTime = xItemValue;
 8007f04:	4a2a      	ldr	r2, [pc, #168]	@ (8007fb0 <xTaskIncrementTick+0x124>)
 8007f06:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007f08:	e02e      	b.n	8007f68 <xTaskIncrementTick+0xdc>
					prvAddTaskToReadyList( pxTCB );
 8007f0a:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8007f0c:	f8d9 2000 	ldr.w	r2, [r9]
 8007f10:	2301      	movs	r3, #1
 8007f12:	4083      	lsls	r3, r0
 8007f14:	4313      	orrs	r3, r2
 8007f16:	f8c9 3000 	str.w	r3, [r9]
 8007f1a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8007f1e:	4639      	mov	r1, r7
 8007f20:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 8007f24:	f7fe ffc7 	bl	8006eb6 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007f28:	4b22      	ldr	r3, [pc, #136]	@ (8007fb4 <xTaskIncrementTick+0x128>)
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8007f2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
							xSwitchRequired = pdTRUE;
 8007f30:	429a      	cmp	r2, r3
 8007f32:	bf28      	it	cs
 8007f34:	2501      	movcs	r5, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f36:	f8d8 3000 	ldr.w	r3, [r8]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d0dc      	beq.n	8007efa <xTaskIncrementTick+0x6e>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f40:	f8d8 3000 	ldr.w	r3, [r8]
 8007f44:	68db      	ldr	r3, [r3, #12]
 8007f46:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007f48:	6863      	ldr	r3, [r4, #4]
					if( xConstTickCount < xItemValue )
 8007f4a:	429e      	cmp	r6, r3
 8007f4c:	d3da      	bcc.n	8007f04 <xTaskIncrementTick+0x78>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f4e:	1d27      	adds	r7, r4, #4
 8007f50:	4638      	mov	r0, r7
 8007f52:	f7fe ffd4 	bl	8006efe <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007f56:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d0d6      	beq.n	8007f0a <xTaskIncrementTick+0x7e>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007f5c:	f104 0018 	add.w	r0, r4, #24
 8007f60:	f7fe ffcd 	bl	8006efe <uxListRemove>
 8007f64:	e7d1      	b.n	8007f0a <xTaskIncrementTick+0x7e>
BaseType_t xSwitchRequired = pdFALSE;
 8007f66:	2500      	movs	r5, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007f68:	4b12      	ldr	r3, [pc, #72]	@ (8007fb4 <xTaskIncrementTick+0x128>)
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f6e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007f72:	009b      	lsls	r3, r3, #2
 8007f74:	4a10      	ldr	r2, [pc, #64]	@ (8007fb8 <xTaskIncrementTick+0x12c>)
 8007f76:	58d3      	ldr	r3, [r2, r3]
				xSwitchRequired = pdTRUE;
 8007f78:	2b02      	cmp	r3, #2
 8007f7a:	bf28      	it	cs
 8007f7c:	2501      	movcs	r5, #1
 8007f7e:	e004      	b.n	8007f8a <xTaskIncrementTick+0xfe>
		++uxPendedTicks;
 8007f80:	4a0e      	ldr	r2, [pc, #56]	@ (8007fbc <xTaskIncrementTick+0x130>)
 8007f82:	6813      	ldr	r3, [r2, #0]
 8007f84:	3301      	adds	r3, #1
 8007f86:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8007f88:	2500      	movs	r5, #0
		if( xYieldPending != pdFALSE )
 8007f8a:	4b0d      	ldr	r3, [pc, #52]	@ (8007fc0 <xTaskIncrementTick+0x134>)
 8007f8c:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
 8007f8e:	2b00      	cmp	r3, #0
}
 8007f90:	bf0c      	ite	eq
 8007f92:	4628      	moveq	r0, r5
 8007f94:	2001      	movne	r0, #1
 8007f96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f9a:	bf00      	nop
 8007f9c:	20011344 	.word	0x20011344
 8007fa0:	20011364 	.word	0x20011364
 8007fa4:	200113b0 	.word	0x200113b0
 8007fa8:	200113ac 	.word	0x200113ac
 8007fac:	20011350 	.word	0x20011350
 8007fb0:	20011348 	.word	0x20011348
 8007fb4:	20011468 	.word	0x20011468
 8007fb8:	200113dc 	.word	0x200113dc
 8007fbc:	20011358 	.word	0x20011358
 8007fc0:	20011354 	.word	0x20011354
 8007fc4:	20011360 	.word	0x20011360

08007fc8 <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
 8007fc8:	4b38      	ldr	r3, [pc, #224]	@ (80080ac <xTaskResumeAll+0xe4>)
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	b953      	cbnz	r3, 8007fe4 <xTaskResumeAll+0x1c>
 8007fce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fd2:	b672      	cpsid	i
 8007fd4:	f383 8811 	msr	BASEPRI, r3
 8007fd8:	f3bf 8f6f 	isb	sy
 8007fdc:	f3bf 8f4f 	dsb	sy
 8007fe0:	b662      	cpsie	i
 8007fe2:	e7fe      	b.n	8007fe2 <xTaskResumeAll+0x1a>
{
 8007fe4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	taskENTER_CRITICAL();
 8007fe8:	f000 fb4c 	bl	8008684 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8007fec:	4b2f      	ldr	r3, [pc, #188]	@ (80080ac <xTaskResumeAll+0xe4>)
 8007fee:	681a      	ldr	r2, [r3, #0]
 8007ff0:	3a01      	subs	r2, #1
 8007ff2:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d150      	bne.n	800809c <xTaskResumeAll+0xd4>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007ffa:	4b2d      	ldr	r3, [pc, #180]	@ (80080b0 <xTaskResumeAll+0xe8>)
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d052      	beq.n	80080a8 <xTaskResumeAll+0xe0>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008002:	4b2c      	ldr	r3, [pc, #176]	@ (80080b4 <xTaskResumeAll+0xec>)
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	b34b      	cbz	r3, 800805c <xTaskResumeAll+0x94>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008008:	4f2a      	ldr	r7, [pc, #168]	@ (80080b4 <xTaskResumeAll+0xec>)
					prvAddTaskToReadyList( pxTCB );
 800800a:	4e2b      	ldr	r6, [pc, #172]	@ (80080b8 <xTaskResumeAll+0xf0>)
 800800c:	f8df 80b8 	ldr.w	r8, [pc, #184]	@ 80080c8 <xTaskResumeAll+0x100>
 8008010:	e001      	b.n	8008016 <xTaskResumeAll+0x4e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008012:	683b      	ldr	r3, [r7, #0]
 8008014:	b303      	cbz	r3, 8008058 <xTaskResumeAll+0x90>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800801a:	f104 0018 	add.w	r0, r4, #24
 800801e:	f7fe ff6e 	bl	8006efe <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008022:	1d25      	adds	r5, r4, #4
 8008024:	4628      	mov	r0, r5
 8008026:	f7fe ff6a 	bl	8006efe <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800802a:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800802c:	6832      	ldr	r2, [r6, #0]
 800802e:	2301      	movs	r3, #1
 8008030:	4083      	lsls	r3, r0
 8008032:	4313      	orrs	r3, r2
 8008034:	6033      	str	r3, [r6, #0]
 8008036:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800803a:	4629      	mov	r1, r5
 800803c:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 8008040:	f7fe ff39 	bl	8006eb6 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008044:	4b1d      	ldr	r3, [pc, #116]	@ (80080bc <xTaskResumeAll+0xf4>)
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800804a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800804c:	429a      	cmp	r2, r3
 800804e:	d3e0      	bcc.n	8008012 <xTaskResumeAll+0x4a>
						xYieldPending = pdTRUE;
 8008050:	4b1b      	ldr	r3, [pc, #108]	@ (80080c0 <xTaskResumeAll+0xf8>)
 8008052:	2201      	movs	r2, #1
 8008054:	601a      	str	r2, [r3, #0]
 8008056:	e7dc      	b.n	8008012 <xTaskResumeAll+0x4a>
					prvResetNextTaskUnblockTime();
 8008058:	f7ff fcbe 	bl	80079d8 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800805c:	4b19      	ldr	r3, [pc, #100]	@ (80080c4 <xTaskResumeAll+0xfc>)
 800805e:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008060:	b16c      	cbz	r4, 800807e <xTaskResumeAll+0xb6>
								xYieldPending = pdTRUE;
 8008062:	4e17      	ldr	r6, [pc, #92]	@ (80080c0 <xTaskResumeAll+0xf8>)
 8008064:	2501      	movs	r5, #1
 8008066:	e001      	b.n	800806c <xTaskResumeAll+0xa4>
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8008068:	3c01      	subs	r4, #1
 800806a:	d005      	beq.n	8008078 <xTaskResumeAll+0xb0>
							if( xTaskIncrementTick() != pdFALSE )
 800806c:	f7ff ff0e 	bl	8007e8c <xTaskIncrementTick>
 8008070:	2800      	cmp	r0, #0
 8008072:	d0f9      	beq.n	8008068 <xTaskResumeAll+0xa0>
								xYieldPending = pdTRUE;
 8008074:	6035      	str	r5, [r6, #0]
 8008076:	e7f7      	b.n	8008068 <xTaskResumeAll+0xa0>
						uxPendedTicks = 0;
 8008078:	4b12      	ldr	r3, [pc, #72]	@ (80080c4 <xTaskResumeAll+0xfc>)
 800807a:	2200      	movs	r2, #0
 800807c:	601a      	str	r2, [r3, #0]
				if( xYieldPending != pdFALSE )
 800807e:	4b10      	ldr	r3, [pc, #64]	@ (80080c0 <xTaskResumeAll+0xf8>)
 8008080:	681c      	ldr	r4, [r3, #0]
 8008082:	b164      	cbz	r4, 800809e <xTaskResumeAll+0xd6>
					taskYIELD_IF_USING_PREEMPTION();
 8008084:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008088:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800808c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008090:	f3bf 8f4f 	dsb	sy
 8008094:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8008098:	2401      	movs	r4, #1
 800809a:	e000      	b.n	800809e <xTaskResumeAll+0xd6>
BaseType_t xAlreadyYielded = pdFALSE;
 800809c:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800809e:	f000 fb17 	bl	80086d0 <vPortExitCritical>
}
 80080a2:	4620      	mov	r0, r4
 80080a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
BaseType_t xAlreadyYielded = pdFALSE;
 80080a8:	2400      	movs	r4, #0
 80080aa:	e7f8      	b.n	800809e <xTaskResumeAll+0xd6>
 80080ac:	20011344 	.word	0x20011344
 80080b0:	20011368 	.word	0x20011368
 80080b4:	20011398 	.word	0x20011398
 80080b8:	20011360 	.word	0x20011360
 80080bc:	20011468 	.word	0x20011468
 80080c0:	20011354 	.word	0x20011354
 80080c4:	20011358 	.word	0x20011358
 80080c8:	200113dc 	.word	0x200113dc

080080cc <vTaskDelay>:
	{
 80080cc:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 80080ce:	b1b8      	cbz	r0, 8008100 <vTaskDelay+0x34>
 80080d0:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
 80080d2:	4b11      	ldr	r3, [pc, #68]	@ (8008118 <vTaskDelay+0x4c>)
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	b153      	cbz	r3, 80080ee <vTaskDelay+0x22>
 80080d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080dc:	b672      	cpsid	i
 80080de:	f383 8811 	msr	BASEPRI, r3
 80080e2:	f3bf 8f6f 	isb	sy
 80080e6:	f3bf 8f4f 	dsb	sy
 80080ea:	b662      	cpsie	i
 80080ec:	e7fe      	b.n	80080ec <vTaskDelay+0x20>
			vTaskSuspendAll();
 80080ee:	f7ff feb7 	bl	8007e60 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80080f2:	2100      	movs	r1, #0
 80080f4:	4620      	mov	r0, r4
 80080f6:	f7ff fdb5 	bl	8007c64 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 80080fa:	f7ff ff65 	bl	8007fc8 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 80080fe:	b948      	cbnz	r0, 8008114 <vTaskDelay+0x48>
			portYIELD_WITHIN_API();
 8008100:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008104:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008108:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800810c:	f3bf 8f4f 	dsb	sy
 8008110:	f3bf 8f6f 	isb	sy
	}
 8008114:	bd10      	pop	{r4, pc}
 8008116:	bf00      	nop
 8008118:	20011344 	.word	0x20011344

0800811c <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800811c:	4b22      	ldr	r3, [pc, #136]	@ (80081a8 <vTaskSwitchContext+0x8c>)
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	b11b      	cbz	r3, 800812a <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 8008122:	4b22      	ldr	r3, [pc, #136]	@ (80081ac <vTaskSwitchContext+0x90>)
 8008124:	2201      	movs	r2, #1
 8008126:	601a      	str	r2, [r3, #0]
 8008128:	4770      	bx	lr
		xYieldPending = pdFALSE;
 800812a:	4b20      	ldr	r3, [pc, #128]	@ (80081ac <vTaskSwitchContext+0x90>)
 800812c:	2200      	movs	r2, #0
 800812e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008130:	4b1f      	ldr	r3, [pc, #124]	@ (80081b0 <vTaskSwitchContext+0x94>)
 8008132:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8008134:	fab3 f383 	clz	r3, r3
 8008138:	b2db      	uxtb	r3, r3
 800813a:	f1c3 031f 	rsb	r3, r3, #31
 800813e:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8008142:	0092      	lsls	r2, r2, #2
 8008144:	491b      	ldr	r1, [pc, #108]	@ (80081b4 <vTaskSwitchContext+0x98>)
 8008146:	588a      	ldr	r2, [r1, r2]
 8008148:	b952      	cbnz	r2, 8008160 <vTaskSwitchContext+0x44>
	__asm volatile
 800814a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800814e:	b672      	cpsid	i
 8008150:	f383 8811 	msr	BASEPRI, r3
 8008154:	f3bf 8f6f 	isb	sy
 8008158:	f3bf 8f4f 	dsb	sy
 800815c:	b662      	cpsie	i
 800815e:	e7fe      	b.n	800815e <vTaskSwitchContext+0x42>
 8008160:	4a14      	ldr	r2, [pc, #80]	@ (80081b4 <vTaskSwitchContext+0x98>)
 8008162:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8008166:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 800816a:	6848      	ldr	r0, [r1, #4]
 800816c:	6840      	ldr	r0, [r0, #4]
 800816e:	6048      	str	r0, [r1, #4]
 8008170:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8008174:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8008178:	3208      	adds	r2, #8
 800817a:	4290      	cmp	r0, r2
 800817c:	d00d      	beq.n	800819a <vTaskSwitchContext+0x7e>
 800817e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008182:	4a0c      	ldr	r2, [pc, #48]	@ (80081b4 <vTaskSwitchContext+0x98>)
 8008184:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008188:	685b      	ldr	r3, [r3, #4]
 800818a:	68da      	ldr	r2, [r3, #12]
 800818c:	4b0a      	ldr	r3, [pc, #40]	@ (80081b8 <vTaskSwitchContext+0x9c>)
 800818e:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	334c      	adds	r3, #76	@ 0x4c
 8008194:	4a09      	ldr	r2, [pc, #36]	@ (80081bc <vTaskSwitchContext+0xa0>)
 8008196:	6013      	str	r3, [r2, #0]
}
 8008198:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800819a:	6840      	ldr	r0, [r0, #4]
 800819c:	4a05      	ldr	r2, [pc, #20]	@ (80081b4 <vTaskSwitchContext+0x98>)
 800819e:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80081a2:	6050      	str	r0, [r2, #4]
 80081a4:	e7eb      	b.n	800817e <vTaskSwitchContext+0x62>
 80081a6:	bf00      	nop
 80081a8:	20011344 	.word	0x20011344
 80081ac:	20011354 	.word	0x20011354
 80081b0:	20011360 	.word	0x20011360
 80081b4:	200113dc 	.word	0x200113dc
 80081b8:	20011468 	.word	0x20011468
 80081bc:	20000020 	.word	0x20000020

080081c0 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 80081c0:	b158      	cbz	r0, 80081da <vTaskPlaceOnEventList+0x1a>
{
 80081c2:	b510      	push	{r4, lr}
 80081c4:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80081c6:	4a0a      	ldr	r2, [pc, #40]	@ (80081f0 <vTaskPlaceOnEventList+0x30>)
 80081c8:	6811      	ldr	r1, [r2, #0]
 80081ca:	3118      	adds	r1, #24
 80081cc:	f7fe fe7e 	bl	8006ecc <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80081d0:	2101      	movs	r1, #1
 80081d2:	4620      	mov	r0, r4
 80081d4:	f7ff fd46 	bl	8007c64 <prvAddCurrentTaskToDelayedList>
}
 80081d8:	bd10      	pop	{r4, pc}
 80081da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081de:	b672      	cpsid	i
 80081e0:	f383 8811 	msr	BASEPRI, r3
 80081e4:	f3bf 8f6f 	isb	sy
 80081e8:	f3bf 8f4f 	dsb	sy
 80081ec:	b662      	cpsie	i
	configASSERT( pxEventList );
 80081ee:	e7fe      	b.n	80081ee <vTaskPlaceOnEventList+0x2e>
 80081f0:	20011468 	.word	0x20011468

080081f4 <xTaskRemoveFromEventList>:
{
 80081f4:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80081f6:	68c3      	ldr	r3, [r0, #12]
 80081f8:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 80081fa:	b324      	cbz	r4, 8008246 <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80081fc:	f104 0518 	add.w	r5, r4, #24
 8008200:	4628      	mov	r0, r5
 8008202:	f7fe fe7c 	bl	8006efe <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008206:	4b19      	ldr	r3, [pc, #100]	@ (800826c <xTaskRemoveFromEventList+0x78>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	bb3b      	cbnz	r3, 800825c <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800820c:	1d25      	adds	r5, r4, #4
 800820e:	4628      	mov	r0, r5
 8008210:	f7fe fe75 	bl	8006efe <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008214:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8008216:	4a16      	ldr	r2, [pc, #88]	@ (8008270 <xTaskRemoveFromEventList+0x7c>)
 8008218:	6811      	ldr	r1, [r2, #0]
 800821a:	2301      	movs	r3, #1
 800821c:	4083      	lsls	r3, r0
 800821e:	430b      	orrs	r3, r1
 8008220:	6013      	str	r3, [r2, #0]
 8008222:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008226:	4629      	mov	r1, r5
 8008228:	4b12      	ldr	r3, [pc, #72]	@ (8008274 <xTaskRemoveFromEventList+0x80>)
 800822a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800822e:	f7fe fe42 	bl	8006eb6 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008232:	4b11      	ldr	r3, [pc, #68]	@ (8008278 <xTaskRemoveFromEventList+0x84>)
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8008238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800823a:	429a      	cmp	r2, r3
 800823c:	d913      	bls.n	8008266 <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
 800823e:	2001      	movs	r0, #1
 8008240:	4b0e      	ldr	r3, [pc, #56]	@ (800827c <xTaskRemoveFromEventList+0x88>)
 8008242:	6018      	str	r0, [r3, #0]
}
 8008244:	bd38      	pop	{r3, r4, r5, pc}
 8008246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800824a:	b672      	cpsid	i
 800824c:	f383 8811 	msr	BASEPRI, r3
 8008250:	f3bf 8f6f 	isb	sy
 8008254:	f3bf 8f4f 	dsb	sy
 8008258:	b662      	cpsie	i
	configASSERT( pxUnblockedTCB );
 800825a:	e7fe      	b.n	800825a <xTaskRemoveFromEventList+0x66>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800825c:	4629      	mov	r1, r5
 800825e:	4808      	ldr	r0, [pc, #32]	@ (8008280 <xTaskRemoveFromEventList+0x8c>)
 8008260:	f7fe fe29 	bl	8006eb6 <vListInsertEnd>
 8008264:	e7e5      	b.n	8008232 <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
 8008266:	2000      	movs	r0, #0
	return xReturn;
 8008268:	e7ec      	b.n	8008244 <xTaskRemoveFromEventList+0x50>
 800826a:	bf00      	nop
 800826c:	20011344 	.word	0x20011344
 8008270:	20011360 	.word	0x20011360
 8008274:	200113dc 	.word	0x200113dc
 8008278:	20011468 	.word	0x20011468
 800827c:	20011354 	.word	0x20011354
 8008280:	20011398 	.word	0x20011398

08008284 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008284:	4b03      	ldr	r3, [pc, #12]	@ (8008294 <vTaskInternalSetTimeOutState+0x10>)
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800828a:	4b03      	ldr	r3, [pc, #12]	@ (8008298 <vTaskInternalSetTimeOutState+0x14>)
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	6043      	str	r3, [r0, #4]
}
 8008290:	4770      	bx	lr
 8008292:	bf00      	nop
 8008294:	20011350 	.word	0x20011350
 8008298:	20011364 	.word	0x20011364

0800829c <xTaskCheckForTimeOut>:
	configASSERT( pxTimeOut );
 800829c:	b1d0      	cbz	r0, 80082d4 <xTaskCheckForTimeOut+0x38>
{
 800829e:	b570      	push	{r4, r5, r6, lr}
 80082a0:	460c      	mov	r4, r1
 80082a2:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
 80082a4:	b309      	cbz	r1, 80082ea <xTaskCheckForTimeOut+0x4e>
	taskENTER_CRITICAL();
 80082a6:	f000 f9ed 	bl	8008684 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 80082aa:	4b1d      	ldr	r3, [pc, #116]	@ (8008320 <xTaskCheckForTimeOut+0x84>)
 80082ac:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 80082ae:	6823      	ldr	r3, [r4, #0]
 80082b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082b4:	d02c      	beq.n	8008310 <xTaskCheckForTimeOut+0x74>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80082b6:	6869      	ldr	r1, [r5, #4]
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80082b8:	481a      	ldr	r0, [pc, #104]	@ (8008324 <xTaskCheckForTimeOut+0x88>)
 80082ba:	6800      	ldr	r0, [r0, #0]
 80082bc:	682e      	ldr	r6, [r5, #0]
 80082be:	4286      	cmp	r6, r0
 80082c0:	d001      	beq.n	80082c6 <xTaskCheckForTimeOut+0x2a>
 80082c2:	4291      	cmp	r1, r2
 80082c4:	d929      	bls.n	800831a <xTaskCheckForTimeOut+0x7e>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80082c6:	1a50      	subs	r0, r2, r1
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80082c8:	4283      	cmp	r3, r0
 80082ca:	d819      	bhi.n	8008300 <xTaskCheckForTimeOut+0x64>
			*pxTicksToWait = 0;
 80082cc:	2300      	movs	r3, #0
 80082ce:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 80082d0:	2401      	movs	r4, #1
 80082d2:	e01e      	b.n	8008312 <xTaskCheckForTimeOut+0x76>
 80082d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082d8:	b672      	cpsid	i
 80082da:	f383 8811 	msr	BASEPRI, r3
 80082de:	f3bf 8f6f 	isb	sy
 80082e2:	f3bf 8f4f 	dsb	sy
 80082e6:	b662      	cpsie	i
	configASSERT( pxTimeOut );
 80082e8:	e7fe      	b.n	80082e8 <xTaskCheckForTimeOut+0x4c>
 80082ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082ee:	b672      	cpsid	i
 80082f0:	f383 8811 	msr	BASEPRI, r3
 80082f4:	f3bf 8f6f 	isb	sy
 80082f8:	f3bf 8f4f 	dsb	sy
 80082fc:	b662      	cpsie	i
	configASSERT( pxTicksToWait );
 80082fe:	e7fe      	b.n	80082fe <xTaskCheckForTimeOut+0x62>
			*pxTicksToWait -= xElapsedTime;
 8008300:	1a9b      	subs	r3, r3, r2
 8008302:	440b      	add	r3, r1
 8008304:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008306:	4628      	mov	r0, r5
 8008308:	f7ff ffbc 	bl	8008284 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800830c:	2400      	movs	r4, #0
 800830e:	e000      	b.n	8008312 <xTaskCheckForTimeOut+0x76>
				xReturn = pdFALSE;
 8008310:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8008312:	f000 f9dd 	bl	80086d0 <vPortExitCritical>
}
 8008316:	4620      	mov	r0, r4
 8008318:	bd70      	pop	{r4, r5, r6, pc}
			xReturn = pdTRUE;
 800831a:	2401      	movs	r4, #1
 800831c:	e7f9      	b.n	8008312 <xTaskCheckForTimeOut+0x76>
 800831e:	bf00      	nop
 8008320:	20011364 	.word	0x20011364
 8008324:	20011350 	.word	0x20011350

08008328 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8008328:	4b01      	ldr	r3, [pc, #4]	@ (8008330 <vTaskMissedYield+0x8>)
 800832a:	2201      	movs	r2, #1
 800832c:	601a      	str	r2, [r3, #0]
}
 800832e:	4770      	bx	lr
 8008330:	20011354 	.word	0x20011354

08008334 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8008334:	4b05      	ldr	r3, [pc, #20]	@ (800834c <xTaskGetSchedulerState+0x18>)
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	b133      	cbz	r3, 8008348 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800833a:	4b05      	ldr	r3, [pc, #20]	@ (8008350 <xTaskGetSchedulerState+0x1c>)
 800833c:	6818      	ldr	r0, [r3, #0]
 800833e:	fab0 f080 	clz	r0, r0
 8008342:	0940      	lsrs	r0, r0, #5
 8008344:	0040      	lsls	r0, r0, #1
 8008346:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008348:	2001      	movs	r0, #1
	}
 800834a:	4770      	bx	lr
 800834c:	2001135c 	.word	0x2001135c
 8008350:	20011344 	.word	0x20011344

08008354 <xTaskPriorityInherit>:
		if( pxMutexHolder != NULL )
 8008354:	2800      	cmp	r0, #0
 8008356:	d050      	beq.n	80083fa <xTaskPriorityInherit+0xa6>
	{
 8008358:	b538      	push	{r3, r4, r5, lr}
 800835a:	4604      	mov	r4, r0
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800835c:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 800835e:	4a28      	ldr	r2, [pc, #160]	@ (8008400 <xTaskPriorityInherit+0xac>)
 8008360:	6812      	ldr	r2, [r2, #0]
 8008362:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008364:	4293      	cmp	r3, r2
 8008366:	d23f      	bcs.n	80083e8 <xTaskPriorityInherit+0x94>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008368:	6982      	ldr	r2, [r0, #24]
 800836a:	2a00      	cmp	r2, #0
 800836c:	db05      	blt.n	800837a <xTaskPriorityInherit+0x26>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800836e:	4a24      	ldr	r2, [pc, #144]	@ (8008400 <xTaskPriorityInherit+0xac>)
 8008370:	6812      	ldr	r2, [r2, #0]
 8008372:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008374:	f1c2 0207 	rsb	r2, r2, #7
 8008378:	6182      	str	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800837a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800837e:	4a21      	ldr	r2, [pc, #132]	@ (8008404 <xTaskPriorityInherit+0xb0>)
 8008380:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008384:	6962      	ldr	r2, [r4, #20]
 8008386:	429a      	cmp	r2, r3
 8008388:	d005      	beq.n	8008396 <xTaskPriorityInherit+0x42>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800838a:	4b1d      	ldr	r3, [pc, #116]	@ (8008400 <xTaskPriorityInherit+0xac>)
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008390:	62e3      	str	r3, [r4, #44]	@ 0x2c
				xReturn = pdTRUE;
 8008392:	2001      	movs	r0, #1
 8008394:	e030      	b.n	80083f8 <xTaskPriorityInherit+0xa4>
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008396:	1d25      	adds	r5, r4, #4
 8008398:	4628      	mov	r0, r5
 800839a:	f7fe fdb0 	bl	8006efe <uxListRemove>
 800839e:	b970      	cbnz	r0, 80083be <xTaskPriorityInherit+0x6a>
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 80083a0:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80083a2:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 80083a6:	009b      	lsls	r3, r3, #2
 80083a8:	4916      	ldr	r1, [pc, #88]	@ (8008404 <xTaskPriorityInherit+0xb0>)
 80083aa:	58cb      	ldr	r3, [r1, r3]
 80083ac:	b93b      	cbnz	r3, 80083be <xTaskPriorityInherit+0x6a>
 80083ae:	4816      	ldr	r0, [pc, #88]	@ (8008408 <xTaskPriorityInherit+0xb4>)
 80083b0:	6803      	ldr	r3, [r0, #0]
 80083b2:	2101      	movs	r1, #1
 80083b4:	fa01 f202 	lsl.w	r2, r1, r2
 80083b8:	ea23 0302 	bic.w	r3, r3, r2
 80083bc:	6003      	str	r3, [r0, #0]
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80083be:	4b10      	ldr	r3, [pc, #64]	@ (8008400 <xTaskPriorityInherit+0xac>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80083c4:	62e0      	str	r0, [r4, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80083c6:	4a10      	ldr	r2, [pc, #64]	@ (8008408 <xTaskPriorityInherit+0xb4>)
 80083c8:	6811      	ldr	r1, [r2, #0]
 80083ca:	2401      	movs	r4, #1
 80083cc:	fa04 f300 	lsl.w	r3, r4, r0
 80083d0:	430b      	orrs	r3, r1
 80083d2:	6013      	str	r3, [r2, #0]
 80083d4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80083d8:	4629      	mov	r1, r5
 80083da:	4b0a      	ldr	r3, [pc, #40]	@ (8008404 <xTaskPriorityInherit+0xb0>)
 80083dc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80083e0:	f7fe fd69 	bl	8006eb6 <vListInsertEnd>
				xReturn = pdTRUE;
 80083e4:	4620      	mov	r0, r4
 80083e6:	e007      	b.n	80083f8 <xTaskPriorityInherit+0xa4>
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80083e8:	4b05      	ldr	r3, [pc, #20]	@ (8008400 <xTaskPriorityInherit+0xac>)
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	6c40      	ldr	r0, [r0, #68]	@ 0x44
 80083ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083f0:	4298      	cmp	r0, r3
 80083f2:	bf2c      	ite	cs
 80083f4:	2000      	movcs	r0, #0
 80083f6:	2001      	movcc	r0, #1
	}
 80083f8:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
 80083fa:	2000      	movs	r0, #0
	}
 80083fc:	4770      	bx	lr
 80083fe:	bf00      	nop
 8008400:	20011468 	.word	0x20011468
 8008404:	200113dc 	.word	0x200113dc
 8008408:	20011360 	.word	0x20011360

0800840c <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 800840c:	2800      	cmp	r0, #0
 800840e:	d04f      	beq.n	80084b0 <xTaskPriorityDisinherit+0xa4>
	{
 8008410:	b538      	push	{r3, r4, r5, lr}
 8008412:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
 8008414:	4b27      	ldr	r3, [pc, #156]	@ (80084b4 <xTaskPriorityDisinherit+0xa8>)
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	4283      	cmp	r3, r0
 800841a:	d00a      	beq.n	8008432 <xTaskPriorityDisinherit+0x26>
 800841c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008420:	b672      	cpsid	i
 8008422:	f383 8811 	msr	BASEPRI, r3
 8008426:	f3bf 8f6f 	isb	sy
 800842a:	f3bf 8f4f 	dsb	sy
 800842e:	b662      	cpsie	i
 8008430:	e7fe      	b.n	8008430 <xTaskPriorityDisinherit+0x24>
			configASSERT( pxTCB->uxMutexesHeld );
 8008432:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8008434:	b953      	cbnz	r3, 800844c <xTaskPriorityDisinherit+0x40>
 8008436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800843a:	b672      	cpsid	i
 800843c:	f383 8811 	msr	BASEPRI, r3
 8008440:	f3bf 8f6f 	isb	sy
 8008444:	f3bf 8f4f 	dsb	sy
 8008448:	b662      	cpsie	i
 800844a:	e7fe      	b.n	800844a <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
 800844c:	3b01      	subs	r3, #1
 800844e:	6483      	str	r3, [r0, #72]	@ 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008450:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8008452:	6c42      	ldr	r2, [r0, #68]	@ 0x44
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008454:	4291      	cmp	r1, r2
 8008456:	d000      	beq.n	800845a <xTaskPriorityDisinherit+0x4e>
 8008458:	b10b      	cbz	r3, 800845e <xTaskPriorityDisinherit+0x52>
	BaseType_t xReturn = pdFALSE;
 800845a:	2000      	movs	r0, #0
	}
 800845c:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800845e:	1d05      	adds	r5, r0, #4
 8008460:	4628      	mov	r0, r5
 8008462:	f7fe fd4c 	bl	8006efe <uxListRemove>
 8008466:	b968      	cbnz	r0, 8008484 <xTaskPriorityDisinherit+0x78>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008468:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800846a:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 800846e:	009b      	lsls	r3, r3, #2
 8008470:	4a11      	ldr	r2, [pc, #68]	@ (80084b8 <xTaskPriorityDisinherit+0xac>)
 8008472:	58d3      	ldr	r3, [r2, r3]
 8008474:	b933      	cbnz	r3, 8008484 <xTaskPriorityDisinherit+0x78>
 8008476:	4811      	ldr	r0, [pc, #68]	@ (80084bc <xTaskPriorityDisinherit+0xb0>)
 8008478:	6803      	ldr	r3, [r0, #0]
 800847a:	2201      	movs	r2, #1
 800847c:	408a      	lsls	r2, r1
 800847e:	ea23 0302 	bic.w	r3, r3, r2
 8008482:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008484:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8008486:	62e0      	str	r0, [r4, #44]	@ 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008488:	f1c0 0307 	rsb	r3, r0, #7
 800848c:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 800848e:	4a0b      	ldr	r2, [pc, #44]	@ (80084bc <xTaskPriorityDisinherit+0xb0>)
 8008490:	6811      	ldr	r1, [r2, #0]
 8008492:	2401      	movs	r4, #1
 8008494:	fa04 f300 	lsl.w	r3, r4, r0
 8008498:	430b      	orrs	r3, r1
 800849a:	6013      	str	r3, [r2, #0]
 800849c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80084a0:	4629      	mov	r1, r5
 80084a2:	4b05      	ldr	r3, [pc, #20]	@ (80084b8 <xTaskPriorityDisinherit+0xac>)
 80084a4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80084a8:	f7fe fd05 	bl	8006eb6 <vListInsertEnd>
					xReturn = pdTRUE;
 80084ac:	4620      	mov	r0, r4
 80084ae:	e7d5      	b.n	800845c <xTaskPriorityDisinherit+0x50>
	BaseType_t xReturn = pdFALSE;
 80084b0:	2000      	movs	r0, #0
	}
 80084b2:	4770      	bx	lr
 80084b4:	20011468 	.word	0x20011468
 80084b8:	200113dc 	.word	0x200113dc
 80084bc:	20011360 	.word	0x20011360

080084c0 <vTaskPriorityDisinheritAfterTimeout>:
		if( pxMutexHolder != NULL )
 80084c0:	2800      	cmp	r0, #0
 80084c2:	d059      	beq.n	8008578 <vTaskPriorityDisinheritAfterTimeout+0xb8>
	{
 80084c4:	b538      	push	{r3, r4, r5, lr}
 80084c6:	4604      	mov	r4, r0
			configASSERT( pxTCB->uxMutexesHeld );
 80084c8:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 80084ca:	b953      	cbnz	r3, 80084e2 <vTaskPriorityDisinheritAfterTimeout+0x22>
 80084cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084d0:	b672      	cpsid	i
 80084d2:	f383 8811 	msr	BASEPRI, r3
 80084d6:	f3bf 8f6f 	isb	sy
 80084da:	f3bf 8f4f 	dsb	sy
 80084de:	b662      	cpsie	i
 80084e0:	e7fe      	b.n	80084e0 <vTaskPriorityDisinheritAfterTimeout+0x20>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80084e2:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 80084e4:	4291      	cmp	r1, r2
 80084e6:	bf38      	it	cc
 80084e8:	4611      	movcc	r1, r2
			if( pxTCB->uxPriority != uxPriorityToUse )
 80084ea:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80084ec:	2b01      	cmp	r3, #1
 80084ee:	d101      	bne.n	80084f4 <vTaskPriorityDisinheritAfterTimeout+0x34>
 80084f0:	428a      	cmp	r2, r1
 80084f2:	d100      	bne.n	80084f6 <vTaskPriorityDisinheritAfterTimeout+0x36>
	}
 80084f4:	bd38      	pop	{r3, r4, r5, pc}
					configASSERT( pxTCB != pxCurrentTCB );
 80084f6:	4b21      	ldr	r3, [pc, #132]	@ (800857c <vTaskPriorityDisinheritAfterTimeout+0xbc>)
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	4283      	cmp	r3, r0
 80084fc:	d031      	beq.n	8008562 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					pxTCB->uxPriority = uxPriorityToUse;
 80084fe:	62c1      	str	r1, [r0, #44]	@ 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008500:	6983      	ldr	r3, [r0, #24]
 8008502:	2b00      	cmp	r3, #0
 8008504:	db02      	blt.n	800850c <vTaskPriorityDisinheritAfterTimeout+0x4c>
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008506:	f1c1 0107 	rsb	r1, r1, #7
 800850a:	6181      	str	r1, [r0, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800850c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8008510:	4b1b      	ldr	r3, [pc, #108]	@ (8008580 <vTaskPriorityDisinheritAfterTimeout+0xc0>)
 8008512:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8008516:	6962      	ldr	r2, [r4, #20]
 8008518:	429a      	cmp	r2, r3
 800851a:	d1eb      	bne.n	80084f4 <vTaskPriorityDisinheritAfterTimeout+0x34>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800851c:	1d25      	adds	r5, r4, #4
 800851e:	4628      	mov	r0, r5
 8008520:	f7fe fced 	bl	8006efe <uxListRemove>
 8008524:	b968      	cbnz	r0, 8008542 <vTaskPriorityDisinheritAfterTimeout+0x82>
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008526:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008528:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 800852c:	009b      	lsls	r3, r3, #2
 800852e:	4a14      	ldr	r2, [pc, #80]	@ (8008580 <vTaskPriorityDisinheritAfterTimeout+0xc0>)
 8008530:	58d3      	ldr	r3, [r2, r3]
 8008532:	b933      	cbnz	r3, 8008542 <vTaskPriorityDisinheritAfterTimeout+0x82>
 8008534:	4813      	ldr	r0, [pc, #76]	@ (8008584 <vTaskPriorityDisinheritAfterTimeout+0xc4>)
 8008536:	6803      	ldr	r3, [r0, #0]
 8008538:	2201      	movs	r2, #1
 800853a:	408a      	lsls	r2, r1
 800853c:	ea23 0302 	bic.w	r3, r3, r2
 8008540:	6003      	str	r3, [r0, #0]
						prvAddTaskToReadyList( pxTCB );
 8008542:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8008544:	4a0f      	ldr	r2, [pc, #60]	@ (8008584 <vTaskPriorityDisinheritAfterTimeout+0xc4>)
 8008546:	6811      	ldr	r1, [r2, #0]
 8008548:	2301      	movs	r3, #1
 800854a:	4083      	lsls	r3, r0
 800854c:	430b      	orrs	r3, r1
 800854e:	6013      	str	r3, [r2, #0]
 8008550:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008554:	4629      	mov	r1, r5
 8008556:	4b0a      	ldr	r3, [pc, #40]	@ (8008580 <vTaskPriorityDisinheritAfterTimeout+0xc0>)
 8008558:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800855c:	f7fe fcab 	bl	8006eb6 <vListInsertEnd>
	}
 8008560:	e7c8      	b.n	80084f4 <vTaskPriorityDisinheritAfterTimeout+0x34>
 8008562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008566:	b672      	cpsid	i
 8008568:	f383 8811 	msr	BASEPRI, r3
 800856c:	f3bf 8f6f 	isb	sy
 8008570:	f3bf 8f4f 	dsb	sy
 8008574:	b662      	cpsie	i
					configASSERT( pxTCB != pxCurrentTCB );
 8008576:	e7fe      	b.n	8008576 <vTaskPriorityDisinheritAfterTimeout+0xb6>
 8008578:	4770      	bx	lr
 800857a:	bf00      	nop
 800857c:	20011468 	.word	0x20011468
 8008580:	200113dc 	.word	0x200113dc
 8008584:	20011360 	.word	0x20011360

08008588 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8008588:	4b05      	ldr	r3, [pc, #20]	@ (80085a0 <pvTaskIncrementMutexHeldCount+0x18>)
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	b123      	cbz	r3, 8008598 <pvTaskIncrementMutexHeldCount+0x10>
			( pxCurrentTCB->uxMutexesHeld )++;
 800858e:	4b04      	ldr	r3, [pc, #16]	@ (80085a0 <pvTaskIncrementMutexHeldCount+0x18>)
 8008590:	681a      	ldr	r2, [r3, #0]
 8008592:	6c93      	ldr	r3, [r2, #72]	@ 0x48
 8008594:	3301      	adds	r3, #1
 8008596:	6493      	str	r3, [r2, #72]	@ 0x48
		return pxCurrentTCB;
 8008598:	4b01      	ldr	r3, [pc, #4]	@ (80085a0 <pvTaskIncrementMutexHeldCount+0x18>)
 800859a:	6818      	ldr	r0, [r3, #0]
	}
 800859c:	4770      	bx	lr
 800859e:	bf00      	nop
 80085a0:	20011468 	.word	0x20011468

080085a4 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80085a4:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 80085a6:	2300      	movs	r3, #0
 80085a8:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80085aa:	4b0f      	ldr	r3, [pc, #60]	@ (80085e8 <prvTaskExitError+0x44>)
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085b2:	d00a      	beq.n	80085ca <prvTaskExitError+0x26>
 80085b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085b8:	b672      	cpsid	i
 80085ba:	f383 8811 	msr	BASEPRI, r3
 80085be:	f3bf 8f6f 	isb	sy
 80085c2:	f3bf 8f4f 	dsb	sy
 80085c6:	b662      	cpsie	i
 80085c8:	e7fe      	b.n	80085c8 <prvTaskExitError+0x24>
 80085ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085ce:	b672      	cpsid	i
 80085d0:	f383 8811 	msr	BASEPRI, r3
 80085d4:	f3bf 8f6f 	isb	sy
 80085d8:	f3bf 8f4f 	dsb	sy
 80085dc:	b662      	cpsie	i
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80085de:	9b01      	ldr	r3, [sp, #4]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d0fc      	beq.n	80085de <prvTaskExitError+0x3a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80085e4:	b002      	add	sp, #8
 80085e6:	4770      	bx	lr
 80085e8:	20000010 	.word	0x20000010

080085ec <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80085ec:	4808      	ldr	r0, [pc, #32]	@ (8008610 <prvPortStartFirstTask+0x24>)
 80085ee:	6800      	ldr	r0, [r0, #0]
 80085f0:	6800      	ldr	r0, [r0, #0]
 80085f2:	f380 8808 	msr	MSP, r0
 80085f6:	f04f 0000 	mov.w	r0, #0
 80085fa:	f380 8814 	msr	CONTROL, r0
 80085fe:	b662      	cpsie	i
 8008600:	b661      	cpsie	f
 8008602:	f3bf 8f4f 	dsb	sy
 8008606:	f3bf 8f6f 	isb	sy
 800860a:	df00      	svc	0
 800860c:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800860e:	0000      	.short	0x0000
 8008610:	e000ed08 	.word	0xe000ed08

08008614 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008614:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008624 <vPortEnableVFP+0x10>
 8008618:	6801      	ldr	r1, [r0, #0]
 800861a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800861e:	6001      	str	r1, [r0, #0]
 8008620:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008622:	0000      	.short	0x0000
 8008624:	e000ed88 	.word	0xe000ed88

08008628 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008628:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800862c:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008630:	f021 0101 	bic.w	r1, r1, #1
 8008634:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008638:	4b05      	ldr	r3, [pc, #20]	@ (8008650 <pxPortInitialiseStack+0x28>)
 800863a:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800863e:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008642:	f06f 0302 	mvn.w	r3, #2
 8008646:	f840 3c24 	str.w	r3, [r0, #-36]
}
 800864a:	3844      	subs	r0, #68	@ 0x44
 800864c:	4770      	bx	lr
 800864e:	bf00      	nop
 8008650:	080085a5 	.word	0x080085a5
	...

08008660 <SVC_Handler>:
	__asm volatile (
 8008660:	4b07      	ldr	r3, [pc, #28]	@ (8008680 <pxCurrentTCBConst2>)
 8008662:	6819      	ldr	r1, [r3, #0]
 8008664:	6808      	ldr	r0, [r1, #0]
 8008666:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800866a:	f380 8809 	msr	PSP, r0
 800866e:	f3bf 8f6f 	isb	sy
 8008672:	f04f 0000 	mov.w	r0, #0
 8008676:	f380 8811 	msr	BASEPRI, r0
 800867a:	4770      	bx	lr
 800867c:	f3af 8000 	nop.w

08008680 <pxCurrentTCBConst2>:
 8008680:	20011468 	.word	0x20011468

08008684 <vPortEnterCritical>:
 8008684:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008688:	b672      	cpsid	i
 800868a:	f383 8811 	msr	BASEPRI, r3
 800868e:	f3bf 8f6f 	isb	sy
 8008692:	f3bf 8f4f 	dsb	sy
 8008696:	b662      	cpsie	i
	uxCriticalNesting++;
 8008698:	4a0c      	ldr	r2, [pc, #48]	@ (80086cc <vPortEnterCritical+0x48>)
 800869a:	6813      	ldr	r3, [r2, #0]
 800869c:	3301      	adds	r3, #1
 800869e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 80086a0:	2b01      	cmp	r3, #1
 80086a2:	d000      	beq.n	80086a6 <vPortEnterCritical+0x22>
}
 80086a4:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80086a6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80086aa:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	@ 0xd04
 80086ae:	f013 0fff 	tst.w	r3, #255	@ 0xff
 80086b2:	d0f7      	beq.n	80086a4 <vPortEnterCritical+0x20>
 80086b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086b8:	b672      	cpsid	i
 80086ba:	f383 8811 	msr	BASEPRI, r3
 80086be:	f3bf 8f6f 	isb	sy
 80086c2:	f3bf 8f4f 	dsb	sy
 80086c6:	b662      	cpsie	i
 80086c8:	e7fe      	b.n	80086c8 <vPortEnterCritical+0x44>
 80086ca:	bf00      	nop
 80086cc:	20000010 	.word	0x20000010

080086d0 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 80086d0:	4b0a      	ldr	r3, [pc, #40]	@ (80086fc <vPortExitCritical+0x2c>)
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	b953      	cbnz	r3, 80086ec <vPortExitCritical+0x1c>
 80086d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086da:	b672      	cpsid	i
 80086dc:	f383 8811 	msr	BASEPRI, r3
 80086e0:	f3bf 8f6f 	isb	sy
 80086e4:	f3bf 8f4f 	dsb	sy
 80086e8:	b662      	cpsie	i
 80086ea:	e7fe      	b.n	80086ea <vPortExitCritical+0x1a>
	uxCriticalNesting--;
 80086ec:	3b01      	subs	r3, #1
 80086ee:	4a03      	ldr	r2, [pc, #12]	@ (80086fc <vPortExitCritical+0x2c>)
 80086f0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80086f2:	b90b      	cbnz	r3, 80086f8 <vPortExitCritical+0x28>
	__asm volatile
 80086f4:	f383 8811 	msr	BASEPRI, r3
}
 80086f8:	4770      	bx	lr
 80086fa:	bf00      	nop
 80086fc:	20000010 	.word	0x20000010

08008700 <PendSV_Handler>:
	__asm volatile
 8008700:	f3ef 8009 	mrs	r0, PSP
 8008704:	f3bf 8f6f 	isb	sy
 8008708:	4b15      	ldr	r3, [pc, #84]	@ (8008760 <pxCurrentTCBConst>)
 800870a:	681a      	ldr	r2, [r3, #0]
 800870c:	f01e 0f10 	tst.w	lr, #16
 8008710:	bf08      	it	eq
 8008712:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008716:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800871a:	6010      	str	r0, [r2, #0]
 800871c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008720:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008724:	b672      	cpsid	i
 8008726:	f380 8811 	msr	BASEPRI, r0
 800872a:	f3bf 8f4f 	dsb	sy
 800872e:	f3bf 8f6f 	isb	sy
 8008732:	b662      	cpsie	i
 8008734:	f7ff fcf2 	bl	800811c <vTaskSwitchContext>
 8008738:	f04f 0000 	mov.w	r0, #0
 800873c:	f380 8811 	msr	BASEPRI, r0
 8008740:	bc09      	pop	{r0, r3}
 8008742:	6819      	ldr	r1, [r3, #0]
 8008744:	6808      	ldr	r0, [r1, #0]
 8008746:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800874a:	f01e 0f10 	tst.w	lr, #16
 800874e:	bf08      	it	eq
 8008750:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008754:	f380 8809 	msr	PSP, r0
 8008758:	f3bf 8f6f 	isb	sy
 800875c:	4770      	bx	lr
 800875e:	bf00      	nop

08008760 <pxCurrentTCBConst>:
 8008760:	20011468 	.word	0x20011468

08008764 <SysTick_Handler>:
{
 8008764:	b508      	push	{r3, lr}
	__asm volatile
 8008766:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800876a:	b672      	cpsid	i
 800876c:	f383 8811 	msr	BASEPRI, r3
 8008770:	f3bf 8f6f 	isb	sy
 8008774:	f3bf 8f4f 	dsb	sy
 8008778:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
 800877a:	f7ff fb87 	bl	8007e8c <xTaskIncrementTick>
 800877e:	b128      	cbz	r0, 800878c <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008780:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008784:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008788:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
	__asm volatile
 800878c:	2300      	movs	r3, #0
 800878e:	f383 8811 	msr	BASEPRI, r3
}
 8008792:	bd08      	pop	{r3, pc}

08008794 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008794:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8008798:	2300      	movs	r3, #0
 800879a:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800879c:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800879e:	4b05      	ldr	r3, [pc, #20]	@ (80087b4 <vPortSetupTimerInterrupt+0x20>)
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	4905      	ldr	r1, [pc, #20]	@ (80087b8 <vPortSetupTimerInterrupt+0x24>)
 80087a4:	fba1 1303 	umull	r1, r3, r1, r3
 80087a8:	099b      	lsrs	r3, r3, #6
 80087aa:	3b01      	subs	r3, #1
 80087ac:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80087ae:	2307      	movs	r3, #7
 80087b0:	6113      	str	r3, [r2, #16]
}
 80087b2:	4770      	bx	lr
 80087b4:	20000000 	.word	0x20000000
 80087b8:	10624dd3 	.word	0x10624dd3

080087bc <xPortStartScheduler>:
{
 80087bc:	b530      	push	{r4, r5, lr}
 80087be:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80087c0:	4b30      	ldr	r3, [pc, #192]	@ (8008884 <xPortStartScheduler+0xc8>)
 80087c2:	781a      	ldrb	r2, [r3, #0]
 80087c4:	b2d2      	uxtb	r2, r2
 80087c6:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80087c8:	22ff      	movs	r2, #255	@ 0xff
 80087ca:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80087cc:	781b      	ldrb	r3, [r3, #0]
 80087ce:	b2db      	uxtb	r3, r3
 80087d0:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80087d4:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80087d8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80087dc:	4a2a      	ldr	r2, [pc, #168]	@ (8008888 <xPortStartScheduler+0xcc>)
 80087de:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80087e0:	4b2a      	ldr	r3, [pc, #168]	@ (800888c <xPortStartScheduler+0xd0>)
 80087e2:	2207      	movs	r2, #7
 80087e4:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80087e6:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80087ea:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80087ee:	d011      	beq.n	8008814 <xPortStartScheduler+0x58>
 80087f0:	2206      	movs	r2, #6
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80087f2:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80087f6:	005b      	lsls	r3, r3, #1
 80087f8:	b2db      	uxtb	r3, r3
 80087fa:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80087fe:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8008802:	4611      	mov	r1, r2
 8008804:	3a01      	subs	r2, #1
 8008806:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800880a:	d1f2      	bne.n	80087f2 <xPortStartScheduler+0x36>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800880c:	2903      	cmp	r1, #3
 800880e:	d00c      	beq.n	800882a <xPortStartScheduler+0x6e>
 8008810:	4b1e      	ldr	r3, [pc, #120]	@ (800888c <xPortStartScheduler+0xd0>)
 8008812:	6019      	str	r1, [r3, #0]
	__asm volatile
 8008814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008818:	b672      	cpsid	i
 800881a:	f383 8811 	msr	BASEPRI, r3
 800881e:	f3bf 8f6f 	isb	sy
 8008822:	f3bf 8f4f 	dsb	sy
 8008826:	b662      	cpsie	i
 8008828:	e7fe      	b.n	8008828 <xPortStartScheduler+0x6c>
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800882a:	4b18      	ldr	r3, [pc, #96]	@ (800888c <xPortStartScheduler+0xd0>)
 800882c:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8008830:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008832:	9b01      	ldr	r3, [sp, #4]
 8008834:	b2db      	uxtb	r3, r3
 8008836:	4a13      	ldr	r2, [pc, #76]	@ (8008884 <xPortStartScheduler+0xc8>)
 8008838:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800883a:	f04f 24e0 	mov.w	r4, #3758153728	@ 0xe000e000
 800883e:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8008842:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008846:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800884a:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 800884e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008852:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	vPortSetupTimerInterrupt();
 8008856:	f7ff ff9d 	bl	8008794 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800885a:	2500      	movs	r5, #0
 800885c:	4b0c      	ldr	r3, [pc, #48]	@ (8008890 <xPortStartScheduler+0xd4>)
 800885e:	601d      	str	r5, [r3, #0]
	vPortEnableVFP();
 8008860:	f7ff fed8 	bl	8008614 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008864:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	@ 0xf34
 8008868:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800886c:	f8c4 3f34 	str.w	r3, [r4, #3892]	@ 0xf34
	prvPortStartFirstTask();
 8008870:	f7ff febc 	bl	80085ec <prvPortStartFirstTask>
	vTaskSwitchContext();
 8008874:	f7ff fc52 	bl	800811c <vTaskSwitchContext>
	prvTaskExitError();
 8008878:	f7ff fe94 	bl	80085a4 <prvTaskExitError>
}
 800887c:	4628      	mov	r0, r5
 800887e:	b003      	add	sp, #12
 8008880:	bd30      	pop	{r4, r5, pc}
 8008882:	bf00      	nop
 8008884:	e000e400 	.word	0xe000e400
 8008888:	20011470 	.word	0x20011470
 800888c:	2001146c 	.word	0x2001146c
 8008890:	20000010 	.word	0x20000010

08008894 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008894:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008898:	2b0f      	cmp	r3, #15
 800889a:	d911      	bls.n	80088c0 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800889c:	4a13      	ldr	r2, [pc, #76]	@ (80088ec <vPortValidateInterruptPriority+0x58>)
 800889e:	5c9b      	ldrb	r3, [r3, r2]
 80088a0:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80088a2:	4a13      	ldr	r2, [pc, #76]	@ (80088f0 <vPortValidateInterruptPriority+0x5c>)
 80088a4:	7812      	ldrb	r2, [r2, #0]
 80088a6:	429a      	cmp	r2, r3
 80088a8:	d90a      	bls.n	80088c0 <vPortValidateInterruptPriority+0x2c>
 80088aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ae:	b672      	cpsid	i
 80088b0:	f383 8811 	msr	BASEPRI, r3
 80088b4:	f3bf 8f6f 	isb	sy
 80088b8:	f3bf 8f4f 	dsb	sy
 80088bc:	b662      	cpsie	i
 80088be:	e7fe      	b.n	80088be <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80088c0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80088c4:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	@ 0xd0c
 80088c8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80088cc:	4a09      	ldr	r2, [pc, #36]	@ (80088f4 <vPortValidateInterruptPriority+0x60>)
 80088ce:	6812      	ldr	r2, [r2, #0]
 80088d0:	4293      	cmp	r3, r2
 80088d2:	d90a      	bls.n	80088ea <vPortValidateInterruptPriority+0x56>
 80088d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088d8:	b672      	cpsid	i
 80088da:	f383 8811 	msr	BASEPRI, r3
 80088de:	f3bf 8f6f 	isb	sy
 80088e2:	f3bf 8f4f 	dsb	sy
 80088e6:	b662      	cpsie	i
 80088e8:	e7fe      	b.n	80088e8 <vPortValidateInterruptPriority+0x54>
	}
 80088ea:	4770      	bx	lr
 80088ec:	e000e3f0 	.word	0xe000e3f0
 80088f0:	20011470 	.word	0x20011470
 80088f4:	2001146c 	.word	0x2001146c

080088f8 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80088f8:	b410      	push	{r4}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80088fa:	4b15      	ldr	r3, [pc, #84]	@ (8008950 <prvInsertBlockIntoFreeList+0x58>)
 80088fc:	461a      	mov	r2, r3
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	4283      	cmp	r3, r0
 8008902:	d3fb      	bcc.n	80088fc <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008904:	6854      	ldr	r4, [r2, #4]
 8008906:	1911      	adds	r1, r2, r4
 8008908:	4288      	cmp	r0, r1
 800890a:	d00a      	beq.n	8008922 <prvInsertBlockIntoFreeList+0x2a>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800890c:	6844      	ldr	r4, [r0, #4]
 800890e:	1901      	adds	r1, r0, r4
 8008910:	428b      	cmp	r3, r1
 8008912:	d010      	beq.n	8008936 <prvInsertBlockIntoFreeList+0x3e>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008914:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008916:	4282      	cmp	r2, r0
 8008918:	d000      	beq.n	800891c <prvInsertBlockIntoFreeList+0x24>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800891a:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800891c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008920:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008922:	6841      	ldr	r1, [r0, #4]
 8008924:	4421      	add	r1, r4
 8008926:	6051      	str	r1, [r2, #4]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008928:	460c      	mov	r4, r1
 800892a:	4411      	add	r1, r2
 800892c:	428b      	cmp	r3, r1
 800892e:	d001      	beq.n	8008934 <prvInsertBlockIntoFreeList+0x3c>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008930:	6013      	str	r3, [r2, #0]
	if( pxIterator != pxBlockToInsert )
 8008932:	e7f3      	b.n	800891c <prvInsertBlockIntoFreeList+0x24>
		pxBlockToInsert = pxIterator;
 8008934:	4610      	mov	r0, r2
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008936:	4907      	ldr	r1, [pc, #28]	@ (8008954 <prvInsertBlockIntoFreeList+0x5c>)
 8008938:	6809      	ldr	r1, [r1, #0]
 800893a:	428b      	cmp	r3, r1
 800893c:	d005      	beq.n	800894a <prvInsertBlockIntoFreeList+0x52>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800893e:	685b      	ldr	r3, [r3, #4]
 8008940:	4423      	add	r3, r4
 8008942:	6043      	str	r3, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008944:	6813      	ldr	r3, [r2, #0]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	e7e4      	b.n	8008914 <prvInsertBlockIntoFreeList+0x1c>
 800894a:	460b      	mov	r3, r1
 800894c:	e7e2      	b.n	8008914 <prvInsertBlockIntoFreeList+0x1c>
 800894e:	bf00      	nop
 8008950:	20011484 	.word	0x20011484
 8008954:	20011480 	.word	0x20011480

08008958 <pvPortMalloc>:
{
 8008958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800895a:	4604      	mov	r4, r0
	vTaskSuspendAll();
 800895c:	f7ff fa80 	bl	8007e60 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8008960:	4b45      	ldr	r3, [pc, #276]	@ (8008a78 <pvPortMalloc+0x120>)
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	b1b3      	cbz	r3, 8008994 <pvPortMalloc+0x3c>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008966:	4b45      	ldr	r3, [pc, #276]	@ (8008a7c <pvPortMalloc+0x124>)
 8008968:	681d      	ldr	r5, [r3, #0]
			if( xWantedSize > 0 )
 800896a:	4225      	tst	r5, r4
 800896c:	d17e      	bne.n	8008a6c <pvPortMalloc+0x114>
 800896e:	2c00      	cmp	r4, #0
 8008970:	d07c      	beq.n	8008a6c <pvPortMalloc+0x114>
				xWantedSize += xHeapStructSize;
 8008972:	f104 0208 	add.w	r2, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008976:	f014 0f07 	tst.w	r4, #7
 800897a:	d002      	beq.n	8008982 <pvPortMalloc+0x2a>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800897c:	f022 0207 	bic.w	r2, r2, #7
 8008980:	3208      	adds	r2, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008982:	2a00      	cmp	r2, #0
 8008984:	d072      	beq.n	8008a6c <pvPortMalloc+0x114>
 8008986:	4b3e      	ldr	r3, [pc, #248]	@ (8008a80 <pvPortMalloc+0x128>)
 8008988:	681e      	ldr	r6, [r3, #0]
 800898a:	4296      	cmp	r6, r2
 800898c:	d36e      	bcc.n	8008a6c <pvPortMalloc+0x114>
				pxBlock = xStart.pxNextFreeBlock;
 800898e:	493d      	ldr	r1, [pc, #244]	@ (8008a84 <pvPortMalloc+0x12c>)
 8008990:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008992:	e028      	b.n	80089e6 <pvPortMalloc+0x8e>
	uxAddress = ( size_t ) ucHeap;
 8008994:	4a3c      	ldr	r2, [pc, #240]	@ (8008a88 <pvPortMalloc+0x130>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008996:	f012 0f07 	tst.w	r2, #7
 800899a:	d008      	beq.n	80089ae <pvPortMalloc+0x56>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800899c:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800899e:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80089a2:	f643 2398 	movw	r3, #15000	@ 0x3a98
 80089a6:	4413      	add	r3, r2
 80089a8:	1a5b      	subs	r3, r3, r1
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80089aa:	460a      	mov	r2, r1
 80089ac:	e001      	b.n	80089b2 <pvPortMalloc+0x5a>
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80089ae:	f643 2398 	movw	r3, #15000	@ 0x3a98
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80089b2:	4834      	ldr	r0, [pc, #208]	@ (8008a84 <pvPortMalloc+0x12c>)
 80089b4:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80089b6:	2100      	movs	r1, #0
 80089b8:	6041      	str	r1, [r0, #4]
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80089ba:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 80089bc:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80089be:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 80089c2:	482d      	ldr	r0, [pc, #180]	@ (8008a78 <pvPortMalloc+0x120>)
 80089c4:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
 80089c6:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80089c8:	6019      	str	r1, [r3, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80089ca:	1a99      	subs	r1, r3, r2
 80089cc:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80089ce:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80089d0:	4b2e      	ldr	r3, [pc, #184]	@ (8008a8c <pvPortMalloc+0x134>)
 80089d2:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80089d4:	4b2a      	ldr	r3, [pc, #168]	@ (8008a80 <pvPortMalloc+0x128>)
 80089d6:	6019      	str	r1, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80089d8:	4b28      	ldr	r3, [pc, #160]	@ (8008a7c <pvPortMalloc+0x124>)
 80089da:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80089de:	601a      	str	r2, [r3, #0]
}
 80089e0:	e7c1      	b.n	8008966 <pvPortMalloc+0xe>
					pxPreviousBlock = pxBlock;
 80089e2:	4621      	mov	r1, r4
					pxBlock = pxBlock->pxNextFreeBlock;
 80089e4:	461c      	mov	r4, r3
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80089e6:	6863      	ldr	r3, [r4, #4]
 80089e8:	4293      	cmp	r3, r2
 80089ea:	d202      	bcs.n	80089f2 <pvPortMalloc+0x9a>
 80089ec:	6823      	ldr	r3, [r4, #0]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d1f7      	bne.n	80089e2 <pvPortMalloc+0x8a>
				if( pxBlock != pxEnd )
 80089f2:	4b21      	ldr	r3, [pc, #132]	@ (8008a78 <pvPortMalloc+0x120>)
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	42a3      	cmp	r3, r4
 80089f8:	d038      	beq.n	8008a6c <pvPortMalloc+0x114>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80089fa:	680f      	ldr	r7, [r1, #0]
 80089fc:	3708      	adds	r7, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80089fe:	6823      	ldr	r3, [r4, #0]
 8008a00:	600b      	str	r3, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008a02:	6863      	ldr	r3, [r4, #4]
 8008a04:	1a9b      	subs	r3, r3, r2
 8008a06:	2b10      	cmp	r3, #16
 8008a08:	d912      	bls.n	8008a30 <pvPortMalloc+0xd8>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008a0a:	18a0      	adds	r0, r4, r2
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008a0c:	f010 0f07 	tst.w	r0, #7
 8008a10:	d00a      	beq.n	8008a28 <pvPortMalloc+0xd0>
 8008a12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a16:	b672      	cpsid	i
 8008a18:	f383 8811 	msr	BASEPRI, r3
 8008a1c:	f3bf 8f6f 	isb	sy
 8008a20:	f3bf 8f4f 	dsb	sy
 8008a24:	b662      	cpsie	i
 8008a26:	e7fe      	b.n	8008a26 <pvPortMalloc+0xce>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008a28:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008a2a:	6062      	str	r2, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008a2c:	f7ff ff64 	bl	80088f8 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008a30:	6863      	ldr	r3, [r4, #4]
 8008a32:	1af6      	subs	r6, r6, r3
 8008a34:	4a12      	ldr	r2, [pc, #72]	@ (8008a80 <pvPortMalloc+0x128>)
 8008a36:	6016      	str	r6, [r2, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008a38:	4a14      	ldr	r2, [pc, #80]	@ (8008a8c <pvPortMalloc+0x134>)
 8008a3a:	6812      	ldr	r2, [r2, #0]
 8008a3c:	4296      	cmp	r6, r2
 8008a3e:	d201      	bcs.n	8008a44 <pvPortMalloc+0xec>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008a40:	4a12      	ldr	r2, [pc, #72]	@ (8008a8c <pvPortMalloc+0x134>)
 8008a42:	6016      	str	r6, [r2, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008a44:	431d      	orrs	r5, r3
 8008a46:	6065      	str	r5, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008a48:	2300      	movs	r3, #0
 8008a4a:	6023      	str	r3, [r4, #0]
	( void ) xTaskResumeAll();
 8008a4c:	f7ff fabc 	bl	8007fc8 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008a50:	f017 0f07 	tst.w	r7, #7
 8008a54:	d00d      	beq.n	8008a72 <pvPortMalloc+0x11a>
 8008a56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a5a:	b672      	cpsid	i
 8008a5c:	f383 8811 	msr	BASEPRI, r3
 8008a60:	f3bf 8f6f 	isb	sy
 8008a64:	f3bf 8f4f 	dsb	sy
 8008a68:	b662      	cpsie	i
 8008a6a:	e7fe      	b.n	8008a6a <pvPortMalloc+0x112>
	( void ) xTaskResumeAll();
 8008a6c:	f7ff faac 	bl	8007fc8 <xTaskResumeAll>
 8008a70:	2700      	movs	r7, #0
}
 8008a72:	4638      	mov	r0, r7
 8008a74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a76:	bf00      	nop
 8008a78:	20011480 	.word	0x20011480
 8008a7c:	20011474 	.word	0x20011474
 8008a80:	2001147c 	.word	0x2001147c
 8008a84:	20011484 	.word	0x20011484
 8008a88:	2001148c 	.word	0x2001148c
 8008a8c:	20011478 	.word	0x20011478

08008a90 <vPortFree>:
	if( pv != NULL )
 8008a90:	2800      	cmp	r0, #0
 8008a92:	d033      	beq.n	8008afc <vPortFree+0x6c>
{
 8008a94:	b510      	push	{r4, lr}
 8008a96:	4604      	mov	r4, r0
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008a98:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8008a9c:	4a18      	ldr	r2, [pc, #96]	@ (8008b00 <vPortFree+0x70>)
 8008a9e:	6812      	ldr	r2, [r2, #0]
 8008aa0:	4213      	tst	r3, r2
 8008aa2:	d10a      	bne.n	8008aba <vPortFree+0x2a>
 8008aa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aa8:	b672      	cpsid	i
 8008aaa:	f383 8811 	msr	BASEPRI, r3
 8008aae:	f3bf 8f6f 	isb	sy
 8008ab2:	f3bf 8f4f 	dsb	sy
 8008ab6:	b662      	cpsie	i
 8008ab8:	e7fe      	b.n	8008ab8 <vPortFree+0x28>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008aba:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8008abe:	b151      	cbz	r1, 8008ad6 <vPortFree+0x46>
 8008ac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ac4:	b672      	cpsid	i
 8008ac6:	f383 8811 	msr	BASEPRI, r3
 8008aca:	f3bf 8f6f 	isb	sy
 8008ace:	f3bf 8f4f 	dsb	sy
 8008ad2:	b662      	cpsie	i
 8008ad4:	e7fe      	b.n	8008ad4 <vPortFree+0x44>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008ad6:	ea23 0302 	bic.w	r3, r3, r2
 8008ada:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8008ade:	f7ff f9bf 	bl	8007e60 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008ae2:	4a08      	ldr	r2, [pc, #32]	@ (8008b04 <vPortFree+0x74>)
 8008ae4:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008ae8:	6811      	ldr	r1, [r2, #0]
 8008aea:	440b      	add	r3, r1
 8008aec:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008aee:	f1a4 0008 	sub.w	r0, r4, #8
 8008af2:	f7ff ff01 	bl	80088f8 <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
 8008af6:	f7ff fa67 	bl	8007fc8 <xTaskResumeAll>
}
 8008afa:	bd10      	pop	{r4, pc}
 8008afc:	4770      	bx	lr
 8008afe:	bf00      	nop
 8008b00:	20011474 	.word	0x20011474
 8008b04:	2001147c 	.word	0x2001147c

08008b08 <malloc>:
 8008b08:	4b02      	ldr	r3, [pc, #8]	@ (8008b14 <malloc+0xc>)
 8008b0a:	4601      	mov	r1, r0
 8008b0c:	6818      	ldr	r0, [r3, #0]
 8008b0e:	f000 b82d 	b.w	8008b6c <_malloc_r>
 8008b12:	bf00      	nop
 8008b14:	20000020 	.word	0x20000020

08008b18 <free>:
 8008b18:	4b02      	ldr	r3, [pc, #8]	@ (8008b24 <free+0xc>)
 8008b1a:	4601      	mov	r1, r0
 8008b1c:	6818      	ldr	r0, [r3, #0]
 8008b1e:	f000 bbb3 	b.w	8009288 <_free_r>
 8008b22:	bf00      	nop
 8008b24:	20000020 	.word	0x20000020

08008b28 <sbrk_aligned>:
 8008b28:	b570      	push	{r4, r5, r6, lr}
 8008b2a:	4e0f      	ldr	r6, [pc, #60]	@ (8008b68 <sbrk_aligned+0x40>)
 8008b2c:	460c      	mov	r4, r1
 8008b2e:	6831      	ldr	r1, [r6, #0]
 8008b30:	4605      	mov	r5, r0
 8008b32:	b911      	cbnz	r1, 8008b3a <sbrk_aligned+0x12>
 8008b34:	f000 fb4a 	bl	80091cc <_sbrk_r>
 8008b38:	6030      	str	r0, [r6, #0]
 8008b3a:	4621      	mov	r1, r4
 8008b3c:	4628      	mov	r0, r5
 8008b3e:	f000 fb45 	bl	80091cc <_sbrk_r>
 8008b42:	1c43      	adds	r3, r0, #1
 8008b44:	d103      	bne.n	8008b4e <sbrk_aligned+0x26>
 8008b46:	f04f 34ff 	mov.w	r4, #4294967295
 8008b4a:	4620      	mov	r0, r4
 8008b4c:	bd70      	pop	{r4, r5, r6, pc}
 8008b4e:	1cc4      	adds	r4, r0, #3
 8008b50:	f024 0403 	bic.w	r4, r4, #3
 8008b54:	42a0      	cmp	r0, r4
 8008b56:	d0f8      	beq.n	8008b4a <sbrk_aligned+0x22>
 8008b58:	1a21      	subs	r1, r4, r0
 8008b5a:	4628      	mov	r0, r5
 8008b5c:	f000 fb36 	bl	80091cc <_sbrk_r>
 8008b60:	3001      	adds	r0, #1
 8008b62:	d1f2      	bne.n	8008b4a <sbrk_aligned+0x22>
 8008b64:	e7ef      	b.n	8008b46 <sbrk_aligned+0x1e>
 8008b66:	bf00      	nop
 8008b68:	20014f24 	.word	0x20014f24

08008b6c <_malloc_r>:
 8008b6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b70:	1ccd      	adds	r5, r1, #3
 8008b72:	f025 0503 	bic.w	r5, r5, #3
 8008b76:	3508      	adds	r5, #8
 8008b78:	2d0c      	cmp	r5, #12
 8008b7a:	bf38      	it	cc
 8008b7c:	250c      	movcc	r5, #12
 8008b7e:	2d00      	cmp	r5, #0
 8008b80:	4606      	mov	r6, r0
 8008b82:	db01      	blt.n	8008b88 <_malloc_r+0x1c>
 8008b84:	42a9      	cmp	r1, r5
 8008b86:	d904      	bls.n	8008b92 <_malloc_r+0x26>
 8008b88:	230c      	movs	r3, #12
 8008b8a:	6033      	str	r3, [r6, #0]
 8008b8c:	2000      	movs	r0, #0
 8008b8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b92:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008c68 <_malloc_r+0xfc>
 8008b96:	f000 f869 	bl	8008c6c <__malloc_lock>
 8008b9a:	f8d8 3000 	ldr.w	r3, [r8]
 8008b9e:	461c      	mov	r4, r3
 8008ba0:	bb44      	cbnz	r4, 8008bf4 <_malloc_r+0x88>
 8008ba2:	4629      	mov	r1, r5
 8008ba4:	4630      	mov	r0, r6
 8008ba6:	f7ff ffbf 	bl	8008b28 <sbrk_aligned>
 8008baa:	1c43      	adds	r3, r0, #1
 8008bac:	4604      	mov	r4, r0
 8008bae:	d158      	bne.n	8008c62 <_malloc_r+0xf6>
 8008bb0:	f8d8 4000 	ldr.w	r4, [r8]
 8008bb4:	4627      	mov	r7, r4
 8008bb6:	2f00      	cmp	r7, #0
 8008bb8:	d143      	bne.n	8008c42 <_malloc_r+0xd6>
 8008bba:	2c00      	cmp	r4, #0
 8008bbc:	d04b      	beq.n	8008c56 <_malloc_r+0xea>
 8008bbe:	6823      	ldr	r3, [r4, #0]
 8008bc0:	4639      	mov	r1, r7
 8008bc2:	4630      	mov	r0, r6
 8008bc4:	eb04 0903 	add.w	r9, r4, r3
 8008bc8:	f000 fb00 	bl	80091cc <_sbrk_r>
 8008bcc:	4581      	cmp	r9, r0
 8008bce:	d142      	bne.n	8008c56 <_malloc_r+0xea>
 8008bd0:	6821      	ldr	r1, [r4, #0]
 8008bd2:	1a6d      	subs	r5, r5, r1
 8008bd4:	4629      	mov	r1, r5
 8008bd6:	4630      	mov	r0, r6
 8008bd8:	f7ff ffa6 	bl	8008b28 <sbrk_aligned>
 8008bdc:	3001      	adds	r0, #1
 8008bde:	d03a      	beq.n	8008c56 <_malloc_r+0xea>
 8008be0:	6823      	ldr	r3, [r4, #0]
 8008be2:	442b      	add	r3, r5
 8008be4:	6023      	str	r3, [r4, #0]
 8008be6:	f8d8 3000 	ldr.w	r3, [r8]
 8008bea:	685a      	ldr	r2, [r3, #4]
 8008bec:	bb62      	cbnz	r2, 8008c48 <_malloc_r+0xdc>
 8008bee:	f8c8 7000 	str.w	r7, [r8]
 8008bf2:	e00f      	b.n	8008c14 <_malloc_r+0xa8>
 8008bf4:	6822      	ldr	r2, [r4, #0]
 8008bf6:	1b52      	subs	r2, r2, r5
 8008bf8:	d420      	bmi.n	8008c3c <_malloc_r+0xd0>
 8008bfa:	2a0b      	cmp	r2, #11
 8008bfc:	d917      	bls.n	8008c2e <_malloc_r+0xc2>
 8008bfe:	1961      	adds	r1, r4, r5
 8008c00:	42a3      	cmp	r3, r4
 8008c02:	6025      	str	r5, [r4, #0]
 8008c04:	bf18      	it	ne
 8008c06:	6059      	strne	r1, [r3, #4]
 8008c08:	6863      	ldr	r3, [r4, #4]
 8008c0a:	bf08      	it	eq
 8008c0c:	f8c8 1000 	streq.w	r1, [r8]
 8008c10:	5162      	str	r2, [r4, r5]
 8008c12:	604b      	str	r3, [r1, #4]
 8008c14:	4630      	mov	r0, r6
 8008c16:	f000 f82f 	bl	8008c78 <__malloc_unlock>
 8008c1a:	f104 000b 	add.w	r0, r4, #11
 8008c1e:	1d23      	adds	r3, r4, #4
 8008c20:	f020 0007 	bic.w	r0, r0, #7
 8008c24:	1ac2      	subs	r2, r0, r3
 8008c26:	bf1c      	itt	ne
 8008c28:	1a1b      	subne	r3, r3, r0
 8008c2a:	50a3      	strne	r3, [r4, r2]
 8008c2c:	e7af      	b.n	8008b8e <_malloc_r+0x22>
 8008c2e:	6862      	ldr	r2, [r4, #4]
 8008c30:	42a3      	cmp	r3, r4
 8008c32:	bf0c      	ite	eq
 8008c34:	f8c8 2000 	streq.w	r2, [r8]
 8008c38:	605a      	strne	r2, [r3, #4]
 8008c3a:	e7eb      	b.n	8008c14 <_malloc_r+0xa8>
 8008c3c:	4623      	mov	r3, r4
 8008c3e:	6864      	ldr	r4, [r4, #4]
 8008c40:	e7ae      	b.n	8008ba0 <_malloc_r+0x34>
 8008c42:	463c      	mov	r4, r7
 8008c44:	687f      	ldr	r7, [r7, #4]
 8008c46:	e7b6      	b.n	8008bb6 <_malloc_r+0x4a>
 8008c48:	461a      	mov	r2, r3
 8008c4a:	685b      	ldr	r3, [r3, #4]
 8008c4c:	42a3      	cmp	r3, r4
 8008c4e:	d1fb      	bne.n	8008c48 <_malloc_r+0xdc>
 8008c50:	2300      	movs	r3, #0
 8008c52:	6053      	str	r3, [r2, #4]
 8008c54:	e7de      	b.n	8008c14 <_malloc_r+0xa8>
 8008c56:	230c      	movs	r3, #12
 8008c58:	6033      	str	r3, [r6, #0]
 8008c5a:	4630      	mov	r0, r6
 8008c5c:	f000 f80c 	bl	8008c78 <__malloc_unlock>
 8008c60:	e794      	b.n	8008b8c <_malloc_r+0x20>
 8008c62:	6005      	str	r5, [r0, #0]
 8008c64:	e7d6      	b.n	8008c14 <_malloc_r+0xa8>
 8008c66:	bf00      	nop
 8008c68:	20014f28 	.word	0x20014f28

08008c6c <__malloc_lock>:
 8008c6c:	4801      	ldr	r0, [pc, #4]	@ (8008c74 <__malloc_lock+0x8>)
 8008c6e:	f000 bafa 	b.w	8009266 <__retarget_lock_acquire_recursive>
 8008c72:	bf00      	nop
 8008c74:	2001506c 	.word	0x2001506c

08008c78 <__malloc_unlock>:
 8008c78:	4801      	ldr	r0, [pc, #4]	@ (8008c80 <__malloc_unlock+0x8>)
 8008c7a:	f000 baf5 	b.w	8009268 <__retarget_lock_release_recursive>
 8008c7e:	bf00      	nop
 8008c80:	2001506c 	.word	0x2001506c

08008c84 <std>:
 8008c84:	2300      	movs	r3, #0
 8008c86:	b510      	push	{r4, lr}
 8008c88:	4604      	mov	r4, r0
 8008c8a:	e9c0 3300 	strd	r3, r3, [r0]
 8008c8e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008c92:	6083      	str	r3, [r0, #8]
 8008c94:	8181      	strh	r1, [r0, #12]
 8008c96:	6643      	str	r3, [r0, #100]	@ 0x64
 8008c98:	81c2      	strh	r2, [r0, #14]
 8008c9a:	6183      	str	r3, [r0, #24]
 8008c9c:	4619      	mov	r1, r3
 8008c9e:	2208      	movs	r2, #8
 8008ca0:	305c      	adds	r0, #92	@ 0x5c
 8008ca2:	f000 f9f9 	bl	8009098 <memset>
 8008ca6:	4b0d      	ldr	r3, [pc, #52]	@ (8008cdc <std+0x58>)
 8008ca8:	6263      	str	r3, [r4, #36]	@ 0x24
 8008caa:	4b0d      	ldr	r3, [pc, #52]	@ (8008ce0 <std+0x5c>)
 8008cac:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008cae:	4b0d      	ldr	r3, [pc, #52]	@ (8008ce4 <std+0x60>)
 8008cb0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008cb2:	4b0d      	ldr	r3, [pc, #52]	@ (8008ce8 <std+0x64>)
 8008cb4:	6323      	str	r3, [r4, #48]	@ 0x30
 8008cb6:	4b0d      	ldr	r3, [pc, #52]	@ (8008cec <std+0x68>)
 8008cb8:	6224      	str	r4, [r4, #32]
 8008cba:	429c      	cmp	r4, r3
 8008cbc:	d006      	beq.n	8008ccc <std+0x48>
 8008cbe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008cc2:	4294      	cmp	r4, r2
 8008cc4:	d002      	beq.n	8008ccc <std+0x48>
 8008cc6:	33d0      	adds	r3, #208	@ 0xd0
 8008cc8:	429c      	cmp	r4, r3
 8008cca:	d105      	bne.n	8008cd8 <std+0x54>
 8008ccc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008cd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008cd4:	f000 bac6 	b.w	8009264 <__retarget_lock_init_recursive>
 8008cd8:	bd10      	pop	{r4, pc}
 8008cda:	bf00      	nop
 8008cdc:	08008ee9 	.word	0x08008ee9
 8008ce0:	08008f0b 	.word	0x08008f0b
 8008ce4:	08008f43 	.word	0x08008f43
 8008ce8:	08008f67 	.word	0x08008f67
 8008cec:	20014f2c 	.word	0x20014f2c

08008cf0 <stdio_exit_handler>:
 8008cf0:	4a02      	ldr	r2, [pc, #8]	@ (8008cfc <stdio_exit_handler+0xc>)
 8008cf2:	4903      	ldr	r1, [pc, #12]	@ (8008d00 <stdio_exit_handler+0x10>)
 8008cf4:	4803      	ldr	r0, [pc, #12]	@ (8008d04 <stdio_exit_handler+0x14>)
 8008cf6:	f000 b869 	b.w	8008dcc <_fwalk_sglue>
 8008cfa:	bf00      	nop
 8008cfc:	20000014 	.word	0x20000014
 8008d00:	080099c1 	.word	0x080099c1
 8008d04:	20000024 	.word	0x20000024

08008d08 <cleanup_stdio>:
 8008d08:	6841      	ldr	r1, [r0, #4]
 8008d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8008d3c <cleanup_stdio+0x34>)
 8008d0c:	4299      	cmp	r1, r3
 8008d0e:	b510      	push	{r4, lr}
 8008d10:	4604      	mov	r4, r0
 8008d12:	d001      	beq.n	8008d18 <cleanup_stdio+0x10>
 8008d14:	f000 fe54 	bl	80099c0 <_fflush_r>
 8008d18:	68a1      	ldr	r1, [r4, #8]
 8008d1a:	4b09      	ldr	r3, [pc, #36]	@ (8008d40 <cleanup_stdio+0x38>)
 8008d1c:	4299      	cmp	r1, r3
 8008d1e:	d002      	beq.n	8008d26 <cleanup_stdio+0x1e>
 8008d20:	4620      	mov	r0, r4
 8008d22:	f000 fe4d 	bl	80099c0 <_fflush_r>
 8008d26:	68e1      	ldr	r1, [r4, #12]
 8008d28:	4b06      	ldr	r3, [pc, #24]	@ (8008d44 <cleanup_stdio+0x3c>)
 8008d2a:	4299      	cmp	r1, r3
 8008d2c:	d004      	beq.n	8008d38 <cleanup_stdio+0x30>
 8008d2e:	4620      	mov	r0, r4
 8008d30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d34:	f000 be44 	b.w	80099c0 <_fflush_r>
 8008d38:	bd10      	pop	{r4, pc}
 8008d3a:	bf00      	nop
 8008d3c:	20014f2c 	.word	0x20014f2c
 8008d40:	20014f94 	.word	0x20014f94
 8008d44:	20014ffc 	.word	0x20014ffc

08008d48 <global_stdio_init.part.0>:
 8008d48:	b510      	push	{r4, lr}
 8008d4a:	4b0b      	ldr	r3, [pc, #44]	@ (8008d78 <global_stdio_init.part.0+0x30>)
 8008d4c:	4c0b      	ldr	r4, [pc, #44]	@ (8008d7c <global_stdio_init.part.0+0x34>)
 8008d4e:	4a0c      	ldr	r2, [pc, #48]	@ (8008d80 <global_stdio_init.part.0+0x38>)
 8008d50:	601a      	str	r2, [r3, #0]
 8008d52:	4620      	mov	r0, r4
 8008d54:	2200      	movs	r2, #0
 8008d56:	2104      	movs	r1, #4
 8008d58:	f7ff ff94 	bl	8008c84 <std>
 8008d5c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008d60:	2201      	movs	r2, #1
 8008d62:	2109      	movs	r1, #9
 8008d64:	f7ff ff8e 	bl	8008c84 <std>
 8008d68:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008d6c:	2202      	movs	r2, #2
 8008d6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d72:	2112      	movs	r1, #18
 8008d74:	f7ff bf86 	b.w	8008c84 <std>
 8008d78:	20015064 	.word	0x20015064
 8008d7c:	20014f2c 	.word	0x20014f2c
 8008d80:	08008cf1 	.word	0x08008cf1

08008d84 <__sfp_lock_acquire>:
 8008d84:	4801      	ldr	r0, [pc, #4]	@ (8008d8c <__sfp_lock_acquire+0x8>)
 8008d86:	f000 ba6e 	b.w	8009266 <__retarget_lock_acquire_recursive>
 8008d8a:	bf00      	nop
 8008d8c:	2001506d 	.word	0x2001506d

08008d90 <__sfp_lock_release>:
 8008d90:	4801      	ldr	r0, [pc, #4]	@ (8008d98 <__sfp_lock_release+0x8>)
 8008d92:	f000 ba69 	b.w	8009268 <__retarget_lock_release_recursive>
 8008d96:	bf00      	nop
 8008d98:	2001506d 	.word	0x2001506d

08008d9c <__sinit>:
 8008d9c:	b510      	push	{r4, lr}
 8008d9e:	4604      	mov	r4, r0
 8008da0:	f7ff fff0 	bl	8008d84 <__sfp_lock_acquire>
 8008da4:	6a23      	ldr	r3, [r4, #32]
 8008da6:	b11b      	cbz	r3, 8008db0 <__sinit+0x14>
 8008da8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008dac:	f7ff bff0 	b.w	8008d90 <__sfp_lock_release>
 8008db0:	4b04      	ldr	r3, [pc, #16]	@ (8008dc4 <__sinit+0x28>)
 8008db2:	6223      	str	r3, [r4, #32]
 8008db4:	4b04      	ldr	r3, [pc, #16]	@ (8008dc8 <__sinit+0x2c>)
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d1f5      	bne.n	8008da8 <__sinit+0xc>
 8008dbc:	f7ff ffc4 	bl	8008d48 <global_stdio_init.part.0>
 8008dc0:	e7f2      	b.n	8008da8 <__sinit+0xc>
 8008dc2:	bf00      	nop
 8008dc4:	08008d09 	.word	0x08008d09
 8008dc8:	20015064 	.word	0x20015064

08008dcc <_fwalk_sglue>:
 8008dcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008dd0:	4607      	mov	r7, r0
 8008dd2:	4688      	mov	r8, r1
 8008dd4:	4614      	mov	r4, r2
 8008dd6:	2600      	movs	r6, #0
 8008dd8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008ddc:	f1b9 0901 	subs.w	r9, r9, #1
 8008de0:	d505      	bpl.n	8008dee <_fwalk_sglue+0x22>
 8008de2:	6824      	ldr	r4, [r4, #0]
 8008de4:	2c00      	cmp	r4, #0
 8008de6:	d1f7      	bne.n	8008dd8 <_fwalk_sglue+0xc>
 8008de8:	4630      	mov	r0, r6
 8008dea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008dee:	89ab      	ldrh	r3, [r5, #12]
 8008df0:	2b01      	cmp	r3, #1
 8008df2:	d907      	bls.n	8008e04 <_fwalk_sglue+0x38>
 8008df4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008df8:	3301      	adds	r3, #1
 8008dfa:	d003      	beq.n	8008e04 <_fwalk_sglue+0x38>
 8008dfc:	4629      	mov	r1, r5
 8008dfe:	4638      	mov	r0, r7
 8008e00:	47c0      	blx	r8
 8008e02:	4306      	orrs	r6, r0
 8008e04:	3568      	adds	r5, #104	@ 0x68
 8008e06:	e7e9      	b.n	8008ddc <_fwalk_sglue+0x10>

08008e08 <iprintf>:
 8008e08:	b40f      	push	{r0, r1, r2, r3}
 8008e0a:	b507      	push	{r0, r1, r2, lr}
 8008e0c:	4906      	ldr	r1, [pc, #24]	@ (8008e28 <iprintf+0x20>)
 8008e0e:	ab04      	add	r3, sp, #16
 8008e10:	6808      	ldr	r0, [r1, #0]
 8008e12:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e16:	6881      	ldr	r1, [r0, #8]
 8008e18:	9301      	str	r3, [sp, #4]
 8008e1a:	f000 faa9 	bl	8009370 <_vfiprintf_r>
 8008e1e:	b003      	add	sp, #12
 8008e20:	f85d eb04 	ldr.w	lr, [sp], #4
 8008e24:	b004      	add	sp, #16
 8008e26:	4770      	bx	lr
 8008e28:	20000020 	.word	0x20000020

08008e2c <_puts_r>:
 8008e2c:	6a03      	ldr	r3, [r0, #32]
 8008e2e:	b570      	push	{r4, r5, r6, lr}
 8008e30:	6884      	ldr	r4, [r0, #8]
 8008e32:	4605      	mov	r5, r0
 8008e34:	460e      	mov	r6, r1
 8008e36:	b90b      	cbnz	r3, 8008e3c <_puts_r+0x10>
 8008e38:	f7ff ffb0 	bl	8008d9c <__sinit>
 8008e3c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008e3e:	07db      	lsls	r3, r3, #31
 8008e40:	d405      	bmi.n	8008e4e <_puts_r+0x22>
 8008e42:	89a3      	ldrh	r3, [r4, #12]
 8008e44:	0598      	lsls	r0, r3, #22
 8008e46:	d402      	bmi.n	8008e4e <_puts_r+0x22>
 8008e48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008e4a:	f000 fa0c 	bl	8009266 <__retarget_lock_acquire_recursive>
 8008e4e:	89a3      	ldrh	r3, [r4, #12]
 8008e50:	0719      	lsls	r1, r3, #28
 8008e52:	d502      	bpl.n	8008e5a <_puts_r+0x2e>
 8008e54:	6923      	ldr	r3, [r4, #16]
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d135      	bne.n	8008ec6 <_puts_r+0x9a>
 8008e5a:	4621      	mov	r1, r4
 8008e5c:	4628      	mov	r0, r5
 8008e5e:	f000 f8c5 	bl	8008fec <__swsetup_r>
 8008e62:	b380      	cbz	r0, 8008ec6 <_puts_r+0x9a>
 8008e64:	f04f 35ff 	mov.w	r5, #4294967295
 8008e68:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008e6a:	07da      	lsls	r2, r3, #31
 8008e6c:	d405      	bmi.n	8008e7a <_puts_r+0x4e>
 8008e6e:	89a3      	ldrh	r3, [r4, #12]
 8008e70:	059b      	lsls	r3, r3, #22
 8008e72:	d402      	bmi.n	8008e7a <_puts_r+0x4e>
 8008e74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008e76:	f000 f9f7 	bl	8009268 <__retarget_lock_release_recursive>
 8008e7a:	4628      	mov	r0, r5
 8008e7c:	bd70      	pop	{r4, r5, r6, pc}
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	da04      	bge.n	8008e8c <_puts_r+0x60>
 8008e82:	69a2      	ldr	r2, [r4, #24]
 8008e84:	429a      	cmp	r2, r3
 8008e86:	dc17      	bgt.n	8008eb8 <_puts_r+0x8c>
 8008e88:	290a      	cmp	r1, #10
 8008e8a:	d015      	beq.n	8008eb8 <_puts_r+0x8c>
 8008e8c:	6823      	ldr	r3, [r4, #0]
 8008e8e:	1c5a      	adds	r2, r3, #1
 8008e90:	6022      	str	r2, [r4, #0]
 8008e92:	7019      	strb	r1, [r3, #0]
 8008e94:	68a3      	ldr	r3, [r4, #8]
 8008e96:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008e9a:	3b01      	subs	r3, #1
 8008e9c:	60a3      	str	r3, [r4, #8]
 8008e9e:	2900      	cmp	r1, #0
 8008ea0:	d1ed      	bne.n	8008e7e <_puts_r+0x52>
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	da11      	bge.n	8008eca <_puts_r+0x9e>
 8008ea6:	4622      	mov	r2, r4
 8008ea8:	210a      	movs	r1, #10
 8008eaa:	4628      	mov	r0, r5
 8008eac:	f000 f85f 	bl	8008f6e <__swbuf_r>
 8008eb0:	3001      	adds	r0, #1
 8008eb2:	d0d7      	beq.n	8008e64 <_puts_r+0x38>
 8008eb4:	250a      	movs	r5, #10
 8008eb6:	e7d7      	b.n	8008e68 <_puts_r+0x3c>
 8008eb8:	4622      	mov	r2, r4
 8008eba:	4628      	mov	r0, r5
 8008ebc:	f000 f857 	bl	8008f6e <__swbuf_r>
 8008ec0:	3001      	adds	r0, #1
 8008ec2:	d1e7      	bne.n	8008e94 <_puts_r+0x68>
 8008ec4:	e7ce      	b.n	8008e64 <_puts_r+0x38>
 8008ec6:	3e01      	subs	r6, #1
 8008ec8:	e7e4      	b.n	8008e94 <_puts_r+0x68>
 8008eca:	6823      	ldr	r3, [r4, #0]
 8008ecc:	1c5a      	adds	r2, r3, #1
 8008ece:	6022      	str	r2, [r4, #0]
 8008ed0:	220a      	movs	r2, #10
 8008ed2:	701a      	strb	r2, [r3, #0]
 8008ed4:	e7ee      	b.n	8008eb4 <_puts_r+0x88>
	...

08008ed8 <puts>:
 8008ed8:	4b02      	ldr	r3, [pc, #8]	@ (8008ee4 <puts+0xc>)
 8008eda:	4601      	mov	r1, r0
 8008edc:	6818      	ldr	r0, [r3, #0]
 8008ede:	f7ff bfa5 	b.w	8008e2c <_puts_r>
 8008ee2:	bf00      	nop
 8008ee4:	20000020 	.word	0x20000020

08008ee8 <__sread>:
 8008ee8:	b510      	push	{r4, lr}
 8008eea:	460c      	mov	r4, r1
 8008eec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ef0:	f000 f95a 	bl	80091a8 <_read_r>
 8008ef4:	2800      	cmp	r0, #0
 8008ef6:	bfab      	itete	ge
 8008ef8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008efa:	89a3      	ldrhlt	r3, [r4, #12]
 8008efc:	181b      	addge	r3, r3, r0
 8008efe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008f02:	bfac      	ite	ge
 8008f04:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008f06:	81a3      	strhlt	r3, [r4, #12]
 8008f08:	bd10      	pop	{r4, pc}

08008f0a <__swrite>:
 8008f0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f0e:	461f      	mov	r7, r3
 8008f10:	898b      	ldrh	r3, [r1, #12]
 8008f12:	05db      	lsls	r3, r3, #23
 8008f14:	4605      	mov	r5, r0
 8008f16:	460c      	mov	r4, r1
 8008f18:	4616      	mov	r6, r2
 8008f1a:	d505      	bpl.n	8008f28 <__swrite+0x1e>
 8008f1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f20:	2302      	movs	r3, #2
 8008f22:	2200      	movs	r2, #0
 8008f24:	f000 f92e 	bl	8009184 <_lseek_r>
 8008f28:	89a3      	ldrh	r3, [r4, #12]
 8008f2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f2e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008f32:	81a3      	strh	r3, [r4, #12]
 8008f34:	4632      	mov	r2, r6
 8008f36:	463b      	mov	r3, r7
 8008f38:	4628      	mov	r0, r5
 8008f3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f3e:	f000 b955 	b.w	80091ec <_write_r>

08008f42 <__sseek>:
 8008f42:	b510      	push	{r4, lr}
 8008f44:	460c      	mov	r4, r1
 8008f46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f4a:	f000 f91b 	bl	8009184 <_lseek_r>
 8008f4e:	1c43      	adds	r3, r0, #1
 8008f50:	89a3      	ldrh	r3, [r4, #12]
 8008f52:	bf15      	itete	ne
 8008f54:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008f56:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008f5a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008f5e:	81a3      	strheq	r3, [r4, #12]
 8008f60:	bf18      	it	ne
 8008f62:	81a3      	strhne	r3, [r4, #12]
 8008f64:	bd10      	pop	{r4, pc}

08008f66 <__sclose>:
 8008f66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f6a:	f000 b89d 	b.w	80090a8 <_close_r>

08008f6e <__swbuf_r>:
 8008f6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f70:	460e      	mov	r6, r1
 8008f72:	4614      	mov	r4, r2
 8008f74:	4605      	mov	r5, r0
 8008f76:	b118      	cbz	r0, 8008f80 <__swbuf_r+0x12>
 8008f78:	6a03      	ldr	r3, [r0, #32]
 8008f7a:	b90b      	cbnz	r3, 8008f80 <__swbuf_r+0x12>
 8008f7c:	f7ff ff0e 	bl	8008d9c <__sinit>
 8008f80:	69a3      	ldr	r3, [r4, #24]
 8008f82:	60a3      	str	r3, [r4, #8]
 8008f84:	89a3      	ldrh	r3, [r4, #12]
 8008f86:	071a      	lsls	r2, r3, #28
 8008f88:	d501      	bpl.n	8008f8e <__swbuf_r+0x20>
 8008f8a:	6923      	ldr	r3, [r4, #16]
 8008f8c:	b943      	cbnz	r3, 8008fa0 <__swbuf_r+0x32>
 8008f8e:	4621      	mov	r1, r4
 8008f90:	4628      	mov	r0, r5
 8008f92:	f000 f82b 	bl	8008fec <__swsetup_r>
 8008f96:	b118      	cbz	r0, 8008fa0 <__swbuf_r+0x32>
 8008f98:	f04f 37ff 	mov.w	r7, #4294967295
 8008f9c:	4638      	mov	r0, r7
 8008f9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008fa0:	6823      	ldr	r3, [r4, #0]
 8008fa2:	6922      	ldr	r2, [r4, #16]
 8008fa4:	1a98      	subs	r0, r3, r2
 8008fa6:	6963      	ldr	r3, [r4, #20]
 8008fa8:	b2f6      	uxtb	r6, r6
 8008faa:	4283      	cmp	r3, r0
 8008fac:	4637      	mov	r7, r6
 8008fae:	dc05      	bgt.n	8008fbc <__swbuf_r+0x4e>
 8008fb0:	4621      	mov	r1, r4
 8008fb2:	4628      	mov	r0, r5
 8008fb4:	f000 fd04 	bl	80099c0 <_fflush_r>
 8008fb8:	2800      	cmp	r0, #0
 8008fba:	d1ed      	bne.n	8008f98 <__swbuf_r+0x2a>
 8008fbc:	68a3      	ldr	r3, [r4, #8]
 8008fbe:	3b01      	subs	r3, #1
 8008fc0:	60a3      	str	r3, [r4, #8]
 8008fc2:	6823      	ldr	r3, [r4, #0]
 8008fc4:	1c5a      	adds	r2, r3, #1
 8008fc6:	6022      	str	r2, [r4, #0]
 8008fc8:	701e      	strb	r6, [r3, #0]
 8008fca:	6962      	ldr	r2, [r4, #20]
 8008fcc:	1c43      	adds	r3, r0, #1
 8008fce:	429a      	cmp	r2, r3
 8008fd0:	d004      	beq.n	8008fdc <__swbuf_r+0x6e>
 8008fd2:	89a3      	ldrh	r3, [r4, #12]
 8008fd4:	07db      	lsls	r3, r3, #31
 8008fd6:	d5e1      	bpl.n	8008f9c <__swbuf_r+0x2e>
 8008fd8:	2e0a      	cmp	r6, #10
 8008fda:	d1df      	bne.n	8008f9c <__swbuf_r+0x2e>
 8008fdc:	4621      	mov	r1, r4
 8008fde:	4628      	mov	r0, r5
 8008fe0:	f000 fcee 	bl	80099c0 <_fflush_r>
 8008fe4:	2800      	cmp	r0, #0
 8008fe6:	d0d9      	beq.n	8008f9c <__swbuf_r+0x2e>
 8008fe8:	e7d6      	b.n	8008f98 <__swbuf_r+0x2a>
	...

08008fec <__swsetup_r>:
 8008fec:	b538      	push	{r3, r4, r5, lr}
 8008fee:	4b29      	ldr	r3, [pc, #164]	@ (8009094 <__swsetup_r+0xa8>)
 8008ff0:	4605      	mov	r5, r0
 8008ff2:	6818      	ldr	r0, [r3, #0]
 8008ff4:	460c      	mov	r4, r1
 8008ff6:	b118      	cbz	r0, 8009000 <__swsetup_r+0x14>
 8008ff8:	6a03      	ldr	r3, [r0, #32]
 8008ffa:	b90b      	cbnz	r3, 8009000 <__swsetup_r+0x14>
 8008ffc:	f7ff fece 	bl	8008d9c <__sinit>
 8009000:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009004:	0719      	lsls	r1, r3, #28
 8009006:	d422      	bmi.n	800904e <__swsetup_r+0x62>
 8009008:	06da      	lsls	r2, r3, #27
 800900a:	d407      	bmi.n	800901c <__swsetup_r+0x30>
 800900c:	2209      	movs	r2, #9
 800900e:	602a      	str	r2, [r5, #0]
 8009010:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009014:	81a3      	strh	r3, [r4, #12]
 8009016:	f04f 30ff 	mov.w	r0, #4294967295
 800901a:	e033      	b.n	8009084 <__swsetup_r+0x98>
 800901c:	0758      	lsls	r0, r3, #29
 800901e:	d512      	bpl.n	8009046 <__swsetup_r+0x5a>
 8009020:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009022:	b141      	cbz	r1, 8009036 <__swsetup_r+0x4a>
 8009024:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009028:	4299      	cmp	r1, r3
 800902a:	d002      	beq.n	8009032 <__swsetup_r+0x46>
 800902c:	4628      	mov	r0, r5
 800902e:	f000 f92b 	bl	8009288 <_free_r>
 8009032:	2300      	movs	r3, #0
 8009034:	6363      	str	r3, [r4, #52]	@ 0x34
 8009036:	89a3      	ldrh	r3, [r4, #12]
 8009038:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800903c:	81a3      	strh	r3, [r4, #12]
 800903e:	2300      	movs	r3, #0
 8009040:	6063      	str	r3, [r4, #4]
 8009042:	6923      	ldr	r3, [r4, #16]
 8009044:	6023      	str	r3, [r4, #0]
 8009046:	89a3      	ldrh	r3, [r4, #12]
 8009048:	f043 0308 	orr.w	r3, r3, #8
 800904c:	81a3      	strh	r3, [r4, #12]
 800904e:	6923      	ldr	r3, [r4, #16]
 8009050:	b94b      	cbnz	r3, 8009066 <__swsetup_r+0x7a>
 8009052:	89a3      	ldrh	r3, [r4, #12]
 8009054:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009058:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800905c:	d003      	beq.n	8009066 <__swsetup_r+0x7a>
 800905e:	4621      	mov	r1, r4
 8009060:	4628      	mov	r0, r5
 8009062:	f000 fcfb 	bl	8009a5c <__smakebuf_r>
 8009066:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800906a:	f013 0201 	ands.w	r2, r3, #1
 800906e:	d00a      	beq.n	8009086 <__swsetup_r+0x9a>
 8009070:	2200      	movs	r2, #0
 8009072:	60a2      	str	r2, [r4, #8]
 8009074:	6962      	ldr	r2, [r4, #20]
 8009076:	4252      	negs	r2, r2
 8009078:	61a2      	str	r2, [r4, #24]
 800907a:	6922      	ldr	r2, [r4, #16]
 800907c:	b942      	cbnz	r2, 8009090 <__swsetup_r+0xa4>
 800907e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009082:	d1c5      	bne.n	8009010 <__swsetup_r+0x24>
 8009084:	bd38      	pop	{r3, r4, r5, pc}
 8009086:	0799      	lsls	r1, r3, #30
 8009088:	bf58      	it	pl
 800908a:	6962      	ldrpl	r2, [r4, #20]
 800908c:	60a2      	str	r2, [r4, #8]
 800908e:	e7f4      	b.n	800907a <__swsetup_r+0x8e>
 8009090:	2000      	movs	r0, #0
 8009092:	e7f7      	b.n	8009084 <__swsetup_r+0x98>
 8009094:	20000020 	.word	0x20000020

08009098 <memset>:
 8009098:	4402      	add	r2, r0
 800909a:	4603      	mov	r3, r0
 800909c:	4293      	cmp	r3, r2
 800909e:	d100      	bne.n	80090a2 <memset+0xa>
 80090a0:	4770      	bx	lr
 80090a2:	f803 1b01 	strb.w	r1, [r3], #1
 80090a6:	e7f9      	b.n	800909c <memset+0x4>

080090a8 <_close_r>:
 80090a8:	b538      	push	{r3, r4, r5, lr}
 80090aa:	4d06      	ldr	r5, [pc, #24]	@ (80090c4 <_close_r+0x1c>)
 80090ac:	2300      	movs	r3, #0
 80090ae:	4604      	mov	r4, r0
 80090b0:	4608      	mov	r0, r1
 80090b2:	602b      	str	r3, [r5, #0]
 80090b4:	f7f8 f9f3 	bl	800149e <_close>
 80090b8:	1c43      	adds	r3, r0, #1
 80090ba:	d102      	bne.n	80090c2 <_close_r+0x1a>
 80090bc:	682b      	ldr	r3, [r5, #0]
 80090be:	b103      	cbz	r3, 80090c2 <_close_r+0x1a>
 80090c0:	6023      	str	r3, [r4, #0]
 80090c2:	bd38      	pop	{r3, r4, r5, pc}
 80090c4:	20015068 	.word	0x20015068

080090c8 <_reclaim_reent>:
 80090c8:	4b2d      	ldr	r3, [pc, #180]	@ (8009180 <_reclaim_reent+0xb8>)
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	4283      	cmp	r3, r0
 80090ce:	b570      	push	{r4, r5, r6, lr}
 80090d0:	4604      	mov	r4, r0
 80090d2:	d053      	beq.n	800917c <_reclaim_reent+0xb4>
 80090d4:	69c3      	ldr	r3, [r0, #28]
 80090d6:	b31b      	cbz	r3, 8009120 <_reclaim_reent+0x58>
 80090d8:	68db      	ldr	r3, [r3, #12]
 80090da:	b163      	cbz	r3, 80090f6 <_reclaim_reent+0x2e>
 80090dc:	2500      	movs	r5, #0
 80090de:	69e3      	ldr	r3, [r4, #28]
 80090e0:	68db      	ldr	r3, [r3, #12]
 80090e2:	5959      	ldr	r1, [r3, r5]
 80090e4:	b9b1      	cbnz	r1, 8009114 <_reclaim_reent+0x4c>
 80090e6:	3504      	adds	r5, #4
 80090e8:	2d80      	cmp	r5, #128	@ 0x80
 80090ea:	d1f8      	bne.n	80090de <_reclaim_reent+0x16>
 80090ec:	69e3      	ldr	r3, [r4, #28]
 80090ee:	4620      	mov	r0, r4
 80090f0:	68d9      	ldr	r1, [r3, #12]
 80090f2:	f000 f8c9 	bl	8009288 <_free_r>
 80090f6:	69e3      	ldr	r3, [r4, #28]
 80090f8:	6819      	ldr	r1, [r3, #0]
 80090fa:	b111      	cbz	r1, 8009102 <_reclaim_reent+0x3a>
 80090fc:	4620      	mov	r0, r4
 80090fe:	f000 f8c3 	bl	8009288 <_free_r>
 8009102:	69e3      	ldr	r3, [r4, #28]
 8009104:	689d      	ldr	r5, [r3, #8]
 8009106:	b15d      	cbz	r5, 8009120 <_reclaim_reent+0x58>
 8009108:	4629      	mov	r1, r5
 800910a:	4620      	mov	r0, r4
 800910c:	682d      	ldr	r5, [r5, #0]
 800910e:	f000 f8bb 	bl	8009288 <_free_r>
 8009112:	e7f8      	b.n	8009106 <_reclaim_reent+0x3e>
 8009114:	680e      	ldr	r6, [r1, #0]
 8009116:	4620      	mov	r0, r4
 8009118:	f000 f8b6 	bl	8009288 <_free_r>
 800911c:	4631      	mov	r1, r6
 800911e:	e7e1      	b.n	80090e4 <_reclaim_reent+0x1c>
 8009120:	6961      	ldr	r1, [r4, #20]
 8009122:	b111      	cbz	r1, 800912a <_reclaim_reent+0x62>
 8009124:	4620      	mov	r0, r4
 8009126:	f000 f8af 	bl	8009288 <_free_r>
 800912a:	69e1      	ldr	r1, [r4, #28]
 800912c:	b111      	cbz	r1, 8009134 <_reclaim_reent+0x6c>
 800912e:	4620      	mov	r0, r4
 8009130:	f000 f8aa 	bl	8009288 <_free_r>
 8009134:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009136:	b111      	cbz	r1, 800913e <_reclaim_reent+0x76>
 8009138:	4620      	mov	r0, r4
 800913a:	f000 f8a5 	bl	8009288 <_free_r>
 800913e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009140:	b111      	cbz	r1, 8009148 <_reclaim_reent+0x80>
 8009142:	4620      	mov	r0, r4
 8009144:	f000 f8a0 	bl	8009288 <_free_r>
 8009148:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800914a:	b111      	cbz	r1, 8009152 <_reclaim_reent+0x8a>
 800914c:	4620      	mov	r0, r4
 800914e:	f000 f89b 	bl	8009288 <_free_r>
 8009152:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009154:	b111      	cbz	r1, 800915c <_reclaim_reent+0x94>
 8009156:	4620      	mov	r0, r4
 8009158:	f000 f896 	bl	8009288 <_free_r>
 800915c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800915e:	b111      	cbz	r1, 8009166 <_reclaim_reent+0x9e>
 8009160:	4620      	mov	r0, r4
 8009162:	f000 f891 	bl	8009288 <_free_r>
 8009166:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009168:	b111      	cbz	r1, 8009170 <_reclaim_reent+0xa8>
 800916a:	4620      	mov	r0, r4
 800916c:	f000 f88c 	bl	8009288 <_free_r>
 8009170:	6a23      	ldr	r3, [r4, #32]
 8009172:	b11b      	cbz	r3, 800917c <_reclaim_reent+0xb4>
 8009174:	4620      	mov	r0, r4
 8009176:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800917a:	4718      	bx	r3
 800917c:	bd70      	pop	{r4, r5, r6, pc}
 800917e:	bf00      	nop
 8009180:	20000020 	.word	0x20000020

08009184 <_lseek_r>:
 8009184:	b538      	push	{r3, r4, r5, lr}
 8009186:	4d07      	ldr	r5, [pc, #28]	@ (80091a4 <_lseek_r+0x20>)
 8009188:	4604      	mov	r4, r0
 800918a:	4608      	mov	r0, r1
 800918c:	4611      	mov	r1, r2
 800918e:	2200      	movs	r2, #0
 8009190:	602a      	str	r2, [r5, #0]
 8009192:	461a      	mov	r2, r3
 8009194:	f7f8 f98d 	bl	80014b2 <_lseek>
 8009198:	1c43      	adds	r3, r0, #1
 800919a:	d102      	bne.n	80091a2 <_lseek_r+0x1e>
 800919c:	682b      	ldr	r3, [r5, #0]
 800919e:	b103      	cbz	r3, 80091a2 <_lseek_r+0x1e>
 80091a0:	6023      	str	r3, [r4, #0]
 80091a2:	bd38      	pop	{r3, r4, r5, pc}
 80091a4:	20015068 	.word	0x20015068

080091a8 <_read_r>:
 80091a8:	b538      	push	{r3, r4, r5, lr}
 80091aa:	4d07      	ldr	r5, [pc, #28]	@ (80091c8 <_read_r+0x20>)
 80091ac:	4604      	mov	r4, r0
 80091ae:	4608      	mov	r0, r1
 80091b0:	4611      	mov	r1, r2
 80091b2:	2200      	movs	r2, #0
 80091b4:	602a      	str	r2, [r5, #0]
 80091b6:	461a      	mov	r2, r3
 80091b8:	f7f8 f964 	bl	8001484 <_read>
 80091bc:	1c43      	adds	r3, r0, #1
 80091be:	d102      	bne.n	80091c6 <_read_r+0x1e>
 80091c0:	682b      	ldr	r3, [r5, #0]
 80091c2:	b103      	cbz	r3, 80091c6 <_read_r+0x1e>
 80091c4:	6023      	str	r3, [r4, #0]
 80091c6:	bd38      	pop	{r3, r4, r5, pc}
 80091c8:	20015068 	.word	0x20015068

080091cc <_sbrk_r>:
 80091cc:	b538      	push	{r3, r4, r5, lr}
 80091ce:	4d06      	ldr	r5, [pc, #24]	@ (80091e8 <_sbrk_r+0x1c>)
 80091d0:	2300      	movs	r3, #0
 80091d2:	4604      	mov	r4, r0
 80091d4:	4608      	mov	r0, r1
 80091d6:	602b      	str	r3, [r5, #0]
 80091d8:	f7f8 f96e 	bl	80014b8 <_sbrk>
 80091dc:	1c43      	adds	r3, r0, #1
 80091de:	d102      	bne.n	80091e6 <_sbrk_r+0x1a>
 80091e0:	682b      	ldr	r3, [r5, #0]
 80091e2:	b103      	cbz	r3, 80091e6 <_sbrk_r+0x1a>
 80091e4:	6023      	str	r3, [r4, #0]
 80091e6:	bd38      	pop	{r3, r4, r5, pc}
 80091e8:	20015068 	.word	0x20015068

080091ec <_write_r>:
 80091ec:	b538      	push	{r3, r4, r5, lr}
 80091ee:	4d07      	ldr	r5, [pc, #28]	@ (800920c <_write_r+0x20>)
 80091f0:	4604      	mov	r4, r0
 80091f2:	4608      	mov	r0, r1
 80091f4:	4611      	mov	r1, r2
 80091f6:	2200      	movs	r2, #0
 80091f8:	602a      	str	r2, [r5, #0]
 80091fa:	461a      	mov	r2, r3
 80091fc:	f7f7 fdd8 	bl	8000db0 <_write>
 8009200:	1c43      	adds	r3, r0, #1
 8009202:	d102      	bne.n	800920a <_write_r+0x1e>
 8009204:	682b      	ldr	r3, [r5, #0]
 8009206:	b103      	cbz	r3, 800920a <_write_r+0x1e>
 8009208:	6023      	str	r3, [r4, #0]
 800920a:	bd38      	pop	{r3, r4, r5, pc}
 800920c:	20015068 	.word	0x20015068

08009210 <__errno>:
 8009210:	4b01      	ldr	r3, [pc, #4]	@ (8009218 <__errno+0x8>)
 8009212:	6818      	ldr	r0, [r3, #0]
 8009214:	4770      	bx	lr
 8009216:	bf00      	nop
 8009218:	20000020 	.word	0x20000020

0800921c <__libc_init_array>:
 800921c:	b570      	push	{r4, r5, r6, lr}
 800921e:	4d0d      	ldr	r5, [pc, #52]	@ (8009254 <__libc_init_array+0x38>)
 8009220:	4c0d      	ldr	r4, [pc, #52]	@ (8009258 <__libc_init_array+0x3c>)
 8009222:	1b64      	subs	r4, r4, r5
 8009224:	10a4      	asrs	r4, r4, #2
 8009226:	2600      	movs	r6, #0
 8009228:	42a6      	cmp	r6, r4
 800922a:	d109      	bne.n	8009240 <__libc_init_array+0x24>
 800922c:	4d0b      	ldr	r5, [pc, #44]	@ (800925c <__libc_init_array+0x40>)
 800922e:	4c0c      	ldr	r4, [pc, #48]	@ (8009260 <__libc_init_array+0x44>)
 8009230:	f000 fc72 	bl	8009b18 <_init>
 8009234:	1b64      	subs	r4, r4, r5
 8009236:	10a4      	asrs	r4, r4, #2
 8009238:	2600      	movs	r6, #0
 800923a:	42a6      	cmp	r6, r4
 800923c:	d105      	bne.n	800924a <__libc_init_array+0x2e>
 800923e:	bd70      	pop	{r4, r5, r6, pc}
 8009240:	f855 3b04 	ldr.w	r3, [r5], #4
 8009244:	4798      	blx	r3
 8009246:	3601      	adds	r6, #1
 8009248:	e7ee      	b.n	8009228 <__libc_init_array+0xc>
 800924a:	f855 3b04 	ldr.w	r3, [r5], #4
 800924e:	4798      	blx	r3
 8009250:	3601      	adds	r6, #1
 8009252:	e7f2      	b.n	800923a <__libc_init_array+0x1e>
 8009254:	0800a10c 	.word	0x0800a10c
 8009258:	0800a10c 	.word	0x0800a10c
 800925c:	0800a10c 	.word	0x0800a10c
 8009260:	0800a110 	.word	0x0800a110

08009264 <__retarget_lock_init_recursive>:
 8009264:	4770      	bx	lr

08009266 <__retarget_lock_acquire_recursive>:
 8009266:	4770      	bx	lr

08009268 <__retarget_lock_release_recursive>:
 8009268:	4770      	bx	lr

0800926a <memcpy>:
 800926a:	440a      	add	r2, r1
 800926c:	4291      	cmp	r1, r2
 800926e:	f100 33ff 	add.w	r3, r0, #4294967295
 8009272:	d100      	bne.n	8009276 <memcpy+0xc>
 8009274:	4770      	bx	lr
 8009276:	b510      	push	{r4, lr}
 8009278:	f811 4b01 	ldrb.w	r4, [r1], #1
 800927c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009280:	4291      	cmp	r1, r2
 8009282:	d1f9      	bne.n	8009278 <memcpy+0xe>
 8009284:	bd10      	pop	{r4, pc}
	...

08009288 <_free_r>:
 8009288:	b538      	push	{r3, r4, r5, lr}
 800928a:	4605      	mov	r5, r0
 800928c:	2900      	cmp	r1, #0
 800928e:	d041      	beq.n	8009314 <_free_r+0x8c>
 8009290:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009294:	1f0c      	subs	r4, r1, #4
 8009296:	2b00      	cmp	r3, #0
 8009298:	bfb8      	it	lt
 800929a:	18e4      	addlt	r4, r4, r3
 800929c:	f7ff fce6 	bl	8008c6c <__malloc_lock>
 80092a0:	4a1d      	ldr	r2, [pc, #116]	@ (8009318 <_free_r+0x90>)
 80092a2:	6813      	ldr	r3, [r2, #0]
 80092a4:	b933      	cbnz	r3, 80092b4 <_free_r+0x2c>
 80092a6:	6063      	str	r3, [r4, #4]
 80092a8:	6014      	str	r4, [r2, #0]
 80092aa:	4628      	mov	r0, r5
 80092ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80092b0:	f7ff bce2 	b.w	8008c78 <__malloc_unlock>
 80092b4:	42a3      	cmp	r3, r4
 80092b6:	d908      	bls.n	80092ca <_free_r+0x42>
 80092b8:	6820      	ldr	r0, [r4, #0]
 80092ba:	1821      	adds	r1, r4, r0
 80092bc:	428b      	cmp	r3, r1
 80092be:	bf01      	itttt	eq
 80092c0:	6819      	ldreq	r1, [r3, #0]
 80092c2:	685b      	ldreq	r3, [r3, #4]
 80092c4:	1809      	addeq	r1, r1, r0
 80092c6:	6021      	streq	r1, [r4, #0]
 80092c8:	e7ed      	b.n	80092a6 <_free_r+0x1e>
 80092ca:	461a      	mov	r2, r3
 80092cc:	685b      	ldr	r3, [r3, #4]
 80092ce:	b10b      	cbz	r3, 80092d4 <_free_r+0x4c>
 80092d0:	42a3      	cmp	r3, r4
 80092d2:	d9fa      	bls.n	80092ca <_free_r+0x42>
 80092d4:	6811      	ldr	r1, [r2, #0]
 80092d6:	1850      	adds	r0, r2, r1
 80092d8:	42a0      	cmp	r0, r4
 80092da:	d10b      	bne.n	80092f4 <_free_r+0x6c>
 80092dc:	6820      	ldr	r0, [r4, #0]
 80092de:	4401      	add	r1, r0
 80092e0:	1850      	adds	r0, r2, r1
 80092e2:	4283      	cmp	r3, r0
 80092e4:	6011      	str	r1, [r2, #0]
 80092e6:	d1e0      	bne.n	80092aa <_free_r+0x22>
 80092e8:	6818      	ldr	r0, [r3, #0]
 80092ea:	685b      	ldr	r3, [r3, #4]
 80092ec:	6053      	str	r3, [r2, #4]
 80092ee:	4408      	add	r0, r1
 80092f0:	6010      	str	r0, [r2, #0]
 80092f2:	e7da      	b.n	80092aa <_free_r+0x22>
 80092f4:	d902      	bls.n	80092fc <_free_r+0x74>
 80092f6:	230c      	movs	r3, #12
 80092f8:	602b      	str	r3, [r5, #0]
 80092fa:	e7d6      	b.n	80092aa <_free_r+0x22>
 80092fc:	6820      	ldr	r0, [r4, #0]
 80092fe:	1821      	adds	r1, r4, r0
 8009300:	428b      	cmp	r3, r1
 8009302:	bf04      	itt	eq
 8009304:	6819      	ldreq	r1, [r3, #0]
 8009306:	685b      	ldreq	r3, [r3, #4]
 8009308:	6063      	str	r3, [r4, #4]
 800930a:	bf04      	itt	eq
 800930c:	1809      	addeq	r1, r1, r0
 800930e:	6021      	streq	r1, [r4, #0]
 8009310:	6054      	str	r4, [r2, #4]
 8009312:	e7ca      	b.n	80092aa <_free_r+0x22>
 8009314:	bd38      	pop	{r3, r4, r5, pc}
 8009316:	bf00      	nop
 8009318:	20014f28 	.word	0x20014f28

0800931c <__sfputc_r>:
 800931c:	6893      	ldr	r3, [r2, #8]
 800931e:	3b01      	subs	r3, #1
 8009320:	2b00      	cmp	r3, #0
 8009322:	b410      	push	{r4}
 8009324:	6093      	str	r3, [r2, #8]
 8009326:	da08      	bge.n	800933a <__sfputc_r+0x1e>
 8009328:	6994      	ldr	r4, [r2, #24]
 800932a:	42a3      	cmp	r3, r4
 800932c:	db01      	blt.n	8009332 <__sfputc_r+0x16>
 800932e:	290a      	cmp	r1, #10
 8009330:	d103      	bne.n	800933a <__sfputc_r+0x1e>
 8009332:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009336:	f7ff be1a 	b.w	8008f6e <__swbuf_r>
 800933a:	6813      	ldr	r3, [r2, #0]
 800933c:	1c58      	adds	r0, r3, #1
 800933e:	6010      	str	r0, [r2, #0]
 8009340:	7019      	strb	r1, [r3, #0]
 8009342:	4608      	mov	r0, r1
 8009344:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009348:	4770      	bx	lr

0800934a <__sfputs_r>:
 800934a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800934c:	4606      	mov	r6, r0
 800934e:	460f      	mov	r7, r1
 8009350:	4614      	mov	r4, r2
 8009352:	18d5      	adds	r5, r2, r3
 8009354:	42ac      	cmp	r4, r5
 8009356:	d101      	bne.n	800935c <__sfputs_r+0x12>
 8009358:	2000      	movs	r0, #0
 800935a:	e007      	b.n	800936c <__sfputs_r+0x22>
 800935c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009360:	463a      	mov	r2, r7
 8009362:	4630      	mov	r0, r6
 8009364:	f7ff ffda 	bl	800931c <__sfputc_r>
 8009368:	1c43      	adds	r3, r0, #1
 800936a:	d1f3      	bne.n	8009354 <__sfputs_r+0xa>
 800936c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009370 <_vfiprintf_r>:
 8009370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009374:	460d      	mov	r5, r1
 8009376:	b09d      	sub	sp, #116	@ 0x74
 8009378:	4614      	mov	r4, r2
 800937a:	4698      	mov	r8, r3
 800937c:	4606      	mov	r6, r0
 800937e:	b118      	cbz	r0, 8009388 <_vfiprintf_r+0x18>
 8009380:	6a03      	ldr	r3, [r0, #32]
 8009382:	b90b      	cbnz	r3, 8009388 <_vfiprintf_r+0x18>
 8009384:	f7ff fd0a 	bl	8008d9c <__sinit>
 8009388:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800938a:	07d9      	lsls	r1, r3, #31
 800938c:	d405      	bmi.n	800939a <_vfiprintf_r+0x2a>
 800938e:	89ab      	ldrh	r3, [r5, #12]
 8009390:	059a      	lsls	r2, r3, #22
 8009392:	d402      	bmi.n	800939a <_vfiprintf_r+0x2a>
 8009394:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009396:	f7ff ff66 	bl	8009266 <__retarget_lock_acquire_recursive>
 800939a:	89ab      	ldrh	r3, [r5, #12]
 800939c:	071b      	lsls	r3, r3, #28
 800939e:	d501      	bpl.n	80093a4 <_vfiprintf_r+0x34>
 80093a0:	692b      	ldr	r3, [r5, #16]
 80093a2:	b99b      	cbnz	r3, 80093cc <_vfiprintf_r+0x5c>
 80093a4:	4629      	mov	r1, r5
 80093a6:	4630      	mov	r0, r6
 80093a8:	f7ff fe20 	bl	8008fec <__swsetup_r>
 80093ac:	b170      	cbz	r0, 80093cc <_vfiprintf_r+0x5c>
 80093ae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80093b0:	07dc      	lsls	r4, r3, #31
 80093b2:	d504      	bpl.n	80093be <_vfiprintf_r+0x4e>
 80093b4:	f04f 30ff 	mov.w	r0, #4294967295
 80093b8:	b01d      	add	sp, #116	@ 0x74
 80093ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093be:	89ab      	ldrh	r3, [r5, #12]
 80093c0:	0598      	lsls	r0, r3, #22
 80093c2:	d4f7      	bmi.n	80093b4 <_vfiprintf_r+0x44>
 80093c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80093c6:	f7ff ff4f 	bl	8009268 <__retarget_lock_release_recursive>
 80093ca:	e7f3      	b.n	80093b4 <_vfiprintf_r+0x44>
 80093cc:	2300      	movs	r3, #0
 80093ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80093d0:	2320      	movs	r3, #32
 80093d2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80093d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80093da:	2330      	movs	r3, #48	@ 0x30
 80093dc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800958c <_vfiprintf_r+0x21c>
 80093e0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80093e4:	f04f 0901 	mov.w	r9, #1
 80093e8:	4623      	mov	r3, r4
 80093ea:	469a      	mov	sl, r3
 80093ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80093f0:	b10a      	cbz	r2, 80093f6 <_vfiprintf_r+0x86>
 80093f2:	2a25      	cmp	r2, #37	@ 0x25
 80093f4:	d1f9      	bne.n	80093ea <_vfiprintf_r+0x7a>
 80093f6:	ebba 0b04 	subs.w	fp, sl, r4
 80093fa:	d00b      	beq.n	8009414 <_vfiprintf_r+0xa4>
 80093fc:	465b      	mov	r3, fp
 80093fe:	4622      	mov	r2, r4
 8009400:	4629      	mov	r1, r5
 8009402:	4630      	mov	r0, r6
 8009404:	f7ff ffa1 	bl	800934a <__sfputs_r>
 8009408:	3001      	adds	r0, #1
 800940a:	f000 80a7 	beq.w	800955c <_vfiprintf_r+0x1ec>
 800940e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009410:	445a      	add	r2, fp
 8009412:	9209      	str	r2, [sp, #36]	@ 0x24
 8009414:	f89a 3000 	ldrb.w	r3, [sl]
 8009418:	2b00      	cmp	r3, #0
 800941a:	f000 809f 	beq.w	800955c <_vfiprintf_r+0x1ec>
 800941e:	2300      	movs	r3, #0
 8009420:	f04f 32ff 	mov.w	r2, #4294967295
 8009424:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009428:	f10a 0a01 	add.w	sl, sl, #1
 800942c:	9304      	str	r3, [sp, #16]
 800942e:	9307      	str	r3, [sp, #28]
 8009430:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009434:	931a      	str	r3, [sp, #104]	@ 0x68
 8009436:	4654      	mov	r4, sl
 8009438:	2205      	movs	r2, #5
 800943a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800943e:	4853      	ldr	r0, [pc, #332]	@ (800958c <_vfiprintf_r+0x21c>)
 8009440:	f7f6 fefe 	bl	8000240 <memchr>
 8009444:	9a04      	ldr	r2, [sp, #16]
 8009446:	b9d8      	cbnz	r0, 8009480 <_vfiprintf_r+0x110>
 8009448:	06d1      	lsls	r1, r2, #27
 800944a:	bf44      	itt	mi
 800944c:	2320      	movmi	r3, #32
 800944e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009452:	0713      	lsls	r3, r2, #28
 8009454:	bf44      	itt	mi
 8009456:	232b      	movmi	r3, #43	@ 0x2b
 8009458:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800945c:	f89a 3000 	ldrb.w	r3, [sl]
 8009460:	2b2a      	cmp	r3, #42	@ 0x2a
 8009462:	d015      	beq.n	8009490 <_vfiprintf_r+0x120>
 8009464:	9a07      	ldr	r2, [sp, #28]
 8009466:	4654      	mov	r4, sl
 8009468:	2000      	movs	r0, #0
 800946a:	f04f 0c0a 	mov.w	ip, #10
 800946e:	4621      	mov	r1, r4
 8009470:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009474:	3b30      	subs	r3, #48	@ 0x30
 8009476:	2b09      	cmp	r3, #9
 8009478:	d94b      	bls.n	8009512 <_vfiprintf_r+0x1a2>
 800947a:	b1b0      	cbz	r0, 80094aa <_vfiprintf_r+0x13a>
 800947c:	9207      	str	r2, [sp, #28]
 800947e:	e014      	b.n	80094aa <_vfiprintf_r+0x13a>
 8009480:	eba0 0308 	sub.w	r3, r0, r8
 8009484:	fa09 f303 	lsl.w	r3, r9, r3
 8009488:	4313      	orrs	r3, r2
 800948a:	9304      	str	r3, [sp, #16]
 800948c:	46a2      	mov	sl, r4
 800948e:	e7d2      	b.n	8009436 <_vfiprintf_r+0xc6>
 8009490:	9b03      	ldr	r3, [sp, #12]
 8009492:	1d19      	adds	r1, r3, #4
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	9103      	str	r1, [sp, #12]
 8009498:	2b00      	cmp	r3, #0
 800949a:	bfbb      	ittet	lt
 800949c:	425b      	neglt	r3, r3
 800949e:	f042 0202 	orrlt.w	r2, r2, #2
 80094a2:	9307      	strge	r3, [sp, #28]
 80094a4:	9307      	strlt	r3, [sp, #28]
 80094a6:	bfb8      	it	lt
 80094a8:	9204      	strlt	r2, [sp, #16]
 80094aa:	7823      	ldrb	r3, [r4, #0]
 80094ac:	2b2e      	cmp	r3, #46	@ 0x2e
 80094ae:	d10a      	bne.n	80094c6 <_vfiprintf_r+0x156>
 80094b0:	7863      	ldrb	r3, [r4, #1]
 80094b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80094b4:	d132      	bne.n	800951c <_vfiprintf_r+0x1ac>
 80094b6:	9b03      	ldr	r3, [sp, #12]
 80094b8:	1d1a      	adds	r2, r3, #4
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	9203      	str	r2, [sp, #12]
 80094be:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80094c2:	3402      	adds	r4, #2
 80094c4:	9305      	str	r3, [sp, #20]
 80094c6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800959c <_vfiprintf_r+0x22c>
 80094ca:	7821      	ldrb	r1, [r4, #0]
 80094cc:	2203      	movs	r2, #3
 80094ce:	4650      	mov	r0, sl
 80094d0:	f7f6 feb6 	bl	8000240 <memchr>
 80094d4:	b138      	cbz	r0, 80094e6 <_vfiprintf_r+0x176>
 80094d6:	9b04      	ldr	r3, [sp, #16]
 80094d8:	eba0 000a 	sub.w	r0, r0, sl
 80094dc:	2240      	movs	r2, #64	@ 0x40
 80094de:	4082      	lsls	r2, r0
 80094e0:	4313      	orrs	r3, r2
 80094e2:	3401      	adds	r4, #1
 80094e4:	9304      	str	r3, [sp, #16]
 80094e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094ea:	4829      	ldr	r0, [pc, #164]	@ (8009590 <_vfiprintf_r+0x220>)
 80094ec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80094f0:	2206      	movs	r2, #6
 80094f2:	f7f6 fea5 	bl	8000240 <memchr>
 80094f6:	2800      	cmp	r0, #0
 80094f8:	d03f      	beq.n	800957a <_vfiprintf_r+0x20a>
 80094fa:	4b26      	ldr	r3, [pc, #152]	@ (8009594 <_vfiprintf_r+0x224>)
 80094fc:	bb1b      	cbnz	r3, 8009546 <_vfiprintf_r+0x1d6>
 80094fe:	9b03      	ldr	r3, [sp, #12]
 8009500:	3307      	adds	r3, #7
 8009502:	f023 0307 	bic.w	r3, r3, #7
 8009506:	3308      	adds	r3, #8
 8009508:	9303      	str	r3, [sp, #12]
 800950a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800950c:	443b      	add	r3, r7
 800950e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009510:	e76a      	b.n	80093e8 <_vfiprintf_r+0x78>
 8009512:	fb0c 3202 	mla	r2, ip, r2, r3
 8009516:	460c      	mov	r4, r1
 8009518:	2001      	movs	r0, #1
 800951a:	e7a8      	b.n	800946e <_vfiprintf_r+0xfe>
 800951c:	2300      	movs	r3, #0
 800951e:	3401      	adds	r4, #1
 8009520:	9305      	str	r3, [sp, #20]
 8009522:	4619      	mov	r1, r3
 8009524:	f04f 0c0a 	mov.w	ip, #10
 8009528:	4620      	mov	r0, r4
 800952a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800952e:	3a30      	subs	r2, #48	@ 0x30
 8009530:	2a09      	cmp	r2, #9
 8009532:	d903      	bls.n	800953c <_vfiprintf_r+0x1cc>
 8009534:	2b00      	cmp	r3, #0
 8009536:	d0c6      	beq.n	80094c6 <_vfiprintf_r+0x156>
 8009538:	9105      	str	r1, [sp, #20]
 800953a:	e7c4      	b.n	80094c6 <_vfiprintf_r+0x156>
 800953c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009540:	4604      	mov	r4, r0
 8009542:	2301      	movs	r3, #1
 8009544:	e7f0      	b.n	8009528 <_vfiprintf_r+0x1b8>
 8009546:	ab03      	add	r3, sp, #12
 8009548:	9300      	str	r3, [sp, #0]
 800954a:	462a      	mov	r2, r5
 800954c:	4b12      	ldr	r3, [pc, #72]	@ (8009598 <_vfiprintf_r+0x228>)
 800954e:	a904      	add	r1, sp, #16
 8009550:	4630      	mov	r0, r6
 8009552:	f3af 8000 	nop.w
 8009556:	4607      	mov	r7, r0
 8009558:	1c78      	adds	r0, r7, #1
 800955a:	d1d6      	bne.n	800950a <_vfiprintf_r+0x19a>
 800955c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800955e:	07d9      	lsls	r1, r3, #31
 8009560:	d405      	bmi.n	800956e <_vfiprintf_r+0x1fe>
 8009562:	89ab      	ldrh	r3, [r5, #12]
 8009564:	059a      	lsls	r2, r3, #22
 8009566:	d402      	bmi.n	800956e <_vfiprintf_r+0x1fe>
 8009568:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800956a:	f7ff fe7d 	bl	8009268 <__retarget_lock_release_recursive>
 800956e:	89ab      	ldrh	r3, [r5, #12]
 8009570:	065b      	lsls	r3, r3, #25
 8009572:	f53f af1f 	bmi.w	80093b4 <_vfiprintf_r+0x44>
 8009576:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009578:	e71e      	b.n	80093b8 <_vfiprintf_r+0x48>
 800957a:	ab03      	add	r3, sp, #12
 800957c:	9300      	str	r3, [sp, #0]
 800957e:	462a      	mov	r2, r5
 8009580:	4b05      	ldr	r3, [pc, #20]	@ (8009598 <_vfiprintf_r+0x228>)
 8009582:	a904      	add	r1, sp, #16
 8009584:	4630      	mov	r0, r6
 8009586:	f000 f879 	bl	800967c <_printf_i>
 800958a:	e7e4      	b.n	8009556 <_vfiprintf_r+0x1e6>
 800958c:	0800a0d0 	.word	0x0800a0d0
 8009590:	0800a0da 	.word	0x0800a0da
 8009594:	00000000 	.word	0x00000000
 8009598:	0800934b 	.word	0x0800934b
 800959c:	0800a0d6 	.word	0x0800a0d6

080095a0 <_printf_common>:
 80095a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095a4:	4616      	mov	r6, r2
 80095a6:	4698      	mov	r8, r3
 80095a8:	688a      	ldr	r2, [r1, #8]
 80095aa:	690b      	ldr	r3, [r1, #16]
 80095ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80095b0:	4293      	cmp	r3, r2
 80095b2:	bfb8      	it	lt
 80095b4:	4613      	movlt	r3, r2
 80095b6:	6033      	str	r3, [r6, #0]
 80095b8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80095bc:	4607      	mov	r7, r0
 80095be:	460c      	mov	r4, r1
 80095c0:	b10a      	cbz	r2, 80095c6 <_printf_common+0x26>
 80095c2:	3301      	adds	r3, #1
 80095c4:	6033      	str	r3, [r6, #0]
 80095c6:	6823      	ldr	r3, [r4, #0]
 80095c8:	0699      	lsls	r1, r3, #26
 80095ca:	bf42      	ittt	mi
 80095cc:	6833      	ldrmi	r3, [r6, #0]
 80095ce:	3302      	addmi	r3, #2
 80095d0:	6033      	strmi	r3, [r6, #0]
 80095d2:	6825      	ldr	r5, [r4, #0]
 80095d4:	f015 0506 	ands.w	r5, r5, #6
 80095d8:	d106      	bne.n	80095e8 <_printf_common+0x48>
 80095da:	f104 0a19 	add.w	sl, r4, #25
 80095de:	68e3      	ldr	r3, [r4, #12]
 80095e0:	6832      	ldr	r2, [r6, #0]
 80095e2:	1a9b      	subs	r3, r3, r2
 80095e4:	42ab      	cmp	r3, r5
 80095e6:	dc26      	bgt.n	8009636 <_printf_common+0x96>
 80095e8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80095ec:	6822      	ldr	r2, [r4, #0]
 80095ee:	3b00      	subs	r3, #0
 80095f0:	bf18      	it	ne
 80095f2:	2301      	movne	r3, #1
 80095f4:	0692      	lsls	r2, r2, #26
 80095f6:	d42b      	bmi.n	8009650 <_printf_common+0xb0>
 80095f8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80095fc:	4641      	mov	r1, r8
 80095fe:	4638      	mov	r0, r7
 8009600:	47c8      	blx	r9
 8009602:	3001      	adds	r0, #1
 8009604:	d01e      	beq.n	8009644 <_printf_common+0xa4>
 8009606:	6823      	ldr	r3, [r4, #0]
 8009608:	6922      	ldr	r2, [r4, #16]
 800960a:	f003 0306 	and.w	r3, r3, #6
 800960e:	2b04      	cmp	r3, #4
 8009610:	bf02      	ittt	eq
 8009612:	68e5      	ldreq	r5, [r4, #12]
 8009614:	6833      	ldreq	r3, [r6, #0]
 8009616:	1aed      	subeq	r5, r5, r3
 8009618:	68a3      	ldr	r3, [r4, #8]
 800961a:	bf0c      	ite	eq
 800961c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009620:	2500      	movne	r5, #0
 8009622:	4293      	cmp	r3, r2
 8009624:	bfc4      	itt	gt
 8009626:	1a9b      	subgt	r3, r3, r2
 8009628:	18ed      	addgt	r5, r5, r3
 800962a:	2600      	movs	r6, #0
 800962c:	341a      	adds	r4, #26
 800962e:	42b5      	cmp	r5, r6
 8009630:	d11a      	bne.n	8009668 <_printf_common+0xc8>
 8009632:	2000      	movs	r0, #0
 8009634:	e008      	b.n	8009648 <_printf_common+0xa8>
 8009636:	2301      	movs	r3, #1
 8009638:	4652      	mov	r2, sl
 800963a:	4641      	mov	r1, r8
 800963c:	4638      	mov	r0, r7
 800963e:	47c8      	blx	r9
 8009640:	3001      	adds	r0, #1
 8009642:	d103      	bne.n	800964c <_printf_common+0xac>
 8009644:	f04f 30ff 	mov.w	r0, #4294967295
 8009648:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800964c:	3501      	adds	r5, #1
 800964e:	e7c6      	b.n	80095de <_printf_common+0x3e>
 8009650:	18e1      	adds	r1, r4, r3
 8009652:	1c5a      	adds	r2, r3, #1
 8009654:	2030      	movs	r0, #48	@ 0x30
 8009656:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800965a:	4422      	add	r2, r4
 800965c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009660:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009664:	3302      	adds	r3, #2
 8009666:	e7c7      	b.n	80095f8 <_printf_common+0x58>
 8009668:	2301      	movs	r3, #1
 800966a:	4622      	mov	r2, r4
 800966c:	4641      	mov	r1, r8
 800966e:	4638      	mov	r0, r7
 8009670:	47c8      	blx	r9
 8009672:	3001      	adds	r0, #1
 8009674:	d0e6      	beq.n	8009644 <_printf_common+0xa4>
 8009676:	3601      	adds	r6, #1
 8009678:	e7d9      	b.n	800962e <_printf_common+0x8e>
	...

0800967c <_printf_i>:
 800967c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009680:	7e0f      	ldrb	r7, [r1, #24]
 8009682:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009684:	2f78      	cmp	r7, #120	@ 0x78
 8009686:	4691      	mov	r9, r2
 8009688:	4680      	mov	r8, r0
 800968a:	460c      	mov	r4, r1
 800968c:	469a      	mov	sl, r3
 800968e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009692:	d807      	bhi.n	80096a4 <_printf_i+0x28>
 8009694:	2f62      	cmp	r7, #98	@ 0x62
 8009696:	d80a      	bhi.n	80096ae <_printf_i+0x32>
 8009698:	2f00      	cmp	r7, #0
 800969a:	f000 80d1 	beq.w	8009840 <_printf_i+0x1c4>
 800969e:	2f58      	cmp	r7, #88	@ 0x58
 80096a0:	f000 80b8 	beq.w	8009814 <_printf_i+0x198>
 80096a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80096a8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80096ac:	e03a      	b.n	8009724 <_printf_i+0xa8>
 80096ae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80096b2:	2b15      	cmp	r3, #21
 80096b4:	d8f6      	bhi.n	80096a4 <_printf_i+0x28>
 80096b6:	a101      	add	r1, pc, #4	@ (adr r1, 80096bc <_printf_i+0x40>)
 80096b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80096bc:	08009715 	.word	0x08009715
 80096c0:	08009729 	.word	0x08009729
 80096c4:	080096a5 	.word	0x080096a5
 80096c8:	080096a5 	.word	0x080096a5
 80096cc:	080096a5 	.word	0x080096a5
 80096d0:	080096a5 	.word	0x080096a5
 80096d4:	08009729 	.word	0x08009729
 80096d8:	080096a5 	.word	0x080096a5
 80096dc:	080096a5 	.word	0x080096a5
 80096e0:	080096a5 	.word	0x080096a5
 80096e4:	080096a5 	.word	0x080096a5
 80096e8:	08009827 	.word	0x08009827
 80096ec:	08009753 	.word	0x08009753
 80096f0:	080097e1 	.word	0x080097e1
 80096f4:	080096a5 	.word	0x080096a5
 80096f8:	080096a5 	.word	0x080096a5
 80096fc:	08009849 	.word	0x08009849
 8009700:	080096a5 	.word	0x080096a5
 8009704:	08009753 	.word	0x08009753
 8009708:	080096a5 	.word	0x080096a5
 800970c:	080096a5 	.word	0x080096a5
 8009710:	080097e9 	.word	0x080097e9
 8009714:	6833      	ldr	r3, [r6, #0]
 8009716:	1d1a      	adds	r2, r3, #4
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	6032      	str	r2, [r6, #0]
 800971c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009720:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009724:	2301      	movs	r3, #1
 8009726:	e09c      	b.n	8009862 <_printf_i+0x1e6>
 8009728:	6833      	ldr	r3, [r6, #0]
 800972a:	6820      	ldr	r0, [r4, #0]
 800972c:	1d19      	adds	r1, r3, #4
 800972e:	6031      	str	r1, [r6, #0]
 8009730:	0606      	lsls	r6, r0, #24
 8009732:	d501      	bpl.n	8009738 <_printf_i+0xbc>
 8009734:	681d      	ldr	r5, [r3, #0]
 8009736:	e003      	b.n	8009740 <_printf_i+0xc4>
 8009738:	0645      	lsls	r5, r0, #25
 800973a:	d5fb      	bpl.n	8009734 <_printf_i+0xb8>
 800973c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009740:	2d00      	cmp	r5, #0
 8009742:	da03      	bge.n	800974c <_printf_i+0xd0>
 8009744:	232d      	movs	r3, #45	@ 0x2d
 8009746:	426d      	negs	r5, r5
 8009748:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800974c:	4858      	ldr	r0, [pc, #352]	@ (80098b0 <_printf_i+0x234>)
 800974e:	230a      	movs	r3, #10
 8009750:	e011      	b.n	8009776 <_printf_i+0xfa>
 8009752:	6821      	ldr	r1, [r4, #0]
 8009754:	6833      	ldr	r3, [r6, #0]
 8009756:	0608      	lsls	r0, r1, #24
 8009758:	f853 5b04 	ldr.w	r5, [r3], #4
 800975c:	d402      	bmi.n	8009764 <_printf_i+0xe8>
 800975e:	0649      	lsls	r1, r1, #25
 8009760:	bf48      	it	mi
 8009762:	b2ad      	uxthmi	r5, r5
 8009764:	2f6f      	cmp	r7, #111	@ 0x6f
 8009766:	4852      	ldr	r0, [pc, #328]	@ (80098b0 <_printf_i+0x234>)
 8009768:	6033      	str	r3, [r6, #0]
 800976a:	bf14      	ite	ne
 800976c:	230a      	movne	r3, #10
 800976e:	2308      	moveq	r3, #8
 8009770:	2100      	movs	r1, #0
 8009772:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009776:	6866      	ldr	r6, [r4, #4]
 8009778:	60a6      	str	r6, [r4, #8]
 800977a:	2e00      	cmp	r6, #0
 800977c:	db05      	blt.n	800978a <_printf_i+0x10e>
 800977e:	6821      	ldr	r1, [r4, #0]
 8009780:	432e      	orrs	r6, r5
 8009782:	f021 0104 	bic.w	r1, r1, #4
 8009786:	6021      	str	r1, [r4, #0]
 8009788:	d04b      	beq.n	8009822 <_printf_i+0x1a6>
 800978a:	4616      	mov	r6, r2
 800978c:	fbb5 f1f3 	udiv	r1, r5, r3
 8009790:	fb03 5711 	mls	r7, r3, r1, r5
 8009794:	5dc7      	ldrb	r7, [r0, r7]
 8009796:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800979a:	462f      	mov	r7, r5
 800979c:	42bb      	cmp	r3, r7
 800979e:	460d      	mov	r5, r1
 80097a0:	d9f4      	bls.n	800978c <_printf_i+0x110>
 80097a2:	2b08      	cmp	r3, #8
 80097a4:	d10b      	bne.n	80097be <_printf_i+0x142>
 80097a6:	6823      	ldr	r3, [r4, #0]
 80097a8:	07df      	lsls	r7, r3, #31
 80097aa:	d508      	bpl.n	80097be <_printf_i+0x142>
 80097ac:	6923      	ldr	r3, [r4, #16]
 80097ae:	6861      	ldr	r1, [r4, #4]
 80097b0:	4299      	cmp	r1, r3
 80097b2:	bfde      	ittt	le
 80097b4:	2330      	movle	r3, #48	@ 0x30
 80097b6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80097ba:	f106 36ff 	addle.w	r6, r6, #4294967295
 80097be:	1b92      	subs	r2, r2, r6
 80097c0:	6122      	str	r2, [r4, #16]
 80097c2:	f8cd a000 	str.w	sl, [sp]
 80097c6:	464b      	mov	r3, r9
 80097c8:	aa03      	add	r2, sp, #12
 80097ca:	4621      	mov	r1, r4
 80097cc:	4640      	mov	r0, r8
 80097ce:	f7ff fee7 	bl	80095a0 <_printf_common>
 80097d2:	3001      	adds	r0, #1
 80097d4:	d14a      	bne.n	800986c <_printf_i+0x1f0>
 80097d6:	f04f 30ff 	mov.w	r0, #4294967295
 80097da:	b004      	add	sp, #16
 80097dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097e0:	6823      	ldr	r3, [r4, #0]
 80097e2:	f043 0320 	orr.w	r3, r3, #32
 80097e6:	6023      	str	r3, [r4, #0]
 80097e8:	4832      	ldr	r0, [pc, #200]	@ (80098b4 <_printf_i+0x238>)
 80097ea:	2778      	movs	r7, #120	@ 0x78
 80097ec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80097f0:	6823      	ldr	r3, [r4, #0]
 80097f2:	6831      	ldr	r1, [r6, #0]
 80097f4:	061f      	lsls	r7, r3, #24
 80097f6:	f851 5b04 	ldr.w	r5, [r1], #4
 80097fa:	d402      	bmi.n	8009802 <_printf_i+0x186>
 80097fc:	065f      	lsls	r7, r3, #25
 80097fe:	bf48      	it	mi
 8009800:	b2ad      	uxthmi	r5, r5
 8009802:	6031      	str	r1, [r6, #0]
 8009804:	07d9      	lsls	r1, r3, #31
 8009806:	bf44      	itt	mi
 8009808:	f043 0320 	orrmi.w	r3, r3, #32
 800980c:	6023      	strmi	r3, [r4, #0]
 800980e:	b11d      	cbz	r5, 8009818 <_printf_i+0x19c>
 8009810:	2310      	movs	r3, #16
 8009812:	e7ad      	b.n	8009770 <_printf_i+0xf4>
 8009814:	4826      	ldr	r0, [pc, #152]	@ (80098b0 <_printf_i+0x234>)
 8009816:	e7e9      	b.n	80097ec <_printf_i+0x170>
 8009818:	6823      	ldr	r3, [r4, #0]
 800981a:	f023 0320 	bic.w	r3, r3, #32
 800981e:	6023      	str	r3, [r4, #0]
 8009820:	e7f6      	b.n	8009810 <_printf_i+0x194>
 8009822:	4616      	mov	r6, r2
 8009824:	e7bd      	b.n	80097a2 <_printf_i+0x126>
 8009826:	6833      	ldr	r3, [r6, #0]
 8009828:	6825      	ldr	r5, [r4, #0]
 800982a:	6961      	ldr	r1, [r4, #20]
 800982c:	1d18      	adds	r0, r3, #4
 800982e:	6030      	str	r0, [r6, #0]
 8009830:	062e      	lsls	r6, r5, #24
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	d501      	bpl.n	800983a <_printf_i+0x1be>
 8009836:	6019      	str	r1, [r3, #0]
 8009838:	e002      	b.n	8009840 <_printf_i+0x1c4>
 800983a:	0668      	lsls	r0, r5, #25
 800983c:	d5fb      	bpl.n	8009836 <_printf_i+0x1ba>
 800983e:	8019      	strh	r1, [r3, #0]
 8009840:	2300      	movs	r3, #0
 8009842:	6123      	str	r3, [r4, #16]
 8009844:	4616      	mov	r6, r2
 8009846:	e7bc      	b.n	80097c2 <_printf_i+0x146>
 8009848:	6833      	ldr	r3, [r6, #0]
 800984a:	1d1a      	adds	r2, r3, #4
 800984c:	6032      	str	r2, [r6, #0]
 800984e:	681e      	ldr	r6, [r3, #0]
 8009850:	6862      	ldr	r2, [r4, #4]
 8009852:	2100      	movs	r1, #0
 8009854:	4630      	mov	r0, r6
 8009856:	f7f6 fcf3 	bl	8000240 <memchr>
 800985a:	b108      	cbz	r0, 8009860 <_printf_i+0x1e4>
 800985c:	1b80      	subs	r0, r0, r6
 800985e:	6060      	str	r0, [r4, #4]
 8009860:	6863      	ldr	r3, [r4, #4]
 8009862:	6123      	str	r3, [r4, #16]
 8009864:	2300      	movs	r3, #0
 8009866:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800986a:	e7aa      	b.n	80097c2 <_printf_i+0x146>
 800986c:	6923      	ldr	r3, [r4, #16]
 800986e:	4632      	mov	r2, r6
 8009870:	4649      	mov	r1, r9
 8009872:	4640      	mov	r0, r8
 8009874:	47d0      	blx	sl
 8009876:	3001      	adds	r0, #1
 8009878:	d0ad      	beq.n	80097d6 <_printf_i+0x15a>
 800987a:	6823      	ldr	r3, [r4, #0]
 800987c:	079b      	lsls	r3, r3, #30
 800987e:	d413      	bmi.n	80098a8 <_printf_i+0x22c>
 8009880:	68e0      	ldr	r0, [r4, #12]
 8009882:	9b03      	ldr	r3, [sp, #12]
 8009884:	4298      	cmp	r0, r3
 8009886:	bfb8      	it	lt
 8009888:	4618      	movlt	r0, r3
 800988a:	e7a6      	b.n	80097da <_printf_i+0x15e>
 800988c:	2301      	movs	r3, #1
 800988e:	4632      	mov	r2, r6
 8009890:	4649      	mov	r1, r9
 8009892:	4640      	mov	r0, r8
 8009894:	47d0      	blx	sl
 8009896:	3001      	adds	r0, #1
 8009898:	d09d      	beq.n	80097d6 <_printf_i+0x15a>
 800989a:	3501      	adds	r5, #1
 800989c:	68e3      	ldr	r3, [r4, #12]
 800989e:	9903      	ldr	r1, [sp, #12]
 80098a0:	1a5b      	subs	r3, r3, r1
 80098a2:	42ab      	cmp	r3, r5
 80098a4:	dcf2      	bgt.n	800988c <_printf_i+0x210>
 80098a6:	e7eb      	b.n	8009880 <_printf_i+0x204>
 80098a8:	2500      	movs	r5, #0
 80098aa:	f104 0619 	add.w	r6, r4, #25
 80098ae:	e7f5      	b.n	800989c <_printf_i+0x220>
 80098b0:	0800a0e1 	.word	0x0800a0e1
 80098b4:	0800a0f2 	.word	0x0800a0f2

080098b8 <__sflush_r>:
 80098b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80098bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098c0:	0716      	lsls	r6, r2, #28
 80098c2:	4605      	mov	r5, r0
 80098c4:	460c      	mov	r4, r1
 80098c6:	d454      	bmi.n	8009972 <__sflush_r+0xba>
 80098c8:	684b      	ldr	r3, [r1, #4]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	dc02      	bgt.n	80098d4 <__sflush_r+0x1c>
 80098ce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	dd48      	ble.n	8009966 <__sflush_r+0xae>
 80098d4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80098d6:	2e00      	cmp	r6, #0
 80098d8:	d045      	beq.n	8009966 <__sflush_r+0xae>
 80098da:	2300      	movs	r3, #0
 80098dc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80098e0:	682f      	ldr	r7, [r5, #0]
 80098e2:	6a21      	ldr	r1, [r4, #32]
 80098e4:	602b      	str	r3, [r5, #0]
 80098e6:	d030      	beq.n	800994a <__sflush_r+0x92>
 80098e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80098ea:	89a3      	ldrh	r3, [r4, #12]
 80098ec:	0759      	lsls	r1, r3, #29
 80098ee:	d505      	bpl.n	80098fc <__sflush_r+0x44>
 80098f0:	6863      	ldr	r3, [r4, #4]
 80098f2:	1ad2      	subs	r2, r2, r3
 80098f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80098f6:	b10b      	cbz	r3, 80098fc <__sflush_r+0x44>
 80098f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80098fa:	1ad2      	subs	r2, r2, r3
 80098fc:	2300      	movs	r3, #0
 80098fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009900:	6a21      	ldr	r1, [r4, #32]
 8009902:	4628      	mov	r0, r5
 8009904:	47b0      	blx	r6
 8009906:	1c43      	adds	r3, r0, #1
 8009908:	89a3      	ldrh	r3, [r4, #12]
 800990a:	d106      	bne.n	800991a <__sflush_r+0x62>
 800990c:	6829      	ldr	r1, [r5, #0]
 800990e:	291d      	cmp	r1, #29
 8009910:	d82b      	bhi.n	800996a <__sflush_r+0xb2>
 8009912:	4a2a      	ldr	r2, [pc, #168]	@ (80099bc <__sflush_r+0x104>)
 8009914:	40ca      	lsrs	r2, r1
 8009916:	07d6      	lsls	r6, r2, #31
 8009918:	d527      	bpl.n	800996a <__sflush_r+0xb2>
 800991a:	2200      	movs	r2, #0
 800991c:	6062      	str	r2, [r4, #4]
 800991e:	04d9      	lsls	r1, r3, #19
 8009920:	6922      	ldr	r2, [r4, #16]
 8009922:	6022      	str	r2, [r4, #0]
 8009924:	d504      	bpl.n	8009930 <__sflush_r+0x78>
 8009926:	1c42      	adds	r2, r0, #1
 8009928:	d101      	bne.n	800992e <__sflush_r+0x76>
 800992a:	682b      	ldr	r3, [r5, #0]
 800992c:	b903      	cbnz	r3, 8009930 <__sflush_r+0x78>
 800992e:	6560      	str	r0, [r4, #84]	@ 0x54
 8009930:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009932:	602f      	str	r7, [r5, #0]
 8009934:	b1b9      	cbz	r1, 8009966 <__sflush_r+0xae>
 8009936:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800993a:	4299      	cmp	r1, r3
 800993c:	d002      	beq.n	8009944 <__sflush_r+0x8c>
 800993e:	4628      	mov	r0, r5
 8009940:	f7ff fca2 	bl	8009288 <_free_r>
 8009944:	2300      	movs	r3, #0
 8009946:	6363      	str	r3, [r4, #52]	@ 0x34
 8009948:	e00d      	b.n	8009966 <__sflush_r+0xae>
 800994a:	2301      	movs	r3, #1
 800994c:	4628      	mov	r0, r5
 800994e:	47b0      	blx	r6
 8009950:	4602      	mov	r2, r0
 8009952:	1c50      	adds	r0, r2, #1
 8009954:	d1c9      	bne.n	80098ea <__sflush_r+0x32>
 8009956:	682b      	ldr	r3, [r5, #0]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d0c6      	beq.n	80098ea <__sflush_r+0x32>
 800995c:	2b1d      	cmp	r3, #29
 800995e:	d001      	beq.n	8009964 <__sflush_r+0xac>
 8009960:	2b16      	cmp	r3, #22
 8009962:	d11e      	bne.n	80099a2 <__sflush_r+0xea>
 8009964:	602f      	str	r7, [r5, #0]
 8009966:	2000      	movs	r0, #0
 8009968:	e022      	b.n	80099b0 <__sflush_r+0xf8>
 800996a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800996e:	b21b      	sxth	r3, r3
 8009970:	e01b      	b.n	80099aa <__sflush_r+0xf2>
 8009972:	690f      	ldr	r7, [r1, #16]
 8009974:	2f00      	cmp	r7, #0
 8009976:	d0f6      	beq.n	8009966 <__sflush_r+0xae>
 8009978:	0793      	lsls	r3, r2, #30
 800997a:	680e      	ldr	r6, [r1, #0]
 800997c:	bf08      	it	eq
 800997e:	694b      	ldreq	r3, [r1, #20]
 8009980:	600f      	str	r7, [r1, #0]
 8009982:	bf18      	it	ne
 8009984:	2300      	movne	r3, #0
 8009986:	eba6 0807 	sub.w	r8, r6, r7
 800998a:	608b      	str	r3, [r1, #8]
 800998c:	f1b8 0f00 	cmp.w	r8, #0
 8009990:	dde9      	ble.n	8009966 <__sflush_r+0xae>
 8009992:	6a21      	ldr	r1, [r4, #32]
 8009994:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009996:	4643      	mov	r3, r8
 8009998:	463a      	mov	r2, r7
 800999a:	4628      	mov	r0, r5
 800999c:	47b0      	blx	r6
 800999e:	2800      	cmp	r0, #0
 80099a0:	dc08      	bgt.n	80099b4 <__sflush_r+0xfc>
 80099a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80099aa:	81a3      	strh	r3, [r4, #12]
 80099ac:	f04f 30ff 	mov.w	r0, #4294967295
 80099b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099b4:	4407      	add	r7, r0
 80099b6:	eba8 0800 	sub.w	r8, r8, r0
 80099ba:	e7e7      	b.n	800998c <__sflush_r+0xd4>
 80099bc:	20400001 	.word	0x20400001

080099c0 <_fflush_r>:
 80099c0:	b538      	push	{r3, r4, r5, lr}
 80099c2:	690b      	ldr	r3, [r1, #16]
 80099c4:	4605      	mov	r5, r0
 80099c6:	460c      	mov	r4, r1
 80099c8:	b913      	cbnz	r3, 80099d0 <_fflush_r+0x10>
 80099ca:	2500      	movs	r5, #0
 80099cc:	4628      	mov	r0, r5
 80099ce:	bd38      	pop	{r3, r4, r5, pc}
 80099d0:	b118      	cbz	r0, 80099da <_fflush_r+0x1a>
 80099d2:	6a03      	ldr	r3, [r0, #32]
 80099d4:	b90b      	cbnz	r3, 80099da <_fflush_r+0x1a>
 80099d6:	f7ff f9e1 	bl	8008d9c <__sinit>
 80099da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d0f3      	beq.n	80099ca <_fflush_r+0xa>
 80099e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80099e4:	07d0      	lsls	r0, r2, #31
 80099e6:	d404      	bmi.n	80099f2 <_fflush_r+0x32>
 80099e8:	0599      	lsls	r1, r3, #22
 80099ea:	d402      	bmi.n	80099f2 <_fflush_r+0x32>
 80099ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80099ee:	f7ff fc3a 	bl	8009266 <__retarget_lock_acquire_recursive>
 80099f2:	4628      	mov	r0, r5
 80099f4:	4621      	mov	r1, r4
 80099f6:	f7ff ff5f 	bl	80098b8 <__sflush_r>
 80099fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80099fc:	07da      	lsls	r2, r3, #31
 80099fe:	4605      	mov	r5, r0
 8009a00:	d4e4      	bmi.n	80099cc <_fflush_r+0xc>
 8009a02:	89a3      	ldrh	r3, [r4, #12]
 8009a04:	059b      	lsls	r3, r3, #22
 8009a06:	d4e1      	bmi.n	80099cc <_fflush_r+0xc>
 8009a08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a0a:	f7ff fc2d 	bl	8009268 <__retarget_lock_release_recursive>
 8009a0e:	e7dd      	b.n	80099cc <_fflush_r+0xc>

08009a10 <__swhatbuf_r>:
 8009a10:	b570      	push	{r4, r5, r6, lr}
 8009a12:	460c      	mov	r4, r1
 8009a14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a18:	2900      	cmp	r1, #0
 8009a1a:	b096      	sub	sp, #88	@ 0x58
 8009a1c:	4615      	mov	r5, r2
 8009a1e:	461e      	mov	r6, r3
 8009a20:	da0d      	bge.n	8009a3e <__swhatbuf_r+0x2e>
 8009a22:	89a3      	ldrh	r3, [r4, #12]
 8009a24:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009a28:	f04f 0100 	mov.w	r1, #0
 8009a2c:	bf14      	ite	ne
 8009a2e:	2340      	movne	r3, #64	@ 0x40
 8009a30:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009a34:	2000      	movs	r0, #0
 8009a36:	6031      	str	r1, [r6, #0]
 8009a38:	602b      	str	r3, [r5, #0]
 8009a3a:	b016      	add	sp, #88	@ 0x58
 8009a3c:	bd70      	pop	{r4, r5, r6, pc}
 8009a3e:	466a      	mov	r2, sp
 8009a40:	f000 f848 	bl	8009ad4 <_fstat_r>
 8009a44:	2800      	cmp	r0, #0
 8009a46:	dbec      	blt.n	8009a22 <__swhatbuf_r+0x12>
 8009a48:	9901      	ldr	r1, [sp, #4]
 8009a4a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009a4e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009a52:	4259      	negs	r1, r3
 8009a54:	4159      	adcs	r1, r3
 8009a56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009a5a:	e7eb      	b.n	8009a34 <__swhatbuf_r+0x24>

08009a5c <__smakebuf_r>:
 8009a5c:	898b      	ldrh	r3, [r1, #12]
 8009a5e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009a60:	079d      	lsls	r5, r3, #30
 8009a62:	4606      	mov	r6, r0
 8009a64:	460c      	mov	r4, r1
 8009a66:	d507      	bpl.n	8009a78 <__smakebuf_r+0x1c>
 8009a68:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009a6c:	6023      	str	r3, [r4, #0]
 8009a6e:	6123      	str	r3, [r4, #16]
 8009a70:	2301      	movs	r3, #1
 8009a72:	6163      	str	r3, [r4, #20]
 8009a74:	b003      	add	sp, #12
 8009a76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a78:	ab01      	add	r3, sp, #4
 8009a7a:	466a      	mov	r2, sp
 8009a7c:	f7ff ffc8 	bl	8009a10 <__swhatbuf_r>
 8009a80:	9f00      	ldr	r7, [sp, #0]
 8009a82:	4605      	mov	r5, r0
 8009a84:	4639      	mov	r1, r7
 8009a86:	4630      	mov	r0, r6
 8009a88:	f7ff f870 	bl	8008b6c <_malloc_r>
 8009a8c:	b948      	cbnz	r0, 8009aa2 <__smakebuf_r+0x46>
 8009a8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a92:	059a      	lsls	r2, r3, #22
 8009a94:	d4ee      	bmi.n	8009a74 <__smakebuf_r+0x18>
 8009a96:	f023 0303 	bic.w	r3, r3, #3
 8009a9a:	f043 0302 	orr.w	r3, r3, #2
 8009a9e:	81a3      	strh	r3, [r4, #12]
 8009aa0:	e7e2      	b.n	8009a68 <__smakebuf_r+0xc>
 8009aa2:	89a3      	ldrh	r3, [r4, #12]
 8009aa4:	6020      	str	r0, [r4, #0]
 8009aa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009aaa:	81a3      	strh	r3, [r4, #12]
 8009aac:	9b01      	ldr	r3, [sp, #4]
 8009aae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009ab2:	b15b      	cbz	r3, 8009acc <__smakebuf_r+0x70>
 8009ab4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ab8:	4630      	mov	r0, r6
 8009aba:	f000 f81d 	bl	8009af8 <_isatty_r>
 8009abe:	b128      	cbz	r0, 8009acc <__smakebuf_r+0x70>
 8009ac0:	89a3      	ldrh	r3, [r4, #12]
 8009ac2:	f023 0303 	bic.w	r3, r3, #3
 8009ac6:	f043 0301 	orr.w	r3, r3, #1
 8009aca:	81a3      	strh	r3, [r4, #12]
 8009acc:	89a3      	ldrh	r3, [r4, #12]
 8009ace:	431d      	orrs	r5, r3
 8009ad0:	81a5      	strh	r5, [r4, #12]
 8009ad2:	e7cf      	b.n	8009a74 <__smakebuf_r+0x18>

08009ad4 <_fstat_r>:
 8009ad4:	b538      	push	{r3, r4, r5, lr}
 8009ad6:	4d07      	ldr	r5, [pc, #28]	@ (8009af4 <_fstat_r+0x20>)
 8009ad8:	2300      	movs	r3, #0
 8009ada:	4604      	mov	r4, r0
 8009adc:	4608      	mov	r0, r1
 8009ade:	4611      	mov	r1, r2
 8009ae0:	602b      	str	r3, [r5, #0]
 8009ae2:	f7f7 fcdf 	bl	80014a4 <_fstat>
 8009ae6:	1c43      	adds	r3, r0, #1
 8009ae8:	d102      	bne.n	8009af0 <_fstat_r+0x1c>
 8009aea:	682b      	ldr	r3, [r5, #0]
 8009aec:	b103      	cbz	r3, 8009af0 <_fstat_r+0x1c>
 8009aee:	6023      	str	r3, [r4, #0]
 8009af0:	bd38      	pop	{r3, r4, r5, pc}
 8009af2:	bf00      	nop
 8009af4:	20015068 	.word	0x20015068

08009af8 <_isatty_r>:
 8009af8:	b538      	push	{r3, r4, r5, lr}
 8009afa:	4d06      	ldr	r5, [pc, #24]	@ (8009b14 <_isatty_r+0x1c>)
 8009afc:	2300      	movs	r3, #0
 8009afe:	4604      	mov	r4, r0
 8009b00:	4608      	mov	r0, r1
 8009b02:	602b      	str	r3, [r5, #0]
 8009b04:	f7f7 fcd3 	bl	80014ae <_isatty>
 8009b08:	1c43      	adds	r3, r0, #1
 8009b0a:	d102      	bne.n	8009b12 <_isatty_r+0x1a>
 8009b0c:	682b      	ldr	r3, [r5, #0]
 8009b0e:	b103      	cbz	r3, 8009b12 <_isatty_r+0x1a>
 8009b10:	6023      	str	r3, [r4, #0]
 8009b12:	bd38      	pop	{r3, r4, r5, pc}
 8009b14:	20015068 	.word	0x20015068

08009b18 <_init>:
 8009b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b1a:	bf00      	nop
 8009b1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b1e:	bc08      	pop	{r3}
 8009b20:	469e      	mov	lr, r3
 8009b22:	4770      	bx	lr

08009b24 <_fini>:
 8009b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b26:	bf00      	nop
 8009b28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b2a:	bc08      	pop	{r3}
 8009b2c:	469e      	mov	lr, r3
 8009b2e:	4770      	bx	lr
