// Seed: 3576715598
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    output supply1 id_4,
    output tri1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input supply0 id_8,
    input wire id_9,
    input tri1 id_10,
    output wand id_11,
    input uwire id_12,
    output wor id_13,
    output tri0 id_14,
    output tri1 id_15,
    output wand id_16
);
  assign id_16 = id_6;
  wire id_18;
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    input tri id_2,
    output tri0 id_3
);
  wor id_5;
  assign id_3 = id_5;
  module_0(
      id_5,
      id_2,
      id_5,
      id_5,
      id_3,
      id_3,
      id_2,
      id_5,
      id_1,
      id_5,
      id_2,
      id_5,
      id_5,
      id_0,
      id_3,
      id_5,
      id_3
  );
endmodule
