<profile>

<section name = "Vivado HLS Report for 'myproject'" level="0">
<item name = "Date">Thu Feb 23 14:20:19 2023
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2577-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.339 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">8, 8, 40.000 ns, 40.000 ns, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_221">sin_lut_ap_fixed_8_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_226">sin_lut_ap_fixed_8_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_231">sin_lut_ap_fixed_8_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_236">sin_lut_ap_fixed_8_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_241">sin_lut_ap_fixed_8_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_246">sin_lut_ap_fixed_8_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_251">sin_lut_ap_fixed_8_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_256">sin_lut_ap_fixed_8_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_261">sin_lut_ap_fixed_8_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_266">sin_lut_ap_fixed_8_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_271">sin_lut_ap_fixed_8_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_276">sin_lut_ap_fixed_8_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_281">sin_lut_ap_fixed_8_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_286">sin_lut_ap_fixed_8_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_291">sin_lut_ap_fixed_8_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_296">sin_lut_ap_fixed_8_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 13, -, -, -</column>
<column name="Expression">-, 0, 0, 829, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 16, 7904, 17152, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">0, -, 950, 256, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 1, 1, 4, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_221">sin_lut_ap_fixed_8_6_5_3_0_s, 0, 1, 494, 1072, 0</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_226">sin_lut_ap_fixed_8_6_5_3_0_s, 0, 1, 494, 1072, 0</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_231">sin_lut_ap_fixed_8_6_5_3_0_s, 0, 1, 494, 1072, 0</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_236">sin_lut_ap_fixed_8_6_5_3_0_s, 0, 1, 494, 1072, 0</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_241">sin_lut_ap_fixed_8_6_5_3_0_s, 0, 1, 494, 1072, 0</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_246">sin_lut_ap_fixed_8_6_5_3_0_s, 0, 1, 494, 1072, 0</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_251">sin_lut_ap_fixed_8_6_5_3_0_s, 0, 1, 494, 1072, 0</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_256">sin_lut_ap_fixed_8_6_5_3_0_s, 0, 1, 494, 1072, 0</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_261">sin_lut_ap_fixed_8_6_5_3_0_s, 0, 1, 494, 1072, 0</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_266">sin_lut_ap_fixed_8_6_5_3_0_s, 0, 1, 494, 1072, 0</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_271">sin_lut_ap_fixed_8_6_5_3_0_s, 0, 1, 494, 1072, 0</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_276">sin_lut_ap_fixed_8_6_5_3_0_s, 0, 1, 494, 1072, 0</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_281">sin_lut_ap_fixed_8_6_5_3_0_s, 0, 1, 494, 1072, 0</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_286">sin_lut_ap_fixed_8_6_5_3_0_s, 0, 1, 494, 1072, 0</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_291">sin_lut_ap_fixed_8_6_5_3_0_s, 0, 1, 494, 1072, 0</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_296">sin_lut_ap_fixed_8_6_5_3_0_s, 0, 1, 494, 1072, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="myproject_am_addmul_3s_4s_10s_15_1_1_U17">myproject_am_addmul_3s_4s_10s_15_1_1, (i0 + i1) * i2</column>
<column name="myproject_am_addmul_3s_4s_5s_10_1_1_U15">myproject_am_addmul_3s_4s_5s_10_1_1, (i0 + i1) * i2</column>
<column name="myproject_am_submul_4s_4s_8s_13_1_1_U18">myproject_am_submul_4s_4s_8s_13_1_1, (i0 - i1) * i2</column>
<column name="myproject_mac_muladd_4s_13s_9s_14_1_1_U20">myproject_mac_muladd_4s_13s_9s_14_1_1, i0 + i1 * i2</column>
<column name="myproject_mac_muladd_4s_15s_11s_15_1_1_U19">myproject_mac_muladd_4s_15s_11s_15_1_1, i0 + i1 * i2</column>
<column name="myproject_mac_muladd_4s_4s_11s_12_1_1_U16">myproject_mac_muladd_4s_4s_11s_12_1_1, i0 + i1 * i1</column>
<column name="myproject_mac_muladd_4s_4s_3s_8_1_1_U14">myproject_mac_muladd_4s_4s_3s_8_1_1, i0 + i1 * i1</column>
<column name="myproject_mac_muladd_7ns_8s_12ns_12_1_1_U11">myproject_mac_muladd_7ns_8s_12ns_12_1_1, i0 + i1 * i2</column>
<column name="myproject_mac_muladd_8ns_8s_12s_12_1_1_U13">myproject_mac_muladd_8ns_8s_12s_12_1_1, i0 + i1 * i2</column>
<column name="myproject_mac_muladd_8s_12s_12ns_12_1_1_U8">myproject_mac_muladd_8s_12s_12ns_12_1_1, i0 * i1 + i2</column>
<column name="myproject_mac_muladd_8s_8s_5s_10_1_1_U12">myproject_mac_muladd_8s_8s_5s_10_1_1, i0 + i1 * i1</column>
<column name="myproject_mul_mul_11s_11s_16_1_1_U9">myproject_mul_mul_11s_11s_16_1_1, i0 * i0</column>
<column name="myproject_mul_mul_11s_11s_16_1_1_U10">myproject_mul_mul_11s_11s_16_1_1, i0 * i0</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_fu_1045_p1">*, 0, 0, 40, 8, 8</column>
<column name="grp_fu_1068_p2">*, 0, 0, 9, 4, 12</column>
<column name="mul_ln1192_2_fu_423_p2">*, 0, 0, 40, 8, 8</column>
<column name="mul_ln700_1_fu_504_p2">*, 0, 0, 40, 8, 8</column>
<column name="mul_ln700_fu_875_p2">*, 0, 0, 49, 8, 9</column>
<column name="r_V_15_fu_996_p2">*, 0, 0, 11, 4, 4</column>
<column name="add_ln1192_13_fu_494_p2">+, 0, 0, 18, 5, 11</column>
<column name="add_ln1192_14_fu_820_p2">+, 0, 0, 21, 14, 14</column>
<column name="add_ln1192_15_fu_838_p2">+, 0, 0, 21, 14, 14</column>
<column name="add_ln1192_20_fu_958_p2">+, 0, 0, 19, 12, 12</column>
<column name="add_ln1192_21_fu_510_p2">+, 0, 0, 21, 6, 10</column>
<column name="add_ln1192_22_fu_516_p2">+, 0, 0, 21, 10, 10</column>
<column name="add_ln1192_23_fu_543_p2">+, 0, 0, 21, 5, 11</column>
<column name="add_ln1192_2_fu_607_p2">+, 0, 0, 21, 10, 10</column>
<column name="add_ln1192_5_fu_630_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln1192_7_fu_447_p2">+, 0, 0, 17, 4, 10</column>
<column name="add_ln1192_fu_767_p2">+, 0, 0, 21, 4, 9</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_276_input_V">+, 0, 0, 15, 3, 8</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_281_input_V">+, 0, 0, 15, 8, 8</column>
<column name="grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_296_input_V">+, 0, 0, 15, 3, 8</column>
<column name="r_V_13_fu_686_p2">+, 0, 0, 23, 16, 16</column>
<column name="r_V_17_fu_563_p2">+, 0, 0, 23, 16, 16</column>
<column name="ret_V_24_fu_613_p2">+, 0, 0, 21, 4, 10</column>
<column name="ret_V_26_fu_648_p2">+, 0, 0, 21, 6, 10</column>
<column name="ret_V_28_fu_665_p2">+, 0, 0, 17, 6, 10</column>
<column name="ret_V_29_fu_802_p2">+, 0, 0, 21, 14, 14</column>
<column name="ret_V_31_fu_844_p2">+, 0, 0, 21, 9, 14</column>
<column name="ret_V_33_fu_863_p2">+, 0, 0, 16, 9, 9</column>
<column name="ret_V_fu_919_p2">+, 0, 0, 15, 4, 5</column>
<column name="r_V_11_fu_773_p2">-, 0, 0, 16, 1, 9</column>
<column name="r_V_16_fu_537_p2">-, 0, 0, 21, 11, 11</column>
<column name="ret_V_21_fu_341_p2">-, 0, 0, 17, 10, 10</column>
<column name="ret_V_23_fu_761_p2">-, 0, 0, 21, 9, 9</column>
<column name="ret_V_25_fu_900_p2">-, 0, 0, 25, 18, 18</column>
<column name="ret_V_30_fu_484_p2">-, 0, 0, 17, 10, 10</column>
<column name="ret_V_34_fu_971_p2">-, 0, 0, 21, 6, 14</column>
<column name="sub_ln1192_1_fu_642_p2">-, 0, 0, 21, 10, 10</column>
<column name="sub_ln1192_3_fu_589_p2">-, 0, 0, 17, 10, 10</column>
<column name="sub_ln1192_fu_602_p2">-, 0, 0, 17, 10, 10</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="x_V_ap_vld_in_sig">9, 2, 1, 2</column>
<column name="x_V_ap_vld_preg">9, 2, 1, 2</column>
<column name="x_V_blk_n">9, 2, 1, 2</column>
<column name="x_V_in_sig">9, 2, 128, 256</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln1192_reg_1308">9, 0, 9, 0</column>
<column name="add_ln700_1_reg_1258">12, 0, 12, 0</column>
<column name="add_ln700_reg_1303">8, 0, 8, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="mul_ln1118_reg_1217">16, 0, 16, 0</column>
<column name="mul_ln1192_2_reg_1201">10, 0, 10, 0</column>
<column name="mul_ln1192_3_reg_1369">15, 0, 15, 0</column>
<column name="mul_ln1192_6_reg_1374">13, 0, 13, 0</column>
<column name="mul_ln700_1_reg_1223">12, 0, 12, 0</column>
<column name="p_0_reg_1379">4, 0, 4, 0</column>
<column name="p_1_reg_1298">4, 0, 4, 0</column>
<column name="p_5_reg_1293">4, 0, 4, 0</column>
<column name="p_6_reg_1328">4, 0, 4, 0</column>
<column name="p_Val2_1_reg_1171">8, 0, 8, 0</column>
<column name="p_Val2_2_reg_1183">8, 0, 8, 0</column>
<column name="p_Val2_4_reg_1313">4, 0, 4, 0</column>
<column name="p_Val2_5_reg_1318">4, 0, 4, 0</column>
<column name="p_Val2_6_reg_1364">4, 0, 4, 0</column>
<column name="p_Val2_8_reg_1150">8, 0, 8, 0</column>
<column name="p_Val2_8_reg_1150_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="p_Val2_9_reg_1344">4, 0, 4, 0</column>
<column name="p_Val2_9_reg_1344_pp0_iter6_reg">4, 0, 4, 0</column>
<column name="p_Val2_s_26_reg_1323">4, 0, 4, 0</column>
<column name="p_Val2_s_reg_1159">8, 0, 8, 0</column>
<column name="p_s_reg_1288">4, 0, 4, 0</column>
<column name="r_V_reg_1354">10, 0, 10, 0</column>
<column name="ret_V_33_reg_1339">9, 0, 9, 0</column>
<column name="sext_ln1192_4_reg_1196">10, 0, 10, 0</column>
<column name="sext_ln700_2_reg_1212">12, 0, 12, 0</column>
<column name="tmp_8_reg_1176">8, 0, 8, 0</column>
<column name="trunc_ln708_11_reg_1233">8, 0, 8, 0</column>
<column name="trunc_ln708_12_reg_1263">8, 0, 8, 0</column>
<column name="trunc_ln708_1_reg_1191">8, 0, 8, 0</column>
<column name="trunc_ln708_3_reg_1349">8, 0, 8, 0</column>
<column name="trunc_ln708_3_reg_1349_pp0_iter7_reg">8, 0, 8, 0</column>
<column name="trunc_ln708_6_reg_1359">8, 0, 8, 0</column>
<column name="trunc_ln708_6_reg_1359_pp0_iter7_reg">8, 0, 8, 0</column>
<column name="trunc_ln708_9_reg_1334">8, 0, 8, 0</column>
<column name="trunc_ln708_s_reg_1273">8, 0, 8, 0</column>
<column name="x_V_ap_vld_preg">1, 0, 1, 0</column>
<column name="x_V_preg">128, 0, 128, 0</column>
<column name="p_1_reg_1298">64, 32, 4, 0</column>
<column name="p_5_reg_1293">64, 32, 4, 0</column>
<column name="p_6_reg_1328">64, 32, 4, 0</column>
<column name="p_Val2_1_reg_1171">64, 32, 8, 0</column>
<column name="p_Val2_2_reg_1183">64, 32, 8, 0</column>
<column name="p_Val2_s_reg_1159">64, 32, 8, 0</column>
<column name="tmp_8_reg_1176">64, 32, 8, 0</column>
<column name="trunc_ln708_9_reg_1334">64, 32, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="x_V_ap_vld">in, 1, ap_vld, x_V, pointer</column>
<column name="x_V">in, 128, ap_vld, x_V, pointer</column>
<column name="y_0_V">out, 8, ap_vld, y_0_V, pointer</column>
<column name="y_0_V_ap_vld">out, 1, ap_vld, y_0_V, pointer</column>
<column name="y_1_V">out, 8, ap_vld, y_1_V, pointer</column>
<column name="y_1_V_ap_vld">out, 1, ap_vld, y_1_V, pointer</column>
<column name="y_2_V">out, 8, ap_vld, y_2_V, pointer</column>
<column name="y_2_V_ap_vld">out, 1, ap_vld, y_2_V, pointer</column>
<column name="y_3_V">out, 8, ap_vld, y_3_V, pointer</column>
<column name="y_3_V_ap_vld">out, 1, ap_vld, y_3_V, pointer</column>
<column name="y_4_V">out, 8, ap_vld, y_4_V, pointer</column>
<column name="y_4_V_ap_vld">out, 1, ap_vld, y_4_V, pointer</column>
</table>
</item>
</section>
</profile>
