20:45:44 INFO  : Registering command handlers for SDK TCF services
20:45:49 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_proj\lab_2\lab_2.sdk\temp_xsdb_launch_script.tcl
20:45:52 INFO  : XSCT server has started successfully.
20:45:53 INFO  : Successfully done setting XSCT server connection channel  
20:45:53 INFO  : Successfully done setting SDK workspace  
20:45:53 INFO  : Processing command line option -hwspec C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper.hdf.
21:19:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:19:22 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:20:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:20:11 INFO  : 'fpga -state' command is executed.
21:20:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:11 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
21:20:11 INFO  : 'jtag frequency' command is executed.
21:20:11 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:20:11 INFO  : Context for 'APU' is selected.
21:20:11 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:20:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:20:11 INFO  : Context for 'APU' is selected.
21:20:11 INFO  : 'stop' command is executed.
21:20:11 INFO  : 'ps7_init' command is executed.
21:20:11 INFO  : 'ps7_post_config' command is executed.
21:20:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:20:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:11 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/lab_2/Debug/lab_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:20:11 INFO  : 'configparams force-mem-access 0' command is executed.
21:20:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/lab_2/Debug/lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:20:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:12 INFO  : 'con' command is executed.
21:20:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

21:20:12 INFO  : Disconnected from the channel tcfchan#1.
21:20:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:20:37 INFO  : 'fpga -state' command is executed.
21:20:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:37 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
21:20:37 INFO  : 'jtag frequency' command is executed.
21:20:37 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:20:38 INFO  : Context for 'APU' is selected.
21:20:39 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:20:39 INFO  : 'configparams force-mem-access 1' command is executed.
21:20:40 INFO  : Context for 'APU' is selected.
21:20:40 INFO  : 'stop' command is executed.
21:20:41 INFO  : 'ps7_init' command is executed.
21:20:41 INFO  : 'ps7_post_config' command is executed.
21:20:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:20:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:42 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/lab_2/Debug/lab_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:20:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:20:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/lab_2/Debug/lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:42 INFO  : 'con' command is executed.
21:20:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

21:20:42 INFO  : Disconnected from the channel tcfchan#2.
21:23:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:23:32 INFO  : 'fpga -state' command is executed.
21:23:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:23:44 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
21:23:44 INFO  : 'jtag frequency' command is executed.
21:23:44 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:23:44 INFO  : Context for 'APU' is selected.
21:23:46 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:23:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:23:46 INFO  : Context for 'APU' is selected.
21:23:46 INFO  : 'stop' command is executed.
21:23:47 INFO  : 'ps7_init' command is executed.
21:23:47 INFO  : 'ps7_post_config' command is executed.
21:23:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:23:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:47 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/lab_2/Debug/lab_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:23:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:23:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/lab_2/Debug/lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:23:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:47 INFO  : 'con' command is executed.
21:23:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

21:23:47 INFO  : Disconnected from the channel tcfchan#3.
21:24:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:24:11 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:24:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:24:32 INFO  : 'fpga -state' command is executed.
21:24:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:32 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
21:24:32 INFO  : 'jtag frequency' command is executed.
21:24:32 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:24:32 INFO  : Context for 'APU' is selected.
21:24:32 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:24:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:24:32 INFO  : Context for 'APU' is selected.
21:24:32 INFO  : 'stop' command is executed.
21:24:32 INFO  : 'ps7_init' command is executed.
21:24:32 INFO  : 'ps7_post_config' command is executed.
21:24:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:24:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:33 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/lab_2/Debug/lab_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:24:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:24:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/lab_2/Debug/lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:24:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:33 INFO  : 'con' command is executed.
21:24:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

21:24:33 INFO  : Disconnected from the channel tcfchan#4.
15:38:09 INFO  : Registering command handlers for SDK TCF services
15:38:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_proj\lab_2\lab_2.sdk\temp_xsdb_launch_script.tcl
15:38:17 INFO  : XSCT server has started successfully.
15:38:18 INFO  : Successfully done setting XSCT server connection channel  
15:38:18 INFO  : Successfully done setting SDK workspace  
15:38:18 INFO  : Processing command line option -hwspec C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper.hdf.
15:38:18 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:13:43 INFO  : Registering command handlers for SDK TCF services
22:13:44 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_proj\lab_2\lab_2.sdk\temp_xsdb_launch_script.tcl
22:13:46 INFO  : XSCT server has started successfully.
22:13:46 INFO  : Successfully done setting XSCT server connection channel  
22:13:46 INFO  : Successfully done setting SDK workspace  
22:13:46 INFO  : Processing command line option -hwspec C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper.hdf.
22:13:46 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:25:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:25:34 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:26:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:26:04 INFO  : 'fpga -state' command is executed.
22:26:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:04 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
22:26:04 INFO  : 'jtag frequency' command is executed.
22:26:04 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:26:04 INFO  : Context for 'APU' is selected.
22:26:04 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:26:04 INFO  : 'configparams force-mem-access 1' command is executed.
22:26:04 INFO  : Context for 'APU' is selected.
22:26:04 INFO  : 'stop' command is executed.
22:26:05 INFO  : 'ps7_init' command is executed.
22:26:05 INFO  : 'ps7_post_config' command is executed.
22:26:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:26:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:05 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/lab_2/Debug/lab_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:26:05 INFO  : 'configparams force-mem-access 0' command is executed.
22:26:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/lab_2/Debug/lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

22:26:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:05 INFO  : 'con' command is executed.
22:26:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

22:26:05 INFO  : Disconnected from the channel tcfchan#1.
22:26:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:26:27 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:26:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:26:33 INFO  : 'fpga -state' command is executed.
22:26:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:33 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
22:26:33 INFO  : 'jtag frequency' command is executed.
22:26:33 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:26:34 INFO  : Context for 'APU' is selected.
22:26:34 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:26:34 INFO  : 'configparams force-mem-access 1' command is executed.
22:26:35 INFO  : Context for 'APU' is selected.
22:26:35 INFO  : 'stop' command is executed.
22:26:35 INFO  : 'ps7_init' command is executed.
22:26:35 INFO  : 'ps7_post_config' command is executed.
22:26:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:26:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:35 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/lab_2/Debug/lab_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:26:35 INFO  : 'configparams force-mem-access 0' command is executed.
22:26:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/lab_2/Debug/lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

22:26:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:35 INFO  : 'con' command is executed.
22:26:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

22:26:35 INFO  : Disconnected from the channel tcfchan#2.
12:56:43 INFO  : Registering command handlers for SDK TCF services
12:56:43 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_proj\lab_2\lab_2.sdk\temp_xsdb_launch_script.tcl
12:56:45 INFO  : XSCT server has started successfully.
12:56:46 INFO  : Successfully done setting XSCT server connection channel  
12:56:46 INFO  : Successfully done setting SDK workspace  
12:56:46 INFO  : Processing command line option -hwspec C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper.hdf.
12:56:46 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:54:43 INFO  : Registering command handlers for SDK TCF services
17:54:43 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_proj\lab_2\lab_2.sdk\temp_xsdb_launch_script.tcl
17:54:45 INFO  : XSCT server has started successfully.
17:54:45 INFO  : Successfully done setting XSCT server connection channel  
17:54:46 INFO  : Successfully done setting SDK workspace  
17:54:46 INFO  : Processing command line option -hwspec C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper.hdf.
17:54:46 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:31:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
18:38:27 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:38:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
18:38:44 INFO  : 'fpga -state' command is executed.
18:38:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:44 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
18:38:44 INFO  : 'jtag frequency' command is executed.
18:38:44 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:38:44 INFO  : Context for 'APU' is selected.
18:38:44 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:38:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:44 INFO  : Context for 'APU' is selected.
18:38:45 INFO  : 'stop' command is executed.
18:38:45 INFO  : 'ps7_init' command is executed.
18:38:45 INFO  : 'ps7_post_config' command is executed.
18:38:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:38:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:45 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/lab_2/Debug/lab_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/lab_2/Debug/lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:45 INFO  : 'con' command is executed.
18:38:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

18:38:45 INFO  : Disconnected from the channel tcfchan#1.
18:41:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
18:41:52 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:41:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
18:41:57 INFO  : 'fpga -state' command is executed.
18:41:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:58 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
18:41:58 INFO  : 'jtag frequency' command is executed.
18:41:58 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:41:58 INFO  : Context for 'APU' is selected.
18:41:58 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:41:58 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:58 INFO  : Context for 'APU' is selected.
18:41:58 INFO  : 'stop' command is executed.
18:41:59 INFO  : 'ps7_init' command is executed.
18:41:59 INFO  : 'ps7_post_config' command is executed.
18:41:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:42:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:00 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:00 INFO  : 'con' command is executed.
18:42:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

18:42:00 INFO  : Disconnected from the channel tcfchan#2.
19:06:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:06:08 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:17:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:17:20 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:17:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:17:43 INFO  : 'fpga -state' command is executed.
19:17:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:43 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
19:17:43 INFO  : 'jtag frequency' command is executed.
19:17:43 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:17:43 INFO  : Context for 'APU' is selected.
19:17:43 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:17:43 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:43 INFO  : Context for 'APU' is selected.
19:17:43 INFO  : 'stop' command is executed.
19:17:44 INFO  : 'ps7_init' command is executed.
19:17:44 INFO  : 'ps7_post_config' command is executed.
19:17:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:17:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:44 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:44 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:44 INFO  : 'con' command is executed.
19:17:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

19:17:44 INFO  : Disconnected from the channel tcfchan#3.
19:18:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:18:57 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:19:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:19:03 INFO  : 'fpga -state' command is executed.
19:19:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:03 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
19:19:03 INFO  : 'jtag frequency' command is executed.
19:19:03 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:19:03 INFO  : Context for 'APU' is selected.
19:19:03 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:19:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:03 INFO  : Context for 'APU' is selected.
19:19:03 INFO  : 'stop' command is executed.
19:19:04 INFO  : 'ps7_init' command is executed.
19:19:04 INFO  : 'ps7_post_config' command is executed.
19:19:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:19:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:04 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:19:04 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:04 INFO  : 'con' command is executed.
19:19:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

19:19:04 INFO  : Disconnected from the channel tcfchan#4.
19:19:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:19:56 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:20:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:20:02 INFO  : 'fpga -state' command is executed.
19:20:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:02 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
19:20:02 INFO  : 'jtag frequency' command is executed.
19:20:02 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:20:02 INFO  : Context for 'APU' is selected.
19:20:02 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:20:02 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:02 INFO  : Context for 'APU' is selected.
19:20:02 INFO  : 'stop' command is executed.
19:20:03 INFO  : 'ps7_init' command is executed.
19:20:03 INFO  : 'ps7_post_config' command is executed.
19:20:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:20:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:03 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:20:03 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:03 INFO  : 'con' command is executed.
19:20:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

19:20:03 INFO  : Disconnected from the channel tcfchan#5.
19:21:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:21:41 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:21:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:21:49 INFO  : 'fpga -state' command is executed.
19:21:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:49 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
19:21:49 INFO  : 'jtag frequency' command is executed.
19:21:49 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:21:49 INFO  : Context for 'APU' is selected.
19:21:49 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:21:49 INFO  : 'configparams force-mem-access 1' command is executed.
19:21:50 INFO  : Context for 'APU' is selected.
19:21:50 INFO  : 'stop' command is executed.
19:21:50 INFO  : 'ps7_init' command is executed.
19:21:50 INFO  : 'ps7_post_config' command is executed.
19:21:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:21:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:51 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:21:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:21:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:21:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:51 INFO  : 'con' command is executed.
19:21:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

19:21:51 INFO  : Disconnected from the channel tcfchan#6.
19:22:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:22:02 INFO  : 'fpga -state' command is executed.
19:22:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:02 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
19:22:02 INFO  : 'jtag frequency' command is executed.
19:22:02 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:22:02 INFO  : Context for 'APU' is selected.
19:22:04 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:22:04 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:04 INFO  : Context for 'APU' is selected.
19:22:04 INFO  : 'stop' command is executed.
19:22:04 INFO  : 'ps7_init' command is executed.
19:22:04 INFO  : 'ps7_post_config' command is executed.
19:22:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:22:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:05 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:22:05 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:05 INFO  : 'con' command is executed.
19:22:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

19:22:05 INFO  : Disconnected from the channel tcfchan#7.
19:22:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:22:48 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:22:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:22:57 INFO  : 'fpga -state' command is executed.
19:22:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:57 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
19:22:57 INFO  : 'jtag frequency' command is executed.
19:22:57 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:22:57 INFO  : Context for 'APU' is selected.
19:22:57 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:22:57 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:57 INFO  : Context for 'APU' is selected.
19:22:57 INFO  : 'stop' command is executed.
19:22:58 INFO  : 'ps7_init' command is executed.
19:22:58 INFO  : 'ps7_post_config' command is executed.
19:22:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:22:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:58 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:22:58 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:58 INFO  : 'con' command is executed.
19:22:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

19:22:58 INFO  : Disconnected from the channel tcfchan#8.
19:23:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:23:25 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:23:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:23:32 INFO  : 'fpga -state' command is executed.
19:23:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:32 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
19:23:32 INFO  : 'jtag frequency' command is executed.
19:23:32 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:23:33 INFO  : Context for 'APU' is selected.
19:23:33 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:23:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:33 INFO  : Context for 'APU' is selected.
19:23:33 INFO  : 'stop' command is executed.
19:23:33 INFO  : 'ps7_init' command is executed.
19:23:33 INFO  : 'ps7_post_config' command is executed.
19:23:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:23:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:33 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:33 INFO  : 'con' command is executed.
19:23:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

19:23:33 INFO  : Disconnected from the channel tcfchan#9.
19:24:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:24:20 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:24:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:24:27 INFO  : 'fpga -state' command is executed.
19:24:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:27 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
19:24:27 INFO  : 'jtag frequency' command is executed.
19:24:27 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:24:28 INFO  : Context for 'APU' is selected.
19:24:28 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:24:28 INFO  : 'configparams force-mem-access 1' command is executed.
19:24:28 INFO  : Context for 'APU' is selected.
19:24:28 INFO  : 'stop' command is executed.
19:24:28 INFO  : 'ps7_init' command is executed.
19:24:28 INFO  : 'ps7_post_config' command is executed.
19:24:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:24:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:28 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:24:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:24:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:24:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:28 INFO  : 'con' command is executed.
19:24:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

19:24:28 INFO  : Disconnected from the channel tcfchan#10.
19:27:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:27:35 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:27:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
19:27:41 INFO  : 'fpga -state' command is executed.
19:27:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:42 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
19:27:42 INFO  : 'jtag frequency' command is executed.
19:27:42 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:27:42 INFO  : Context for 'APU' is selected.
19:27:42 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:27:42 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:42 INFO  : Context for 'APU' is selected.
19:27:42 INFO  : 'stop' command is executed.
19:27:43 INFO  : 'ps7_init' command is executed.
19:27:43 INFO  : 'ps7_post_config' command is executed.
19:27:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:27:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:44 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:27:44 INFO  : 'configparams force-mem-access 0' command is executed.
19:27:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:27:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:44 INFO  : 'con' command is executed.
19:27:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

19:27:44 INFO  : Disconnected from the channel tcfchan#11.
21:31:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:31:18 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:31:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:31:31 INFO  : 'fpga -state' command is executed.
21:31:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:31 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
21:31:31 INFO  : 'jtag frequency' command is executed.
21:31:31 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:31:31 INFO  : Context for 'APU' is selected.
21:31:31 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:31:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:31:31 INFO  : Context for 'APU' is selected.
21:31:31 INFO  : 'stop' command is executed.
21:31:32 INFO  : 'ps7_init' command is executed.
21:31:32 INFO  : 'ps7_post_config' command is executed.
21:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:32 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:31:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:31:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:32 INFO  : 'con' command is executed.
21:31:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

21:31:32 INFO  : Disconnected from the channel tcfchan#12.
21:42:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:42:48 INFO  : 'fpga -state' command is executed.
21:43:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:43:54 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:44:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
21:44:01 INFO  : 'fpga -state' command is executed.
21:44:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:01 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
21:44:01 INFO  : 'jtag frequency' command is executed.
21:44:01 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:44:01 INFO  : Context for 'APU' is selected.
21:44:01 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:44:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:01 INFO  : Context for 'APU' is selected.
21:44:01 INFO  : 'stop' command is executed.
21:44:02 INFO  : 'ps7_init' command is executed.
21:44:02 INFO  : 'ps7_post_config' command is executed.
21:44:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:44:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:02 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:02 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:02 INFO  : 'con' command is executed.
21:44:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

21:44:02 INFO  : Disconnected from the channel tcfchan#13.
22:27:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:27:39 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:27:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:27:47 INFO  : 'fpga -state' command is executed.
22:27:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:48 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
22:27:48 INFO  : 'jtag frequency' command is executed.
22:27:48 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:27:48 INFO  : Context for 'APU' is selected.
22:27:48 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:27:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:48 INFO  : Context for 'APU' is selected.
22:27:48 INFO  : 'stop' command is executed.
22:27:48 INFO  : 'ps7_init' command is executed.
22:27:48 INFO  : 'ps7_post_config' command is executed.
22:27:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:27:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:49 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:49 INFO  : 'con' command is executed.
22:27:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

22:27:49 INFO  : Disconnected from the channel tcfchan#14.
22:47:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:47:17 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:47:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:47:24 INFO  : 'fpga -state' command is executed.
22:47:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:24 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
22:47:24 INFO  : 'jtag frequency' command is executed.
22:47:24 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:47:24 INFO  : Context for 'APU' is selected.
22:47:24 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:47:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:47:24 INFO  : Context for 'APU' is selected.
22:47:24 INFO  : 'stop' command is executed.
22:47:25 INFO  : 'ps7_init' command is executed.
22:47:25 INFO  : 'ps7_post_config' command is executed.
22:47:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:47:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:25 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:47:25 INFO  : 'configparams force-mem-access 0' command is executed.
22:47:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:47:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:25 INFO  : 'con' command is executed.
22:47:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

22:47:25 INFO  : Disconnected from the channel tcfchan#15.
22:48:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:48:04 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:48:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:48:15 INFO  : 'fpga -state' command is executed.
22:48:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:15 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
22:48:15 INFO  : 'jtag frequency' command is executed.
22:48:15 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:48:16 INFO  : Context for 'APU' is selected.
22:48:16 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:48:16 INFO  : 'configparams force-mem-access 1' command is executed.
22:48:16 INFO  : Context for 'APU' is selected.
22:48:16 INFO  : 'stop' command is executed.
22:48:16 INFO  : 'ps7_init' command is executed.
22:48:16 INFO  : 'ps7_post_config' command is executed.
22:48:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:48:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:17 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:48:17 INFO  : 'configparams force-mem-access 0' command is executed.
22:48:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:48:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:17 INFO  : 'con' command is executed.
22:48:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

22:48:17 INFO  : Disconnected from the channel tcfchan#16.
22:50:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:50:02 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:50:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:50:10 INFO  : 'fpga -state' command is executed.
22:50:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:11 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
22:50:11 INFO  : 'jtag frequency' command is executed.
22:50:11 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:50:11 INFO  : Context for 'APU' is selected.
22:50:11 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:50:11 INFO  : 'configparams force-mem-access 1' command is executed.
22:50:11 INFO  : Context for 'APU' is selected.
22:50:11 INFO  : 'stop' command is executed.
22:50:11 INFO  : 'ps7_init' command is executed.
22:50:11 INFO  : 'ps7_post_config' command is executed.
22:50:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:50:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:12 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:50:12 INFO  : 'configparams force-mem-access 0' command is executed.
22:50:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:50:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:12 INFO  : 'con' command is executed.
22:50:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

22:50:12 INFO  : Disconnected from the channel tcfchan#17.
22:52:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:52:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:52:06 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:52:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
22:52:26 INFO  : 'fpga -state' command is executed.
22:52:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:52:26 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
22:52:26 INFO  : 'jtag frequency' command is executed.
22:52:26 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:52:26 INFO  : Context for 'APU' is selected.
22:52:26 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:52:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:52:26 INFO  : Context for 'APU' is selected.
22:52:26 INFO  : 'stop' command is executed.
22:52:27 INFO  : 'ps7_init' command is executed.
22:52:27 INFO  : 'ps7_post_config' command is executed.
22:52:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:52:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:27 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/lab_2/Debug/lab_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:52:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:52:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/lab_2/Debug/lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

22:52:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:27 INFO  : 'con' command is executed.
22:52:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

22:52:27 INFO  : Disconnected from the channel tcfchan#18.
23:22:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:22:50 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:23:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:23:00 INFO  : 'fpga -state' command is executed.
23:23:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:01 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
23:23:01 INFO  : 'jtag frequency' command is executed.
23:23:01 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:23:01 INFO  : Context for 'APU' is selected.
23:23:01 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:23:01 INFO  : 'configparams force-mem-access 1' command is executed.
23:23:01 INFO  : Context for 'APU' is selected.
23:23:01 INFO  : 'stop' command is executed.
23:23:01 INFO  : 'ps7_init' command is executed.
23:23:01 INFO  : 'ps7_post_config' command is executed.
23:23:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:23:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:02 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:23:02 INFO  : 'configparams force-mem-access 0' command is executed.
23:23:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:23:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:02 INFO  : 'con' command is executed.
23:23:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

23:23:02 INFO  : Disconnected from the channel tcfchan#19.
23:29:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:29:34 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:29:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:29:43 INFO  : 'fpga -state' command is executed.
23:29:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:43 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
23:29:43 INFO  : 'jtag frequency' command is executed.
23:29:43 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:29:43 INFO  : Context for 'APU' is selected.
23:29:43 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:29:43 INFO  : 'configparams force-mem-access 1' command is executed.
23:29:43 INFO  : Context for 'APU' is selected.
23:29:43 INFO  : 'stop' command is executed.
23:29:43 INFO  : 'ps7_init' command is executed.
23:29:43 INFO  : 'ps7_post_config' command is executed.
23:29:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:29:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:44 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:29:44 INFO  : 'configparams force-mem-access 0' command is executed.
23:29:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:29:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:44 INFO  : 'con' command is executed.
23:29:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

23:29:44 INFO  : Disconnected from the channel tcfchan#20.
23:30:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:30:37 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:30:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
23:30:45 INFO  : 'fpga -state' command is executed.
23:30:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:45 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
23:30:45 INFO  : 'jtag frequency' command is executed.
23:30:45 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:30:45 INFO  : Context for 'APU' is selected.
23:30:45 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:30:45 INFO  : 'configparams force-mem-access 1' command is executed.
23:30:45 INFO  : Context for 'APU' is selected.
23:30:45 INFO  : 'stop' command is executed.
23:30:46 INFO  : 'ps7_init' command is executed.
23:30:46 INFO  : 'ps7_post_config' command is executed.
23:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:46 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:30:46 INFO  : 'configparams force-mem-access 0' command is executed.
23:30:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:46 INFO  : 'con' command is executed.
23:30:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

23:30:46 INFO  : Disconnected from the channel tcfchan#21.
11:03:46 INFO  : Registering command handlers for SDK TCF services
11:03:51 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_proj\lab_2\lab_2.sdk\temp_xsdb_launch_script.tcl
11:03:54 INFO  : XSCT server has started successfully.
11:03:55 INFO  : Successfully done setting XSCT server connection channel  
11:03:55 INFO  : Successfully done setting SDK workspace  
11:03:55 INFO  : Processing command line option -hwspec C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper.hdf.
11:03:55 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:04:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:05:11 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:05:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:05:28 INFO  : 'fpga -state' command is executed.
11:05:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:29 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
11:05:29 INFO  : 'jtag frequency' command is executed.
11:05:29 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:05:29 INFO  : Context for 'APU' is selected.
11:05:29 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:05:29 INFO  : 'configparams force-mem-access 1' command is executed.
11:05:29 INFO  : Context for 'APU' is selected.
11:05:29 INFO  : 'stop' command is executed.
11:05:29 INFO  : 'ps7_init' command is executed.
11:05:29 INFO  : 'ps7_post_config' command is executed.
11:05:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:05:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:29 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:05:29 INFO  : 'configparams force-mem-access 0' command is executed.
11:05:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:06:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:06:30 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:07:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:07:20 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:07:37 INFO  : Disconnected from the channel tcfchan#1.
11:07:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:07:38 INFO  : 'fpga -state' command is executed.
11:07:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:38 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
11:07:38 INFO  : 'jtag frequency' command is executed.
11:07:38 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:07:38 INFO  : Context for 'APU' is selected.
11:07:40 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:07:40 INFO  : 'configparams force-mem-access 1' command is executed.
11:07:40 INFO  : Context for 'APU' is selected.
11:07:40 INFO  : 'stop' command is executed.
11:07:40 INFO  : 'ps7_init' command is executed.
11:07:40 INFO  : 'ps7_post_config' command is executed.
11:07:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:07:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:40 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:07:40 INFO  : 'configparams force-mem-access 0' command is executed.
11:07:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:07:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:41 INFO  : 'con' command is executed.
11:07:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

11:07:41 INFO  : Disconnected from the channel tcfchan#2.
11:08:40 INFO  : Registering command handlers for SDK TCF services
11:08:40 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_proj\lab_2\lab_2.sdk\temp_xsdb_launch_script.tcl
11:08:42 INFO  : XSCT server has started successfully.
11:08:42 INFO  : Successfully done setting XSCT server connection channel  
11:08:42 INFO  : Successfully done setting SDK workspace  
11:08:42 INFO  : Processing command line option -hwspec C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper.hdf.
11:08:42 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:09:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:09:13 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:09:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:09:21 INFO  : 'fpga -state' command is executed.
11:09:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:21 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
11:09:21 INFO  : 'jtag frequency' command is executed.
11:09:21 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:09:21 INFO  : Context for 'APU' is selected.
11:09:21 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:09:21 INFO  : 'configparams force-mem-access 1' command is executed.
11:09:21 INFO  : Context for 'APU' is selected.
11:09:21 INFO  : 'stop' command is executed.
11:09:21 INFO  : 'ps7_init' command is executed.
11:09:21 INFO  : 'ps7_post_config' command is executed.
11:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:22 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:09:22 INFO  : 'configparams force-mem-access 0' command is executed.
11:09:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:09:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:22 INFO  : 'con' command is executed.
11:09:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

11:09:22 INFO  : Disconnected from the channel tcfchan#1.
11:14:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:14:08 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:14:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:14:17 INFO  : 'fpga -state' command is executed.
11:14:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:17 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
11:14:17 INFO  : 'jtag frequency' command is executed.
11:14:17 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:14:17 INFO  : Context for 'APU' is selected.
11:14:17 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:14:17 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:17 INFO  : Context for 'APU' is selected.
11:14:17 INFO  : 'stop' command is executed.
11:14:18 INFO  : 'ps7_init' command is executed.
11:14:18 INFO  : 'ps7_post_config' command is executed.
11:14:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:14:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:18 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:18 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:57 INFO  : Disconnected from the channel tcfchan#2.
11:14:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:14:58 INFO  : 'fpga -state' command is executed.
11:14:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:59 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
11:14:59 INFO  : 'jtag frequency' command is executed.
11:14:59 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:14:59 INFO  : Context for 'APU' is selected.
11:15:00 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:15:00 INFO  : 'configparams force-mem-access 1' command is executed.
11:15:00 INFO  : Context for 'APU' is selected.
11:15:00 INFO  : 'stop' command is executed.
11:15:00 INFO  : 'ps7_init' command is executed.
11:15:00 INFO  : 'ps7_post_config' command is executed.
11:15:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:15:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:01 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:15:01 INFO  : 'configparams force-mem-access 0' command is executed.
11:15:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:15:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:01 INFO  : 'con' command is executed.
11:15:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

11:15:01 INFO  : Disconnected from the channel tcfchan#3.
11:16:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:16:19 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:16:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:16:34 INFO  : 'fpga -state' command is executed.
11:16:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:35 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
11:16:35 INFO  : 'jtag frequency' command is executed.
11:16:35 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:16:35 INFO  : Context for 'APU' is selected.
11:16:35 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:16:35 INFO  : 'configparams force-mem-access 1' command is executed.
11:16:35 INFO  : Context for 'APU' is selected.
11:16:35 INFO  : 'stop' command is executed.
11:16:35 INFO  : 'ps7_init' command is executed.
11:16:35 INFO  : 'ps7_post_config' command is executed.
11:16:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:16:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:36 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:16:36 INFO  : 'configparams force-mem-access 0' command is executed.
11:16:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:16:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:36 INFO  : 'con' command is executed.
11:16:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

11:16:36 INFO  : Disconnected from the channel tcfchan#4.
11:20:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:20:32 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:20:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:20:38 INFO  : 'fpga -state' command is executed.
11:20:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:38 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
11:20:38 INFO  : 'jtag frequency' command is executed.
11:20:38 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:20:38 INFO  : Context for 'APU' is selected.
11:20:38 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:20:38 INFO  : 'configparams force-mem-access 1' command is executed.
11:20:38 INFO  : Context for 'APU' is selected.
11:20:38 INFO  : 'stop' command is executed.
11:20:39 INFO  : 'ps7_init' command is executed.
11:20:39 INFO  : 'ps7_post_config' command is executed.
11:20:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:20:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:39 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:20:39 INFO  : 'configparams force-mem-access 0' command is executed.
11:20:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:20:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:39 INFO  : 'con' command is executed.
11:20:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

11:20:39 INFO  : Disconnected from the channel tcfchan#5.
11:23:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:23:39 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:23:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:23:49 INFO  : 'fpga -state' command is executed.
11:23:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:50 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
11:23:50 INFO  : 'jtag frequency' command is executed.
11:23:50 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:23:50 INFO  : Context for 'APU' is selected.
11:23:50 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:23:50 INFO  : 'configparams force-mem-access 1' command is executed.
11:23:50 INFO  : Context for 'APU' is selected.
11:23:50 INFO  : 'stop' command is executed.
11:23:50 INFO  : 'ps7_init' command is executed.
11:23:50 INFO  : 'ps7_post_config' command is executed.
11:23:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:23:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:51 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:23:51 INFO  : 'configparams force-mem-access 0' command is executed.
11:23:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:23:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:51 INFO  : 'con' command is executed.
11:23:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

11:23:51 INFO  : Disconnected from the channel tcfchan#6.
11:54:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:54:33 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:54:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:54:50 INFO  : 'fpga -state' command is executed.
11:54:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:50 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
11:54:50 INFO  : 'jtag frequency' command is executed.
11:54:50 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:54:50 INFO  : Context for 'APU' is selected.
11:54:50 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:54:50 INFO  : 'configparams force-mem-access 1' command is executed.
11:54:50 INFO  : Context for 'APU' is selected.
11:54:50 INFO  : 'stop' command is executed.
11:54:51 INFO  : 'ps7_init' command is executed.
11:54:51 INFO  : 'ps7_post_config' command is executed.
11:54:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:54:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:51 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:54:51 INFO  : 'configparams force-mem-access 0' command is executed.
11:54:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:54:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:51 INFO  : 'con' command is executed.
11:54:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

11:54:51 INFO  : Disconnected from the channel tcfchan#7.
11:55:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:55:30 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:56:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:56:15 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:56:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
11:56:22 INFO  : 'fpga -state' command is executed.
11:56:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:22 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
11:56:22 INFO  : 'jtag frequency' command is executed.
11:56:22 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:56:23 INFO  : Context for 'APU' is selected.
11:56:23 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:56:23 INFO  : 'configparams force-mem-access 1' command is executed.
11:56:23 INFO  : Context for 'APU' is selected.
11:56:23 INFO  : 'stop' command is executed.
11:56:23 INFO  : 'ps7_init' command is executed.
11:56:23 INFO  : 'ps7_post_config' command is executed.
11:56:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:56:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:24 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:56:24 INFO  : 'configparams force-mem-access 0' command is executed.
11:56:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/T_PmodAD1/Debug/T_PmodAD1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:56:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:24 INFO  : 'con' command is executed.
11:56:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

11:56:24 INFO  : Disconnected from the channel tcfchan#8.
12:05:25 INFO  : Saving repository preferences.
12:09:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:09:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:09:39 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:10:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:10:09 INFO  : 'fpga -state' command is executed.
12:10:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:10 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
12:10:10 INFO  : 'jtag frequency' command is executed.
12:10:10 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:10:10 INFO  : Context for 'APU' is selected.
12:10:10 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:10:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:10:10 INFO  : Context for 'APU' is selected.
12:10:10 INFO  : 'stop' command is executed.
12:10:10 INFO  : 'ps7_init' command is executed.
12:10:10 INFO  : 'ps7_post_config' command is executed.
12:10:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:10:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:11 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/lab_2/Debug/lab_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:10:11 INFO  : 'configparams force-mem-access 0' command is executed.
12:10:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/lab_2/Debug/lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:10:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:11 INFO  : 'con' command is executed.
12:10:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

12:10:11 INFO  : Disconnected from the channel tcfchan#9.
12:17:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:17:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:17:37 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:17:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:17:46 INFO  : 'fpga -state' command is executed.
12:17:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:17:46 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
12:17:46 INFO  : 'jtag frequency' command is executed.
12:17:46 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:17:46 INFO  : Context for 'APU' is selected.
12:17:46 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:17:46 INFO  : 'configparams force-mem-access 1' command is executed.
12:17:46 INFO  : Context for 'APU' is selected.
12:17:46 INFO  : 'stop' command is executed.
12:17:47 INFO  : 'ps7_init' command is executed.
12:17:47 INFO  : 'ps7_post_config' command is executed.
12:17:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:17:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:47 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/lab_2/Debug/lab_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:17:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:17:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/lab_2/Debug/lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:17:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:47 INFO  : 'con' command is executed.
12:17:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

12:17:47 INFO  : Disconnected from the channel tcfchan#10.
12:19:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:19:25 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:19:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:19:32 INFO  : 'fpga -state' command is executed.
12:19:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:32 INFO  : Jtag cable 'Digilent Zybo 210279A42B16A' is selected.
12:19:32 INFO  : 'jtag frequency' command is executed.
12:19:32 INFO  : Sourcing of 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:19:32 INFO  : Context for 'APU' is selected.
12:19:32 INFO  : Hardware design information is loaded from 'C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:19:32 INFO  : 'configparams force-mem-access 1' command is executed.
12:19:32 INFO  : Context for 'APU' is selected.
12:19:32 INFO  : 'stop' command is executed.
12:19:33 INFO  : 'ps7_init' command is executed.
12:19:33 INFO  : 'ps7_post_config' command is executed.
12:19:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:19:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:33 INFO  : The application 'C:/vivado_proj/lab_2/lab_2.sdk/lab_2/Debug/lab_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:19:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:19:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
loadhw -hw C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
dow C:/vivado_proj/lab_2/lab_2.sdk/lab_2/Debug/lab_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:19:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:33 INFO  : 'con' command is executed.
12:19:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42B16A"} -index 0
con
----------------End of Script----------------

12:19:33 INFO  : Disconnected from the channel tcfchan#11.
12:31:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42B16A" && level==0} -index 1' command is executed.
12:31:56 INFO  : FPGA configured successfully with bitstream "C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:26:31 INFO  : Registering command handlers for SDK TCF services
16:26:35 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_proj\lab_2\lab_2.sdk\temp_xsdb_launch_script.tcl
16:26:38 INFO  : XSCT server has started successfully.
16:26:39 INFO  : Successfully done setting XSCT server connection channel  
16:26:39 INFO  : Successfully done setting SDK workspace  
16:26:39 INFO  : Processing command line option -hwspec C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper.hdf.
16:26:39 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:44:16 INFO  : Registering command handlers for SDK TCF services
13:44:16 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_proj\lab_2\lab_2.sdk\temp_xsdb_launch_script.tcl
13:44:19 INFO  : XSCT server has started successfully.
13:44:20 INFO  : Successfully done setting XSCT server connection channel  
13:44:20 INFO  : Successfully done setting SDK workspace  
13:44:20 INFO  : Processing command line option -hwspec C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper.hdf.
13:44:20 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:22:21 INFO  : Registering command handlers for SDK TCF services
19:22:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_proj\lab_2\lab_2.sdk\temp_xsdb_launch_script.tcl
19:22:24 INFO  : XSCT server has started successfully.
19:22:24 INFO  : Successfully done setting XSCT server connection channel  
19:22:24 INFO  : Successfully done setting SDK workspace  
19:22:24 INFO  : Processing command line option -hwspec C:/vivado_proj/lab_2/lab_2.sdk/design_1_wrapper.hdf.
19:22:24 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
