cswitch db version 0.5
# DO NOT DEPEND ON THIS FILE FORMAT, IT _WILL_ CHANGE.
attr db db arch id griffin-2.0
attr db db array id array27x49
attr db db speed id -3
attr db db tile id 2k
attr db db top id demo_sd_to_lcd
cell CONST
output out
net out
endcell
cell MUX2S
input sel
output out
input in1
input in0
net sel
net out
net in1
net in0
endcell
cell CFGMUX2_S1
output out
input in1
input in0
net out
net in1
net in0
endcell
cell GND
output Y
net Y
endcell
cell VCC
output Y
net Y
endcell
cell M7S_IO_DDR
input setn_1
input setn_0
input rstn_1
input rstn_0
input oen_1
input oen_0
input [1:0] od_d_1
input [1:0] od_d_0
output [1:0] id_q_1
output [1:0] id_q_0
input gsclk_in
input gsclk90_in
input gsclk270_in
input gsclk180_in
input dqsr90_1
input dqsr90_0
input clkpol_1
input clkpol_0
input clk_en_1
input clk_en_0
input clk_1
input clk_0
input [7:0] TPU_in
input [7:0] TPD_in
input [4:0] PDR_in
inout PAD1
inout PAD0
input [4:0] NDR_in
net setn_1
net setn_0
net rstn_1
net rstn_0
net oen_1
net oen_0
net [1:0] od_d_1
net [1:0] od_d_0
net [1:0] id_q_1
net [1:0] id_q_0
net gsclk_in
net gsclk90_in
net gsclk270_in
net gsclk180_in
net dqsr90_1
net dqsr90_0
net clkpol_1
net clkpol_0
net clk_en_1
net clk_en_0
net clk_1
net clk_0
net [7:0] TPU_in
net [7:0] TPD_in
net [4:0] PDR_in
net PAD1
net PAD0
net [4:0] NDR_in
endcell
cell M7S_IO_DQS
input setn_1
input setn_0
input rstn_1
input rstn_0
input oen_1
input oen_0
input [1:0] od_d_1
input [1:0] od_d_0
output [1:0] id_q_1
output [1:0] id_q_0
input gsclk_in
input gsclk90_in
input gsclk270_in
input gsclk180_in
input dqsr_en_rstn
output dqsr_en
output dqsr90_o
input dqsr90_1
input dqsr90_0
input clkpol_user
output clkpol_o
input clkpol_1
input clkpol_0
input clk_en_1
input clk_en_0
input clk_1
input clk_0
input [7:0] TPU_in
input [7:0] TPD_in
input [4:0] PDR_in
inout PAD1
inout PAD0
input [4:0] NDR_in
net setn_1
net setn_0
net rstn_1
net rstn_0
net oen_1
net oen_0
net [1:0] od_d_1
net [1:0] od_d_0
net [1:0] id_q_1
net [1:0] id_q_0
net gsclk_in
net gsclk90_in
net gsclk270_in
net gsclk180_in
net dqsr_en_rstn
net dqsr_en
net dqsr90_o
net dqsr90_1
net dqsr90_0
net clkpol_user
net clkpol_o
net clkpol_1
net clkpol_0
net clk_en_1
net clk_en_0
net clk_1
net clk_0
net [7:0] TPU_in
net [7:0] TPD_in
net [4:0] PDR_in
net PAD1
net PAD0
net [4:0] NDR_in
endcell
cell M7S_IO_VREF
input setn_1
input setn_0
input rstn_1
input rstn_0
input oen_1
input oen_0
input [1:0] od_d_1
input [1:0] od_d_0
output [1:0] id_q_1
output [1:0] id_q_0
input gsclk_in
input gsclk90_in
input gsclk270_in
input gsclk180_in
input dqsr90_1
input dqsr90_0
input clkpol_1
input clkpol_0
input clk_en_1
input clk_en_0
input clk_1
input clk_0
input [7:0] TPU_in
input [7:0] TPD_in
input [4:0] PDR_in
inout PAD1
inout PAD0
input [4:0] NDR_in
net setn_1
net setn_0
net rstn_1
net rstn_0
net oen_1
net oen_0
net [1:0] od_d_1
net [1:0] od_d_0
net [1:0] id_q_1
net [1:0] id_q_0
net gsclk_in
net gsclk90_in
net gsclk270_in
net gsclk180_in
net dqsr90_1
net dqsr90_0
net clkpol_1
net clkpol_0
net clk_en_1
net clk_en_0
net clk_1
net clk_0
net [7:0] TPU_in
net [7:0] TPD_in
net [4:0] PDR_in
net PAD1
net PAD0
net [4:0] NDR_in
endcell
cell M7S_IO_CAL
input setn_1
input setn_0
input rstn_1
input rstn_0
input oen_1
input oen_0
input [1:0] od_d_1
input [1:0] od_d_0
output [1:0] id_q_1
output [1:0] id_q_0
input gsclk_in
input gsclk90_in
input gsclk270_in
input gsclk180_in
input dqsr90_1
input dqsr90_0
input clkpol_1
input clkpol_0
input clk_en_1
input clk_en_0
input clk_1
input clk_0
input cal_start
output cal_done
output [7:0] TPU_out
output [7:0] TPD_out
output [4:0] PDR_out
inout PAD1
inout PAD0
output [4:0] NDR_out
net setn_1
net setn_0
net rstn_1
net rstn_0
net oen_1
net oen_0
net [1:0] od_d_1
net [1:0] od_d_0
net [1:0] id_q_1
net [1:0] id_q_0
net gsclk_in
net gsclk90_in
net gsclk270_in
net gsclk180_in
net dqsr90_1
net dqsr90_0
net clkpol_1
net clkpol_0
net clk_en_1
net clk_en_0
net clk_1
net clk_0
net cal_start
net cal_done
net [7:0] TPU_out
net [7:0] TPD_out
net [4:0] PDR_out
net PAD1
net PAD0
net [4:0] NDR_out
endcell
cell M7S_IO_PCISG
input setn
input rstn
input oen
input od
output id
input clk_en
input clk
inout PAD
net setn
net rstn
net oen
net od
net id
net clk_en
net clk
net PAD
endcell
cell LUT4
input f3
input f2
input f1
input f0
output dx
net f3
net f2
net f1
net f0
net dx
endcell
cell LUT4C
output s
input f3
input f2
input f1
input f0
output dx
output co
input ci
input ca
net s
net f3
net f2
net f1
net f0
net dx
net co
net ci
net ca
endcell
cell M7S_IO_LVDS
input setn_1
input setn_0
input rstn_1
input rstn_0
input oen_1
input oen_0
input [3:0] od_d_1
input [3:0] od_d_0
output io_reg_clk
output [3:0] id_q_1
output [3:0] id_q_0
output id_1
output id_0
input geclk90
input geclk270
input geclk180
input geclk
input clk_en_1
input clk_en_0
input clk_1
input clk_0
input alignwd
input align_rstn
inout PAD1
inout PAD0
net setn_1
net setn_0
net rstn_1
net rstn_0
net oen_1
net oen_0
net [3:0] od_d_1
net [3:0] od_d_0
net io_reg_clk
net [3:0] id_q_1
net [3:0] id_q_0
net id_1
net id_0
net geclk90
net geclk270
net geclk180
net geclk
net clk_en_1
net clk_en_0
net clk_1
net clk_0
net alignwd
net align_rstn
net PAD1
net PAD0
endcell
cell REGS
output up_o
input up_i
input shift
input sclk
output qx
output qs
input mclk_b
output down_o
input down_i
input di
input a_sr
net up_o
net up_i
net shift
net sclk
net qx
net qs
net mclk_b
net down_o
net down_i
net di
net a_sr
endcell
cell LBUF
input sr
output [1:0] sh
output sclk
input [1:0] rc
output mclk_b
input en
input clk
output a_sr
net sr
net [1:0] sh
net sclk
net [1:0] rc
net mclk_b
net en
net clk
net a_sr
endcell
cell CFG_CARRY_SKIP_IN
input r4_in_b
input p8_in_b
input p4_in_b
input mux_alt_cin
input c_skip8_in
input c_skip4_in
output c_in
input c4_in
net r4_in_b
net p8_in_b
net p4_in_b
net mux_alt_cin
net c_skip8_in
net c_skip4_in
net c_in
net c4_in
endcell
cell CARRY_SKIP_OUT
output r4_out_b
output p8_out_b
output p4_out_b
input p4_in_b
input p3b
input p2b
input p1b
input p0b
net r4_out_b
net p8_out_b
net p4_out_b
net p4_in_b
net p3b
net p2b
net p1b
net p0b
endcell
cell M7S_DLL
input pwrdown
output locked
input fp_dll_rst
input dllrst
input [3:0] dll_msel0_user
output clkout3
output clkout2
output clkout1
output clkout0
input clkin
net pwrdown
net locked
net fp_dll_rst
net dllrst
net [3:0] dll_msel0_user
net clkout3
net clkout2
net clkout1
net clkout0
net clkin
endcell
cell M7S_SOC
output uart1_txd_o
input uart1_rxd_i
output uart1_rts_o
input uart1_cts_i
output uart0_txd_o
input uart0_rxd_i
output uart0_rts_o
input uart0_cts_i
output spi1_ssn
output spi1_sck
output spi1_mosi
input spi1_miso
output spi0_ssn
output spi0_sck
output spi0_mosi
input spi0_miso
input rst_ahb_fp1_n
input rst_ahb_fp0_n
output pad_can1_oen_tx1
output pad_can1_oen_tx0
output pad_can1_o_tx1
output pad_can1_o_tx0
output pad_can1_o_clk
input pad_can1_i_rx0
output pad_can0_oen_tx1
output pad_can0_oen_tx0
output pad_can0_o_tx1
output pad_can0_o_tx0
output pad_can0_o_clk
input pad_can0_i_rx0
output i2c1_sda_oe_o
input i2c1_sda_i
output i2c1_scl_oe_o
input i2c1_scl_i
output i2c0_sda_oe_o
input i2c0_sda_i
output i2c0_scl_oe_o
input i2c0_scl_i
output [31:0] gpio_0_out_o
output [31:0] gpio_0_oe_o
input [31:0] gpio_0_in_i
input fp_lvds_sclk
input fp_clk_usb
input fp_clk_sys
input fp_clk_arm
input fp_clk_adc
input [15:0] fp_INTNMI
input fp2soc_rst_n
output fp1_s_ahb_write
output [31:0] fp1_s_ahb_wdata
output [1:0] fp1_s_ahb_trans
output [2:0] fp1_s_ahb_size
output fp1_s_ahb_sel
input fp1_s_ahb_resp
input fp1_s_ahb_readyout
input [31:0] fp1_s_ahb_rdata
output [3:0] fp1_s_ahb_prot
output fp1_s_ahb_mastlock
output [2:0] fp1_s_ahb_burst
output [31:0] fp1_s_ahb_addr
input fp1_m_ahb_write
input [31:0] fp1_m_ahb_wdata
input [1:0] fp1_m_ahb_trans
input [2:0] fp1_m_ahb_size
output fp1_m_ahb_resp
output fp1_m_ahb_ready
output [31:0] fp1_m_ahb_rdata
input [3:0] fp1_m_ahb_prot
input fp1_m_ahb_mastlock
input [2:0] fp1_m_ahb_burst
input [31:0] fp1_m_ahb_addr
output fp0_s_ahb_write
output [31:0] fp0_s_ahb_wdata
output [1:0] fp0_s_ahb_trans
output [2:0] fp0_s_ahb_size
output fp0_s_ahb_sel
input fp0_s_ahb_resp
input fp0_s_ahb_readyout
input [31:0] fp0_s_ahb_rdata
output [3:0] fp0_s_ahb_prot
output fp0_s_ahb_mastlock
output [2:0] fp0_s_ahb_burst
output [31:0] fp0_s_ahb_addr
input fp0_m_ahb_write
input [31:0] fp0_m_ahb_wdata
input [1:0] fp0_m_ahb_trans
input [2:0] fp0_m_ahb_size
output fp0_m_ahb_resp
output fp0_m_ahb_ready
output [31:0] fp0_m_ahb_rdata
input [3:0] fp0_m_ahb_prot
input fp0_m_ahb_mastlock
input [2:0] fp0_m_ahb_burst
input [31:0] fp0_m_ahb_addr
input clk_eth_tx
input clk_ahb_fp1
input clk_ahb_fp0
input c2r1_dll_clk
net uart1_txd_o
net uart1_rxd_i
net uart1_rts_o
net uart1_cts_i
net uart0_txd_o
net uart0_rxd_i
net uart0_rts_o
net uart0_cts_i
net spi1_ssn
net spi1_sck
net spi1_mosi
net spi1_miso
net spi0_ssn
net spi0_sck
net spi0_mosi
net spi0_miso
net rst_ahb_fp1_n
net rst_ahb_fp0_n
net pad_can1_oen_tx1
net pad_can1_oen_tx0
net pad_can1_o_tx1
net pad_can1_o_tx0
net pad_can1_o_clk
net pad_can1_i_rx0
net pad_can0_oen_tx1
net pad_can0_oen_tx0
net pad_can0_o_tx1
net pad_can0_o_tx0
net pad_can0_o_clk
net pad_can0_i_rx0
net i2c1_sda_oe_o
net i2c1_sda_i
net i2c1_scl_oe_o
net i2c1_scl_i
net i2c0_sda_oe_o
net i2c0_sda_i
net i2c0_scl_oe_o
net i2c0_scl_i
net [31:0] gpio_0_out_o
net [31:0] gpio_0_oe_o
net [31:0] gpio_0_in_i
net fp_lvds_sclk
net fp_clk_usb
net fp_clk_sys
net fp_clk_arm
net fp_clk_adc
net [15:0] fp_INTNMI
net fp2soc_rst_n
net fp1_s_ahb_write
net [31:0] fp1_s_ahb_wdata
net [1:0] fp1_s_ahb_trans
net [2:0] fp1_s_ahb_size
net fp1_s_ahb_sel
net fp1_s_ahb_resp
net fp1_s_ahb_readyout
net [31:0] fp1_s_ahb_rdata
net [3:0] fp1_s_ahb_prot
net fp1_s_ahb_mastlock
net [2:0] fp1_s_ahb_burst
net [31:0] fp1_s_ahb_addr
net fp1_m_ahb_write
net [31:0] fp1_m_ahb_wdata
net [1:0] fp1_m_ahb_trans
net [2:0] fp1_m_ahb_size
net fp1_m_ahb_resp
net fp1_m_ahb_ready
net [31:0] fp1_m_ahb_rdata
net [3:0] fp1_m_ahb_prot
net fp1_m_ahb_mastlock
net [2:0] fp1_m_ahb_burst
net [31:0] fp1_m_ahb_addr
net fp0_s_ahb_write
net [31:0] fp0_s_ahb_wdata
net [1:0] fp0_s_ahb_trans
net [2:0] fp0_s_ahb_size
net fp0_s_ahb_sel
net fp0_s_ahb_resp
net fp0_s_ahb_readyout
net [31:0] fp0_s_ahb_rdata
net [3:0] fp0_s_ahb_prot
net fp0_s_ahb_mastlock
net [2:0] fp0_s_ahb_burst
net [31:0] fp0_s_ahb_addr
net fp0_m_ahb_write
net [31:0] fp0_m_ahb_wdata
net [1:0] fp0_m_ahb_trans
net [2:0] fp0_m_ahb_size
net fp0_m_ahb_resp
net fp0_m_ahb_ready
net [31:0] fp0_m_ahb_rdata
net [3:0] fp0_m_ahb_prot
net fp0_m_ahb_mastlock
net [2:0] fp0_m_ahb_burst
net [31:0] fp0_m_ahb_addr
net clk_eth_tx
net clk_ahb_fp1
net clk_ahb_fp0
net c2r1_dll_clk
endcell
cell M7S_PLL
input pwrdown
input pllrst
output locked
input fp_pll_rst
input fbclkin
output clkout3
output clkout2
output clkout1
output clkout0
input clkin1
input clkin0
output CKBAD1
output CKBAD0
output ACTIVECK
net pwrdown
net pllrst
net locked
net fp_pll_rst
net fbclkin
net clkout3
net clkout2
net clkout1
net clkout0
net clkin1
net clkin0
net CKBAD1
net CKBAD0
net ACTIVECK
endcell
cell M7S_EMB18K
input wr_req_n
output wr_ack
output wfull_almost
output wfull
input web
input wea
output underflow
output rempty_almost
output rempty
input rd_req_n
output [5:0] rd_la
output [1:0] rd_ha
output rd_ack
output overflow
input [1:0] hab
input [1:0] haa
input fifo_clr
input ceb
input cea
input c1r4_web
input c1r4_wea
input c1r4_rstnb
input c1r4_rstna
output [17:0] c1r4_q
input [17:0] c1r4_db
input [17:0] c1r4_da
input c1r4_clkb
input c1r4_clka
input c1r4_ceb
input c1r4_cea
input [11:0] c1r4_ab
input [11:0] c1r4_aa
input c1r3_web
input c1r3_wea
input c1r3_rstnb
input c1r3_rstna
output [17:0] c1r3_q
input [17:0] c1r3_db
input [17:0] c1r3_da
input c1r3_clkb
input c1r3_clka
input c1r3_ceb
input c1r3_cea
input [11:0] c1r3_ab
input [11:0] c1r3_aa
input c1r2_web
input c1r2_wea
input c1r2_rstnb
input c1r2_rstna
output [17:0] c1r2_q
input [17:0] c1r2_db
input [17:0] c1r2_da
input c1r2_clkb
input c1r2_clka
input c1r2_ceb
input c1r2_cea
input [11:0] c1r2_ab
input [11:0] c1r2_aa
input c1r1_web
input c1r1_wea
input c1r1_rstnb
input c1r1_rstna
output [17:0] c1r1_q
input [17:0] c1r1_db
input [17:0] c1r1_da
input c1r1_clkb
input c1r1_clka
input c1r1_ceb
input c1r1_cea
input [11:0] c1r1_ab
input [11:0] c1r1_aa
net wr_req_n
net wr_ack
net wfull_almost
net wfull
net web
net wea
net underflow
net rempty_almost
net rempty
net rd_req_n
net [5:0] rd_la
net [1:0] rd_ha
net rd_ack
net overflow
net [1:0] hab
net [1:0] haa
net fifo_clr
net ceb
net cea
net c1r4_web
net c1r4_wea
net c1r4_rstnb
net c1r4_rstna
net [17:0] c1r4_q
net [17:0] c1r4_db
net [17:0] c1r4_da
net c1r4_clkb
net c1r4_clka
net c1r4_ceb
net c1r4_cea
net [11:0] c1r4_ab
net [11:0] c1r4_aa
net c1r3_web
net c1r3_wea
net c1r3_rstnb
net c1r3_rstna
net [17:0] c1r3_q
net [17:0] c1r3_db
net [17:0] c1r3_da
net c1r3_clkb
net c1r3_clka
net c1r3_ceb
net c1r3_cea
net [11:0] c1r3_ab
net [11:0] c1r3_aa
net c1r2_web
net c1r2_wea
net c1r2_rstnb
net c1r2_rstna
net [17:0] c1r2_q
net [17:0] c1r2_db
net [17:0] c1r2_da
net c1r2_clkb
net c1r2_clka
net c1r2_ceb
net c1r2_cea
net [11:0] c1r2_ab
net [11:0] c1r2_aa
net c1r1_web
net c1r1_wea
net c1r1_rstnb
net c1r1_rstna
net [17:0] c1r1_q
net [17:0] c1r1_db
net [17:0] c1r1_da
net c1r1_clkb
net c1r1_clka
net c1r1_ceb
net c1r1_cea
net [11:0] c1r1_ab
net [11:0] c1r1_aa
endcell
cell EMBMUX6S5
output out
input in5
input in4
input in3
input in2
input in1
input in0
net out
net in5
net in4
net in3
net in2
net in1
net in0
endcell
cell demo_sd_to_lcd
output [3:0] tx_out_p
output [3:0] tx_out_n
output spi_ssn
output spi_sck
output spi_mosi
input spi_miso
input rstn_i
input display_sel
output clk_out_p
output clk_out_n
input clk_i
net u_sdram_to_RGB_v_valid_r__reg[1]|qx_net
net u_sdram_to_RGB_v_valid_r__reg[1].sr_out
net u_sdram_to_RGB_v_valid_r__reg[1].sh0
net u_sdram_to_RGB_v_valid_r__reg[1].sclk_out
net u_sdram_to_RGB_v_valid_r__reg[1].mclk_out
net [0:0] u_sdram_to_RGB_v_valid_r__reg[1].lbuf_sh
net [1:0] u_sdram_to_RGB_v_valid_r__reg[1].lbuf_rc
net u_sdram_to_RGB_v_valid_r__reg[0]|qx_net
net u_sdram_to_RGB_v_valid_r__reg[0].sr_out
net u_sdram_to_RGB_v_valid_r__reg[0].sh0
net u_sdram_to_RGB_v_valid_r__reg[0].sclk_out
net u_sdram_to_RGB_v_valid_r__reg[0].mclk_out
net [0:0] u_sdram_to_RGB_v_valid_r__reg[0].lbuf_sh
net [1:0] u_sdram_to_RGB_v_valid_r__reg[0].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|qx_net
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sr_out
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sh0
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sclk_out
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|qx_net
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|qx_net
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|qx_net
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sr_out
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sh0
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sclk_out
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|qx_net
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].sr_out
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].sh0
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].sclk_out
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_done_r__reg|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sr_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sh0
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sclk_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sr_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sh0
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sclk_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].sr_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].sh0
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].sclk_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].sr_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].sh0
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].sclk_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sr_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sh0
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sclk_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].sr_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].sh0
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].sclk_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].sr_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].sh0
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].sclk_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].sr_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].sh0
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].sclk_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].sr_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].sh0
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].sclk_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwrite_o__reg|qx_net
net u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sr_out
net u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sh0
net u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sclk_out
net u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf_rc
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sr_out
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sh0
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sclk_out
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].sr_out
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].sh0
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].sclk_out
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].sr_out
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].sh0
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].sclk_out
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sh0
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]|qx_net
net u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]|qx_net
net u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]|qx_net
net u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]|qx_net
net u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sr_out
net u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sh0
net u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sclk_out
net u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]|qx_net
net u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sr_out
net u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sh0
net u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sclk_out
net u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sr_out
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sh0
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].sr_out
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].sh0
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].sclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sr_out
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sh0
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].sr_out
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].sh0
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].sclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].sr_out
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].sh0
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].sclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].sr_out
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].sh0
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].sclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].sr_out
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].sh0
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].sclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sr_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sh0
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].sr_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].sh0
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].sclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].sr_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].sh0
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].sclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sr_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sh0
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sr_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sh0
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].sr_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].sh0
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].sclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sr_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sh0
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sr_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sh0
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].sr_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].sh0
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].sclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].sr_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].sh0
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].sclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].sr_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].sh0
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].sclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].sr_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].sh0
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].sclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|qx_net
net u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg|qx_net
net u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sr_out
net u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sh0
net u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sclk_out
net u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf_rc
net u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|qx_net
net u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].sr_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].sh0
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].sclk_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sr_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sh0
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sclk_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sr_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sh0
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sclk_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].sr_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].sh0
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].sclk_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].sr_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].sh0
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].sclk_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].sr_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].sh0
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].sclk_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sr_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sh0
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sclk_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|qx_net
net u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sr_out
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sh0
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sclk_out
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]|qx_net
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].sr_out
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].sh0
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].sclk_out
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|qx_net
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|qx_net
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]|qx_net
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|qx_net
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sr_out
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sh0
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sclk_out
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].sr_out
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].sh0
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].sclk_out
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].mclk_out
net [0:0] u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].lbuf_sh
net [1:0] u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].lbuf_rc
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|qx_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[3]_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[2]_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[1]_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[0]_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[3]_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[2]_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[1]_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[0]_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[3]_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[2]_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[1]_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[0]_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[3]_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[2]_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[1]_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[0]_net
net [17:0] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1
net [17:0] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_da_1
net [17:0] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1
net [17:0] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_da_1
net [17:0] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1
net [17:0] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_da_1
net [17:0] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1
net [17:0] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_da_1
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[3]_net
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[2]_net
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[1]_net
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[0]_net
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[3]_net
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[2]_net
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[1]_net
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[0]_net
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[3]_net
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[2]_net
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[1]_net
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[0]_net
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[3]_net
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[2]_net
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[1]_net
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[0]_net
net [17:0] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1
net [17:0] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1
net [17:0] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1
net [17:0] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1
net [17:0] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1
net [17:0] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1
net [17:0] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1
net [17:0] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1
net u_sdram_to_RGB_other_1_beat_valid__reg|qx_net
net u_sdram_to_RGB_other_1_beat_valid__reg.sr_out
net u_sdram_to_RGB_other_1_beat_valid__reg.sh0
net u_sdram_to_RGB_other_1_beat_valid__reg.sclk_out
net u_sdram_to_RGB_other_1_beat_valid__reg.mclk_out
net [0:0] u_sdram_to_RGB_other_1_beat_valid__reg.lbuf_sh
net [1:0] u_sdram_to_RGB_other_1_beat_valid__reg.lbuf_rc
net u_sdram_to_RGB_other_1_beat_start_pulse__reg|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[9]|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[8]|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[7]|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[6]|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[5]|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[4]|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[4].sr_out
net u_sdram_to_RGB_emb_rdata_r__reg[4].sh0
net u_sdram_to_RGB_emb_rdata_r__reg[4].sclk_out
net u_sdram_to_RGB_emb_rdata_r__reg[4].mclk_out
net [0:0] u_sdram_to_RGB_emb_rdata_r__reg[4].lbuf_sh
net [1:0] u_sdram_to_RGB_emb_rdata_r__reg[4].lbuf_rc
net u_sdram_to_RGB_emb_rdata_r__reg[3]|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[3].sr_out
net u_sdram_to_RGB_emb_rdata_r__reg[3].sh0
net u_sdram_to_RGB_emb_rdata_r__reg[3].sclk_out
net u_sdram_to_RGB_emb_rdata_r__reg[3].mclk_out
net [0:0] u_sdram_to_RGB_emb_rdata_r__reg[3].lbuf_sh
net [1:0] u_sdram_to_RGB_emb_rdata_r__reg[3].lbuf_rc
net u_sdram_to_RGB_emb_rdata_r__reg[2]|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[1]|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[1].sr_out
net u_sdram_to_RGB_emb_rdata_r__reg[1].sh0
net u_sdram_to_RGB_emb_rdata_r__reg[1].sclk_out
net u_sdram_to_RGB_emb_rdata_r__reg[1].mclk_out
net [0:0] u_sdram_to_RGB_emb_rdata_r__reg[1].lbuf_sh
net [1:0] u_sdram_to_RGB_emb_rdata_r__reg[1].lbuf_rc
net u_sdram_to_RGB_emb_rdata_r__reg[15]|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[15].sr_out
net u_sdram_to_RGB_emb_rdata_r__reg[15].sh0
net u_sdram_to_RGB_emb_rdata_r__reg[15].sclk_out
net u_sdram_to_RGB_emb_rdata_r__reg[15].mclk_out
net [0:0] u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf_sh
net [1:0] u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf_rc
net u_sdram_to_RGB_emb_rdata_r__reg[14]|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[14].sr_out
net u_sdram_to_RGB_emb_rdata_r__reg[14].sh0
net u_sdram_to_RGB_emb_rdata_r__reg[14].sclk_out
net u_sdram_to_RGB_emb_rdata_r__reg[14].mclk_out
net [0:0] u_sdram_to_RGB_emb_rdata_r__reg[14].lbuf_sh
net [1:0] u_sdram_to_RGB_emb_rdata_r__reg[14].lbuf_rc
net u_sdram_to_RGB_emb_rdata_r__reg[13]|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[13].sr_out
net u_sdram_to_RGB_emb_rdata_r__reg[13].sh0
net u_sdram_to_RGB_emb_rdata_r__reg[13].sclk_out
net u_sdram_to_RGB_emb_rdata_r__reg[13].mclk_out
net [0:0] u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf_sh
net [1:0] u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf_rc
net u_sdram_to_RGB_emb_rdata_r__reg[12]|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[11]|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[11].sr_out
net u_sdram_to_RGB_emb_rdata_r__reg[11].sh0
net u_sdram_to_RGB_emb_rdata_r__reg[11].sclk_out
net u_sdram_to_RGB_emb_rdata_r__reg[11].mclk_out
net [0:0] u_sdram_to_RGB_emb_rdata_r__reg[11].lbuf_sh
net [1:0] u_sdram_to_RGB_emb_rdata_r__reg[11].lbuf_rc
net u_sdram_to_RGB_emb_rdata_r__reg[10]|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[10].sr_out
net u_sdram_to_RGB_emb_rdata_r__reg[10].sh0
net u_sdram_to_RGB_emb_rdata_r__reg[10].sclk_out
net u_sdram_to_RGB_emb_rdata_r__reg[10].mclk_out
net [0:0] u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf_sh
net [1:0] u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf_rc
net u_sdram_to_RGB_emb_rdata_r__reg[0]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[9]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[9].sr_out
net u_sdram_to_RGB_emb_rdata_1_r__reg[9].sh0
net u_sdram_to_RGB_emb_rdata_1_r__reg[9].sclk_out
net u_sdram_to_RGB_emb_rdata_1_r__reg[9].mclk_out
net [0:0] u_sdram_to_RGB_emb_rdata_1_r__reg[9].lbuf_sh
net [1:0] u_sdram_to_RGB_emb_rdata_1_r__reg[9].lbuf_rc
net u_sdram_to_RGB_emb_rdata_1_r__reg[8]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[7]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[6]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[5]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[4]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[3]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[2]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[1]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[1].sr_out
net u_sdram_to_RGB_emb_rdata_1_r__reg[1].sh0
net u_sdram_to_RGB_emb_rdata_1_r__reg[1].sclk_out
net u_sdram_to_RGB_emb_rdata_1_r__reg[1].mclk_out
net [0:0] u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf_sh
net [1:0] u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf_rc
net u_sdram_to_RGB_emb_rdata_1_r__reg[15]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[14]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[13]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[13].sr_out
net u_sdram_to_RGB_emb_rdata_1_r__reg[13].sh0
net u_sdram_to_RGB_emb_rdata_1_r__reg[13].sclk_out
net u_sdram_to_RGB_emb_rdata_1_r__reg[13].mclk_out
net [0:0] u_sdram_to_RGB_emb_rdata_1_r__reg[13].lbuf_sh
net [1:0] u_sdram_to_RGB_emb_rdata_1_r__reg[13].lbuf_rc
net u_sdram_to_RGB_emb_rdata_1_r__reg[12]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[11]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[11].sr_out
net u_sdram_to_RGB_emb_rdata_1_r__reg[11].sh0
net u_sdram_to_RGB_emb_rdata_1_r__reg[11].sclk_out
net u_sdram_to_RGB_emb_rdata_1_r__reg[11].mclk_out
net [0:0] u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf_sh
net [1:0] u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf_rc
net u_sdram_to_RGB_emb_rdata_1_r__reg[10]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[0]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[0].sr_out
net u_sdram_to_RGB_emb_rdata_1_r__reg[0].sh0
net u_sdram_to_RGB_emb_rdata_1_r__reg[0].sclk_out
net u_sdram_to_RGB_emb_rdata_1_r__reg[0].mclk_out
net [0:0] u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf_sh
net [1:0] u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf_rc
net u_sdram_to_RGB_emb_rdata_0_r__reg[9]|qx_net
net u_sdram_to_RGB_emb_rdata_0_r__reg[8]|qx_net
net u_sdram_to_RGB_emb_rdata_0_r__reg[8].sr_out
net u_sdram_to_RGB_emb_rdata_0_r__reg[8].sh0
net u_sdram_to_RGB_emb_rdata_0_r__reg[8].sclk_out
net u_sdram_to_RGB_emb_rdata_0_r__reg[8].mclk_out
net [0:0] u_sdram_to_RGB_emb_rdata_0_r__reg[8].lbuf_sh
net [1:0] u_sdram_to_RGB_emb_rdata_0_r__reg[8].lbuf_rc
net u_sdram_to_RGB_emb_rdata_0_r__reg[7]|qx_net
net u_sdram_to_RGB_emb_rdata_0_r__reg[6]|qx_net
net u_sdram_to_RGB_emb_rdata_0_r__reg[6].sr_out
net u_sdram_to_RGB_emb_rdata_0_r__reg[6].sh0
net u_sdram_to_RGB_emb_rdata_0_r__reg[6].sclk_out
net u_sdram_to_RGB_emb_rdata_0_r__reg[6].mclk_out
net [0:0] u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf_sh
net [1:0] u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf_rc
net u_sdram_to_RGB_emb_rdata_0_r__reg[5]|qx_net
net u_sdram_to_RGB_emb_rdata_0_r__reg[4]|qx_net
net u_sdram_to_RGB_emb_rdata_0_r__reg[4].sr_out
net u_sdram_to_RGB_emb_rdata_0_r__reg[4].sh0
net u_sdram_to_RGB_emb_rdata_0_r__reg[4].sclk_out
net u_sdram_to_RGB_emb_rdata_0_r__reg[4].mclk_out
net [0:0] u_sdram_to_RGB_emb_rdata_0_r__reg[4].lbuf_sh
net [1:0] u_sdram_to_RGB_emb_rdata_0_r__reg[4].lbuf_rc
net u_sdram_to_RGB_emb_rdata_0_r__reg[3]|qx_net
net u_sdram_to_RGB_emb_rdata_0_r__reg[3].sr_out
net u_sdram_to_RGB_emb_rdata_0_r__reg[3].sh0
net u_sdram_to_RGB_emb_rdata_0_r__reg[3].sclk_out
net u_sdram_to_RGB_emb_rdata_0_r__reg[3].mclk_out
net [0:0] u_sdram_to_RGB_emb_rdata_0_r__reg[3].lbuf_sh
net [1:0] u_sdram_to_RGB_emb_rdata_0_r__reg[3].lbuf_rc
net u_sdram_to_RGB_emb_rdata_0_r__reg[2]|qx_net
net u_sdram_to_RGB_emb_rdata_0_r__reg[1]|qx_net
net u_sdram_to_RGB_emb_rdata_0_r__reg[15]|qx_net
net u_sdram_to_RGB_emb_rdata_0_r__reg[14]|qx_net
net u_sdram_to_RGB_emb_rdata_0_r__reg[14].sr_out
net u_sdram_to_RGB_emb_rdata_0_r__reg[14].sh0
net u_sdram_to_RGB_emb_rdata_0_r__reg[14].sclk_out
net u_sdram_to_RGB_emb_rdata_0_r__reg[14].mclk_out
net [0:0] u_sdram_to_RGB_emb_rdata_0_r__reg[14].lbuf_sh
net [1:0] u_sdram_to_RGB_emb_rdata_0_r__reg[14].lbuf_rc
net u_sdram_to_RGB_emb_rdata_0_r__reg[13]|qx_net
net u_sdram_to_RGB_emb_rdata_0_r__reg[12]|qx_net
net u_sdram_to_RGB_emb_rdata_0_r__reg[11]|qx_net
net u_sdram_to_RGB_emb_rdata_0_r__reg[10]|qx_net
net u_sdram_to_RGB_emb_rdata_0_r__reg[0]|qx_net
net u_sdram_to_RGB_emb_rdata_0_r__reg[0].sr_out
net u_sdram_to_RGB_emb_rdata_0_r__reg[0].sh0
net u_sdram_to_RGB_emb_rdata_0_r__reg[0].sclk_out
net u_sdram_to_RGB_emb_rdata_0_r__reg[0].mclk_out
net [0:0] u_sdram_to_RGB_emb_rdata_0_r__reg[0].lbuf_sh
net [1:0] u_sdram_to_RGB_emb_rdata_0_r__reg[0].lbuf_rc
net u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net
net u_sdram_to_RGB_emb_addr_wr_r__reg[8].sr_out
net u_sdram_to_RGB_emb_addr_wr_r__reg[8].sh0
net u_sdram_to_RGB_emb_addr_wr_r__reg[8].sclk_out
net u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
net [0:0] u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf_sh
net [1:0] u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf_rc
net u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net
net u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net
net u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net
net u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net
net u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net
net u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net
net u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net
net u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net
net u_sdram_to_RGB_emb_addr_wr_r__reg[0].sr_out
net u_sdram_to_RGB_emb_addr_wr_r__reg[0].sh0
net u_sdram_to_RGB_emb_addr_wr_r__reg[0].sclk_out
net u_sdram_to_RGB_emb_addr_wr_r__reg[0].mclk_out
net [0:0] u_sdram_to_RGB_emb_addr_wr_r__reg[0].lbuf_sh
net [1:0] u_sdram_to_RGB_emb_addr_wr_r__reg[0].lbuf_rc
net u_sdram_to_RGB_emb_addr_wr__reg[8]|qx_net
net u_sdram_to_RGB_emb_addr_wr__reg[8].sr_out
net u_sdram_to_RGB_emb_addr_wr__reg[8].sh0
net u_sdram_to_RGB_emb_addr_wr__reg[8].sclk_out
net u_sdram_to_RGB_emb_addr_wr__reg[8].mclk_out
net [0:0] u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf_sh
net [1:0] u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf_rc
net u_sdram_to_RGB_emb_addr_wr__reg[7]|qx_net
net u_sdram_to_RGB_emb_addr_wr__reg[6]|qx_net
net u_sdram_to_RGB_emb_addr_wr__reg[5]|qx_net
net u_sdram_to_RGB_emb_addr_wr__reg[4]|qx_net
net u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net
net u_sdram_to_RGB_emb_addr_wr__reg[3].sr_out
net u_sdram_to_RGB_emb_addr_wr__reg[3].sh0
net u_sdram_to_RGB_emb_addr_wr__reg[3].sclk_out
net u_sdram_to_RGB_emb_addr_wr__reg[3].mclk_out
net [0:0] u_sdram_to_RGB_emb_addr_wr__reg[3].lbuf_sh
net [1:0] u_sdram_to_RGB_emb_addr_wr__reg[3].lbuf_rc
net u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net
net u_sdram_to_RGB_emb_addr_wr__reg[2].sr_out
net u_sdram_to_RGB_emb_addr_wr__reg[2].sh0
net u_sdram_to_RGB_emb_addr_wr__reg[2].sclk_out
net u_sdram_to_RGB_emb_addr_wr__reg[2].mclk_out
net [0:0] u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf_sh
net [1:0] u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf_rc
net u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net
net u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net
net u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net
net u_sdram_to_RGB_emb_addr_rd__reg[9].sr_out
net u_sdram_to_RGB_emb_addr_rd__reg[9].sh0
net u_sdram_to_RGB_emb_addr_rd__reg[9].sclk_out
net u_sdram_to_RGB_emb_addr_rd__reg[9].mclk_out
net [0:0] u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf_sh
net [1:0] u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf_rc
net u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net
net u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net
net u_sdram_to_RGB_emb_addr_rd__reg[7].sr_out
net u_sdram_to_RGB_emb_addr_rd__reg[7].sh0
net u_sdram_to_RGB_emb_addr_rd__reg[7].sclk_out
net u_sdram_to_RGB_emb_addr_rd__reg[7].mclk_out
net [0:0] u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf_sh
net [1:0] u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf_rc
net u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net
net u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net
net u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net
net u_sdram_to_RGB_emb_addr_rd__reg[4].sr_out
net u_sdram_to_RGB_emb_addr_rd__reg[4].sh0
net u_sdram_to_RGB_emb_addr_rd__reg[4].sclk_out
net u_sdram_to_RGB_emb_addr_rd__reg[4].mclk_out
net [0:0] u_sdram_to_RGB_emb_addr_rd__reg[4].lbuf_sh
net [1:0] u_sdram_to_RGB_emb_addr_rd__reg[4].lbuf_rc
net u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net
net u_sdram_to_RGB_emb_addr_rd__reg[3].sr_out
net u_sdram_to_RGB_emb_addr_rd__reg[3].sh0
net u_sdram_to_RGB_emb_addr_rd__reg[3].sclk_out
net u_sdram_to_RGB_emb_addr_rd__reg[3].mclk_out
net [0:0] u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf_sh
net [1:0] u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf_rc
net u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net
net u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net
net u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net
net u_sdram_to_RGB_dma_start_xfer_prev__reg|qx_net
net u_sdram_to_RGB_dma_start_xfer__reg|qx_net
net u_sdram_to_RGB_dma_start_xfer__reg.sr_out
net u_sdram_to_RGB_dma_start_xfer__reg.sh0
net u_sdram_to_RGB_dma_start_xfer__reg.sclk_out
net u_sdram_to_RGB_dma_start_xfer__reg.mclk_out
net [0:0] u_sdram_to_RGB_dma_start_xfer__reg.lbuf_sh
net [1:0] u_sdram_to_RGB_dma_start_xfer__reg.lbuf_rc
net u_sdram_to_RGB_dma_addr__reg[9]|qx_net
net u_sdram_to_RGB_dma_addr__reg[8]|qx_net
net u_sdram_to_RGB_dma_addr__reg[8].sr_out
net u_sdram_to_RGB_dma_addr__reg[8].sh0
net u_sdram_to_RGB_dma_addr__reg[8].sclk_out
net u_sdram_to_RGB_dma_addr__reg[8].mclk_out
net [0:0] u_sdram_to_RGB_dma_addr__reg[8].lbuf_sh
net [1:0] u_sdram_to_RGB_dma_addr__reg[8].lbuf_rc
net u_sdram_to_RGB_dma_addr__reg[7]|qx_net
net u_sdram_to_RGB_dma_addr__reg[7].sr_out
net u_sdram_to_RGB_dma_addr__reg[7].sh0
net u_sdram_to_RGB_dma_addr__reg[7].sclk_out
net u_sdram_to_RGB_dma_addr__reg[7].mclk_out
net [0:0] u_sdram_to_RGB_dma_addr__reg[7].lbuf_sh
net [1:0] u_sdram_to_RGB_dma_addr__reg[7].lbuf_rc
net u_sdram_to_RGB_dma_addr__reg[6]|qx_net
net u_sdram_to_RGB_dma_addr__reg[6].sr_out
net u_sdram_to_RGB_dma_addr__reg[6].sh0
net u_sdram_to_RGB_dma_addr__reg[6].sclk_out
net u_sdram_to_RGB_dma_addr__reg[6].mclk_out
net [0:0] u_sdram_to_RGB_dma_addr__reg[6].lbuf_sh
net [1:0] u_sdram_to_RGB_dma_addr__reg[6].lbuf_rc
net u_sdram_to_RGB_dma_addr__reg[5]|qx_net
net u_sdram_to_RGB_dma_addr__reg[4]|qx_net
net u_sdram_to_RGB_dma_addr__reg[3]|qx_net
net u_sdram_to_RGB_dma_addr__reg[31]|qx_net
net u_sdram_to_RGB_dma_addr__reg[30]|qx_net
net u_sdram_to_RGB_dma_addr__reg[30].sr_out
net u_sdram_to_RGB_dma_addr__reg[30].sh0
net u_sdram_to_RGB_dma_addr__reg[30].sclk_out
net u_sdram_to_RGB_dma_addr__reg[30].mclk_out
net [0:0] u_sdram_to_RGB_dma_addr__reg[30].lbuf_sh
net [1:0] u_sdram_to_RGB_dma_addr__reg[30].lbuf_rc
net u_sdram_to_RGB_dma_addr__reg[2]|qx_net
net u_sdram_to_RGB_dma_addr__reg[29]|qx_net
net u_sdram_to_RGB_dma_addr__reg[29].sr_out
net u_sdram_to_RGB_dma_addr__reg[29].sh0
net u_sdram_to_RGB_dma_addr__reg[29].sclk_out
net u_sdram_to_RGB_dma_addr__reg[29].mclk_out
net [0:0] u_sdram_to_RGB_dma_addr__reg[29].lbuf_sh
net [1:0] u_sdram_to_RGB_dma_addr__reg[29].lbuf_rc
net u_sdram_to_RGB_dma_addr__reg[28]|qx_net
net u_sdram_to_RGB_dma_addr__reg[28].sr_out
net u_sdram_to_RGB_dma_addr__reg[28].sh0
net u_sdram_to_RGB_dma_addr__reg[28].sclk_out
net u_sdram_to_RGB_dma_addr__reg[28].mclk_out
net [0:0] u_sdram_to_RGB_dma_addr__reg[28].lbuf_sh
net [1:0] u_sdram_to_RGB_dma_addr__reg[28].lbuf_rc
net u_sdram_to_RGB_dma_addr__reg[27]|qx_net
net u_sdram_to_RGB_dma_addr__reg[26]|qx_net
net u_sdram_to_RGB_dma_addr__reg[25]|qx_net
net u_sdram_to_RGB_dma_addr__reg[25].sr_out
net u_sdram_to_RGB_dma_addr__reg[25].sh0
net u_sdram_to_RGB_dma_addr__reg[25].sclk_out
net u_sdram_to_RGB_dma_addr__reg[25].mclk_out
net [0:0] u_sdram_to_RGB_dma_addr__reg[25].lbuf_sh
net [1:0] u_sdram_to_RGB_dma_addr__reg[25].lbuf_rc
net u_sdram_to_RGB_dma_addr__reg[24]|qx_net
net u_sdram_to_RGB_dma_addr__reg[24].sr_out
net u_sdram_to_RGB_dma_addr__reg[24].sh0
net u_sdram_to_RGB_dma_addr__reg[24].sclk_out
net u_sdram_to_RGB_dma_addr__reg[24].mclk_out
net [0:0] u_sdram_to_RGB_dma_addr__reg[24].lbuf_sh
net [1:0] u_sdram_to_RGB_dma_addr__reg[24].lbuf_rc
net u_sdram_to_RGB_dma_addr__reg[23]|qx_net
net u_sdram_to_RGB_dma_addr__reg[23].sr_out
net u_sdram_to_RGB_dma_addr__reg[23].sh0
net u_sdram_to_RGB_dma_addr__reg[23].sclk_out
net u_sdram_to_RGB_dma_addr__reg[23].mclk_out
net [0:0] u_sdram_to_RGB_dma_addr__reg[23].lbuf_sh
net [1:0] u_sdram_to_RGB_dma_addr__reg[23].lbuf_rc
net u_sdram_to_RGB_dma_addr__reg[22]|qx_net
net u_sdram_to_RGB_dma_addr__reg[22].sr_out
net u_sdram_to_RGB_dma_addr__reg[22].sh0
net u_sdram_to_RGB_dma_addr__reg[22].sclk_out
net u_sdram_to_RGB_dma_addr__reg[22].mclk_out
net [0:0] u_sdram_to_RGB_dma_addr__reg[22].lbuf_sh
net [1:0] u_sdram_to_RGB_dma_addr__reg[22].lbuf_rc
net u_sdram_to_RGB_dma_addr__reg[21]|qx_net
net u_sdram_to_RGB_dma_addr__reg[20]|qx_net
net u_sdram_to_RGB_dma_addr__reg[19]|qx_net
net u_sdram_to_RGB_dma_addr__reg[19].sr_out
net u_sdram_to_RGB_dma_addr__reg[19].sh0
net u_sdram_to_RGB_dma_addr__reg[19].sclk_out
net u_sdram_to_RGB_dma_addr__reg[19].mclk_out
net [0:0] u_sdram_to_RGB_dma_addr__reg[19].lbuf_sh
net [1:0] u_sdram_to_RGB_dma_addr__reg[19].lbuf_rc
net u_sdram_to_RGB_dma_addr__reg[18]|qx_net
net u_sdram_to_RGB_dma_addr__reg[17]|qx_net
net u_sdram_to_RGB_dma_addr__reg[16]|qx_net
net u_sdram_to_RGB_dma_addr__reg[15]|qx_net
net u_sdram_to_RGB_dma_addr__reg[14]|qx_net
net u_sdram_to_RGB_dma_addr__reg[13]|qx_net
net u_sdram_to_RGB_dma_addr__reg[12]|qx_net
net u_sdram_to_RGB_dma_addr__reg[11]|qx_net
net u_sdram_to_RGB_dma_addr__reg[11].sr_out
net u_sdram_to_RGB_dma_addr__reg[11].sh0
net u_sdram_to_RGB_dma_addr__reg[11].sclk_out
net u_sdram_to_RGB_dma_addr__reg[11].mclk_out
net [0:0] u_sdram_to_RGB_dma_addr__reg[11].lbuf_sh
net [1:0] u_sdram_to_RGB_dma_addr__reg[11].lbuf_rc
net u_sdram_to_RGB_dma_addr__reg[10]|qx_net
net u_sdram_to_RGB_display_period_align__reg|qx_net
net u_sdram_to_RGB_display_before_bmp__reg|qx_net
net u_sdram_to_RGB_de_o__reg|qx_net
net u_sdram_to_RGB_de_i_start_pulse__reg|qx_net
net u_sdram_to_RGB_de_i_start_pulse__reg.sr_out
net u_sdram_to_RGB_de_i_start_pulse__reg.sh0
net u_sdram_to_RGB_de_i_start_pulse__reg.sclk_out
net u_sdram_to_RGB_de_i_start_pulse__reg.mclk_out
net [0:0] u_sdram_to_RGB_de_i_start_pulse__reg.lbuf_sh
net [1:0] u_sdram_to_RGB_de_i_start_pulse__reg.lbuf_rc
net u_sdram_to_RGB_de_i_r_sclk__reg[3]|qx_net
net u_sdram_to_RGB_de_i_r_sclk__reg[3].sr_out
net u_sdram_to_RGB_de_i_r_sclk__reg[3].sh0
net u_sdram_to_RGB_de_i_r_sclk__reg[3].sclk_out
net u_sdram_to_RGB_de_i_r_sclk__reg[3].mclk_out
net [0:0] u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf_sh
net [1:0] u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf_rc
net u_sdram_to_RGB_de_i_r_sclk__reg[2]|qx_net
net u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net
net u_sdram_to_RGB_de_i_r_sclk__reg[0]|qx_net
net u_sdram_to_RGB_de_i_r__reg[1]|qx_net
net u_sdram_to_RGB_de_i_r__reg[0]|qx_net
net u_sdram_to_RGB_buffer_wr_sel__reg|qx_net
net u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net
net u_sdram_to_RGB_buffer_rd_sel_r__reg[1].sr_out
net u_sdram_to_RGB_buffer_rd_sel_r__reg[1].sh0
net u_sdram_to_RGB_buffer_rd_sel_r__reg[1].sclk_out
net u_sdram_to_RGB_buffer_rd_sel_r__reg[1].mclk_out
net [0:0] u_sdram_to_RGB_buffer_rd_sel_r__reg[1].lbuf_sh
net [1:0] u_sdram_to_RGB_buffer_rd_sel_r__reg[1].lbuf_rc
net u_sdram_to_RGB_buffer_rd_sel_r__reg[0]|qx_net
net u_sdram_to_RGB_buffer_rd_sel__reg|qx_net
net u_sdram_to_RGB_buffer_rd_sel__reg.sr_out
net u_sdram_to_RGB_buffer_rd_sel__reg.sh0
net u_sdram_to_RGB_buffer_rd_sel__reg.sclk_out
net u_sdram_to_RGB_buffer_rd_sel__reg.mclk_out
net [0:0] u_sdram_to_RGB_buffer_rd_sel__reg.lbuf_sh
net [1:0] u_sdram_to_RGB_buffer_rd_sel__reg.lbuf_rc
net u_sdram_to_RGB_bmp_fig_cnt__reg[3]|qx_net
net u_sdram_to_RGB_bmp_fig_cnt__reg[3].sr_out
net u_sdram_to_RGB_bmp_fig_cnt__reg[3].sh0
net u_sdram_to_RGB_bmp_fig_cnt__reg[3].sclk_out
net u_sdram_to_RGB_bmp_fig_cnt__reg[3].mclk_out
net [0:0] u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf_sh
net [1:0] u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf_rc
net u_sdram_to_RGB_bmp_fig_cnt__reg[2]|qx_net
net u_sdram_to_RGB_bmp_fig_cnt__reg[1]|qx_net
net u_sdram_to_RGB_bmp_fig_cnt__reg[1].sr_out
net u_sdram_to_RGB_bmp_fig_cnt__reg[1].sh0
net u_sdram_to_RGB_bmp_fig_cnt__reg[1].sclk_out
net u_sdram_to_RGB_bmp_fig_cnt__reg[1].mclk_out
net [0:0] u_sdram_to_RGB_bmp_fig_cnt__reg[1].lbuf_sh
net [1:0] u_sdram_to_RGB_bmp_fig_cnt__reg[1].lbuf_rc
net u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net
net u_sdram_to_RGB_bmp_fig_chg__reg[1]|qx_net
net u_sdram_to_RGB_bmp_fig_chg__reg[1].sr_out
net u_sdram_to_RGB_bmp_fig_chg__reg[1].sh0
net u_sdram_to_RGB_bmp_fig_chg__reg[1].sclk_out
net u_sdram_to_RGB_bmp_fig_chg__reg[1].mclk_out
net [0:0] u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf_sh
net [1:0] u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf_rc
net u_sdram_to_RGB_bmp_fig_chg__reg[0]|qx_net
net u_sdram_to_RGB_bmp_fig_chg__reg[0].sr_out
net u_sdram_to_RGB_bmp_fig_chg__reg[0].sh0
net u_sdram_to_RGB_bmp_fig_chg__reg[0].sclk_out
net u_sdram_to_RGB_bmp_fig_chg__reg[0].mclk_out
net [0:0] u_sdram_to_RGB_bmp_fig_chg__reg[0].lbuf_sh
net [1:0] u_sdram_to_RGB_bmp_fig_chg__reg[0].lbuf_rc
net u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[9].sr_out
net u_sdram_to_RGB_ahm_rdata_r__reg[9].sh0
net u_sdram_to_RGB_ahm_rdata_r__reg[9].sclk_out
net u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out
net [0:0] u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf_sh
net [1:0] u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf_rc
net u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[8].sr_out
net u_sdram_to_RGB_ahm_rdata_r__reg[8].sh0
net u_sdram_to_RGB_ahm_rdata_r__reg[8].sclk_out
net u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out
net [0:0] u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf_sh
net [1:0] u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf_rc
net u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[7].sr_out
net u_sdram_to_RGB_ahm_rdata_r__reg[7].sh0
net u_sdram_to_RGB_ahm_rdata_r__reg[7].sclk_out
net u_sdram_to_RGB_ahm_rdata_r__reg[7].mclk_out
net [0:0] u_sdram_to_RGB_ahm_rdata_r__reg[7].lbuf_sh
net [1:0] u_sdram_to_RGB_ahm_rdata_r__reg[7].lbuf_rc
net u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[5].sr_out
net u_sdram_to_RGB_ahm_rdata_r__reg[5].sh0
net u_sdram_to_RGB_ahm_rdata_r__reg[5].sclk_out
net u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out
net [0:0] u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf_sh
net [1:0] u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf_rc
net u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[29].sr_out
net u_sdram_to_RGB_ahm_rdata_r__reg[29].sh0
net u_sdram_to_RGB_ahm_rdata_r__reg[29].sclk_out
net u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out
net [0:0] u_sdram_to_RGB_ahm_rdata_r__reg[29].lbuf_sh
net [1:0] u_sdram_to_RGB_ahm_rdata_r__reg[29].lbuf_rc
net u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[28].sr_out
net u_sdram_to_RGB_ahm_rdata_r__reg[28].sh0
net u_sdram_to_RGB_ahm_rdata_r__reg[28].sclk_out
net u_sdram_to_RGB_ahm_rdata_r__reg[28].mclk_out
net [0:0] u_sdram_to_RGB_ahm_rdata_r__reg[28].lbuf_sh
net [1:0] u_sdram_to_RGB_ahm_rdata_r__reg[28].lbuf_rc
net u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[26].sr_out
net u_sdram_to_RGB_ahm_rdata_r__reg[26].sh0
net u_sdram_to_RGB_ahm_rdata_r__reg[26].sclk_out
net u_sdram_to_RGB_ahm_rdata_r__reg[26].mclk_out
net [0:0] u_sdram_to_RGB_ahm_rdata_r__reg[26].lbuf_sh
net [1:0] u_sdram_to_RGB_ahm_rdata_r__reg[26].lbuf_rc
net u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net
net u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net
net u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net
net u_sdram_to_RGB_addr_cnt__reg[9]|qx_net
net u_sdram_to_RGB_addr_cnt__reg[8]|qx_net
net u_sdram_to_RGB_addr_cnt__reg[8].sr_out
net u_sdram_to_RGB_addr_cnt__reg[8].sh0
net u_sdram_to_RGB_addr_cnt__reg[8].sclk_out
net u_sdram_to_RGB_addr_cnt__reg[8].mclk_out
net [0:0] u_sdram_to_RGB_addr_cnt__reg[8].lbuf_sh
net [1:0] u_sdram_to_RGB_addr_cnt__reg[8].lbuf_rc
net u_sdram_to_RGB_addr_cnt__reg[7]|qx_net
net u_sdram_to_RGB_addr_cnt__reg[6]|qx_net
net u_sdram_to_RGB_addr_cnt__reg[6].sr_out
net u_sdram_to_RGB_addr_cnt__reg[6].sh0
net u_sdram_to_RGB_addr_cnt__reg[6].sclk_out
net u_sdram_to_RGB_addr_cnt__reg[6].mclk_out
net [0:0] u_sdram_to_RGB_addr_cnt__reg[6].lbuf_sh
net [1:0] u_sdram_to_RGB_addr_cnt__reg[6].lbuf_rc
net u_sdram_to_RGB_addr_cnt__reg[5]|qx_net
net u_sdram_to_RGB_addr_cnt__reg[4]|qx_net
net u_sdram_to_RGB_addr_cnt__reg[3]|qx_net
net u_sdram_to_RGB_addr_cnt__reg[3].sr_out
net u_sdram_to_RGB_addr_cnt__reg[3].sh0
net u_sdram_to_RGB_addr_cnt__reg[3].sclk_out
net u_sdram_to_RGB_addr_cnt__reg[3].mclk_out
net [0:0] u_sdram_to_RGB_addr_cnt__reg[3].lbuf_sh
net [1:0] u_sdram_to_RGB_addr_cnt__reg[3].lbuf_rc
net u_sdram_to_RGB_addr_cnt__reg[2]|qx_net
net u_sdram_to_RGB_addr_cnt__reg[1]|qx_net
net u_sdram_to_RGB_addr_cnt__reg[10]|qx_net
net u_sdram_to_RGB_addr_cnt__reg[10].sr_out
net u_sdram_to_RGB_addr_cnt__reg[10].sh0
net u_sdram_to_RGB_addr_cnt__reg[10].sclk_out
net u_sdram_to_RGB_addr_cnt__reg[10].mclk_out
net [0:0] u_sdram_to_RGB_addr_cnt__reg[10].lbuf_sh
net [1:0] u_sdram_to_RGB_addr_cnt__reg[10].lbuf_rc
net u_sdram_to_RGB_addr_cnt__reg[0]|qx_net
net u_pll_pll_u0|locked_net
net u_pll_pll_u0|clkout1_net
net u_pll_pll_u0|clkout0_net
net u_lvds_pll_u0|clkout1_net
net u_lvds_pll_u0|clkout0_net
net u_colorgen_v_valid__reg|qx_net
net u_colorgen_v_valid__reg.sr_out
net u_colorgen_v_valid__reg.sh0
net u_colorgen_v_valid__reg.sclk_out
net u_colorgen_v_valid__reg.mclk_out
net [0:0] u_colorgen_v_valid__reg.lbuf_sh
net [1:0] u_colorgen_v_valid__reg.lbuf_rc
net u_colorgen_v_cnt__reg[9]|qx_net
net u_colorgen_v_cnt__reg[9].sr_out
net u_colorgen_v_cnt__reg[9].sh0
net u_colorgen_v_cnt__reg[9].sclk_out
net u_colorgen_v_cnt__reg[9].mclk_out
net [0:0] u_colorgen_v_cnt__reg[9].lbuf_sh
net [1:0] u_colorgen_v_cnt__reg[9].lbuf_rc
net u_colorgen_v_cnt__reg[8]|qx_net
net u_colorgen_v_cnt__reg[8].sr_out
net u_colorgen_v_cnt__reg[8].sh0
net u_colorgen_v_cnt__reg[8].sclk_out
net u_colorgen_v_cnt__reg[8].mclk_out
net [0:0] u_colorgen_v_cnt__reg[8].lbuf_sh
net [1:0] u_colorgen_v_cnt__reg[8].lbuf_rc
net u_colorgen_v_cnt__reg[7]|qx_net
net u_colorgen_v_cnt__reg[6]|qx_net
net u_colorgen_v_cnt__reg[5]|qx_net
net u_colorgen_v_cnt__reg[5].sr_out
net u_colorgen_v_cnt__reg[5].sh0
net u_colorgen_v_cnt__reg[5].sclk_out
net u_colorgen_v_cnt__reg[5].mclk_out
net [0:0] u_colorgen_v_cnt__reg[5].lbuf_sh
net [1:0] u_colorgen_v_cnt__reg[5].lbuf_rc
net u_colorgen_v_cnt__reg[4]|qx_net
net u_colorgen_v_cnt__reg[3]|qx_net
net u_colorgen_v_cnt__reg[2]|qx_net
net u_colorgen_v_cnt__reg[2].sr_out
net u_colorgen_v_cnt__reg[2].sh0
net u_colorgen_v_cnt__reg[2].sclk_out
net u_colorgen_v_cnt__reg[2].mclk_out
net [0:0] u_colorgen_v_cnt__reg[2].lbuf_sh
net [1:0] u_colorgen_v_cnt__reg[2].lbuf_rc
net u_colorgen_v_cnt__reg[1]|qx_net
net u_colorgen_v_cnt__reg[0]|qx_net
net u_colorgen_h_valid__reg|qx_net
net u_colorgen_h_cnt__reg[9]|qx_net
net u_colorgen_h_cnt__reg[9].sr_out
net u_colorgen_h_cnt__reg[9].sh0
net u_colorgen_h_cnt__reg[9].sclk_out
net u_colorgen_h_cnt__reg[9].mclk_out
net [0:0] u_colorgen_h_cnt__reg[9].lbuf_sh
net [1:0] u_colorgen_h_cnt__reg[9].lbuf_rc
net u_colorgen_h_cnt__reg[8]|qx_net
net u_colorgen_h_cnt__reg[8].sr_out
net u_colorgen_h_cnt__reg[8].sh0
net u_colorgen_h_cnt__reg[8].sclk_out
net u_colorgen_h_cnt__reg[8].mclk_out
net [0:0] u_colorgen_h_cnt__reg[8].lbuf_sh
net [1:0] u_colorgen_h_cnt__reg[8].lbuf_rc
net u_colorgen_h_cnt__reg[7]|qx_net
net u_colorgen_h_cnt__reg[6]|qx_net
net u_colorgen_h_cnt__reg[6].sr_out
net u_colorgen_h_cnt__reg[6].sh0
net u_colorgen_h_cnt__reg[6].sclk_out
net u_colorgen_h_cnt__reg[6].mclk_out
net [0:0] u_colorgen_h_cnt__reg[6].lbuf_sh
net [1:0] u_colorgen_h_cnt__reg[6].lbuf_rc
net u_colorgen_h_cnt__reg[5]|qx_net
net u_colorgen_h_cnt__reg[4]|qx_net
net u_colorgen_h_cnt__reg[4].sr_out
net u_colorgen_h_cnt__reg[4].sh0
net u_colorgen_h_cnt__reg[4].sclk_out
net u_colorgen_h_cnt__reg[4].mclk_out
net [0:0] u_colorgen_h_cnt__reg[4].lbuf_sh
net [1:0] u_colorgen_h_cnt__reg[4].lbuf_rc
net u_colorgen_h_cnt__reg[3]|qx_net
net u_colorgen_h_cnt__reg[2]|qx_net
net u_colorgen_h_cnt__reg[2].sr_out
net u_colorgen_h_cnt__reg[2].sh0
net u_colorgen_h_cnt__reg[2].sclk_out
net u_colorgen_h_cnt__reg[2].mclk_out
net [0:0] u_colorgen_h_cnt__reg[2].lbuf_sh
net [1:0] u_colorgen_h_cnt__reg[2].lbuf_rc
net u_colorgen_h_cnt__reg[1]|qx_net
net u_colorgen_h_cnt__reg[10]|qx_net
net u_colorgen_h_cnt__reg[0]|qx_net
net u_arm_u_soc|spi0_ssn_net
net u_arm_u_soc|spi0_sck_net
net u_arm_u_soc|spi0_mosi_net
net u_arm_u_soc|gpio_0_out_o[1]_net
net u_arm_u_soc|gpio_0_out_o[0]_net
net u_arm_u_soc|fp0_m_ahb_resp_net
net u_arm_u_soc|fp0_m_ahb_ready_net
net u_arm_u_soc|fp0_m_ahb_rdata[9]_net
net u_arm_u_soc|fp0_m_ahb_rdata[8]_net
net u_arm_u_soc|fp0_m_ahb_rdata[7]_net
net u_arm_u_soc|fp0_m_ahb_rdata[6]_net
net u_arm_u_soc|fp0_m_ahb_rdata[5]_net
net u_arm_u_soc|fp0_m_ahb_rdata[4]_net
net u_arm_u_soc|fp0_m_ahb_rdata[3]_net
net u_arm_u_soc|fp0_m_ahb_rdata[31]_net
net u_arm_u_soc|fp0_m_ahb_rdata[30]_net
net u_arm_u_soc|fp0_m_ahb_rdata[2]_net
net u_arm_u_soc|fp0_m_ahb_rdata[29]_net
net u_arm_u_soc|fp0_m_ahb_rdata[28]_net
net u_arm_u_soc|fp0_m_ahb_rdata[27]_net
net u_arm_u_soc|fp0_m_ahb_rdata[26]_net
net u_arm_u_soc|fp0_m_ahb_rdata[25]_net
net u_arm_u_soc|fp0_m_ahb_rdata[24]_net
net u_arm_u_soc|fp0_m_ahb_rdata[23]_net
net u_arm_u_soc|fp0_m_ahb_rdata[22]_net
net u_arm_u_soc|fp0_m_ahb_rdata[21]_net
net u_arm_u_soc|fp0_m_ahb_rdata[20]_net
net u_arm_u_soc|fp0_m_ahb_rdata[1]_net
net u_arm_u_soc|fp0_m_ahb_rdata[19]_net
net u_arm_u_soc|fp0_m_ahb_rdata[18]_net
net u_arm_u_soc|fp0_m_ahb_rdata[17]_net
net u_arm_u_soc|fp0_m_ahb_rdata[16]_net
net u_arm_u_soc|fp0_m_ahb_rdata[15]_net
net u_arm_u_soc|fp0_m_ahb_rdata[14]_net
net u_arm_u_soc|fp0_m_ahb_rdata[13]_net
net u_arm_u_soc|fp0_m_ahb_rdata[12]_net
net u_arm_u_soc|fp0_m_ahb_rdata[11]_net
net u_arm_u_soc|fp0_m_ahb_rdata[10]_net
net u_arm_u_soc|fp0_m_ahb_rdata[0]_net
net u_arm_dll_u0|clkout0_net
net [3:0] tx_out_p
net [3:0] tx_out_n
net spi_ssn
net spi_sck
net spi_mosi
net spi_miso
net sbid1_0_1_r4_in_b
net sbid1_0_1_p8_in_b
net sbid1_0_1_p4_in_b
net sbid1_0_1_mux_alt_cin
net sbid1_0_1_dx3_out
net sbid1_0_1_dx2_out
net sbid1_0_1_dx1_out
net sbid1_0_1_dx0_out
net sbid1_0_1_c_skip8_in
net sbid1_0_1_c_skip4_in
net sbid1_0_1_c_in
net sbid1_0_1_c4_in
net sbid1_0_0_r4_out_b
net sbid1_0_0_r4_in_b
net sbid1_0_0_p8_out_b
net sbid1_0_0_p8_in_b
net sbid1_0_0_p4_out_b
net sbid1_0_0_p4_in_b
net sbid1_0_0_mux_alt_cin
net sbid1_0_0_dx3_out
net sbid1_0_0_dx2_out
net sbid1_0_0_dx1_out
net sbid1_0_0_dx0_out
net sbid1_0_0_c_skip8_in
net sbid1_0_0_c_skip4_in
net sbid1_0_0_c_in
net sbid1_0_0_c4_in
net rstn_i
net rstn_final__reg|qx_net
net rstn_final__reg.sr_out
net rstn_final__reg.sh0
net rstn_final__reg.sclk_out
net rstn_final__reg.mclk_out
net [0:0] rstn_final__reg.lbuf_sh
net [1:0] rstn_final__reg.lbuf_rc
net io_cell_spi_miso_inst|id_q_net
net io_cell_rstn_i_inst|id_q_net
net io_cell_display_sel_inst|id_q_net
net io_cell_clk_i_inst|id_q_net
net ii0767|dx_net
net ii0766|dx_net
net ii0765|dx_net
net ii0764|dx_net
net ii0763|dx_net
net ii0762|dx_net
net ii0761|dx_net
net ii0750|s_net
net ii0749|s_net
net ii0749|co_net
net ii0748|s_net
net ii0748|co_net
net ii0747|s_net
net ii0747|co_net
net ii0746|s_net
net ii0746|co_net
net ii0745|s_net
net ii0745|co_net
net ii0744|s_net
net ii0744|co_net
net ii0743|co_net
net ii0742|dx_net
net ii0741|dx_net
net ii0740|dx_net
net ii0739|dx_net
net ii0738|dx_net
net ii0737|dx_net
net ii0736|dx_net
net ii0735|dx_net
net ii0734|dx_net
net ii0733|dx_net
net ii0732|dx_net
net ii0731|dx_net
net ii0730|dx_net
net ii0729|dx_net
net ii0728|dx_net
net ii0727|dx_net
net ii0726|dx_net
net ii0725|dx_net
net ii0724|dx_net
net ii0723|dx_net
net ii0722|dx_net
net ii0721|dx_net
net ii0720|dx_net
net ii0719|dx_net
net ii0718|dx_net
net ii0717|dx_net
net ii0716|dx_net
net ii0715|dx_net
net ii0714|dx_net
net ii0713|dx_net
net ii0712|dx_net
net ii0711|dx_net
net ii0710|dx_net
net ii0709|dx_net
net ii0708|dx_net
net ii0707|dx_net
net ii0706|dx_net
net ii0705|dx_net
net ii0704|dx_net
net ii0703|dx_net
net ii0702|dx_net
net ii0701|dx_net
net ii0700|dx_net
net ii0699|dx_net
net ii0698|dx_net
net ii0697|dx_net
net ii0696|dx_net
net ii0695|dx_net
net ii0694|dx_net
net ii0693|dx_net
net ii0692|dx_net
net ii0691|dx_net
net ii0690|dx_net
net ii0689|dx_net
net ii0688|dx_net
net ii0687|dx_net
net ii0686|dx_net
net ii0685|dx_net
net ii0684|dx_net
net ii0683|dx_net
net ii0682|dx_net
net ii0681|dx_net
net ii0680|dx_net
net ii0679|dx_net
net ii0678|dx_net
net ii0677|dx_net
net ii0676|dx_net
net ii0675|dx_net
net ii0674|dx_net
net ii0673|dx_net
net ii0672|dx_net
net ii0671|dx_net
net ii0670|dx_net
net ii0669|dx_net
net ii0668|dx_net
net ii0667|dx_net
net ii0666|dx_net
net ii0665|dx_net
net ii0664|dx_net
net ii0663|dx_net
net ii0662|dx_net
net ii0661|dx_net
net ii0660|dx_net
net ii0659|dx_net
net ii0658|dx_net
net ii0657|dx_net
net ii0656|dx_net
net ii0655|dx_net
net ii0654|dx_net
net ii0653|dx_net
net ii0652|dx_net
net ii0651|dx_net
net ii0650|dx_net
net ii0649|dx_net
net ii0648|dx_net
net ii0647|dx_net
net ii0646|dx_net
net ii0645|dx_net
net ii0644|dx_net
net ii0643|dx_net
net ii0642|dx_net
net ii0641|dx_net
net ii0640|dx_net
net ii0639|dx_net
net ii0638|dx_net
net ii0637|dx_net
net ii0636|dx_net
net ii0635|dx_net
net ii0634|dx_net
net ii0633|dx_net
net ii0632|dx_net
net ii0631|dx_net
net ii0630|dx_net
net ii0629|dx_net
net ii0628|dx_net
net ii0627|dx_net
net ii0626|dx_net
net ii0625|dx_net
net ii0624|dx_net
net ii0623|dx_net
net ii0622|dx_net
net ii0621|dx_net
net ii0620|dx_net
net ii0619|dx_net
net ii0618|dx_net
net ii0617|dx_net
net ii0616|dx_net
net ii0615|dx_net
net ii0614|dx_net
net ii0613|dx_net
net ii0612|dx_net
net ii0611|dx_net
net ii0610|dx_net
net ii0609|dx_net
net ii0608|dx_net
net ii0607|dx_net
net ii0606|dx_net
net ii0605|dx_net
net ii0604|dx_net
net ii0603|dx_net
net ii0602|dx_net
net ii0601|dx_net
net ii0600|dx_net
net ii0599|dx_net
net ii0598|dx_net
net ii0597|dx_net
net ii0596|dx_net
net ii0595|dx_net
net ii0594|dx_net
net ii0593|dx_net
net ii0592|dx_net
net ii0591|dx_net
net ii0590|dx_net
net ii0589|dx_net
net ii0588|dx_net
net ii0587|dx_net
net ii0586|dx_net
net ii0585|dx_net
net ii0584|dx_net
net ii0583|dx_net
net ii0582|dx_net
net ii0581|dx_net
net ii0580|dx_net
net ii0579|dx_net
net ii0578|dx_net
net ii0577|dx_net
net ii0576|dx_net
net ii0575|dx_net
net ii0574|dx_net
net ii0573|dx_net
net ii0572|dx_net
net ii0571|dx_net
net ii0570|dx_net
net ii0569|dx_net
net ii0568|dx_net
net ii0567|dx_net
net ii0566|dx_net
net ii0565|dx_net
net ii0564|dx_net
net ii0563|dx_net
net ii0562|dx_net
net ii0561|dx_net
net ii0560|dx_net
net ii0559|dx_net
net ii0558|dx_net
net ii0557|dx_net
net ii0556|dx_net
net ii0555|dx_net
net ii0554|dx_net
net ii0553|dx_net
net ii0552|dx_net
net ii0551|dx_net
net ii0550|dx_net
net ii0549|dx_net
net ii0548|dx_net
net ii0547|dx_net
net ii0546|dx_net
net ii0545|dx_net
net ii0544|dx_net
net ii0543|dx_net
net ii0542|dx_net
net ii0541|dx_net
net ii0540|dx_net
net ii0539|dx_net
net ii0538|dx_net
net ii0537|dx_net
net ii0536|dx_net
net ii0535|dx_net
net ii0534|dx_net
net ii0533|dx_net
net ii0532|dx_net
net ii0531|dx_net
net ii0530|dx_net
net ii0529|dx_net
net ii0528|dx_net
net ii0527|dx_net
net ii0526|dx_net
net ii0525|dx_net
net ii0524|dx_net
net ii0523|dx_net
net ii0522|dx_net
net ii0521|dx_net
net ii0520|dx_net
net ii0519|dx_net
net ii0518|dx_net
net ii0517|dx_net
net ii0516|dx_net
net ii0515|dx_net
net ii0514|dx_net
net ii0513|dx_net
net ii0512|dx_net
net ii0511|dx_net
net ii0510|dx_net
net ii0509|dx_net
net ii0508|dx_net
net ii0507|dx_net
net ii0506|dx_net
net ii0505|dx_net
net ii0504|dx_net
net ii0503|dx_net
net ii0502|dx_net
net ii0501|dx_net
net ii0500|dx_net
net ii0499|dx_net
net ii0498|dx_net
net ii0497|dx_net
net ii0496|dx_net
net ii0495|dx_net
net ii0494|dx_net
net ii0493|dx_net
net ii0492|dx_net
net ii0491|dx_net
net ii0490|dx_net
net ii0489|dx_net
net ii0488|dx_net
net ii0487|dx_net
net ii0486|dx_net
net ii0485|dx_net
net ii0484|dx_net
net ii0483|dx_net
net ii0482|dx_net
net ii0481|dx_net
net ii0480|dx_net
net ii0479|dx_net
net ii0478|dx_net
net ii0477|dx_net
net ii0476|dx_net
net ii0475|dx_net
net ii0474|dx_net
net ii0473|dx_net
net ii0472|dx_net
net ii0471|dx_net
net ii0470|dx_net
net ii0469|dx_net
net ii0468|dx_net
net ii0467|dx_net
net ii0466|dx_net
net ii0465|dx_net
net ii0464|dx_net
net ii0463|dx_net
net ii0462|dx_net
net ii0461|dx_net
net ii0460|dx_net
net ii0459|dx_net
net ii0458|dx_net
net ii0457|dx_net
net ii0455|dx_net
net ii0454|dx_net
net ii0453|dx_net
net ii0452|dx_net
net ii0450|dx_net
net ii0449|dx_net
net display_sel
net clk_out_p
net clk_out_n
net clk_i
net VCC_0_inst|Y_net
net GND_0_inst|Y_net
net C9R16_mux0_ble2_out_1
net C9R16_mux0_ble2_out_0
net C9R16_mux0_ble1_out_1
net C9R16_mux0_ble1_out_0
net C9R16_mux0_ble0_out_1
net C9R16_mux0_ble0_out_0
net C9R16_ble2_out_to_muxdx
net C9R16_ble2_out_to_mux
net C9R16_ble1_out_to_muxdx
net C9R16_ble1_out_to_mux
net C9R16_ble0_out_to_muxdx
net C9R16_ble0_out_to_mux
net C39R16_mux0_ble1_out_1
net C39R16_mux0_ble1_out_0
net C39R16_mux0_ble0_out_1
net C39R16_mux0_ble0_out_0
net C39R16_ble1_out_to_muxdx
net C39R16_ble1_out_to_mux
net C39R16_ble0_out_to_muxdx
net C39R16_ble0_out_to_mux
net C39R15_mux0_ble1_out_1
net C39R15_mux0_ble1_out_0
net C39R15_ble1_out_to_muxdx
net C39R15_ble1_out_to_mux
net C39R14_mux0_ble1_out_1
net C39R14_mux0_ble1_out_0
net C39R14_ble1_out_to_muxdx
net C39R14_ble1_out_to_mux
net C39R13_mux0_ble2_out_1
net C39R13_mux0_ble2_out_0
net C39R13_ble2_out_to_muxdx
net C39R13_ble2_out_to_mux
net C39R12_mux0_ble1_out_1
net C39R12_mux0_ble1_out_0
net C39R12_mux0_ble0_out_1
net C39R12_mux0_ble0_out_0
net C39R12_ble1_out_to_muxdx
net C39R12_ble1_out_to_mux
net C39R12_ble0_out_to_muxdx
net C39R12_ble0_out_to_mux
net C39R11_mux0_ble0_out_1
net C39R11_mux0_ble0_out_0
net C39R11_ble0_out_to_muxdx
net C39R11_ble0_out_to_mux
net C39R10_mux0_ble1_out_1
net C39R10_mux0_ble1_out_0
net C39R10_mux0_ble0_out_1
net C39R10_mux0_ble0_out_0
net C39R10_ble1_out_to_muxdx
net C39R10_ble1_out_to_mux
net C39R10_ble0_out_to_muxdx
net C39R10_ble0_out_to_mux
net C37R16_mux0_ble1_out_1
net C37R16_mux0_ble1_out_0
net C37R16_mux0_ble0_out_1
net C37R16_mux0_ble0_out_0
net C37R16_ble1_out_to_muxdx
net C37R16_ble1_out_to_mux
net C37R16_ble0_out_to_muxdx
net C37R16_ble0_out_to_mux
net C37R15_mux0_ble1_out_0
net C37R15_mux0_ble0_out_0
net C37R15_ble1_out_to_muxdx
net C37R15_ble1_out_to_mux
net C37R15_ble0_out_to_muxdx
net C37R15_ble0_out_to_mux
net C37R14_mux0_ble0_out_1
net C37R14_mux0_ble0_out_0
net C37R14_ble0_out_to_muxdx
net C37R14_ble0_out_to_mux
net C37R13_mux0_ble2_out_0
net C37R13_ble2_out_to_muxdx
net C37R13_ble2_out_to_mux
net C37R12_mux0_ble2_out_1
net C37R12_mux0_ble2_out_0
net C37R12_mux0_ble1_out_1
net C37R12_mux0_ble1_out_0
net C37R12_ble2_out_to_muxdx
net C37R12_ble2_out_to_mux
net C37R12_ble1_out_to_muxdx
net C37R12_ble1_out_to_mux
net C37R11_mux0_ble0_out_1
net C37R11_mux0_ble0_out_0
net C37R11_ble0_out_to_muxdx
net C37R11_ble0_out_to_mux
net C35R9_mux0_ble1_out_0
net C35R9_ble1_out_to_muxdx
net C35R9_ble1_out_to_mux
net C35R16_mux0_ble3_out_1
net C35R16_mux0_ble3_out_0
net C35R16_mux0_ble2_out_1
net C35R16_mux0_ble2_out_0
net C35R16_mux0_ble1_out_1
net C35R16_mux0_ble1_out_0
net C35R16_mux0_ble0_out_1
net C35R16_mux0_ble0_out_0
net C35R16_ble3_out_to_muxdx
net C35R16_ble3_out_to_mux
net C35R16_ble2_out_to_muxdx
net C35R16_ble2_out_to_mux
net C35R16_ble1_out_to_muxdx
net C35R16_ble1_out_to_mux
net C35R16_ble0_out_to_muxdx
net C35R16_ble0_out_to_mux
net C35R15_mux0_ble2_out_0
net C35R15_mux0_ble1_out_1
net C35R15_mux0_ble1_out_0
net C35R15_mux0_ble0_out_1
net C35R15_mux0_ble0_out_0
net C35R15_ble2_out_to_muxdx
net C35R15_ble2_out_to_mux
net C35R15_ble1_out_to_muxdx
net C35R15_ble1_out_to_mux
net C35R15_ble0_out_to_muxdx
net C35R15_ble0_out_to_mux
net C35R14_mux0_ble3_out_0
net C35R14_mux0_ble2_out_0
net C35R14_mux0_ble1_out_0
net C35R14_mux0_ble0_out_0
net C35R14_ble3_out_to_muxdx
net C35R14_ble3_out_to_mux
net C35R14_ble2_out_to_muxdx
net C35R14_ble2_out_to_mux
net C35R14_ble1_out_to_muxdx
net C35R14_ble1_out_to_mux
net C35R14_ble0_out_to_muxdx
net C35R14_ble0_out_to_mux
net C35R13_mux0_ble3_out_0
net C35R13_mux0_ble2_out_0
net C35R13_mux0_ble1_out_0
net C35R13_mux0_ble0_out_0
net C35R13_ble3_out_to_muxdx
net C35R13_ble3_out_to_mux
net C35R13_ble2_out_to_muxdx
net C35R13_ble2_out_to_mux
net C35R13_ble1_out_to_muxdx
net C35R13_ble1_out_to_mux
net C35R13_ble0_out_to_muxdx
net C35R13_ble0_out_to_mux
net C35R12_mux0_ble0_out_1
net C35R12_mux0_ble0_out_0
net C35R12_ble0_out_to_muxdx
net C35R12_ble0_out_to_mux
net C35R11_mux0_ble2_out_0
net C35R11_mux0_ble0_out_1
net C35R11_mux0_ble0_out_0
net C35R11_ble2_out_to_muxdx
net C35R11_ble2_out_to_mux
net C35R11_ble0_out_to_muxdx
net C35R11_ble0_out_to_mux
net C35R10_mux0_ble0_out_0
net C35R10_ble0_out_to_muxdx
net C35R10_ble0_out_to_mux
net C33R13_mux0_ble2_out_1
net C33R13_mux0_ble2_out_0
net C33R13_mux0_ble1_out_0
net C33R13_ble2_out_to_muxdx
net C33R13_ble2_out_to_mux
net C33R13_ble1_out_to_muxdx
net C33R13_ble1_out_to_mux
net C33R11_mux0_ble1_out_0
net C33R11_ble1_out_to_muxdx
net C33R11_ble1_out_to_mux
net C33R10_mux0_ble1_out_0
net C33R10_ble1_out_to_muxdx
net C33R10_ble1_out_to_mux
net C29R19_mux0_ble0_out_1
net C29R19_mux0_ble0_out_0
net C29R19_ble0_out_to_muxdx
net C29R19_ble0_out_to_mux
net C29R16_mux0_ble0_out_1
net C29R16_mux0_ble0_out_0
net C29R16_ble0_out_to_muxdx
net C29R16_ble0_out_to_mux
net C29R13_mux0_ble1_out_1
net C29R13_mux0_ble1_out_0
net C29R13_mux0_ble0_out_1
net C29R13_mux0_ble0_out_0
net C29R13_ble1_out_to_muxdx
net C29R13_ble1_out_to_mux
net C29R13_ble0_out_to_muxdx
net C29R13_ble0_out_to_mux
net C29R11_mux0_ble0_out_0
net C29R11_ble0_out_to_muxdx
net C29R11_ble0_out_to_mux
net C27R16_mux0_ble2_out_0
net C27R16_ble2_out_to_muxdx
net C27R16_ble2_out_to_mux
net C27R15_mux0_ble0_out_1
net C27R15_mux0_ble0_out_0
net C27R15_ble0_out_to_muxdx
net C27R15_ble0_out_to_mux
net C27R12_mux0_ble1_out_1
net C27R12_mux0_ble1_out_0
net C27R12_mux0_ble0_out_1
net C27R12_mux0_ble0_out_0
net C27R12_ble1_out_to_muxdx
net C27R12_ble1_out_to_mux
net C27R12_ble0_out_to_muxdx
net C27R12_ble0_out_to_mux
net C27R11_mux0_ble0_out_0
net C27R11_ble0_out_to_muxdx
net C27R11_ble0_out_to_mux
net C25R10_mux0_ble0_out_0
net C25R10_ble0_out_to_muxdx
net C25R10_ble0_out_to_mux
net C23R16_mux0_ble1_out_1
net C23R16_mux0_ble1_out_0
net C23R16_mux0_ble0_out_1
net C23R16_mux0_ble0_out_0
net C23R16_ble1_out_to_muxdx
net C23R16_ble1_out_to_mux
net C23R16_ble0_out_to_muxdx
net C23R16_ble0_out_to_mux
net C17R17_mux0_ble1_out_0
net C17R17_ble1_out_to_muxdx
net C17R17_ble1_out_to_mux
net C17R16_mux0_ble2_out_0
net C17R16_ble2_out_to_muxdx
net C17R16_ble2_out_to_mux
net C15R16_mux0_ble0_out_1
net C15R16_mux0_ble0_out_0
net C15R16_ble0_out_to_muxdx
net C15R16_ble0_out_to_mux
net C13R16_mux0_ble2_out_1
net C13R16_mux0_ble2_out_0
net C13R16_mux0_ble0_out_1
net C13R16_mux0_ble0_out_0
net C13R16_ble2_out_to_muxdx
net C13R16_ble2_out_to_mux
net C13R16_ble0_out_to_muxdx
net C13R16_ble0_out_to_mux
inst CONST C13R16_ble0_const
attr inst C13R16_ble0_const PCK_LOCATION str "C13R16.lp0.const_f5"
attr inst C13R16_ble0_const PLACE_LOCATION str "C13R16.le_tile.le_guts.lp0.const_f5"
attr inst C13R16_ble0_const sel uint 0
term out [] C13R16_ble0_out_to_mux []
endinst
inst MUX2S C13R16_ble0_mux_dx0
attr inst C13R16_ble0_mux_dx0 PCK_LOCATION str "C13R16.lp0.SC_mux_dx4_0"
attr inst C13R16_ble0_mux_dx0 PLACE_LOCATION str "C13R16.le_tile.le_guts.lp0.SC_mux_dx4_0"
term in0 [] ii0478|dx_net []
term out [] C13R16_mux0_ble0_out_0 []
term sel [] C13R16_ble0_out_to_muxdx []
endinst
inst MUX2S C13R16_ble0_mux_dx1
attr inst C13R16_ble0_mux_dx1 PCK_LOCATION str "C13R16.lp0.SC_mux_dx4_1"
attr inst C13R16_ble0_mux_dx1 PLACE_LOCATION str "C13R16.le_tile.le_guts.lp0.SC_mux_dx4_1"
term in0 [] ii0493|dx_net []
term out [] C13R16_mux0_ble0_out_1 []
term sel [] C13R16_ble0_out_to_muxdx []
endinst
inst CFGMUX2_S1 C13R16_ble0_select
attr inst C13R16_ble0_select PCK_LOCATION str "C13R16.lp0.mux_f5"
attr inst C13R16_ble0_select PLACE_LOCATION str "C13R16.le_tile.le_guts.lp0.mux_f5"
attr inst C13R16_ble0_select SEL uint 1
term in1 [] C13R16_ble0_out_to_mux []
term out [] C13R16_ble0_out_to_muxdx []
endinst
inst CONST C13R16_ble2_const
attr inst C13R16_ble2_const PCK_LOCATION str "C13R16.lp2.const_f5"
attr inst C13R16_ble2_const PLACE_LOCATION str "C13R16.le_tile.le_guts.lp2.const_f5"
attr inst C13R16_ble2_const sel uint 1
term out [] C13R16_ble2_out_to_mux []
endinst
inst MUX2S C13R16_ble2_mux_dx0
attr inst C13R16_ble2_mux_dx0 PCK_LOCATION str "C13R16.lp2.SC_mux_dx4_0"
attr inst C13R16_ble2_mux_dx0 PLACE_LOCATION str "C13R16.le_tile.le_guts.lp2.SC_mux_dx4_0"
term in1 [] ii0491|dx_net []
term out [] C13R16_mux0_ble2_out_0 []
term sel [] C13R16_ble2_out_to_muxdx []
endinst
inst CFGMUX2_S1 C13R16_ble2_select
attr inst C13R16_ble2_select PCK_LOCATION str "C13R16.lp2.mux_f5"
attr inst C13R16_ble2_select PLACE_LOCATION str "C13R16.le_tile.le_guts.lp2.mux_f5"
attr inst C13R16_ble2_select SEL uint 1
term in1 [] C13R16_ble2_out_to_mux []
term out [] C13R16_ble2_out_to_muxdx []
endinst
inst CONST C15R16_ble0_const
attr inst C15R16_ble0_const PCK_LOCATION str "C15R16.lp0.const_f5"
attr inst C15R16_ble0_const PLACE_LOCATION str "C15R16.le_tile.le_guts.lp0.const_f5"
attr inst C15R16_ble0_const sel uint 1
term out [] C15R16_ble0_out_to_mux []
endinst
inst MUX2S C15R16_ble0_mux_dx1
attr inst C15R16_ble0_mux_dx1 PCK_LOCATION str "C15R16.lp0.SC_mux_dx4_1"
attr inst C15R16_ble0_mux_dx1 PLACE_LOCATION str "C15R16.le_tile.le_guts.lp0.SC_mux_dx4_1"
term in1 [] ii0477|dx_net []
term out [] C15R16_mux0_ble0_out_1 []
term sel [] C15R16_ble0_out_to_muxdx []
endinst
inst CFGMUX2_S1 C15R16_ble0_select
attr inst C15R16_ble0_select PCK_LOCATION str "C15R16.lp0.mux_f5"
attr inst C15R16_ble0_select PLACE_LOCATION str "C15R16.le_tile.le_guts.lp0.mux_f5"
attr inst C15R16_ble0_select SEL uint 1
term in1 [] C15R16_ble0_out_to_mux []
term out [] C15R16_ble0_out_to_muxdx []
endinst
inst CONST C17R16_ble2_const
attr inst C17R16_ble2_const PCK_LOCATION str "C17R16.lp2.const_f5"
attr inst C17R16_ble2_const PLACE_LOCATION str "C17R16.le_tile.le_guts.lp2.const_f5"
attr inst C17R16_ble2_const sel uint 0
term out [] C17R16_ble2_out_to_mux []
endinst
inst MUX2S C17R16_ble2_mux_dx0
attr inst C17R16_ble2_mux_dx0 PCK_LOCATION str "C17R16.lp2.SC_mux_dx4_0"
attr inst C17R16_ble2_mux_dx0 PLACE_LOCATION str "C17R16.le_tile.le_guts.lp2.SC_mux_dx4_0"
term in0 [] ii0453|dx_net []
term out [] C17R16_mux0_ble2_out_0 []
term sel [] C17R16_ble2_out_to_muxdx []
endinst
inst CFGMUX2_S1 C17R16_ble2_select
attr inst C17R16_ble2_select PCK_LOCATION str "C17R16.lp2.mux_f5"
attr inst C17R16_ble2_select PLACE_LOCATION str "C17R16.le_tile.le_guts.lp2.mux_f5"
attr inst C17R16_ble2_select SEL uint 1
term in1 [] C17R16_ble2_out_to_mux []
term out [] C17R16_ble2_out_to_muxdx []
endinst
inst CONST C17R17_ble1_const
attr inst C17R17_ble1_const PCK_LOCATION str "C17R17.lp1.const_f5"
attr inst C17R17_ble1_const PLACE_LOCATION str "C17R17.le_tile.le_guts.lp1.const_f5"
attr inst C17R17_ble1_const sel uint 0
term out [] C17R17_ble1_out_to_mux []
endinst
inst MUX2S C17R17_ble1_mux_dx0
attr inst C17R17_ble1_mux_dx0 PCK_LOCATION str "C17R17.lp1.SC_mux_dx4_0"
attr inst C17R17_ble1_mux_dx0 PLACE_LOCATION str "C17R17.le_tile.le_guts.lp1.SC_mux_dx4_0"
term in0 [] ii0458|dx_net []
term out [] C17R17_mux0_ble1_out_0 []
term sel [] C17R17_ble1_out_to_muxdx []
endinst
inst CFGMUX2_S1 C17R17_ble1_select
attr inst C17R17_ble1_select PCK_LOCATION str "C17R17.lp1.mux_f5"
attr inst C17R17_ble1_select PLACE_LOCATION str "C17R17.le_tile.le_guts.lp1.mux_f5"
attr inst C17R17_ble1_select SEL uint 1
term in1 [] C17R17_ble1_out_to_mux []
term out [] C17R17_ble1_out_to_muxdx []
endinst
inst CONST C23R16_ble0_const
attr inst C23R16_ble0_const PCK_LOCATION str "C23R16.lp0.const_f5"
attr inst C23R16_ble0_const PLACE_LOCATION str "C23R16.le_tile.le_guts.lp0.const_f5"
attr inst C23R16_ble0_const sel uint 1
term out [] C23R16_ble0_out_to_mux []
endinst
inst MUX2S C23R16_ble0_mux_dx0
attr inst C23R16_ble0_mux_dx0 PCK_LOCATION str "C23R16.lp0.SC_mux_dx4_0"
attr inst C23R16_ble0_mux_dx0 PLACE_LOCATION str "C23R16.le_tile.le_guts.lp0.SC_mux_dx4_0"
term in1 [] ii0472|dx_net []
term out [] C23R16_mux0_ble0_out_0 []
term sel [] C23R16_ble0_out_to_muxdx []
endinst
inst CFGMUX2_S1 C23R16_ble0_select
attr inst C23R16_ble0_select PCK_LOCATION str "C23R16.lp0.mux_f5"
attr inst C23R16_ble0_select PLACE_LOCATION str "C23R16.le_tile.le_guts.lp0.mux_f5"
attr inst C23R16_ble0_select SEL uint 1
term in1 [] C23R16_ble0_out_to_mux []
term out [] C23R16_ble0_out_to_muxdx []
endinst
inst CONST C23R16_ble1_const
attr inst C23R16_ble1_const PCK_LOCATION str "C23R16.lp1.const_f5"
attr inst C23R16_ble1_const PLACE_LOCATION str "C23R16.le_tile.le_guts.lp1.const_f5"
attr inst C23R16_ble1_const sel uint 0
term out [] C23R16_ble1_out_to_mux []
endinst
inst MUX2S C23R16_ble1_mux_dx1
attr inst C23R16_ble1_mux_dx1 PCK_LOCATION str "C23R16.lp1.SC_mux_dx4_1"
attr inst C23R16_ble1_mux_dx1 PLACE_LOCATION str "C23R16.le_tile.le_guts.lp1.SC_mux_dx4_1"
term in0 [] ii0462|dx_net []
term out [] C23R16_mux0_ble1_out_1 []
term sel [] C23R16_ble1_out_to_muxdx []
endinst
inst CFGMUX2_S1 C23R16_ble1_select
attr inst C23R16_ble1_select PCK_LOCATION str "C23R16.lp1.mux_f5"
attr inst C23R16_ble1_select PLACE_LOCATION str "C23R16.le_tile.le_guts.lp1.mux_f5"
attr inst C23R16_ble1_select SEL uint 1
term in1 [] C23R16_ble1_out_to_mux []
term out [] C23R16_ble1_out_to_muxdx []
endinst
inst CONST C25R10_ble0_const
attr inst C25R10_ble0_const PCK_LOCATION str "C25R10.lp0.const_f5"
attr inst C25R10_ble0_const PLACE_LOCATION str "C25R10.le_tile.le_guts.lp0.const_f5"
attr inst C25R10_ble0_const sel uint 0
term out [] C25R10_ble0_out_to_mux []
endinst
inst MUX2S C25R10_ble0_mux_dx0
attr inst C25R10_ble0_mux_dx0 PCK_LOCATION str "C25R10.lp0.SC_mux_dx4_0"
attr inst C25R10_ble0_mux_dx0 PLACE_LOCATION str "C25R10.le_tile.le_guts.lp0.SC_mux_dx4_0"
term in0 [] ii0695|dx_net []
term out [] C25R10_mux0_ble0_out_0 []
term sel [] C25R10_ble0_out_to_muxdx []
endinst
inst CFGMUX2_S1 C25R10_ble0_select
attr inst C25R10_ble0_select PCK_LOCATION str "C25R10.lp0.mux_f5"
attr inst C25R10_ble0_select PLACE_LOCATION str "C25R10.le_tile.le_guts.lp0.mux_f5"
attr inst C25R10_ble0_select SEL uint 1
term in1 [] C25R10_ble0_out_to_mux []
term out [] C25R10_ble0_out_to_muxdx []
endinst
inst CONST C27R11_ble0_const
attr inst C27R11_ble0_const PCK_LOCATION str "C27R11.lp0.const_f5"
attr inst C27R11_ble0_const PLACE_LOCATION str "C27R11.le_tile.le_guts.lp0.const_f5"
attr inst C27R11_ble0_const sel uint 0
term out [] C27R11_ble0_out_to_mux []
endinst
inst MUX2S C27R11_ble0_mux_dx0
attr inst C27R11_ble0_mux_dx0 PCK_LOCATION str "C27R11.lp0.SC_mux_dx4_0"
attr inst C27R11_ble0_mux_dx0 PLACE_LOCATION str "C27R11.le_tile.le_guts.lp0.SC_mux_dx4_0"
term in0 [] ii0625|dx_net []
term out [] C27R11_mux0_ble0_out_0 []
term sel [] C27R11_ble0_out_to_muxdx []
endinst
inst CFGMUX2_S1 C27R11_ble0_select
attr inst C27R11_ble0_select PCK_LOCATION str "C27R11.lp0.mux_f5"
attr inst C27R11_ble0_select PLACE_LOCATION str "C27R11.le_tile.le_guts.lp0.mux_f5"
attr inst C27R11_ble0_select SEL uint 1
term in1 [] C27R11_ble0_out_to_mux []
term out [] C27R11_ble0_out_to_muxdx []
endinst
inst CONST C27R12_ble0_const
attr inst C27R12_ble0_const PCK_LOCATION str "C27R12.lp0.const_f5"
attr inst C27R12_ble0_const PLACE_LOCATION str "C27R12.le_tile.le_guts.lp0.const_f5"
attr inst C27R12_ble0_const sel uint 1
term out [] C27R12_ble0_out_to_mux []
endinst
inst MUX2S C27R12_ble0_mux_dx0
attr inst C27R12_ble0_mux_dx0 PCK_LOCATION str "C27R12.lp0.SC_mux_dx4_0"
attr inst C27R12_ble0_mux_dx0 PLACE_LOCATION str "C27R12.le_tile.le_guts.lp0.SC_mux_dx4_0"
term in1 [] ii0624|dx_net []
term out [] C27R12_mux0_ble0_out_0 []
term sel [] C27R12_ble0_out_to_muxdx []
endinst
inst MUX2S C27R12_ble0_mux_dx1
attr inst C27R12_ble0_mux_dx1 PCK_LOCATION str "C27R12.lp0.SC_mux_dx4_1"
attr inst C27R12_ble0_mux_dx1 PLACE_LOCATION str "C27R12.le_tile.le_guts.lp0.SC_mux_dx4_1"
term in1 [] ii0604|dx_net []
term out [] C27R12_mux0_ble0_out_1 []
term sel [] C27R12_ble0_out_to_muxdx []
endinst
inst CFGMUX2_S1 C27R12_ble0_select
attr inst C27R12_ble0_select PCK_LOCATION str "C27R12.lp0.mux_f5"
attr inst C27R12_ble0_select PLACE_LOCATION str "C27R12.le_tile.le_guts.lp0.mux_f5"
attr inst C27R12_ble0_select SEL uint 1
term in1 [] C27R12_ble0_out_to_mux []
term out [] C27R12_ble0_out_to_muxdx []
endinst
inst CONST C27R12_ble1_const
attr inst C27R12_ble1_const PCK_LOCATION str "C27R12.lp1.const_f5"
attr inst C27R12_ble1_const PLACE_LOCATION str "C27R12.le_tile.le_guts.lp1.const_f5"
attr inst C27R12_ble1_const sel uint 1
term out [] C27R12_ble1_out_to_mux []
endinst
inst MUX2S C27R12_ble1_mux_dx0
attr inst C27R12_ble1_mux_dx0 PCK_LOCATION str "C27R12.lp1.SC_mux_dx4_0"
attr inst C27R12_ble1_mux_dx0 PLACE_LOCATION str "C27R12.le_tile.le_guts.lp1.SC_mux_dx4_0"
term in1 [] ii0600|dx_net []
term out [] C27R12_mux0_ble1_out_0 []
term sel [] C27R12_ble1_out_to_muxdx []
endinst
inst CFGMUX2_S1 C27R12_ble1_select
attr inst C27R12_ble1_select PCK_LOCATION str "C27R12.lp1.mux_f5"
attr inst C27R12_ble1_select PLACE_LOCATION str "C27R12.le_tile.le_guts.lp1.mux_f5"
attr inst C27R12_ble1_select SEL uint 1
term in1 [] C27R12_ble1_out_to_mux []
term out [] C27R12_ble1_out_to_muxdx []
endinst
inst CONST C27R15_ble0_const
attr inst C27R15_ble0_const PCK_LOCATION str "C27R15.lp0.const_f5"
attr inst C27R15_ble0_const PLACE_LOCATION str "C27R15.le_tile.le_guts.lp0.const_f5"
attr inst C27R15_ble0_const sel uint 1
term out [] C27R15_ble0_out_to_mux []
endinst
inst MUX2S C27R15_ble0_mux_dx0
attr inst C27R15_ble0_mux_dx0 PCK_LOCATION str "C27R15.lp0.SC_mux_dx4_0"
attr inst C27R15_ble0_mux_dx0 PLACE_LOCATION str "C27R15.le_tile.le_guts.lp0.SC_mux_dx4_0"
term in1 [] ii0729|dx_net []
term out [] C27R15_mux0_ble0_out_0 []
term sel [] C27R15_ble0_out_to_muxdx []
endinst
inst CFGMUX2_S1 C27R15_ble0_select
attr inst C27R15_ble0_select PCK_LOCATION str "C27R15.lp0.mux_f5"
attr inst C27R15_ble0_select PLACE_LOCATION str "C27R15.le_tile.le_guts.lp0.mux_f5"
attr inst C27R15_ble0_select SEL uint 1
term in1 [] C27R15_ble0_out_to_mux []
term out [] C27R15_ble0_out_to_muxdx []
endinst
inst CONST C27R16_ble2_const
attr inst C27R16_ble2_const PCK_LOCATION str "C27R16.lp2.const_f5"
attr inst C27R16_ble2_const PLACE_LOCATION str "C27R16.le_tile.le_guts.lp2.const_f5"
attr inst C27R16_ble2_const sel uint 0
term out [] C27R16_ble2_out_to_mux []
endinst
inst MUX2S C27R16_ble2_mux_dx0
attr inst C27R16_ble2_mux_dx0 PCK_LOCATION str "C27R16.lp2.SC_mux_dx4_0"
attr inst C27R16_ble2_mux_dx0 PLACE_LOCATION str "C27R16.le_tile.le_guts.lp2.SC_mux_dx4_0"
term in0 [] ii0545|dx_net []
term out [] C27R16_mux0_ble2_out_0 []
term sel [] C27R16_ble2_out_to_muxdx []
endinst
inst CFGMUX2_S1 C27R16_ble2_select
attr inst C27R16_ble2_select PCK_LOCATION str "C27R16.lp2.mux_f5"
attr inst C27R16_ble2_select PLACE_LOCATION str "C27R16.le_tile.le_guts.lp2.mux_f5"
attr inst C27R16_ble2_select SEL uint 1
term in1 [] C27R16_ble2_out_to_mux []
term out [] C27R16_ble2_out_to_muxdx []
endinst
inst CONST C29R11_ble0_const
attr inst C29R11_ble0_const PCK_LOCATION str "C29R11.lp0.const_f5"
attr inst C29R11_ble0_const PLACE_LOCATION str "C29R11.le_tile.le_guts.lp0.const_f5"
attr inst C29R11_ble0_const sel uint 0
term out [] C29R11_ble0_out_to_mux []
endinst
inst MUX2S C29R11_ble0_mux_dx0
attr inst C29R11_ble0_mux_dx0 PCK_LOCATION str "C29R11.lp0.SC_mux_dx4_0"
attr inst C29R11_ble0_mux_dx0 PLACE_LOCATION str "C29R11.le_tile.le_guts.lp0.SC_mux_dx4_0"
term in0 [] ii0665|dx_net []
term out [] C29R11_mux0_ble0_out_0 []
term sel [] C29R11_ble0_out_to_muxdx []
endinst
inst CFGMUX2_S1 C29R11_ble0_select
attr inst C29R11_ble0_select PCK_LOCATION str "C29R11.lp0.mux_f5"
attr inst C29R11_ble0_select PLACE_LOCATION str "C29R11.le_tile.le_guts.lp0.mux_f5"
attr inst C29R11_ble0_select SEL uint 1
term in1 [] C29R11_ble0_out_to_mux []
term out [] C29R11_ble0_out_to_muxdx []
endinst
inst CONST C29R13_ble0_const
attr inst C29R13_ble0_const PCK_LOCATION str "C29R13.lp0.const_f5"
attr inst C29R13_ble0_const PLACE_LOCATION str "C29R13.le_tile.le_guts.lp0.const_f5"
attr inst C29R13_ble0_const sel uint 1
term out [] C29R13_ble0_out_to_mux []
endinst
inst MUX2S C29R13_ble0_mux_dx0
attr inst C29R13_ble0_mux_dx0 PCK_LOCATION str "C29R13.lp0.SC_mux_dx4_0"
attr inst C29R13_ble0_mux_dx0 PLACE_LOCATION str "C29R13.le_tile.le_guts.lp0.SC_mux_dx4_0"
term in1 [] ii0593|dx_net []
term out [] C29R13_mux0_ble0_out_0 []
term sel [] C29R13_ble0_out_to_muxdx []
endinst
inst CFGMUX2_S1 C29R13_ble0_select
attr inst C29R13_ble0_select PCK_LOCATION str "C29R13.lp0.mux_f5"
attr inst C29R13_ble0_select PLACE_LOCATION str "C29R13.le_tile.le_guts.lp0.mux_f5"
attr inst C29R13_ble0_select SEL uint 1
term in1 [] C29R13_ble0_out_to_mux []
term out [] C29R13_ble0_out_to_muxdx []
endinst
inst CONST C29R13_ble1_const
attr inst C29R13_ble1_const PCK_LOCATION str "C29R13.lp1.const_f5"
attr inst C29R13_ble1_const PLACE_LOCATION str "C29R13.le_tile.le_guts.lp1.const_f5"
attr inst C29R13_ble1_const sel uint 1
term out [] C29R13_ble1_out_to_mux []
endinst
inst MUX2S C29R13_ble1_mux_dx0
attr inst C29R13_ble1_mux_dx0 PCK_LOCATION str "C29R13.lp1.SC_mux_dx4_0"
attr inst C29R13_ble1_mux_dx0 PLACE_LOCATION str "C29R13.le_tile.le_guts.lp1.SC_mux_dx4_0"
term in1 [] ii0582|dx_net []
term out [] C29R13_mux0_ble1_out_0 []
term sel [] C29R13_ble1_out_to_muxdx []
endinst
inst MUX2S C29R13_ble1_mux_dx1
attr inst C29R13_ble1_mux_dx1 PCK_LOCATION str "C29R13.lp1.SC_mux_dx4_1"
attr inst C29R13_ble1_mux_dx1 PLACE_LOCATION str "C29R13.le_tile.le_guts.lp1.SC_mux_dx4_1"
term in1 [] ii0585|dx_net []
term out [] C29R13_mux0_ble1_out_1 []
term sel [] C29R13_ble1_out_to_muxdx []
endinst
inst CFGMUX2_S1 C29R13_ble1_select
attr inst C29R13_ble1_select PCK_LOCATION str "C29R13.lp1.mux_f5"
attr inst C29R13_ble1_select PLACE_LOCATION str "C29R13.le_tile.le_guts.lp1.mux_f5"
attr inst C29R13_ble1_select SEL uint 1
term in1 [] C29R13_ble1_out_to_mux []
term out [] C29R13_ble1_out_to_muxdx []
endinst
inst CONST C29R16_ble0_const
attr inst C29R16_ble0_const PCK_LOCATION str "C29R16.lp0.const_f5"
attr inst C29R16_ble0_const PLACE_LOCATION str "C29R16.le_tile.le_guts.lp0.const_f5"
attr inst C29R16_ble0_const sel uint 1
term out [] C29R16_ble0_out_to_mux []
endinst
inst MUX2S C29R16_ble0_mux_dx0
attr inst C29R16_ble0_mux_dx0 PCK_LOCATION str "C29R16.lp0.SC_mux_dx4_0"
attr inst C29R16_ble0_mux_dx0 PLACE_LOCATION str "C29R16.le_tile.le_guts.lp0.SC_mux_dx4_0"
term in1 [] ii0538|dx_net []
term out [] C29R16_mux0_ble0_out_0 []
term sel [] C29R16_ble0_out_to_muxdx []
endinst
inst CFGMUX2_S1 C29R16_ble0_select
attr inst C29R16_ble0_select PCK_LOCATION str "C29R16.lp0.mux_f5"
attr inst C29R16_ble0_select PLACE_LOCATION str "C29R16.le_tile.le_guts.lp0.mux_f5"
attr inst C29R16_ble0_select SEL uint 1
term in1 [] C29R16_ble0_out_to_mux []
term out [] C29R16_ble0_out_to_muxdx []
endinst
inst CONST C29R19_ble0_const
attr inst C29R19_ble0_const PCK_LOCATION str "C29R19.lp0.const_f5"
attr inst C29R19_ble0_const PLACE_LOCATION str "C29R19.le_tile.le_guts.lp0.const_f5"
attr inst C29R19_ble0_const sel uint 1
term out [] C29R19_ble0_out_to_mux []
endinst
inst MUX2S C29R19_ble0_mux_dx0
attr inst C29R19_ble0_mux_dx0 PCK_LOCATION str "C29R19.lp0.SC_mux_dx4_0"
attr inst C29R19_ble0_mux_dx0 PLACE_LOCATION str "C29R19.le_tile.le_guts.lp0.SC_mux_dx4_0"
term in1 [] ii0565|dx_net []
term out [] C29R19_mux0_ble0_out_0 []
term sel [] C29R19_ble0_out_to_muxdx []
endinst
inst CFGMUX2_S1 C29R19_ble0_select
attr inst C29R19_ble0_select PCK_LOCATION str "C29R19.lp0.mux_f5"
attr inst C29R19_ble0_select PLACE_LOCATION str "C29R19.le_tile.le_guts.lp0.mux_f5"
attr inst C29R19_ble0_select SEL uint 1
term in1 [] C29R19_ble0_out_to_mux []
term out [] C29R19_ble0_out_to_muxdx []
endinst
inst CONST C33R10_ble1_const
attr inst C33R10_ble1_const PCK_LOCATION str "C33R10.lp1.const_f5"
attr inst C33R10_ble1_const PLACE_LOCATION str "C33R10.le_tile.le_guts.lp1.const_f5"
attr inst C33R10_ble1_const sel uint 0
term out [] C33R10_ble1_out_to_mux []
endinst
inst MUX2S C33R10_ble1_mux_dx0
attr inst C33R10_ble1_mux_dx0 PCK_LOCATION str "C33R10.lp1.SC_mux_dx4_0"
attr inst C33R10_ble1_mux_dx0 PLACE_LOCATION str "C33R10.le_tile.le_guts.lp1.SC_mux_dx4_0"
term in0 [] ii0579|dx_net []
term out [] C33R10_mux0_ble1_out_0 []
term sel [] C33R10_ble1_out_to_muxdx []
endinst
inst CFGMUX2_S1 C33R10_ble1_select
attr inst C33R10_ble1_select PCK_LOCATION str "C33R10.lp1.mux_f5"
attr inst C33R10_ble1_select PLACE_LOCATION str "C33R10.le_tile.le_guts.lp1.mux_f5"
attr inst C33R10_ble1_select SEL uint 1
term in1 [] C33R10_ble1_out_to_mux []
term out [] C33R10_ble1_out_to_muxdx []
endinst
inst CONST C33R11_ble1_const
attr inst C33R11_ble1_const PCK_LOCATION str "C33R11.lp1.const_f5"
attr inst C33R11_ble1_const PLACE_LOCATION str "C33R11.le_tile.le_guts.lp1.const_f5"
attr inst C33R11_ble1_const sel uint 0
term out [] C33R11_ble1_out_to_mux []
endinst
inst MUX2S C33R11_ble1_mux_dx0
attr inst C33R11_ble1_mux_dx0 PCK_LOCATION str "C33R11.lp1.SC_mux_dx4_0"
attr inst C33R11_ble1_mux_dx0 PLACE_LOCATION str "C33R11.le_tile.le_guts.lp1.SC_mux_dx4_0"
term in0 [] ii0659|dx_net []
term out [] C33R11_mux0_ble1_out_0 []
term sel [] C33R11_ble1_out_to_muxdx []
endinst
inst CFGMUX2_S1 C33R11_ble1_select
attr inst C33R11_ble1_select PCK_LOCATION str "C33R11.lp1.mux_f5"
attr inst C33R11_ble1_select PLACE_LOCATION str "C33R11.le_tile.le_guts.lp1.mux_f5"
attr inst C33R11_ble1_select SEL uint 1
term in1 [] C33R11_ble1_out_to_mux []
term out [] C33R11_ble1_out_to_muxdx []
endinst
inst CONST C33R13_ble1_const
attr inst C33R13_ble1_const PCK_LOCATION str "C33R13.lp1.const_f5"
attr inst C33R13_ble1_const PLACE_LOCATION str "C33R13.le_tile.le_guts.lp1.const_f5"
attr inst C33R13_ble1_const sel uint 0
term out [] C33R13_ble1_out_to_mux []
endinst
inst MUX2S C33R13_ble1_mux_dx0
attr inst C33R13_ble1_mux_dx0 PCK_LOCATION str "C33R13.lp1.SC_mux_dx4_0"
attr inst C33R13_ble1_mux_dx0 PLACE_LOCATION str "C33R13.le_tile.le_guts.lp1.SC_mux_dx4_0"
term in0 [] ii0653|dx_net []
term out [] C33R13_mux0_ble1_out_0 []
term sel [] C33R13_ble1_out_to_muxdx []
endinst
inst CFGMUX2_S1 C33R13_ble1_select
attr inst C33R13_ble1_select PCK_LOCATION str "C33R13.lp1.mux_f5"
attr inst C33R13_ble1_select PLACE_LOCATION str "C33R13.le_tile.le_guts.lp1.mux_f5"
attr inst C33R13_ble1_select SEL uint 1
term in1 [] C33R13_ble1_out_to_mux []
term out [] C33R13_ble1_out_to_muxdx []
endinst
inst CONST C33R13_ble2_const
attr inst C33R13_ble2_const PCK_LOCATION str "C33R13.lp2.const_f5"
attr inst C33R13_ble2_const PLACE_LOCATION str "C33R13.le_tile.le_guts.lp2.const_f5"
attr inst C33R13_ble2_const sel uint 1
term out [] C33R13_ble2_out_to_mux []
endinst
inst MUX2S C33R13_ble2_mux_dx0
attr inst C33R13_ble2_mux_dx0 PCK_LOCATION str "C33R13.lp2.SC_mux_dx4_0"
attr inst C33R13_ble2_mux_dx0 PLACE_LOCATION str "C33R13.le_tile.le_guts.lp2.SC_mux_dx4_0"
term in1 [] ii0581|dx_net []
term out [] C33R13_mux0_ble2_out_0 []
term sel [] C33R13_ble2_out_to_muxdx []
endinst
inst CFGMUX2_S1 C33R13_ble2_select
attr inst C33R13_ble2_select PCK_LOCATION str "C33R13.lp2.mux_f5"
attr inst C33R13_ble2_select PLACE_LOCATION str "C33R13.le_tile.le_guts.lp2.mux_f5"
attr inst C33R13_ble2_select SEL uint 1
term in1 [] C33R13_ble2_out_to_mux []
term out [] C33R13_ble2_out_to_muxdx []
endinst
inst CONST C35R10_ble0_const
attr inst C35R10_ble0_const PCK_LOCATION str "C35R10.lp0.const_f5"
attr inst C35R10_ble0_const PLACE_LOCATION str "C35R10.le_tile.le_guts.lp0.const_f5"
attr inst C35R10_ble0_const sel uint 0
term out [] C35R10_ble0_out_to_mux []
endinst
inst MUX2S C35R10_ble0_mux_dx0
attr inst C35R10_ble0_mux_dx0 PCK_LOCATION str "C35R10.lp0.SC_mux_dx4_0"
attr inst C35R10_ble0_mux_dx0 PLACE_LOCATION str "C35R10.le_tile.le_guts.lp0.SC_mux_dx4_0"
term in0 [] ii0614|dx_net []
term out [] C35R10_mux0_ble0_out_0 []
term sel [] C35R10_ble0_out_to_muxdx []
endinst
inst CFGMUX2_S1 C35R10_ble0_select
attr inst C35R10_ble0_select PCK_LOCATION str "C35R10.lp0.mux_f5"
attr inst C35R10_ble0_select PLACE_LOCATION str "C35R10.le_tile.le_guts.lp0.mux_f5"
attr inst C35R10_ble0_select SEL uint 1
term in1 [] C35R10_ble0_out_to_mux []
term out [] C35R10_ble0_out_to_muxdx []
endinst
inst CONST C35R11_ble0_const
attr inst C35R11_ble0_const PCK_LOCATION str "C35R11.lp0.const_f5"
attr inst C35R11_ble0_const PLACE_LOCATION str "C35R11.le_tile.le_guts.lp0.const_f5"
attr inst C35R11_ble0_const sel uint 0
term out [] C35R11_ble0_out_to_mux []
endinst
inst MUX2S C35R11_ble0_mux_dx0
attr inst C35R11_ble0_mux_dx0 PCK_LOCATION str "C35R11.lp0.SC_mux_dx4_0"
attr inst C35R11_ble0_mux_dx0 PLACE_LOCATION str "C35R11.le_tile.le_guts.lp0.SC_mux_dx4_0"
term in0 [] ii0627|dx_net []
term out [] C35R11_mux0_ble0_out_0 []
term sel [] C35R11_ble0_out_to_muxdx []
endinst
inst MUX2S C35R11_ble0_mux_dx1
attr inst C35R11_ble0_mux_dx1 PCK_LOCATION str "C35R11.lp0.SC_mux_dx4_1"
attr inst C35R11_ble0_mux_dx1 PLACE_LOCATION str "C35R11.le_tile.le_guts.lp0.SC_mux_dx4_1"
term in0 [] ii0618|dx_net []
term out [] C35R11_mux0_ble0_out_1 []
term sel [] C35R11_ble0_out_to_muxdx []
endinst
inst CFGMUX2_S1 C35R11_ble0_select
attr inst C35R11_ble0_select PCK_LOCATION str "C35R11.lp0.mux_f5"
attr inst C35R11_ble0_select PLACE_LOCATION str "C35R11.le_tile.le_guts.lp0.mux_f5"
attr inst C35R11_ble0_select SEL uint 1
term in1 [] C35R11_ble0_out_to_mux []
term out [] C35R11_ble0_out_to_muxdx []
endinst
inst CONST C35R11_ble2_const
attr inst C35R11_ble2_const PCK_LOCATION str "C35R11.lp2.const_f5"
attr inst C35R11_ble2_const PLACE_LOCATION str "C35R11.le_tile.le_guts.lp2.const_f5"
attr inst C35R11_ble2_const sel uint 0
term out [] C35R11_ble2_out_to_mux []
endinst
inst MUX2S C35R11_ble2_mux_dx0
attr inst C35R11_ble2_mux_dx0 PCK_LOCATION str "C35R11.lp2.SC_mux_dx4_0"
attr inst C35R11_ble2_mux_dx0 PLACE_LOCATION str "C35R11.le_tile.le_guts.lp2.SC_mux_dx4_0"
term in0 [] ii0629|dx_net []
term out [] C35R11_mux0_ble2_out_0 []
term sel [] C35R11_ble2_out_to_muxdx []
endinst
inst CFGMUX2_S1 C35R11_ble2_select
attr inst C35R11_ble2_select PCK_LOCATION str "C35R11.lp2.mux_f5"
attr inst C35R11_ble2_select PLACE_LOCATION str "C35R11.le_tile.le_guts.lp2.mux_f5"
attr inst C35R11_ble2_select SEL uint 1
term in1 [] C35R11_ble2_out_to_mux []
term out [] C35R11_ble2_out_to_muxdx []
endinst
inst CONST C35R12_ble0_const
attr inst C35R12_ble0_const PCK_LOCATION str "C35R12.lp0.const_f5"
attr inst C35R12_ble0_const PLACE_LOCATION str "C35R12.le_tile.le_guts.lp0.const_f5"
attr inst C35R12_ble0_const sel uint 0
term out [] C35R12_ble0_out_to_mux []
endinst
inst MUX2S C35R12_ble0_mux_dx0
attr inst C35R12_ble0_mux_dx0 PCK_LOCATION str "C35R12.lp0.SC_mux_dx4_0"
attr inst C35R12_ble0_mux_dx0 PLACE_LOCATION str "C35R12.le_tile.le_guts.lp0.SC_mux_dx4_0"
term in0 [] ii0583|dx_net []
term out [] C35R12_mux0_ble0_out_0 []
term sel [] C35R12_ble0_out_to_muxdx []
endinst
inst MUX2S C35R12_ble0_mux_dx1
attr inst C35R12_ble0_mux_dx1 PCK_LOCATION str "C35R12.lp0.SC_mux_dx4_1"
attr inst C35R12_ble0_mux_dx1 PLACE_LOCATION str "C35R12.le_tile.le_guts.lp0.SC_mux_dx4_1"
term in0 [] ii0767|dx_net []
term out [] C35R12_mux0_ble0_out_1 []
term sel [] C35R12_ble0_out_to_muxdx []
endinst
inst CFGMUX2_S1 C35R12_ble0_select
attr inst C35R12_ble0_select PCK_LOCATION str "C35R12.lp0.mux_f5"
attr inst C35R12_ble0_select PLACE_LOCATION str "C35R12.le_tile.le_guts.lp0.mux_f5"
attr inst C35R12_ble0_select SEL uint 1
term in1 [] C35R12_ble0_out_to_mux []
term out [] C35R12_ble0_out_to_muxdx []
endinst
inst CONST C35R15_ble0_const
attr inst C35R15_ble0_const PCK_LOCATION str "C35R15.lp0.const_f5"
attr inst C35R15_ble0_const PLACE_LOCATION str "C35R15.le_tile.le_guts.lp0.const_f5"
attr inst C35R15_ble0_const sel uint 1
term out [] C35R15_ble0_out_to_mux []
endinst
inst MUX2S C35R15_ble0_mux_dx0
attr inst C35R15_ble0_mux_dx0 PCK_LOCATION str "C35R15.lp0.SC_mux_dx4_0"
attr inst C35R15_ble0_mux_dx0 PLACE_LOCATION str "C35R15.le_tile.le_guts.lp0.SC_mux_dx4_0"
term in1 [] ii0765|dx_net []
term out [] C35R15_mux0_ble0_out_0 []
term sel [] C35R15_ble0_out_to_muxdx []
endinst
inst CFGMUX2_S1 C35R15_ble0_select
attr inst C35R15_ble0_select PCK_LOCATION str "C35R15.lp0.mux_f5"
attr inst C35R15_ble0_select PLACE_LOCATION str "C35R15.le_tile.le_guts.lp0.mux_f5"
attr inst C35R15_ble0_select SEL uint 1
term in1 [] C35R15_ble0_out_to_mux []
term out [] C35R15_ble0_out_to_muxdx []
endinst
inst CONST C35R15_ble1_const
attr inst C35R15_ble1_const PCK_LOCATION str "C35R15.lp1.const_f5"
attr inst C35R15_ble1_const PLACE_LOCATION str "C35R15.le_tile.le_guts.lp1.const_f5"
attr inst C35R15_ble1_const sel uint 1
term out [] C35R15_ble1_out_to_mux []
endinst
inst MUX2S C35R15_ble1_mux_dx0
attr inst C35R15_ble1_mux_dx0 PCK_LOCATION str "C35R15.lp1.SC_mux_dx4_0"
attr inst C35R15_ble1_mux_dx0 PLACE_LOCATION str "C35R15.le_tile.le_guts.lp1.SC_mux_dx4_0"
term in1 [] ii0584|dx_net []
term out [] C35R15_mux0_ble1_out_0 []
term sel [] C35R15_ble1_out_to_muxdx []
endinst
inst CFGMUX2_S1 C35R15_ble1_select
attr inst C35R15_ble1_select PCK_LOCATION str "C35R15.lp1.mux_f5"
attr inst C35R15_ble1_select PLACE_LOCATION str "C35R15.le_tile.le_guts.lp1.mux_f5"
attr inst C35R15_ble1_select SEL uint 1
term in1 [] C35R15_ble1_out_to_mux []
term out [] C35R15_ble1_out_to_muxdx []
endinst
inst CONST C35R15_ble2_const
attr inst C35R15_ble2_const PCK_LOCATION str "C35R15.lp2.const_f5"
attr inst C35R15_ble2_const PLACE_LOCATION str "C35R15.le_tile.le_guts.lp2.const_f5"
attr inst C35R15_ble2_const sel uint 0
term out [] C35R15_ble2_out_to_mux []
endinst
inst MUX2S C35R15_ble2_mux_dx0
attr inst C35R15_ble2_mux_dx0 PCK_LOCATION str "C35R15.lp2.SC_mux_dx4_0"
attr inst C35R15_ble2_mux_dx0 PLACE_LOCATION str "C35R15.le_tile.le_guts.lp2.SC_mux_dx4_0"
term in0 [] ii0609|dx_net []
term out [] C35R15_mux0_ble2_out_0 []
term sel [] C35R15_ble2_out_to_muxdx []
endinst
inst CFGMUX2_S1 C35R15_ble2_select
attr inst C35R15_ble2_select PCK_LOCATION str "C35R15.lp2.mux_f5"
attr inst C35R15_ble2_select PLACE_LOCATION str "C35R15.le_tile.le_guts.lp2.mux_f5"
attr inst C35R15_ble2_select SEL uint 1
term in1 [] C35R15_ble2_out_to_mux []
term out [] C35R15_ble2_out_to_muxdx []
endinst
inst CONST C35R16_ble0_const
attr inst C35R16_ble0_const PCK_LOCATION str "C35R16.lp0.const_f5"
attr inst C35R16_ble0_const PLACE_LOCATION str "C35R16.le_tile.le_guts.lp0.const_f5"
attr inst C35R16_ble0_const sel uint 1
term out [] C35R16_ble0_out_to_mux []
endinst
inst MUX2S C35R16_ble0_mux_dx0
attr inst C35R16_ble0_mux_dx0 PCK_LOCATION str "C35R16.lp0.SC_mux_dx4_0"
attr inst C35R16_ble0_mux_dx0 PLACE_LOCATION str "C35R16.le_tile.le_guts.lp0.SC_mux_dx4_0"
term in1 [] ii0559|dx_net []
term out [] C35R16_mux0_ble0_out_0 []
term sel [] C35R16_ble0_out_to_muxdx []
endinst
inst CFGMUX2_S1 C35R16_ble0_select
attr inst C35R16_ble0_select PCK_LOCATION str "C35R16.lp0.mux_f5"
attr inst C35R16_ble0_select PLACE_LOCATION str "C35R16.le_tile.le_guts.lp0.mux_f5"
attr inst C35R16_ble0_select SEL uint 1
term in1 [] C35R16_ble0_out_to_mux []
term out [] C35R16_ble0_out_to_muxdx []
endinst
inst CONST C35R16_ble1_const
attr inst C35R16_ble1_const PCK_LOCATION str "C35R16.lp1.const_f5"
attr inst C35R16_ble1_const PLACE_LOCATION str "C35R16.le_tile.le_guts.lp1.const_f5"
attr inst C35R16_ble1_const sel uint 0
term out [] C35R16_ble1_out_to_mux []
endinst
inst MUX2S C35R16_ble1_mux_dx1
attr inst C35R16_ble1_mux_dx1 PCK_LOCATION str "C35R16.lp1.SC_mux_dx4_1"
attr inst C35R16_ble1_mux_dx1 PLACE_LOCATION str "C35R16.le_tile.le_guts.lp1.SC_mux_dx4_1"
term in0 [] ii0560|dx_net []
term out [] C35R16_mux0_ble1_out_1 []
term sel [] C35R16_ble1_out_to_muxdx []
endinst
inst CFGMUX2_S1 C35R16_ble1_select
attr inst C35R16_ble1_select PCK_LOCATION str "C35R16.lp1.mux_f5"
attr inst C35R16_ble1_select PLACE_LOCATION str "C35R16.le_tile.le_guts.lp1.mux_f5"
attr inst C35R16_ble1_select SEL uint 1
term in1 [] C35R16_ble1_out_to_mux []
term out [] C35R16_ble1_out_to_muxdx []
endinst
inst CONST C35R16_ble2_const
attr inst C35R16_ble2_const PCK_LOCATION str "C35R16.lp2.const_f5"
attr inst C35R16_ble2_const PLACE_LOCATION str "C35R16.le_tile.le_guts.lp2.const_f5"
attr inst C35R16_ble2_const sel uint 1
term out [] C35R16_ble2_out_to_mux []
endinst
inst MUX2S C35R16_ble2_mux_dx0
attr inst C35R16_ble2_mux_dx0 PCK_LOCATION str "C35R16.lp2.SC_mux_dx4_0"
attr inst C35R16_ble2_mux_dx0 PLACE_LOCATION str "C35R16.le_tile.le_guts.lp2.SC_mux_dx4_0"
term in1 [] ii0557|dx_net []
term out [] C35R16_mux0_ble2_out_0 []
term sel [] C35R16_ble2_out_to_muxdx []
endinst
inst CFGMUX2_S1 C35R16_ble2_select
attr inst C35R16_ble2_select PCK_LOCATION str "C35R16.lp2.mux_f5"
attr inst C35R16_ble2_select PLACE_LOCATION str "C35R16.le_tile.le_guts.lp2.mux_f5"
attr inst C35R16_ble2_select SEL uint 1
term in1 [] C35R16_ble2_out_to_mux []
term out [] C35R16_ble2_out_to_muxdx []
endinst
inst CONST C35R16_ble3_const
attr inst C35R16_ble3_const PCK_LOCATION str "C35R16.lp3.const_f5"
attr inst C35R16_ble3_const PLACE_LOCATION str "C35R16.le_tile.le_guts.lp3.const_f5"
attr inst C35R16_ble3_const sel uint 0
term out [] C35R16_ble3_out_to_mux []
endinst
inst MUX2S C35R16_ble3_mux_dx1
attr inst C35R16_ble3_mux_dx1 PCK_LOCATION str "C35R16.lp3.SC_mux_dx4_1"
attr inst C35R16_ble3_mux_dx1 PLACE_LOCATION str "C35R16.le_tile.le_guts.lp3.SC_mux_dx4_1"
term in0 [] ii0556|dx_net []
term out [] C35R16_mux0_ble3_out_1 []
term sel [] C35R16_ble3_out_to_muxdx []
endinst
inst CFGMUX2_S1 C35R16_ble3_select
attr inst C35R16_ble3_select PCK_LOCATION str "C35R16.lp3.mux_f5"
attr inst C35R16_ble3_select PLACE_LOCATION str "C35R16.le_tile.le_guts.lp3.mux_f5"
attr inst C35R16_ble3_select SEL uint 1
term in1 [] C35R16_ble3_out_to_mux []
term out [] C35R16_ble3_out_to_muxdx []
endinst
inst CONST C35R9_ble1_const
attr inst C35R9_ble1_const PCK_LOCATION str "C35R9.lp1.const_f5"
attr inst C35R9_ble1_const PLACE_LOCATION str "C35R9.le_tile.le_guts.lp1.const_f5"
attr inst C35R9_ble1_const sel uint 0
term out [] C35R9_ble1_out_to_mux []
endinst
inst MUX2S C35R9_ble1_mux_dx0
attr inst C35R9_ble1_mux_dx0 PCK_LOCATION str "C35R9.lp1.SC_mux_dx4_0"
attr inst C35R9_ble1_mux_dx0 PLACE_LOCATION str "C35R9.le_tile.le_guts.lp1.SC_mux_dx4_0"
term in0 [] ii0621|dx_net []
term out [] C35R9_mux0_ble1_out_0 []
term sel [] C35R9_ble1_out_to_muxdx []
endinst
inst CFGMUX2_S1 C35R9_ble1_select
attr inst C35R9_ble1_select PCK_LOCATION str "C35R9.lp1.mux_f5"
attr inst C35R9_ble1_select PLACE_LOCATION str "C35R9.le_tile.le_guts.lp1.mux_f5"
attr inst C35R9_ble1_select SEL uint 1
term in1 [] C35R9_ble1_out_to_mux []
term out [] C35R9_ble1_out_to_muxdx []
endinst
inst CONST C37R11_ble0_const
attr inst C37R11_ble0_const PCK_LOCATION str "C37R11.lp0.const_f5"
attr inst C37R11_ble0_const PLACE_LOCATION str "C37R11.le_tile.le_guts.lp0.const_f5"
attr inst C37R11_ble0_const sel uint 1
term out [] C37R11_ble0_out_to_mux []
endinst
inst MUX2S C37R11_ble0_mux_dx0
attr inst C37R11_ble0_mux_dx0 PCK_LOCATION str "C37R11.lp0.SC_mux_dx4_0"
attr inst C37R11_ble0_mux_dx0 PLACE_LOCATION str "C37R11.le_tile.le_guts.lp0.SC_mux_dx4_0"
term in1 [] ii0763|dx_net []
term out [] C37R11_mux0_ble0_out_0 []
term sel [] C37R11_ble0_out_to_muxdx []
endinst
inst MUX2S C37R11_ble0_mux_dx1
attr inst C37R11_ble0_mux_dx1 PCK_LOCATION str "C37R11.lp0.SC_mux_dx4_1"
attr inst C37R11_ble0_mux_dx1 PLACE_LOCATION str "C37R11.le_tile.le_guts.lp0.SC_mux_dx4_1"
term in1 [] ii0619|dx_net []
term out [] C37R11_mux0_ble0_out_1 []
term sel [] C37R11_ble0_out_to_muxdx []
endinst
inst CFGMUX2_S1 C37R11_ble0_select
attr inst C37R11_ble0_select PCK_LOCATION str "C37R11.lp0.mux_f5"
attr inst C37R11_ble0_select PLACE_LOCATION str "C37R11.le_tile.le_guts.lp0.mux_f5"
attr inst C37R11_ble0_select SEL uint 1
term in1 [] C37R11_ble0_out_to_mux []
term out [] C37R11_ble0_out_to_muxdx []
endinst
inst CONST C37R12_ble1_const
attr inst C37R12_ble1_const PCK_LOCATION str "C37R12.lp1.const_f5"
attr inst C37R12_ble1_const PLACE_LOCATION str "C37R12.le_tile.le_guts.lp1.const_f5"
attr inst C37R12_ble1_const sel uint 1
term out [] C37R12_ble1_out_to_mux []
endinst
inst MUX2S C37R12_ble1_mux_dx0
attr inst C37R12_ble1_mux_dx0 PCK_LOCATION str "C37R12.lp1.SC_mux_dx4_0"
attr inst C37R12_ble1_mux_dx0 PLACE_LOCATION str "C37R12.le_tile.le_guts.lp1.SC_mux_dx4_0"
term in1 [] ii0635|dx_net []
term out [] C37R12_mux0_ble1_out_0 []
term sel [] C37R12_ble1_out_to_muxdx []
endinst
inst CFGMUX2_S1 C37R12_ble1_select
attr inst C37R12_ble1_select PCK_LOCATION str "C37R12.lp1.mux_f5"
attr inst C37R12_ble1_select PLACE_LOCATION str "C37R12.le_tile.le_guts.lp1.mux_f5"
attr inst C37R12_ble1_select SEL uint 1
term in1 [] C37R12_ble1_out_to_mux []
term out [] C37R12_ble1_out_to_muxdx []
endinst
inst CONST C37R12_ble2_const
attr inst C37R12_ble2_const PCK_LOCATION str "C37R12.lp2.const_f5"
attr inst C37R12_ble2_const PLACE_LOCATION str "C37R12.le_tile.le_guts.lp2.const_f5"
attr inst C37R12_ble2_const sel uint 1
term out [] C37R12_ble2_out_to_mux []
endinst
inst MUX2S C37R12_ble2_mux_dx0
attr inst C37R12_ble2_mux_dx0 PCK_LOCATION str "C37R12.lp2.SC_mux_dx4_0"
attr inst C37R12_ble2_mux_dx0 PLACE_LOCATION str "C37R12.le_tile.le_guts.lp2.SC_mux_dx4_0"
term in1 [] ii0617|dx_net []
term out [] C37R12_mux0_ble2_out_0 []
term sel [] C37R12_ble2_out_to_muxdx []
endinst
inst CFGMUX2_S1 C37R12_ble2_select
attr inst C37R12_ble2_select PCK_LOCATION str "C37R12.lp2.mux_f5"
attr inst C37R12_ble2_select PLACE_LOCATION str "C37R12.le_tile.le_guts.lp2.mux_f5"
attr inst C37R12_ble2_select SEL uint 1
term in1 [] C37R12_ble2_out_to_mux []
term out [] C37R12_ble2_out_to_muxdx []
endinst
inst CONST C37R13_ble2_const
attr inst C37R13_ble2_const PCK_LOCATION str "C37R13.lp2.const_f5"
attr inst C37R13_ble2_const PLACE_LOCATION str "C37R13.le_tile.le_guts.lp2.const_f5"
attr inst C37R13_ble2_const sel uint 0
term out [] C37R13_ble2_out_to_mux []
endinst
inst MUX2S C37R13_ble2_mux_dx0
attr inst C37R13_ble2_mux_dx0 PCK_LOCATION str "C37R13.lp2.SC_mux_dx4_0"
attr inst C37R13_ble2_mux_dx0 PLACE_LOCATION str "C37R13.le_tile.le_guts.lp2.SC_mux_dx4_0"
term in0 [] ii0616|dx_net []
term out [] C37R13_mux0_ble2_out_0 []
term sel [] C37R13_ble2_out_to_muxdx []
endinst
inst CFGMUX2_S1 C37R13_ble2_select
attr inst C37R13_ble2_select PCK_LOCATION str "C37R13.lp2.mux_f5"
attr inst C37R13_ble2_select PLACE_LOCATION str "C37R13.le_tile.le_guts.lp2.mux_f5"
attr inst C37R13_ble2_select SEL uint 1
term in1 [] C37R13_ble2_out_to_mux []
term out [] C37R13_ble2_out_to_muxdx []
endinst
inst CONST C37R14_ble0_const
attr inst C37R14_ble0_const PCK_LOCATION str "C37R14.lp0.const_f5"
attr inst C37R14_ble0_const PLACE_LOCATION str "C37R14.le_tile.le_guts.lp0.const_f5"
attr inst C37R14_ble0_const sel uint 1
term out [] C37R14_ble0_out_to_mux []
endinst
inst MUX2S C37R14_ble0_mux_dx0
attr inst C37R14_ble0_mux_dx0 PCK_LOCATION str "C37R14.lp0.SC_mux_dx4_0"
attr inst C37R14_ble0_mux_dx0 PLACE_LOCATION str "C37R14.le_tile.le_guts.lp0.SC_mux_dx4_0"
term in1 [] ii0721|dx_net []
term out [] C37R14_mux0_ble0_out_0 []
term sel [] C37R14_ble0_out_to_muxdx []
endinst
inst CFGMUX2_S1 C37R14_ble0_select
attr inst C37R14_ble0_select PCK_LOCATION str "C37R14.lp0.mux_f5"
attr inst C37R14_ble0_select PLACE_LOCATION str "C37R14.le_tile.le_guts.lp0.mux_f5"
attr inst C37R14_ble0_select SEL uint 1
term in1 [] C37R14_ble0_out_to_mux []
term out [] C37R14_ble0_out_to_muxdx []
endinst
inst CONST C37R15_ble0_const
attr inst C37R15_ble0_const PCK_LOCATION str "C37R15.lp0.const_f5"
attr inst C37R15_ble0_const PLACE_LOCATION str "C37R15.le_tile.le_guts.lp0.const_f5"
attr inst C37R15_ble0_const sel uint 0
term out [] C37R15_ble0_out_to_mux []
endinst
inst MUX2S C37R15_ble0_mux_dx0
attr inst C37R15_ble0_mux_dx0 PCK_LOCATION str "C37R15.lp0.SC_mux_dx4_0"
attr inst C37R15_ble0_mux_dx0 PLACE_LOCATION str "C37R15.le_tile.le_guts.lp0.SC_mux_dx4_0"
term in0 [] ii0725|dx_net []
term out [] C37R15_mux0_ble0_out_0 []
term sel [] C37R15_ble0_out_to_muxdx []
endinst
inst CFGMUX2_S1 C37R15_ble0_select
attr inst C37R15_ble0_select PCK_LOCATION str "C37R15.lp0.mux_f5"
attr inst C37R15_ble0_select PLACE_LOCATION str "C37R15.le_tile.le_guts.lp0.mux_f5"
attr inst C37R15_ble0_select SEL uint 1
term in1 [] C37R15_ble0_out_to_mux []
term out [] C37R15_ble0_out_to_muxdx []
endinst
inst CONST C37R15_ble1_const
attr inst C37R15_ble1_const PCK_LOCATION str "C37R15.lp1.const_f5"
attr inst C37R15_ble1_const PLACE_LOCATION str "C37R15.le_tile.le_guts.lp1.const_f5"
attr inst C37R15_ble1_const sel uint 0
term out [] C37R15_ble1_out_to_mux []
endinst
inst MUX2S C37R15_ble1_mux_dx0
attr inst C37R15_ble1_mux_dx0 PCK_LOCATION str "C37R15.lp1.SC_mux_dx4_0"
attr inst C37R15_ble1_mux_dx0 PLACE_LOCATION str "C37R15.le_tile.le_guts.lp1.SC_mux_dx4_0"
term in0 [] ii0713|dx_net []
term out [] C37R15_mux0_ble1_out_0 []
term sel [] C37R15_ble1_out_to_muxdx []
endinst
inst CFGMUX2_S1 C37R15_ble1_select
attr inst C37R15_ble1_select PCK_LOCATION str "C37R15.lp1.mux_f5"
attr inst C37R15_ble1_select PLACE_LOCATION str "C37R15.le_tile.le_guts.lp1.mux_f5"
attr inst C37R15_ble1_select SEL uint 1
term in1 [] C37R15_ble1_out_to_mux []
term out [] C37R15_ble1_out_to_muxdx []
endinst
inst CONST C37R16_ble0_const
attr inst C37R16_ble0_const PCK_LOCATION str "C37R16.lp0.const_f5"
attr inst C37R16_ble0_const PLACE_LOCATION str "C37R16.le_tile.le_guts.lp0.const_f5"
attr inst C37R16_ble0_const sel uint 1
term out [] C37R16_ble0_out_to_mux []
endinst
inst MUX2S C37R16_ble0_mux_dx0
attr inst C37R16_ble0_mux_dx0 PCK_LOCATION str "C37R16.lp0.SC_mux_dx4_0"
attr inst C37R16_ble0_mux_dx0 PLACE_LOCATION str "C37R16.le_tile.le_guts.lp0.SC_mux_dx4_0"
term in1 [] ii0505|dx_net []
term out [] C37R16_mux0_ble0_out_0 []
term sel [] C37R16_ble0_out_to_muxdx []
endinst
inst CFGMUX2_S1 C37R16_ble0_select
attr inst C37R16_ble0_select PCK_LOCATION str "C37R16.lp0.mux_f5"
attr inst C37R16_ble0_select PLACE_LOCATION str "C37R16.le_tile.le_guts.lp0.mux_f5"
attr inst C37R16_ble0_select SEL uint 1
term in1 [] C37R16_ble0_out_to_mux []
term out [] C37R16_ble0_out_to_muxdx []
endinst
inst CONST C37R16_ble1_const
attr inst C37R16_ble1_const PCK_LOCATION str "C37R16.lp1.const_f5"
attr inst C37R16_ble1_const PLACE_LOCATION str "C37R16.le_tile.le_guts.lp1.const_f5"
attr inst C37R16_ble1_const sel uint 1
term out [] C37R16_ble1_out_to_mux []
endinst
inst MUX2S C37R16_ble1_mux_dx0
attr inst C37R16_ble1_mux_dx0 PCK_LOCATION str "C37R16.lp1.SC_mux_dx4_0"
attr inst C37R16_ble1_mux_dx0 PLACE_LOCATION str "C37R16.le_tile.le_guts.lp1.SC_mux_dx4_0"
term in1 [] ii0498|dx_net []
term out [] C37R16_mux0_ble1_out_0 []
term sel [] C37R16_ble1_out_to_muxdx []
endinst
inst CFGMUX2_S1 C37R16_ble1_select
attr inst C37R16_ble1_select PCK_LOCATION str "C37R16.lp1.mux_f5"
attr inst C37R16_ble1_select PLACE_LOCATION str "C37R16.le_tile.le_guts.lp1.mux_f5"
attr inst C37R16_ble1_select SEL uint 1
term in1 [] C37R16_ble1_out_to_mux []
term out [] C37R16_ble1_out_to_muxdx []
endinst
inst CONST C39R10_ble0_const
attr inst C39R10_ble0_const PCK_LOCATION str "C39R10.lp0.const_f5"
attr inst C39R10_ble0_const PLACE_LOCATION str "C39R10.le_tile.le_guts.lp0.const_f5"
attr inst C39R10_ble0_const sel uint 0
term out [] C39R10_ble0_out_to_mux []
endinst
inst MUX2S C39R10_ble0_mux_dx0
attr inst C39R10_ble0_mux_dx0 PCK_LOCATION str "C39R10.lp0.SC_mux_dx4_0"
attr inst C39R10_ble0_mux_dx0 PLACE_LOCATION str "C39R10.le_tile.le_guts.lp0.SC_mux_dx4_0"
term in0 [] ii0683|dx_net []
term out [] C39R10_mux0_ble0_out_0 []
term sel [] C39R10_ble0_out_to_muxdx []
endinst
inst MUX2S C39R10_ble0_mux_dx1
attr inst C39R10_ble0_mux_dx1 PCK_LOCATION str "C39R10.lp0.SC_mux_dx4_1"
attr inst C39R10_ble0_mux_dx1 PLACE_LOCATION str "C39R10.le_tile.le_guts.lp0.SC_mux_dx4_1"
term in0 [] ii0647|dx_net []
term out [] C39R10_mux0_ble0_out_1 []
term sel [] C39R10_ble0_out_to_muxdx []
endinst
inst CFGMUX2_S1 C39R10_ble0_select
attr inst C39R10_ble0_select PCK_LOCATION str "C39R10.lp0.mux_f5"
attr inst C39R10_ble0_select PLACE_LOCATION str "C39R10.le_tile.le_guts.lp0.mux_f5"
attr inst C39R10_ble0_select SEL uint 1
term in1 [] C39R10_ble0_out_to_mux []
term out [] C39R10_ble0_out_to_muxdx []
endinst
inst CONST C39R10_ble1_const
attr inst C39R10_ble1_const PCK_LOCATION str "C39R10.lp1.const_f5"
attr inst C39R10_ble1_const PLACE_LOCATION str "C39R10.le_tile.le_guts.lp1.const_f5"
attr inst C39R10_ble1_const sel uint 1
term out [] C39R10_ble1_out_to_mux []
endinst
inst MUX2S C39R10_ble1_mux_dx0
attr inst C39R10_ble1_mux_dx0 PCK_LOCATION str "C39R10.lp1.SC_mux_dx4_0"
attr inst C39R10_ble1_mux_dx0 PLACE_LOCATION str "C39R10.le_tile.le_guts.lp1.SC_mux_dx4_0"
term in1 [] ii0679|dx_net []
term out [] C39R10_mux0_ble1_out_0 []
term sel [] C39R10_ble1_out_to_muxdx []
endinst
inst CFGMUX2_S1 C39R10_ble1_select
attr inst C39R10_ble1_select PCK_LOCATION str "C39R10.lp1.mux_f5"
attr inst C39R10_ble1_select PLACE_LOCATION str "C39R10.le_tile.le_guts.lp1.mux_f5"
attr inst C39R10_ble1_select SEL uint 1
term in1 [] C39R10_ble1_out_to_mux []
term out [] C39R10_ble1_out_to_muxdx []
endinst
inst CONST C39R11_ble0_const
attr inst C39R11_ble0_const PCK_LOCATION str "C39R11.lp0.const_f5"
attr inst C39R11_ble0_const PLACE_LOCATION str "C39R11.le_tile.le_guts.lp0.const_f5"
attr inst C39R11_ble0_const sel uint 1
term out [] C39R11_ble0_out_to_mux []
endinst
inst MUX2S C39R11_ble0_mux_dx0
attr inst C39R11_ble0_mux_dx0 PCK_LOCATION str "C39R11.lp0.SC_mux_dx4_0"
attr inst C39R11_ble0_mux_dx0 PLACE_LOCATION str "C39R11.le_tile.le_guts.lp0.SC_mux_dx4_0"
term in1 [] ii0680|dx_net []
term out [] C39R11_mux0_ble0_out_0 []
term sel [] C39R11_ble0_out_to_muxdx []
endinst
inst CFGMUX2_S1 C39R11_ble0_select
attr inst C39R11_ble0_select PCK_LOCATION str "C39R11.lp0.mux_f5"
attr inst C39R11_ble0_select PLACE_LOCATION str "C39R11.le_tile.le_guts.lp0.mux_f5"
attr inst C39R11_ble0_select SEL uint 1
term in1 [] C39R11_ble0_out_to_mux []
term out [] C39R11_ble0_out_to_muxdx []
endinst
inst CONST C39R12_ble0_const
attr inst C39R12_ble0_const PCK_LOCATION str "C39R12.lp0.const_f5"
attr inst C39R12_ble0_const PLACE_LOCATION str "C39R12.le_tile.le_guts.lp0.const_f5"
attr inst C39R12_ble0_const sel uint 1
term out [] C39R12_ble0_out_to_mux []
endinst
inst MUX2S C39R12_ble0_mux_dx0
attr inst C39R12_ble0_mux_dx0 PCK_LOCATION str "C39R12.lp0.SC_mux_dx4_0"
attr inst C39R12_ble0_mux_dx0 PLACE_LOCATION str "C39R12.le_tile.le_guts.lp0.SC_mux_dx4_0"
term in1 [] ii0644|dx_net []
term out [] C39R12_mux0_ble0_out_0 []
term sel [] C39R12_ble0_out_to_muxdx []
endinst
inst MUX2S C39R12_ble0_mux_dx1
attr inst C39R12_ble0_mux_dx1 PCK_LOCATION str "C39R12.lp0.SC_mux_dx4_1"
attr inst C39R12_ble0_mux_dx1 PLACE_LOCATION str "C39R12.le_tile.le_guts.lp0.SC_mux_dx4_1"
term in1 [] ii0675|dx_net []
term out [] C39R12_mux0_ble0_out_1 []
term sel [] C39R12_ble0_out_to_muxdx []
endinst
inst CFGMUX2_S1 C39R12_ble0_select
attr inst C39R12_ble0_select PCK_LOCATION str "C39R12.lp0.mux_f5"
attr inst C39R12_ble0_select PLACE_LOCATION str "C39R12.le_tile.le_guts.lp0.mux_f5"
attr inst C39R12_ble0_select SEL uint 1
term in1 [] C39R12_ble0_out_to_mux []
term out [] C39R12_ble0_out_to_muxdx []
endinst
inst CONST C39R12_ble1_const
attr inst C39R12_ble1_const PCK_LOCATION str "C39R12.lp1.const_f5"
attr inst C39R12_ble1_const PLACE_LOCATION str "C39R12.le_tile.le_guts.lp1.const_f5"
attr inst C39R12_ble1_const sel uint 1
term out [] C39R12_ble1_out_to_mux []
endinst
inst MUX2S C39R12_ble1_mux_dx0
attr inst C39R12_ble1_mux_dx0 PCK_LOCATION str "C39R12.lp1.SC_mux_dx4_0"
attr inst C39R12_ble1_mux_dx0 PLACE_LOCATION str "C39R12.le_tile.le_guts.lp1.SC_mux_dx4_0"
term in1 [] ii0677|dx_net []
term out [] C39R12_mux0_ble1_out_0 []
term sel [] C39R12_ble1_out_to_muxdx []
endinst
inst CFGMUX2_S1 C39R12_ble1_select
attr inst C39R12_ble1_select PCK_LOCATION str "C39R12.lp1.mux_f5"
attr inst C39R12_ble1_select PLACE_LOCATION str "C39R12.le_tile.le_guts.lp1.mux_f5"
attr inst C39R12_ble1_select SEL uint 1
term in1 [] C39R12_ble1_out_to_mux []
term out [] C39R12_ble1_out_to_muxdx []
endinst
inst CONST C39R13_ble2_const
attr inst C39R13_ble2_const PCK_LOCATION str "C39R13.lp2.const_f5"
attr inst C39R13_ble2_const PLACE_LOCATION str "C39R13.le_tile.le_guts.lp2.const_f5"
attr inst C39R13_ble2_const sel uint 0
term out [] C39R13_ble2_out_to_mux []
endinst
inst MUX2S C39R13_ble2_mux_dx0
attr inst C39R13_ble2_mux_dx0 PCK_LOCATION str "C39R13.lp2.SC_mux_dx4_0"
attr inst C39R13_ble2_mux_dx0 PLACE_LOCATION str "C39R13.le_tile.le_guts.lp2.SC_mux_dx4_0"
term in0 [] ii0649|dx_net []
term out [] C39R13_mux0_ble2_out_0 []
term sel [] C39R13_ble2_out_to_muxdx []
endinst
inst MUX2S C39R13_ble2_mux_dx1
attr inst C39R13_ble2_mux_dx1 PCK_LOCATION str "C39R13.lp2.SC_mux_dx4_1"
attr inst C39R13_ble2_mux_dx1 PLACE_LOCATION str "C39R13.le_tile.le_guts.lp2.SC_mux_dx4_1"
term in0 [] ii0660|dx_net []
term out [] C39R13_mux0_ble2_out_1 []
term sel [] C39R13_ble2_out_to_muxdx []
endinst
inst CFGMUX2_S1 C39R13_ble2_select
attr inst C39R13_ble2_select PCK_LOCATION str "C39R13.lp2.mux_f5"
attr inst C39R13_ble2_select PLACE_LOCATION str "C39R13.le_tile.le_guts.lp2.mux_f5"
attr inst C39R13_ble2_select SEL uint 1
term in1 [] C39R13_ble2_out_to_mux []
term out [] C39R13_ble2_out_to_muxdx []
endinst
inst CONST C39R14_ble1_const
attr inst C39R14_ble1_const PCK_LOCATION str "C39R14.lp1.const_f5"
attr inst C39R14_ble1_const PLACE_LOCATION str "C39R14.le_tile.le_guts.lp1.const_f5"
attr inst C39R14_ble1_const sel uint 1
term out [] C39R14_ble1_out_to_mux []
endinst
inst MUX2S C39R14_ble1_mux_dx0
attr inst C39R14_ble1_mux_dx0 PCK_LOCATION str "C39R14.lp1.SC_mux_dx4_0"
attr inst C39R14_ble1_mux_dx0 PLACE_LOCATION str "C39R14.le_tile.le_guts.lp1.SC_mux_dx4_0"
term in1 [] ii0655|dx_net []
term out [] C39R14_mux0_ble1_out_0 []
term sel [] C39R14_ble1_out_to_muxdx []
endinst
inst CFGMUX2_S1 C39R14_ble1_select
attr inst C39R14_ble1_select PCK_LOCATION str "C39R14.lp1.mux_f5"
attr inst C39R14_ble1_select PLACE_LOCATION str "C39R14.le_tile.le_guts.lp1.mux_f5"
attr inst C39R14_ble1_select SEL uint 1
term in1 [] C39R14_ble1_out_to_mux []
term out [] C39R14_ble1_out_to_muxdx []
endinst
inst CONST C39R15_ble1_const
attr inst C39R15_ble1_const PCK_LOCATION str "C39R15.lp1.const_f5"
attr inst C39R15_ble1_const PLACE_LOCATION str "C39R15.le_tile.le_guts.lp1.const_f5"
attr inst C39R15_ble1_const sel uint 1
term out [] C39R15_ble1_out_to_mux []
endinst
inst MUX2S C39R15_ble1_mux_dx0
attr inst C39R15_ble1_mux_dx0 PCK_LOCATION str "C39R15.lp1.SC_mux_dx4_0"
attr inst C39R15_ble1_mux_dx0 PLACE_LOCATION str "C39R15.le_tile.le_guts.lp1.SC_mux_dx4_0"
term in1 [] ii0523|dx_net []
term out [] C39R15_mux0_ble1_out_0 []
term sel [] C39R15_ble1_out_to_muxdx []
endinst
inst CFGMUX2_S1 C39R15_ble1_select
attr inst C39R15_ble1_select PCK_LOCATION str "C39R15.lp1.mux_f5"
attr inst C39R15_ble1_select PLACE_LOCATION str "C39R15.le_tile.le_guts.lp1.mux_f5"
attr inst C39R15_ble1_select SEL uint 1
term in1 [] C39R15_ble1_out_to_mux []
term out [] C39R15_ble1_out_to_muxdx []
endinst
inst CONST C39R16_ble0_const
attr inst C39R16_ble0_const PCK_LOCATION str "C39R16.lp0.const_f5"
attr inst C39R16_ble0_const PLACE_LOCATION str "C39R16.le_tile.le_guts.lp0.const_f5"
attr inst C39R16_ble0_const sel uint 1
term out [] C39R16_ble0_out_to_mux []
endinst
inst MUX2S C39R16_ble0_mux_dx0
attr inst C39R16_ble0_mux_dx0 PCK_LOCATION str "C39R16.lp0.SC_mux_dx4_0"
attr inst C39R16_ble0_mux_dx0 PLACE_LOCATION str "C39R16.le_tile.le_guts.lp0.SC_mux_dx4_0"
term in1 [] ii0497|dx_net []
term out [] C39R16_mux0_ble0_out_0 []
term sel [] C39R16_ble0_out_to_muxdx []
endinst
inst CFGMUX2_S1 C39R16_ble0_select
attr inst C39R16_ble0_select PCK_LOCATION str "C39R16.lp0.mux_f5"
attr inst C39R16_ble0_select PLACE_LOCATION str "C39R16.le_tile.le_guts.lp0.mux_f5"
attr inst C39R16_ble0_select SEL uint 1
term in1 [] C39R16_ble0_out_to_mux []
term out [] C39R16_ble0_out_to_muxdx []
endinst
inst CONST C39R16_ble1_const
attr inst C39R16_ble1_const PCK_LOCATION str "C39R16.lp1.const_f5"
attr inst C39R16_ble1_const PLACE_LOCATION str "C39R16.le_tile.le_guts.lp1.const_f5"
attr inst C39R16_ble1_const sel uint 1
term out [] C39R16_ble1_out_to_mux []
endinst
inst MUX2S C39R16_ble1_mux_dx0
attr inst C39R16_ble1_mux_dx0 PCK_LOCATION str "C39R16.lp1.SC_mux_dx4_0"
attr inst C39R16_ble1_mux_dx0 PLACE_LOCATION str "C39R16.le_tile.le_guts.lp1.SC_mux_dx4_0"
term in1 [] ii0496|dx_net []
term out [] C39R16_mux0_ble1_out_0 []
term sel [] C39R16_ble1_out_to_muxdx []
endinst
inst CFGMUX2_S1 C39R16_ble1_select
attr inst C39R16_ble1_select PCK_LOCATION str "C39R16.lp1.mux_f5"
attr inst C39R16_ble1_select PLACE_LOCATION str "C39R16.le_tile.le_guts.lp1.mux_f5"
attr inst C39R16_ble1_select SEL uint 1
term in1 [] C39R16_ble1_out_to_mux []
term out [] C39R16_ble1_out_to_muxdx []
endinst
inst CONST C9R16_ble0_const
attr inst C9R16_ble0_const PCK_LOCATION str "C9R16.lp0.const_f5"
attr inst C9R16_ble0_const PLACE_LOCATION str "C9R16.le_tile.le_guts.lp0.const_f5"
attr inst C9R16_ble0_const sel uint 1
term out [] C9R16_ble0_out_to_mux []
endinst
inst MUX2S C9R16_ble0_mux_dx0
attr inst C9R16_ble0_mux_dx0 PCK_LOCATION str "C9R16.lp0.SC_mux_dx4_0"
attr inst C9R16_ble0_mux_dx0 PLACE_LOCATION str "C9R16.le_tile.le_guts.lp0.SC_mux_dx4_0"
term in1 [] ii0484|dx_net []
term out [] C9R16_mux0_ble0_out_0 []
term sel [] C9R16_ble0_out_to_muxdx []
endinst
inst CFGMUX2_S1 C9R16_ble0_select
attr inst C9R16_ble0_select PCK_LOCATION str "C9R16.lp0.mux_f5"
attr inst C9R16_ble0_select PLACE_LOCATION str "C9R16.le_tile.le_guts.lp0.mux_f5"
attr inst C9R16_ble0_select SEL uint 1
term in1 [] C9R16_ble0_out_to_mux []
term out [] C9R16_ble0_out_to_muxdx []
endinst
inst CONST C9R16_ble1_const
attr inst C9R16_ble1_const PCK_LOCATION str "C9R16.lp1.const_f5"
attr inst C9R16_ble1_const PLACE_LOCATION str "C9R16.le_tile.le_guts.lp1.const_f5"
attr inst C9R16_ble1_const sel uint 1
term out [] C9R16_ble1_out_to_mux []
endinst
inst MUX2S C9R16_ble1_mux_dx0
attr inst C9R16_ble1_mux_dx0 PCK_LOCATION str "C9R16.lp1.SC_mux_dx4_0"
attr inst C9R16_ble1_mux_dx0 PLACE_LOCATION str "C9R16.le_tile.le_guts.lp1.SC_mux_dx4_0"
term in1 [] ii0485|dx_net []
term out [] C9R16_mux0_ble1_out_0 []
term sel [] C9R16_ble1_out_to_muxdx []
endinst
inst CFGMUX2_S1 C9R16_ble1_select
attr inst C9R16_ble1_select PCK_LOCATION str "C9R16.lp1.mux_f5"
attr inst C9R16_ble1_select PLACE_LOCATION str "C9R16.le_tile.le_guts.lp1.mux_f5"
attr inst C9R16_ble1_select SEL uint 1
term in1 [] C9R16_ble1_out_to_mux []
term out [] C9R16_ble1_out_to_muxdx []
endinst
inst CONST C9R16_ble2_const
attr inst C9R16_ble2_const PCK_LOCATION str "C9R16.lp2.const_f5"
attr inst C9R16_ble2_const PLACE_LOCATION str "C9R16.le_tile.le_guts.lp2.const_f5"
attr inst C9R16_ble2_const sel uint 1
term out [] C9R16_ble2_out_to_mux []
endinst
inst MUX2S C9R16_ble2_mux_dx0
attr inst C9R16_ble2_mux_dx0 PCK_LOCATION str "C9R16.lp2.SC_mux_dx4_0"
attr inst C9R16_ble2_mux_dx0 PLACE_LOCATION str "C9R16.le_tile.le_guts.lp2.SC_mux_dx4_0"
term in1 [] ii0486|dx_net []
term out [] C9R16_mux0_ble2_out_0 []
term sel [] C9R16_ble2_out_to_muxdx []
endinst
inst CFGMUX2_S1 C9R16_ble2_select
attr inst C9R16_ble2_select PCK_LOCATION str "C9R16.lp2.mux_f5"
attr inst C9R16_ble2_select PLACE_LOCATION str "C9R16.le_tile.le_guts.lp2.mux_f5"
attr inst C9R16_ble2_select SEL uint 1
term in1 [] C9R16_ble2_out_to_mux []
term out [] C9R16_ble2_out_to_muxdx []
endinst
inst GND GND_0_inst
attr inst GND_0_inst PCK_LOCATION str "NONE"
attr inst GND_0_inst PLACE_LOCATION str "NONE"
term Y [] GND_0_inst|Y_net []
endinst
inst VCC VCC_0_inst
attr inst VCC_0_inst PCK_LOCATION str "NONE"
attr inst VCC_0_inst PLACE_LOCATION str "NONE"
term Y [] VCC_0_inst|Y_net []
endinst
inst M7S_IO_DDR dedicated_io_cell_u207_inst
attr inst dedicated_io_cell_u207_inst PCK_LOCATION str "C41R0.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u207_inst PLACE_LOCATION str "C41R0.io_top.u0_bank5_mux.u0_bank5.u207.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u207_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u207_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u207_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u207_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u207_inst cfg_dqs_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_dqs_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_gsclk180_inv_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_gsclk180_inv_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_gsclk270_inv_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_gsclk270_inv_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_gsclk90_inv_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_gsclk90_inv_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_gsclk_inv_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_gsclk_inv_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u207_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u207_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_nc uint 0
attr inst dedicated_io_cell_u207_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u207_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u207_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_oen_sel_0 uint 3
attr inst dedicated_io_cell_u207_inst cfg_oen_sel_1 uint 3
attr inst dedicated_io_cell_u207_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u207_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u207_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u207_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u207_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_trm_sel_0 uint 1
attr inst dedicated_io_cell_u207_inst cfg_trm_sel_1 uint 1
attr inst dedicated_io_cell_u207_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u207_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u207_inst in_del_0 uint 0
attr inst dedicated_io_cell_u207_inst in_del_1 uint 0
attr inst dedicated_io_cell_u207_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u207_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u207_inst manual_en uint 0
attr inst dedicated_io_cell_u207_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u207_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u207_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u207_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u207_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u207_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u207_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u207_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u207_inst optional_function str "DQ6,DQ2"
attr inst dedicated_io_cell_u207_inst out_del_0 uint 0
attr inst dedicated_io_cell_u207_inst out_del_1 uint 0
attr inst dedicated_io_cell_u207_inst para_ref uint 0
attr inst dedicated_io_cell_u207_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u207_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u207_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u207_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u207_inst rx_hstl_sstl_en_cfg_0 uint 1
attr inst dedicated_io_cell_u207_inst rx_hstl_sstl_en_cfg_1 uint 1
attr inst dedicated_io_cell_u207_inst seri_ref uint 0
attr inst dedicated_io_cell_u207_inst term_pd_en_0 uint 1
attr inst dedicated_io_cell_u207_inst term_pd_en_1 uint 1
attr inst dedicated_io_cell_u207_inst term_pu_en_0 uint 1
attr inst dedicated_io_cell_u207_inst term_pu_en_1 uint 1
attr inst dedicated_io_cell_u207_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u207_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u207_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u207_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u207_inst vref_en uint 0
attr inst dedicated_io_cell_u207_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u211_inst
attr inst dedicated_io_cell_u211_inst PCK_LOCATION str "C43R0.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u211_inst PLACE_LOCATION str "C43R0.io_top.u0_bank5_mux.u0_bank5.u211.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u211_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u211_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u211_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u211_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u211_inst cfg_dqs_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_dqs_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_gsclk180_inv_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_gsclk180_inv_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_gsclk270_inv_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_gsclk270_inv_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_gsclk90_inv_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_gsclk90_inv_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_gsclk_inv_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_gsclk_inv_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u211_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u211_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_nc uint 0
attr inst dedicated_io_cell_u211_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u211_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u211_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_oen_sel_0 uint 3
attr inst dedicated_io_cell_u211_inst cfg_oen_sel_1 uint 3
attr inst dedicated_io_cell_u211_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u211_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u211_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u211_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u211_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_trm_sel_0 uint 1
attr inst dedicated_io_cell_u211_inst cfg_trm_sel_1 uint 1
attr inst dedicated_io_cell_u211_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u211_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u211_inst in_del_0 uint 0
attr inst dedicated_io_cell_u211_inst in_del_1 uint 0
attr inst dedicated_io_cell_u211_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u211_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u211_inst manual_en uint 0
attr inst dedicated_io_cell_u211_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u211_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u211_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u211_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u211_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u211_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u211_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u211_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u211_inst optional_function str "DQ0,DQ11"
attr inst dedicated_io_cell_u211_inst out_del_0 uint 0
attr inst dedicated_io_cell_u211_inst out_del_1 uint 0
attr inst dedicated_io_cell_u211_inst para_ref uint 0
attr inst dedicated_io_cell_u211_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u211_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u211_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u211_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u211_inst rx_hstl_sstl_en_cfg_0 uint 1
attr inst dedicated_io_cell_u211_inst rx_hstl_sstl_en_cfg_1 uint 1
attr inst dedicated_io_cell_u211_inst seri_ref uint 0
attr inst dedicated_io_cell_u211_inst term_pd_en_0 uint 1
attr inst dedicated_io_cell_u211_inst term_pd_en_1 uint 1
attr inst dedicated_io_cell_u211_inst term_pu_en_0 uint 1
attr inst dedicated_io_cell_u211_inst term_pu_en_1 uint 1
attr inst dedicated_io_cell_u211_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u211_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u211_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u211_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u211_inst vref_en uint 0
attr inst dedicated_io_cell_u211_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u213_inst
attr inst dedicated_io_cell_u213_inst PCK_LOCATION str "C43R0.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u213_inst PLACE_LOCATION str "C43R0.io_top.u0_bank5_mux.u0_bank5.u213.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u213_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u213_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u213_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u213_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u213_inst cfg_dqs_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_dqs_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_gsclk180_inv_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_gsclk180_inv_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_gsclk270_inv_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_gsclk270_inv_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_gsclk90_inv_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_gsclk90_inv_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_gsclk_inv_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_gsclk_inv_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u213_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u213_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_nc uint 0
attr inst dedicated_io_cell_u213_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u213_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u213_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_oen_sel_0 uint 3
attr inst dedicated_io_cell_u213_inst cfg_oen_sel_1 uint 3
attr inst dedicated_io_cell_u213_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u213_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u213_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u213_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u213_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_trm_sel_0 uint 1
attr inst dedicated_io_cell_u213_inst cfg_trm_sel_1 uint 1
attr inst dedicated_io_cell_u213_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u213_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u213_inst in_del_0 uint 0
attr inst dedicated_io_cell_u213_inst in_del_1 uint 0
attr inst dedicated_io_cell_u213_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u213_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u213_inst manual_en uint 0
attr inst dedicated_io_cell_u213_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u213_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u213_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u213_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u213_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u213_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u213_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u213_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u213_inst optional_function str "DQ13,DQ15"
attr inst dedicated_io_cell_u213_inst out_del_0 uint 0
attr inst dedicated_io_cell_u213_inst out_del_1 uint 0
attr inst dedicated_io_cell_u213_inst para_ref uint 0
attr inst dedicated_io_cell_u213_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u213_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u213_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u213_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u213_inst rx_hstl_sstl_en_cfg_0 uint 1
attr inst dedicated_io_cell_u213_inst rx_hstl_sstl_en_cfg_1 uint 1
attr inst dedicated_io_cell_u213_inst seri_ref uint 0
attr inst dedicated_io_cell_u213_inst term_pd_en_0 uint 1
attr inst dedicated_io_cell_u213_inst term_pd_en_1 uint 1
attr inst dedicated_io_cell_u213_inst term_pu_en_0 uint 1
attr inst dedicated_io_cell_u213_inst term_pu_en_1 uint 1
attr inst dedicated_io_cell_u213_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u213_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u213_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u213_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u213_inst vref_en uint 0
attr inst dedicated_io_cell_u213_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u215_inst
attr inst dedicated_io_cell_u215_inst PCK_LOCATION str "C45R0.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u215_inst PLACE_LOCATION str "C45R0.io_top.u0_bank5_mux.u0_bank5.u215.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u215_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u215_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u215_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u215_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u215_inst cfg_dqs_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_dqs_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_gsclk180_inv_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_gsclk180_inv_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_gsclk270_inv_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_gsclk270_inv_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_gsclk90_inv_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_gsclk90_inv_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_gsclk_inv_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_gsclk_inv_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u215_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u215_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_nc uint 0
attr inst dedicated_io_cell_u215_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u215_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u215_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_oen_sel_0 uint 3
attr inst dedicated_io_cell_u215_inst cfg_oen_sel_1 uint 3
attr inst dedicated_io_cell_u215_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u215_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u215_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u215_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u215_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_trm_sel_0 uint 1
attr inst dedicated_io_cell_u215_inst cfg_trm_sel_1 uint 1
attr inst dedicated_io_cell_u215_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u215_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u215_inst in_del_0 uint 0
attr inst dedicated_io_cell_u215_inst in_del_1 uint 0
attr inst dedicated_io_cell_u215_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u215_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u215_inst manual_en uint 0
attr inst dedicated_io_cell_u215_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u215_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u215_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u215_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u215_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u215_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u215_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u215_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u215_inst optional_function str "DQ9,DM1"
attr inst dedicated_io_cell_u215_inst out_del_0 uint 0
attr inst dedicated_io_cell_u215_inst out_del_1 uint 0
attr inst dedicated_io_cell_u215_inst para_ref uint 0
attr inst dedicated_io_cell_u215_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u215_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u215_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u215_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u215_inst rx_hstl_sstl_en_cfg_0 uint 1
attr inst dedicated_io_cell_u215_inst rx_hstl_sstl_en_cfg_1 uint 1
attr inst dedicated_io_cell_u215_inst seri_ref uint 0
attr inst dedicated_io_cell_u215_inst term_pd_en_0 uint 1
attr inst dedicated_io_cell_u215_inst term_pd_en_1 uint 1
attr inst dedicated_io_cell_u215_inst term_pu_en_0 uint 1
attr inst dedicated_io_cell_u215_inst term_pu_en_1 uint 1
attr inst dedicated_io_cell_u215_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u215_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u215_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u215_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u215_inst vref_en uint 0
attr inst dedicated_io_cell_u215_inst vref_sel uint 0
endinst
inst M7S_IO_DQS dedicated_io_cell_u219_inst
attr inst dedicated_io_cell_u219_inst PCK_LOCATION str "C45R0.u0_M7A_IO_DQS"
attr inst dedicated_io_cell_u219_inst PLACE_LOCATION str "C45R0.io_top.u0_bank5_mux.u0_bank5.u219.u0_M7A_IO_DQS"
attr inst dedicated_io_cell_u219_inst bypassn_cfg_0 uint 1
attr inst dedicated_io_cell_u219_inst bypassn_cfg_90 uint 1
attr inst dedicated_io_cell_u219_inst cfg_burst_len uint 3
attr inst dedicated_io_cell_u219_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_clkpol_sel uint 0
attr inst dedicated_io_cell_u219_inst cfg_d_en_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_d_en_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u219_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u219_inst cfg_dqs_0 uint 1
attr inst dedicated_io_cell_u219_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u219_inst cfg_dqsr_rstn_sel uint 1
attr inst dedicated_io_cell_u219_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_gsclk180_inv_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_gsclk180_inv_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_gsclk270_inv_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_gsclk270_inv_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_gsclk90_inv_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_gsclk90_inv_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_gsclk_inv_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_gsclk_inv_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_id_sel_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_id_sel_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_nc uint 0
attr inst dedicated_io_cell_u219_inst cfg_nc_dqs uint 0
attr inst dedicated_io_cell_u219_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u219_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u219_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_oen_sel_0 uint 3
attr inst dedicated_io_cell_u219_inst cfg_oen_sel_1 uint 3
attr inst dedicated_io_cell_u219_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u219_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u219_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u219_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u219_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_test_en_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_test_en_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_trm_sel_0 uint 1
attr inst dedicated_io_cell_u219_inst cfg_trm_sel_1 uint 1
attr inst dedicated_io_cell_u219_inst cfg_txd0_inv_0 uint 1
attr inst dedicated_io_cell_u219_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_txd1_inv_1 uint 1
attr inst dedicated_io_cell_u219_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_userio_en_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_userio_en_1 uint 0
attr inst dedicated_io_cell_u219_inst in_del_0 uint 0
attr inst dedicated_io_cell_u219_inst in_del_1 uint 0
attr inst dedicated_io_cell_u219_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u219_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u219_inst lfm_0 uint 1
attr inst dedicated_io_cell_u219_inst lfm_90 uint 1
attr inst dedicated_io_cell_u219_inst manual_en uint 0
attr inst dedicated_io_cell_u219_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u219_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u219_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u219_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u219_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u219_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u219_inst optional_function str "DQS0,DQS0N"
attr inst dedicated_io_cell_u219_inst out_del_0 uint 0
attr inst dedicated_io_cell_u219_inst out_del_1 uint 0
attr inst dedicated_io_cell_u219_inst para_ref uint 0
attr inst dedicated_io_cell_u219_inst pdn_cfg uint 1
attr inst dedicated_io_cell_u219_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u219_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u219_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u219_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u219_inst rx_hstl_sstl_en_cfg_0 uint 1
attr inst dedicated_io_cell_u219_inst rx_hstl_sstl_en_cfg_1 uint 1
attr inst dedicated_io_cell_u219_inst seri_ref uint 0
attr inst dedicated_io_cell_u219_inst ssel1_0 uint 0
attr inst dedicated_io_cell_u219_inst ssel1_90 uint 2
attr inst dedicated_io_cell_u219_inst term_pd_en_0 uint 1
attr inst dedicated_io_cell_u219_inst term_pd_en_1 uint 1
attr inst dedicated_io_cell_u219_inst term_pu_en_0 uint 1
attr inst dedicated_io_cell_u219_inst term_pu_en_1 uint 1
attr inst dedicated_io_cell_u219_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u219_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u219_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u219_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u219_inst vcsel_0 uint 1
attr inst dedicated_io_cell_u219_inst vcsel_90 uint 1
attr inst dedicated_io_cell_u219_inst vref_en uint 0
attr inst dedicated_io_cell_u219_inst vref_sel uint 1
endinst
inst M7S_IO_DDR dedicated_io_cell_u221_inst
attr inst dedicated_io_cell_u221_inst PCK_LOCATION str "C47R0.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u221_inst PLACE_LOCATION str "C47R0.io_top.u0_bank5_mux.u0_bank5.u221.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u221_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u221_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u221_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u221_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u221_inst cfg_dqs_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_dqs_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_gsclk180_inv_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_gsclk180_inv_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_gsclk270_inv_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_gsclk270_inv_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_gsclk90_inv_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_gsclk90_inv_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_gsclk_inv_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_gsclk_inv_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u221_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u221_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_nc uint 0
attr inst dedicated_io_cell_u221_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u221_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u221_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_oen_sel_0 uint 3
attr inst dedicated_io_cell_u221_inst cfg_oen_sel_1 uint 3
attr inst dedicated_io_cell_u221_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u221_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u221_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u221_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u221_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_trm_sel_0 uint 1
attr inst dedicated_io_cell_u221_inst cfg_trm_sel_1 uint 1
attr inst dedicated_io_cell_u221_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u221_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u221_inst in_del_0 uint 0
attr inst dedicated_io_cell_u221_inst in_del_1 uint 0
attr inst dedicated_io_cell_u221_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u221_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u221_inst manual_en uint 0
attr inst dedicated_io_cell_u221_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u221_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u221_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u221_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u221_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u221_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u221_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u221_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u221_inst optional_function str "DQ7,DM0"
attr inst dedicated_io_cell_u221_inst out_del_0 uint 0
attr inst dedicated_io_cell_u221_inst out_del_1 uint 0
attr inst dedicated_io_cell_u221_inst para_ref uint 0
attr inst dedicated_io_cell_u221_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u221_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u221_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u221_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u221_inst rx_hstl_sstl_en_cfg_0 uint 1
attr inst dedicated_io_cell_u221_inst rx_hstl_sstl_en_cfg_1 uint 1
attr inst dedicated_io_cell_u221_inst seri_ref uint 0
attr inst dedicated_io_cell_u221_inst term_pd_en_0 uint 1
attr inst dedicated_io_cell_u221_inst term_pd_en_1 uint 1
attr inst dedicated_io_cell_u221_inst term_pu_en_0 uint 1
attr inst dedicated_io_cell_u221_inst term_pu_en_1 uint 1
attr inst dedicated_io_cell_u221_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u221_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u221_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u221_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u221_inst vref_en uint 0
attr inst dedicated_io_cell_u221_inst vref_sel uint 0
endinst
inst M7S_IO_DQS dedicated_io_cell_u223_inst
attr inst dedicated_io_cell_u223_inst PCK_LOCATION str "C47R0.u0_M7A_IO_DQS"
attr inst dedicated_io_cell_u223_inst PLACE_LOCATION str "C47R0.io_top.u0_bank5_mux.u0_bank5.u223.u0_M7A_IO_DQS"
attr inst dedicated_io_cell_u223_inst bypassn_cfg_0 uint 1
attr inst dedicated_io_cell_u223_inst bypassn_cfg_90 uint 1
attr inst dedicated_io_cell_u223_inst cfg_burst_len uint 3
attr inst dedicated_io_cell_u223_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_clkpol_sel uint 0
attr inst dedicated_io_cell_u223_inst cfg_d_en_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_d_en_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u223_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u223_inst cfg_dqs_0 uint 1
attr inst dedicated_io_cell_u223_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u223_inst cfg_dqsr_rstn_sel uint 1
attr inst dedicated_io_cell_u223_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_gsclk180_inv_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_gsclk180_inv_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_gsclk270_inv_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_gsclk270_inv_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_gsclk90_inv_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_gsclk90_inv_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_gsclk_inv_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_gsclk_inv_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_id_sel_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_id_sel_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_nc uint 0
attr inst dedicated_io_cell_u223_inst cfg_nc_dqs uint 0
attr inst dedicated_io_cell_u223_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u223_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u223_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_oen_sel_0 uint 3
attr inst dedicated_io_cell_u223_inst cfg_oen_sel_1 uint 3
attr inst dedicated_io_cell_u223_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u223_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u223_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u223_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u223_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_test_en_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_test_en_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_trm_sel_0 uint 1
attr inst dedicated_io_cell_u223_inst cfg_trm_sel_1 uint 1
attr inst dedicated_io_cell_u223_inst cfg_txd0_inv_0 uint 1
attr inst dedicated_io_cell_u223_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_txd1_inv_1 uint 1
attr inst dedicated_io_cell_u223_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_userio_en_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_userio_en_1 uint 0
attr inst dedicated_io_cell_u223_inst in_del_0 uint 0
attr inst dedicated_io_cell_u223_inst in_del_1 uint 0
attr inst dedicated_io_cell_u223_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u223_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u223_inst lfm_0 uint 1
attr inst dedicated_io_cell_u223_inst lfm_90 uint 1
attr inst dedicated_io_cell_u223_inst manual_en uint 0
attr inst dedicated_io_cell_u223_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u223_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u223_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u223_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u223_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u223_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u223_inst optional_function str "DQS1,DQS1N"
attr inst dedicated_io_cell_u223_inst out_del_0 uint 0
attr inst dedicated_io_cell_u223_inst out_del_1 uint 0
attr inst dedicated_io_cell_u223_inst para_ref uint 0
attr inst dedicated_io_cell_u223_inst pdn_cfg uint 1
attr inst dedicated_io_cell_u223_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u223_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u223_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u223_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u223_inst rx_hstl_sstl_en_cfg_0 uint 1
attr inst dedicated_io_cell_u223_inst rx_hstl_sstl_en_cfg_1 uint 1
attr inst dedicated_io_cell_u223_inst seri_ref uint 0
attr inst dedicated_io_cell_u223_inst ssel1_0 uint 0
attr inst dedicated_io_cell_u223_inst ssel1_90 uint 2
attr inst dedicated_io_cell_u223_inst term_pd_en_0 uint 1
attr inst dedicated_io_cell_u223_inst term_pd_en_1 uint 1
attr inst dedicated_io_cell_u223_inst term_pu_en_0 uint 1
attr inst dedicated_io_cell_u223_inst term_pu_en_1 uint 1
attr inst dedicated_io_cell_u223_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u223_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u223_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u223_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u223_inst vcsel_0 uint 1
attr inst dedicated_io_cell_u223_inst vcsel_90 uint 1
attr inst dedicated_io_cell_u223_inst vref_en uint 0
attr inst dedicated_io_cell_u223_inst vref_sel uint 1
endinst
inst M7S_IO_VREF dedicated_io_cell_u227_inst
attr inst dedicated_io_cell_u227_inst PCK_LOCATION str "C49R0.u0_M7A_IO_VREF"
attr inst dedicated_io_cell_u227_inst PLACE_LOCATION str "C49R0.io_top.u0_bank5_mux.u0_bank5.u227.u0_M7A_IO_VREF"
attr inst dedicated_io_cell_u227_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_d_en_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u227_inst cfg_ddr_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u227_inst cfg_dqs_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_dqs_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_gsclk180_inv_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_gsclk180_inv_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_gsclk270_inv_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_gsclk270_inv_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_gsclk90_inv_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_gsclk90_inv_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_gsclk_inv_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_gsclk_inv_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_id_sel_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u227_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_nc uint 0
attr inst dedicated_io_cell_u227_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_od_sel_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u227_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_oen_sel_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_oen_sel_1 uint 3
attr inst dedicated_io_cell_u227_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_sclk_en_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u227_inst cfg_sclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u227_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_trm_sel_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_trm_sel_1 uint 1
attr inst dedicated_io_cell_u227_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_userio_en_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u227_inst in_del_0 uint 0
attr inst dedicated_io_cell_u227_inst in_del_1 uint 0
attr inst dedicated_io_cell_u227_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u227_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u227_inst manual_en uint 0
attr inst dedicated_io_cell_u227_inst ndr_cfg_0 uint 0
attr inst dedicated_io_cell_u227_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u227_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u227_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u227_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u227_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u227_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u227_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u227_inst optional_function str "VREF0,DQ12"
attr inst dedicated_io_cell_u227_inst out_del_0 uint 0
attr inst dedicated_io_cell_u227_inst out_del_1 uint 0
attr inst dedicated_io_cell_u227_inst para_ref uint 0
attr inst dedicated_io_cell_u227_inst pdr_cfg_0 uint 0
attr inst dedicated_io_cell_u227_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u227_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u227_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u227_inst rx_hstl_sstl_en_cfg_0 uint 0
attr inst dedicated_io_cell_u227_inst rx_hstl_sstl_en_cfg_1 uint 1
attr inst dedicated_io_cell_u227_inst seri_ref uint 0
attr inst dedicated_io_cell_u227_inst term_pd_en_0 uint 0
attr inst dedicated_io_cell_u227_inst term_pd_en_1 uint 1
attr inst dedicated_io_cell_u227_inst term_pu_en_0 uint 0
attr inst dedicated_io_cell_u227_inst term_pu_en_1 uint 1
attr inst dedicated_io_cell_u227_inst tpd_cfg_0 uint 0
attr inst dedicated_io_cell_u227_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u227_inst tpu_cfg_0 uint 0
attr inst dedicated_io_cell_u227_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u227_inst vref_en uint 1
attr inst dedicated_io_cell_u227_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u229_inst
attr inst dedicated_io_cell_u229_inst PCK_LOCATION str "C49R0.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u229_inst PLACE_LOCATION str "C49R0.io_top.u0_bank5_mux.u0_bank5.u229.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u229_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u229_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u229_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u229_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u229_inst cfg_dqs_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_dqs_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_gsclk180_inv_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_gsclk180_inv_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_gsclk270_inv_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_gsclk270_inv_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_gsclk90_inv_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_gsclk90_inv_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_gsclk_inv_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_gsclk_inv_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u229_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u229_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_nc uint 0
attr inst dedicated_io_cell_u229_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u229_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u229_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_oen_sel_0 uint 3
attr inst dedicated_io_cell_u229_inst cfg_oen_sel_1 uint 3
attr inst dedicated_io_cell_u229_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u229_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u229_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u229_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u229_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_trm_sel_0 uint 1
attr inst dedicated_io_cell_u229_inst cfg_trm_sel_1 uint 1
attr inst dedicated_io_cell_u229_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u229_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u229_inst in_del_0 uint 0
attr inst dedicated_io_cell_u229_inst in_del_1 uint 0
attr inst dedicated_io_cell_u229_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u229_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u229_inst manual_en uint 0
attr inst dedicated_io_cell_u229_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u229_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u229_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u229_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u229_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u229_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u229_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u229_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u229_inst optional_function str "DQ14,DQ10"
attr inst dedicated_io_cell_u229_inst out_del_0 uint 0
attr inst dedicated_io_cell_u229_inst out_del_1 uint 0
attr inst dedicated_io_cell_u229_inst para_ref uint 0
attr inst dedicated_io_cell_u229_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u229_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u229_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u229_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u229_inst rx_hstl_sstl_en_cfg_0 uint 1
attr inst dedicated_io_cell_u229_inst rx_hstl_sstl_en_cfg_1 uint 1
attr inst dedicated_io_cell_u229_inst seri_ref uint 0
attr inst dedicated_io_cell_u229_inst term_pd_en_0 uint 1
attr inst dedicated_io_cell_u229_inst term_pd_en_1 uint 1
attr inst dedicated_io_cell_u229_inst term_pu_en_0 uint 1
attr inst dedicated_io_cell_u229_inst term_pu_en_1 uint 1
attr inst dedicated_io_cell_u229_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u229_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u229_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u229_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u229_inst vref_en uint 0
attr inst dedicated_io_cell_u229_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u231_inst
attr inst dedicated_io_cell_u231_inst PCK_LOCATION str "C51R0.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u231_inst PLACE_LOCATION str "C51R0.io_top.u0_bank5_mux.u0_bank5.u231.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u231_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u231_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u231_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u231_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u231_inst cfg_dqs_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_dqs_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_gsclk180_inv_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_gsclk180_inv_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_gsclk270_inv_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_gsclk270_inv_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_gsclk90_inv_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_gsclk90_inv_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_gsclk_inv_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_gsclk_inv_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u231_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u231_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_nc uint 0
attr inst dedicated_io_cell_u231_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u231_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u231_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_oen_sel_0 uint 3
attr inst dedicated_io_cell_u231_inst cfg_oen_sel_1 uint 3
attr inst dedicated_io_cell_u231_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u231_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u231_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u231_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u231_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_trm_sel_0 uint 1
attr inst dedicated_io_cell_u231_inst cfg_trm_sel_1 uint 1
attr inst dedicated_io_cell_u231_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u231_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u231_inst in_del_0 uint 0
attr inst dedicated_io_cell_u231_inst in_del_1 uint 0
attr inst dedicated_io_cell_u231_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u231_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u231_inst manual_en uint 0
attr inst dedicated_io_cell_u231_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u231_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u231_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u231_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u231_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u231_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u231_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u231_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u231_inst optional_function str "DQ8,DQ1"
attr inst dedicated_io_cell_u231_inst out_del_0 uint 0
attr inst dedicated_io_cell_u231_inst out_del_1 uint 0
attr inst dedicated_io_cell_u231_inst para_ref uint 0
attr inst dedicated_io_cell_u231_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u231_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u231_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u231_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u231_inst rx_hstl_sstl_en_cfg_0 uint 1
attr inst dedicated_io_cell_u231_inst rx_hstl_sstl_en_cfg_1 uint 1
attr inst dedicated_io_cell_u231_inst seri_ref uint 0
attr inst dedicated_io_cell_u231_inst term_pd_en_0 uint 1
attr inst dedicated_io_cell_u231_inst term_pd_en_1 uint 1
attr inst dedicated_io_cell_u231_inst term_pu_en_0 uint 1
attr inst dedicated_io_cell_u231_inst term_pu_en_1 uint 1
attr inst dedicated_io_cell_u231_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u231_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u231_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u231_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u231_inst vref_en uint 0
attr inst dedicated_io_cell_u231_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u235_inst
attr inst dedicated_io_cell_u235_inst PCK_LOCATION str "C51R0.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u235_inst PLACE_LOCATION str "C51R0.io_top.u0_bank5_mux.u0_bank5.u235.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u235_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u235_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u235_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u235_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u235_inst cfg_dqs_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_dqs_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_gsclk180_inv_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_gsclk180_inv_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_gsclk270_inv_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_gsclk270_inv_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_gsclk90_inv_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_gsclk90_inv_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_gsclk_inv_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_gsclk_inv_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u235_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u235_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_nc uint 0
attr inst dedicated_io_cell_u235_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u235_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u235_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_oen_sel_0 uint 3
attr inst dedicated_io_cell_u235_inst cfg_oen_sel_1 uint 3
attr inst dedicated_io_cell_u235_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u235_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u235_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u235_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u235_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_trm_sel_0 uint 1
attr inst dedicated_io_cell_u235_inst cfg_trm_sel_1 uint 1
attr inst dedicated_io_cell_u235_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u235_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u235_inst in_del_0 uint 0
attr inst dedicated_io_cell_u235_inst in_del_1 uint 0
attr inst dedicated_io_cell_u235_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u235_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u235_inst manual_en uint 0
attr inst dedicated_io_cell_u235_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u235_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u235_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u235_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u235_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u235_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u235_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u235_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u235_inst optional_function str "DQ3,DQ5"
attr inst dedicated_io_cell_u235_inst out_del_0 uint 0
attr inst dedicated_io_cell_u235_inst out_del_1 uint 0
attr inst dedicated_io_cell_u235_inst para_ref uint 0
attr inst dedicated_io_cell_u235_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u235_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u235_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u235_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u235_inst rx_hstl_sstl_en_cfg_0 uint 1
attr inst dedicated_io_cell_u235_inst rx_hstl_sstl_en_cfg_1 uint 1
attr inst dedicated_io_cell_u235_inst seri_ref uint 0
attr inst dedicated_io_cell_u235_inst term_pd_en_0 uint 1
attr inst dedicated_io_cell_u235_inst term_pd_en_1 uint 1
attr inst dedicated_io_cell_u235_inst term_pu_en_0 uint 1
attr inst dedicated_io_cell_u235_inst term_pu_en_1 uint 1
attr inst dedicated_io_cell_u235_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u235_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u235_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u235_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u235_inst vref_en uint 0
attr inst dedicated_io_cell_u235_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u237_inst
attr inst dedicated_io_cell_u237_inst PCK_LOCATION str "C53R0.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u237_inst PLACE_LOCATION str "C53R0.io_top.u0_bank5_mux.u0_bank5.u237.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u237_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u237_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u237_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u237_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u237_inst cfg_dqs_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u237_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_gsclk180_inv_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_gsclk180_inv_1 uint 1
attr inst dedicated_io_cell_u237_inst cfg_gsclk270_inv_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_gsclk270_inv_1 uint 1
attr inst dedicated_io_cell_u237_inst cfg_gsclk90_inv_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_gsclk90_inv_1 uint 1
attr inst dedicated_io_cell_u237_inst cfg_gsclk_inv_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_gsclk_inv_1 uint 1
attr inst dedicated_io_cell_u237_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u237_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u237_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_nc uint 0
attr inst dedicated_io_cell_u237_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u237_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u237_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_oen_sel_0 uint 3
attr inst dedicated_io_cell_u237_inst cfg_oen_sel_1 uint 1
attr inst dedicated_io_cell_u237_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u237_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u237_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u237_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u237_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_trm_sel_0 uint 1
attr inst dedicated_io_cell_u237_inst cfg_trm_sel_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u237_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u237_inst in_del_0 uint 0
attr inst dedicated_io_cell_u237_inst in_del_1 uint 0
attr inst dedicated_io_cell_u237_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u237_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u237_inst manual_en uint 0
attr inst dedicated_io_cell_u237_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u237_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u237_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u237_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u237_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u237_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u237_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u237_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u237_inst optional_function str "DQ4,CKE"
attr inst dedicated_io_cell_u237_inst out_del_0 uint 0
attr inst dedicated_io_cell_u237_inst out_del_1 uint 0
attr inst dedicated_io_cell_u237_inst para_ref uint 0
attr inst dedicated_io_cell_u237_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u237_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u237_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u237_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u237_inst rx_hstl_sstl_en_cfg_0 uint 1
attr inst dedicated_io_cell_u237_inst rx_hstl_sstl_en_cfg_1 uint 0
attr inst dedicated_io_cell_u237_inst seri_ref uint 0
attr inst dedicated_io_cell_u237_inst term_pd_en_0 uint 1
attr inst dedicated_io_cell_u237_inst term_pd_en_1 uint 0
attr inst dedicated_io_cell_u237_inst term_pu_en_0 uint 1
attr inst dedicated_io_cell_u237_inst term_pu_en_1 uint 0
attr inst dedicated_io_cell_u237_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u237_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u237_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u237_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u237_inst vref_en uint 0
attr inst dedicated_io_cell_u237_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u240_inst
attr inst dedicated_io_cell_u240_inst PCK_LOCATION str "C53R0.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u240_inst PLACE_LOCATION str "C53R0.io_top.u0_bank5_mux.u0_bank5.u240.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u240_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u240_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u240_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u240_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u240_inst cfg_dqs_0 uint 1
attr inst dedicated_io_cell_u240_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u240_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_gsclk180_inv_0 uint 1
attr inst dedicated_io_cell_u240_inst cfg_gsclk180_inv_1 uint 1
attr inst dedicated_io_cell_u240_inst cfg_gsclk270_inv_0 uint 1
attr inst dedicated_io_cell_u240_inst cfg_gsclk270_inv_1 uint 1
attr inst dedicated_io_cell_u240_inst cfg_gsclk90_inv_0 uint 1
attr inst dedicated_io_cell_u240_inst cfg_gsclk90_inv_1 uint 1
attr inst dedicated_io_cell_u240_inst cfg_gsclk_inv_0 uint 1
attr inst dedicated_io_cell_u240_inst cfg_gsclk_inv_1 uint 1
attr inst dedicated_io_cell_u240_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u240_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u240_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_nc uint 0
attr inst dedicated_io_cell_u240_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u240_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u240_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_oen_sel_0 uint 1
attr inst dedicated_io_cell_u240_inst cfg_oen_sel_1 uint 1
attr inst dedicated_io_cell_u240_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u240_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u240_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u240_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u240_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_trm_sel_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_trm_sel_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u240_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u240_inst in_del_0 uint 0
attr inst dedicated_io_cell_u240_inst in_del_1 uint 0
attr inst dedicated_io_cell_u240_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u240_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u240_inst manual_en uint 0
attr inst dedicated_io_cell_u240_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u240_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u240_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u240_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u240_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u240_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u240_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u240_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u240_inst optional_function str "BA1,A4"
attr inst dedicated_io_cell_u240_inst out_del_0 uint 0
attr inst dedicated_io_cell_u240_inst out_del_1 uint 0
attr inst dedicated_io_cell_u240_inst para_ref uint 0
attr inst dedicated_io_cell_u240_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u240_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u240_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u240_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u240_inst rx_hstl_sstl_en_cfg_0 uint 0
attr inst dedicated_io_cell_u240_inst rx_hstl_sstl_en_cfg_1 uint 0
attr inst dedicated_io_cell_u240_inst seri_ref uint 0
attr inst dedicated_io_cell_u240_inst term_pd_en_0 uint 0
attr inst dedicated_io_cell_u240_inst term_pd_en_1 uint 0
attr inst dedicated_io_cell_u240_inst term_pu_en_0 uint 0
attr inst dedicated_io_cell_u240_inst term_pu_en_1 uint 0
attr inst dedicated_io_cell_u240_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u240_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u240_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u240_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u240_inst vref_en uint 0
attr inst dedicated_io_cell_u240_inst vref_sel uint 0
endinst
inst M7S_IO_CAL dedicated_io_cell_u243_inst
attr inst dedicated_io_cell_u243_inst PCK_LOCATION str "C54R1.u0_M7A_IO_CAL"
attr inst dedicated_io_cell_u243_inst PLACE_LOCATION str "C54R1.io_top.u0_bank5_mux.u0_bank5.u243.u0_M7A_IO_CAL"
attr inst dedicated_io_cell_u243_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_d_en_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u243_inst cfg_ddr_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u243_inst cfg_dqs_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u243_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_gsclk180_inv_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_gsclk180_inv_1 uint 1
attr inst dedicated_io_cell_u243_inst cfg_gsclk270_inv_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_gsclk270_inv_1 uint 1
attr inst dedicated_io_cell_u243_inst cfg_gsclk90_inv_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_gsclk90_inv_1 uint 1
attr inst dedicated_io_cell_u243_inst cfg_gsclk_inv_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_gsclk_inv_1 uint 1
attr inst dedicated_io_cell_u243_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_id_sel_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u243_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_nc uint 0
attr inst dedicated_io_cell_u243_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_od_sel_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u243_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_oen_sel_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_oen_sel_1 uint 1
attr inst dedicated_io_cell_u243_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_sclk_en_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u243_inst cfg_sclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u243_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_trm_sel_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_trm_sel_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_use_cal0_0 uint 1
attr inst dedicated_io_cell_u243_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_use_cal1_0 uint 1
attr inst dedicated_io_cell_u243_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_userio_en_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u243_inst in_del_0 uint 0
attr inst dedicated_io_cell_u243_inst in_del_1 uint 0
attr inst dedicated_io_cell_u243_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u243_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u243_inst manual_en uint 0
attr inst dedicated_io_cell_u243_inst ndr_cfg_0 uint 0
attr inst dedicated_io_cell_u243_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u243_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u243_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u243_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u243_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u243_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u243_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u243_inst optional_function str "CAL,A6"
attr inst dedicated_io_cell_u243_inst out_del_0 uint 0
attr inst dedicated_io_cell_u243_inst out_del_1 uint 0
attr inst dedicated_io_cell_u243_inst para_ref uint 0
attr inst dedicated_io_cell_u243_inst pdr_cfg_0 uint 0
attr inst dedicated_io_cell_u243_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u243_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u243_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u243_inst rx_hstl_sstl_en_cfg_0 uint 0
attr inst dedicated_io_cell_u243_inst rx_hstl_sstl_en_cfg_1 uint 0
attr inst dedicated_io_cell_u243_inst seri_ref uint 0
attr inst dedicated_io_cell_u243_inst term_pd_en_0 uint 1
attr inst dedicated_io_cell_u243_inst term_pd_en_1 uint 0
attr inst dedicated_io_cell_u243_inst term_pu_en_0 uint 1
attr inst dedicated_io_cell_u243_inst term_pu_en_1 uint 0
attr inst dedicated_io_cell_u243_inst tpd_cfg_0 uint 0
attr inst dedicated_io_cell_u243_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u243_inst tpu_cfg_0 uint 0
attr inst dedicated_io_cell_u243_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u243_inst vref_en uint 0
attr inst dedicated_io_cell_u243_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u245_inst
attr inst dedicated_io_cell_u245_inst PCK_LOCATION str "C54R2.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u245_inst PLACE_LOCATION str "C54R2.io_top.u0_bank5_mux.u0_bank5.u245.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u245_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u245_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u245_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u245_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u245_inst cfg_dqs_0 uint 1
attr inst dedicated_io_cell_u245_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u245_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_gsclk180_inv_0 uint 1
attr inst dedicated_io_cell_u245_inst cfg_gsclk180_inv_1 uint 1
attr inst dedicated_io_cell_u245_inst cfg_gsclk270_inv_0 uint 1
attr inst dedicated_io_cell_u245_inst cfg_gsclk270_inv_1 uint 1
attr inst dedicated_io_cell_u245_inst cfg_gsclk90_inv_0 uint 1
attr inst dedicated_io_cell_u245_inst cfg_gsclk90_inv_1 uint 1
attr inst dedicated_io_cell_u245_inst cfg_gsclk_inv_0 uint 1
attr inst dedicated_io_cell_u245_inst cfg_gsclk_inv_1 uint 1
attr inst dedicated_io_cell_u245_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u245_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u245_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_nc uint 0
attr inst dedicated_io_cell_u245_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u245_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u245_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_oen_sel_0 uint 1
attr inst dedicated_io_cell_u245_inst cfg_oen_sel_1 uint 1
attr inst dedicated_io_cell_u245_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u245_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u245_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u245_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u245_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_trm_sel_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_trm_sel_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u245_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u245_inst in_del_0 uint 0
attr inst dedicated_io_cell_u245_inst in_del_1 uint 0
attr inst dedicated_io_cell_u245_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u245_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u245_inst manual_en uint 0
attr inst dedicated_io_cell_u245_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u245_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u245_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u245_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u245_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u245_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u245_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u245_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u245_inst optional_function str "A8,A11"
attr inst dedicated_io_cell_u245_inst out_del_0 uint 0
attr inst dedicated_io_cell_u245_inst out_del_1 uint 0
attr inst dedicated_io_cell_u245_inst para_ref uint 0
attr inst dedicated_io_cell_u245_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u245_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u245_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u245_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u245_inst rx_hstl_sstl_en_cfg_0 uint 0
attr inst dedicated_io_cell_u245_inst rx_hstl_sstl_en_cfg_1 uint 0
attr inst dedicated_io_cell_u245_inst seri_ref uint 0
attr inst dedicated_io_cell_u245_inst term_pd_en_0 uint 0
attr inst dedicated_io_cell_u245_inst term_pd_en_1 uint 0
attr inst dedicated_io_cell_u245_inst term_pu_en_0 uint 0
attr inst dedicated_io_cell_u245_inst term_pu_en_1 uint 0
attr inst dedicated_io_cell_u245_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u245_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u245_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u245_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u245_inst vref_en uint 0
attr inst dedicated_io_cell_u245_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u247_inst
attr inst dedicated_io_cell_u247_inst PCK_LOCATION str "C54R3.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u247_inst PLACE_LOCATION str "C54R3.io_top.u0_bank5_mux.u0_bank5.u247.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u247_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u247_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u247_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u247_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u247_inst cfg_dqs_0 uint 1
attr inst dedicated_io_cell_u247_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u247_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_gsclk180_inv_0 uint 1
attr inst dedicated_io_cell_u247_inst cfg_gsclk180_inv_1 uint 1
attr inst dedicated_io_cell_u247_inst cfg_gsclk270_inv_0 uint 1
attr inst dedicated_io_cell_u247_inst cfg_gsclk270_inv_1 uint 1
attr inst dedicated_io_cell_u247_inst cfg_gsclk90_inv_0 uint 1
attr inst dedicated_io_cell_u247_inst cfg_gsclk90_inv_1 uint 1
attr inst dedicated_io_cell_u247_inst cfg_gsclk_inv_0 uint 1
attr inst dedicated_io_cell_u247_inst cfg_gsclk_inv_1 uint 1
attr inst dedicated_io_cell_u247_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u247_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u247_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_nc uint 0
attr inst dedicated_io_cell_u247_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u247_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u247_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_oen_sel_0 uint 1
attr inst dedicated_io_cell_u247_inst cfg_oen_sel_1 uint 1
attr inst dedicated_io_cell_u247_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u247_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u247_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u247_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u247_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_trm_sel_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_trm_sel_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u247_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u247_inst in_del_0 uint 0
attr inst dedicated_io_cell_u247_inst in_del_1 uint 0
attr inst dedicated_io_cell_u247_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u247_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u247_inst manual_en uint 0
attr inst dedicated_io_cell_u247_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u247_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u247_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u247_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u247_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u247_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u247_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u247_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u247_inst optional_function str "A14,A1"
attr inst dedicated_io_cell_u247_inst out_del_0 uint 0
attr inst dedicated_io_cell_u247_inst out_del_1 uint 0
attr inst dedicated_io_cell_u247_inst para_ref uint 0
attr inst dedicated_io_cell_u247_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u247_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u247_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u247_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u247_inst rx_hstl_sstl_en_cfg_0 uint 0
attr inst dedicated_io_cell_u247_inst rx_hstl_sstl_en_cfg_1 uint 0
attr inst dedicated_io_cell_u247_inst seri_ref uint 0
attr inst dedicated_io_cell_u247_inst term_pd_en_0 uint 0
attr inst dedicated_io_cell_u247_inst term_pd_en_1 uint 0
attr inst dedicated_io_cell_u247_inst term_pu_en_0 uint 0
attr inst dedicated_io_cell_u247_inst term_pu_en_1 uint 0
attr inst dedicated_io_cell_u247_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u247_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u247_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u247_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u247_inst vref_en uint 0
attr inst dedicated_io_cell_u247_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u251_inst
attr inst dedicated_io_cell_u251_inst PCK_LOCATION str "C54R4.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u251_inst PLACE_LOCATION str "C54R4.io_top.u0_bank5_mux.u0_bank5.u251.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u251_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u251_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u251_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u251_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u251_inst cfg_dqs_0 uint 1
attr inst dedicated_io_cell_u251_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u251_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_gsclk180_inv_0 uint 1
attr inst dedicated_io_cell_u251_inst cfg_gsclk180_inv_1 uint 1
attr inst dedicated_io_cell_u251_inst cfg_gsclk270_inv_0 uint 1
attr inst dedicated_io_cell_u251_inst cfg_gsclk270_inv_1 uint 1
attr inst dedicated_io_cell_u251_inst cfg_gsclk90_inv_0 uint 1
attr inst dedicated_io_cell_u251_inst cfg_gsclk90_inv_1 uint 1
attr inst dedicated_io_cell_u251_inst cfg_gsclk_inv_0 uint 1
attr inst dedicated_io_cell_u251_inst cfg_gsclk_inv_1 uint 1
attr inst dedicated_io_cell_u251_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u251_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u251_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_nc uint 0
attr inst dedicated_io_cell_u251_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u251_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u251_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_oen_sel_0 uint 1
attr inst dedicated_io_cell_u251_inst cfg_oen_sel_1 uint 1
attr inst dedicated_io_cell_u251_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u251_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u251_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u251_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u251_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_trm_sel_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_trm_sel_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u251_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u251_inst in_del_0 uint 0
attr inst dedicated_io_cell_u251_inst in_del_1 uint 0
attr inst dedicated_io_cell_u251_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u251_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u251_inst manual_en uint 0
attr inst dedicated_io_cell_u251_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u251_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u251_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u251_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u251_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u251_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u251_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u251_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u251_inst optional_function str "A12,A10"
attr inst dedicated_io_cell_u251_inst out_del_0 uint 0
attr inst dedicated_io_cell_u251_inst out_del_1 uint 0
attr inst dedicated_io_cell_u251_inst para_ref uint 0
attr inst dedicated_io_cell_u251_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u251_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u251_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u251_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u251_inst rx_hstl_sstl_en_cfg_0 uint 0
attr inst dedicated_io_cell_u251_inst rx_hstl_sstl_en_cfg_1 uint 0
attr inst dedicated_io_cell_u251_inst seri_ref uint 0
attr inst dedicated_io_cell_u251_inst term_pd_en_0 uint 0
attr inst dedicated_io_cell_u251_inst term_pd_en_1 uint 0
attr inst dedicated_io_cell_u251_inst term_pu_en_0 uint 0
attr inst dedicated_io_cell_u251_inst term_pu_en_1 uint 0
attr inst dedicated_io_cell_u251_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u251_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u251_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u251_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u251_inst vref_en uint 0
attr inst dedicated_io_cell_u251_inst vref_sel uint 0
endinst
inst M7S_IO_DQS dedicated_io_cell_u253_inst
attr inst dedicated_io_cell_u253_inst PCK_LOCATION str "C54R5.u0_M7A_IO_DQS"
attr inst dedicated_io_cell_u253_inst PLACE_LOCATION str "C54R5.io_top.u0_bank5_mux.u0_bank5.u253.u0_M7A_IO_DQS"
attr inst dedicated_io_cell_u253_inst bypassn_cfg_0 uint 0
attr inst dedicated_io_cell_u253_inst bypassn_cfg_90 uint 0
attr inst dedicated_io_cell_u253_inst cfg_burst_len uint 0
attr inst dedicated_io_cell_u253_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_clkpol_sel uint 0
attr inst dedicated_io_cell_u253_inst cfg_d_en_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_d_en_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u253_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u253_inst cfg_dqs_0 uint 1
attr inst dedicated_io_cell_u253_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u253_inst cfg_dqsr_rstn_sel uint 0
attr inst dedicated_io_cell_u253_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_gsclk180_inv_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_gsclk180_inv_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_gsclk270_inv_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_gsclk270_inv_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_gsclk90_inv_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_gsclk90_inv_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_gsclk_inv_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_gsclk_inv_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_id_sel_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_id_sel_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_nc uint 0
attr inst dedicated_io_cell_u253_inst cfg_nc_dqs uint 0
attr inst dedicated_io_cell_u253_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u253_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u253_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_oen_sel_0 uint 1
attr inst dedicated_io_cell_u253_inst cfg_oen_sel_1 uint 1
attr inst dedicated_io_cell_u253_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u253_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u253_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u253_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u253_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_test_en_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_test_en_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_trm_sel_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_trm_sel_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_txd0_inv_0 uint 1
attr inst dedicated_io_cell_u253_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_txd1_inv_1 uint 1
attr inst dedicated_io_cell_u253_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_userio_en_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_userio_en_1 uint 0
attr inst dedicated_io_cell_u253_inst in_del_0 uint 0
attr inst dedicated_io_cell_u253_inst in_del_1 uint 0
attr inst dedicated_io_cell_u253_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u253_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u253_inst lfm_0 uint 0
attr inst dedicated_io_cell_u253_inst lfm_90 uint 0
attr inst dedicated_io_cell_u253_inst manual_en uint 0
attr inst dedicated_io_cell_u253_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u253_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u253_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u253_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u253_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u253_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u253_inst optional_function str "CLK,CLKN"
attr inst dedicated_io_cell_u253_inst out_del_0 uint 0
attr inst dedicated_io_cell_u253_inst out_del_1 uint 0
attr inst dedicated_io_cell_u253_inst para_ref uint 0
attr inst dedicated_io_cell_u253_inst pdn_cfg uint 0
attr inst dedicated_io_cell_u253_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u253_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u253_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u253_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u253_inst rx_hstl_sstl_en_cfg_0 uint 0
attr inst dedicated_io_cell_u253_inst rx_hstl_sstl_en_cfg_1 uint 0
attr inst dedicated_io_cell_u253_inst seri_ref uint 0
attr inst dedicated_io_cell_u253_inst ssel1_0 uint 0
attr inst dedicated_io_cell_u253_inst ssel1_90 uint 0
attr inst dedicated_io_cell_u253_inst term_pd_en_0 uint 0
attr inst dedicated_io_cell_u253_inst term_pd_en_1 uint 0
attr inst dedicated_io_cell_u253_inst term_pu_en_0 uint 0
attr inst dedicated_io_cell_u253_inst term_pu_en_1 uint 0
attr inst dedicated_io_cell_u253_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u253_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u253_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u253_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u253_inst vcsel_0 uint 0
attr inst dedicated_io_cell_u253_inst vcsel_90 uint 0
attr inst dedicated_io_cell_u253_inst vref_en uint 0
attr inst dedicated_io_cell_u253_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u255_inst
attr inst dedicated_io_cell_u255_inst PCK_LOCATION str "C54R6.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u255_inst PLACE_LOCATION str "C54R6.io_top.u0_bank5_mux.u0_bank5.u255.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u255_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u255_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u255_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u255_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u255_inst cfg_dqs_0 uint 1
attr inst dedicated_io_cell_u255_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u255_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_gsclk180_inv_0 uint 1
attr inst dedicated_io_cell_u255_inst cfg_gsclk180_inv_1 uint 1
attr inst dedicated_io_cell_u255_inst cfg_gsclk270_inv_0 uint 1
attr inst dedicated_io_cell_u255_inst cfg_gsclk270_inv_1 uint 1
attr inst dedicated_io_cell_u255_inst cfg_gsclk90_inv_0 uint 1
attr inst dedicated_io_cell_u255_inst cfg_gsclk90_inv_1 uint 1
attr inst dedicated_io_cell_u255_inst cfg_gsclk_inv_0 uint 1
attr inst dedicated_io_cell_u255_inst cfg_gsclk_inv_1 uint 1
attr inst dedicated_io_cell_u255_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u255_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u255_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_nc uint 0
attr inst dedicated_io_cell_u255_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u255_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u255_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_oen_sel_0 uint 1
attr inst dedicated_io_cell_u255_inst cfg_oen_sel_1 uint 1
attr inst dedicated_io_cell_u255_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u255_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u255_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u255_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u255_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_trm_sel_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_trm_sel_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u255_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u255_inst in_del_0 uint 0
attr inst dedicated_io_cell_u255_inst in_del_1 uint 0
attr inst dedicated_io_cell_u255_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u255_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u255_inst manual_en uint 0
attr inst dedicated_io_cell_u255_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u255_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u255_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u255_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u255_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u255_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u255_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u255_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u255_inst optional_function str "RASN,CASN"
attr inst dedicated_io_cell_u255_inst out_del_0 uint 0
attr inst dedicated_io_cell_u255_inst out_del_1 uint 0
attr inst dedicated_io_cell_u255_inst para_ref uint 0
attr inst dedicated_io_cell_u255_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u255_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u255_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u255_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u255_inst rx_hstl_sstl_en_cfg_0 uint 0
attr inst dedicated_io_cell_u255_inst rx_hstl_sstl_en_cfg_1 uint 0
attr inst dedicated_io_cell_u255_inst seri_ref uint 0
attr inst dedicated_io_cell_u255_inst term_pd_en_0 uint 0
attr inst dedicated_io_cell_u255_inst term_pd_en_1 uint 0
attr inst dedicated_io_cell_u255_inst term_pu_en_0 uint 0
attr inst dedicated_io_cell_u255_inst term_pu_en_1 uint 0
attr inst dedicated_io_cell_u255_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u255_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u255_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u255_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u255_inst vref_en uint 0
attr inst dedicated_io_cell_u255_inst vref_sel uint 0
endinst
inst M7S_IO_VREF dedicated_io_cell_u259_inst
attr inst dedicated_io_cell_u259_inst PCK_LOCATION str "C54R7.u0_M7A_IO_VREF"
attr inst dedicated_io_cell_u259_inst PLACE_LOCATION str "C54R7.io_top.u0_bank5_mux.u0_bank5.u259.u0_M7A_IO_VREF"
attr inst dedicated_io_cell_u259_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_d_en_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u259_inst cfg_ddr_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u259_inst cfg_dqs_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u259_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_gsclk180_inv_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_gsclk180_inv_1 uint 1
attr inst dedicated_io_cell_u259_inst cfg_gsclk270_inv_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_gsclk270_inv_1 uint 1
attr inst dedicated_io_cell_u259_inst cfg_gsclk90_inv_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_gsclk90_inv_1 uint 1
attr inst dedicated_io_cell_u259_inst cfg_gsclk_inv_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_gsclk_inv_1 uint 1
attr inst dedicated_io_cell_u259_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_id_sel_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u259_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_nc uint 0
attr inst dedicated_io_cell_u259_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_od_sel_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u259_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_oen_sel_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_oen_sel_1 uint 1
attr inst dedicated_io_cell_u259_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_sclk_en_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u259_inst cfg_sclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u259_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_trm_sel_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_trm_sel_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_userio_en_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u259_inst in_del_0 uint 0
attr inst dedicated_io_cell_u259_inst in_del_1 uint 0
attr inst dedicated_io_cell_u259_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u259_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u259_inst manual_en uint 0
attr inst dedicated_io_cell_u259_inst ndr_cfg_0 uint 0
attr inst dedicated_io_cell_u259_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u259_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u259_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u259_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u259_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u259_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u259_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u259_inst optional_function str "VREF1,WEN"
attr inst dedicated_io_cell_u259_inst out_del_0 uint 0
attr inst dedicated_io_cell_u259_inst out_del_1 uint 0
attr inst dedicated_io_cell_u259_inst para_ref uint 0
attr inst dedicated_io_cell_u259_inst pdr_cfg_0 uint 0
attr inst dedicated_io_cell_u259_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u259_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u259_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u259_inst rx_hstl_sstl_en_cfg_0 uint 0
attr inst dedicated_io_cell_u259_inst rx_hstl_sstl_en_cfg_1 uint 0
attr inst dedicated_io_cell_u259_inst seri_ref uint 0
attr inst dedicated_io_cell_u259_inst term_pd_en_0 uint 0
attr inst dedicated_io_cell_u259_inst term_pd_en_1 uint 0
attr inst dedicated_io_cell_u259_inst term_pu_en_0 uint 0
attr inst dedicated_io_cell_u259_inst term_pu_en_1 uint 0
attr inst dedicated_io_cell_u259_inst tpd_cfg_0 uint 0
attr inst dedicated_io_cell_u259_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u259_inst tpu_cfg_0 uint 0
attr inst dedicated_io_cell_u259_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u259_inst vref_en uint 1
attr inst dedicated_io_cell_u259_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u261_inst
attr inst dedicated_io_cell_u261_inst PCK_LOCATION str "C54R8.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u261_inst PLACE_LOCATION str "C54R8.io_top.u0_bank5_mux.u0_bank5.u261.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u261_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u261_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u261_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u261_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u261_inst cfg_dqs_0 uint 1
attr inst dedicated_io_cell_u261_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u261_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_gsclk180_inv_0 uint 1
attr inst dedicated_io_cell_u261_inst cfg_gsclk180_inv_1 uint 1
attr inst dedicated_io_cell_u261_inst cfg_gsclk270_inv_0 uint 1
attr inst dedicated_io_cell_u261_inst cfg_gsclk270_inv_1 uint 1
attr inst dedicated_io_cell_u261_inst cfg_gsclk90_inv_0 uint 1
attr inst dedicated_io_cell_u261_inst cfg_gsclk90_inv_1 uint 1
attr inst dedicated_io_cell_u261_inst cfg_gsclk_inv_0 uint 1
attr inst dedicated_io_cell_u261_inst cfg_gsclk_inv_1 uint 1
attr inst dedicated_io_cell_u261_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u261_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u261_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_nc uint 0
attr inst dedicated_io_cell_u261_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u261_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u261_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_oen_sel_0 uint 1
attr inst dedicated_io_cell_u261_inst cfg_oen_sel_1 uint 1
attr inst dedicated_io_cell_u261_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u261_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u261_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u261_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u261_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_trm_sel_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_trm_sel_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u261_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u261_inst in_del_0 uint 0
attr inst dedicated_io_cell_u261_inst in_del_1 uint 0
attr inst dedicated_io_cell_u261_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u261_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u261_inst manual_en uint 0
attr inst dedicated_io_cell_u261_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u261_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u261_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u261_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u261_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u261_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u261_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u261_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u261_inst optional_function str "A9,A13"
attr inst dedicated_io_cell_u261_inst out_del_0 uint 0
attr inst dedicated_io_cell_u261_inst out_del_1 uint 0
attr inst dedicated_io_cell_u261_inst para_ref uint 0
attr inst dedicated_io_cell_u261_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u261_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u261_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u261_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u261_inst rx_hstl_sstl_en_cfg_0 uint 0
attr inst dedicated_io_cell_u261_inst rx_hstl_sstl_en_cfg_1 uint 0
attr inst dedicated_io_cell_u261_inst seri_ref uint 0
attr inst dedicated_io_cell_u261_inst term_pd_en_0 uint 0
attr inst dedicated_io_cell_u261_inst term_pd_en_1 uint 0
attr inst dedicated_io_cell_u261_inst term_pu_en_0 uint 0
attr inst dedicated_io_cell_u261_inst term_pu_en_1 uint 0
attr inst dedicated_io_cell_u261_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u261_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u261_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u261_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u261_inst vref_en uint 0
attr inst dedicated_io_cell_u261_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u263_inst
attr inst dedicated_io_cell_u263_inst PCK_LOCATION str "C54R9.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u263_inst PLACE_LOCATION str "C54R9.io_top.u0_bank5_mux.u0_bank5.u263.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u263_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u263_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u263_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u263_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u263_inst cfg_dqs_0 uint 1
attr inst dedicated_io_cell_u263_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u263_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_gsclk180_inv_0 uint 1
attr inst dedicated_io_cell_u263_inst cfg_gsclk180_inv_1 uint 1
attr inst dedicated_io_cell_u263_inst cfg_gsclk270_inv_0 uint 1
attr inst dedicated_io_cell_u263_inst cfg_gsclk270_inv_1 uint 1
attr inst dedicated_io_cell_u263_inst cfg_gsclk90_inv_0 uint 1
attr inst dedicated_io_cell_u263_inst cfg_gsclk90_inv_1 uint 1
attr inst dedicated_io_cell_u263_inst cfg_gsclk_inv_0 uint 1
attr inst dedicated_io_cell_u263_inst cfg_gsclk_inv_1 uint 1
attr inst dedicated_io_cell_u263_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u263_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u263_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_nc uint 0
attr inst dedicated_io_cell_u263_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u263_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u263_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_oen_sel_0 uint 1
attr inst dedicated_io_cell_u263_inst cfg_oen_sel_1 uint 1
attr inst dedicated_io_cell_u263_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u263_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u263_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u263_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u263_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_trm_sel_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_trm_sel_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u263_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u263_inst in_del_0 uint 0
attr inst dedicated_io_cell_u263_inst in_del_1 uint 0
attr inst dedicated_io_cell_u263_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u263_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u263_inst manual_en uint 0
attr inst dedicated_io_cell_u263_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u263_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u263_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u263_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u263_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u263_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u263_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u263_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u263_inst optional_function str "A2,RESETN"
attr inst dedicated_io_cell_u263_inst out_del_0 uint 0
attr inst dedicated_io_cell_u263_inst out_del_1 uint 0
attr inst dedicated_io_cell_u263_inst para_ref uint 0
attr inst dedicated_io_cell_u263_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u263_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u263_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u263_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u263_inst rx_hstl_sstl_en_cfg_0 uint 0
attr inst dedicated_io_cell_u263_inst rx_hstl_sstl_en_cfg_1 uint 0
attr inst dedicated_io_cell_u263_inst seri_ref uint 0
attr inst dedicated_io_cell_u263_inst term_pd_en_0 uint 0
attr inst dedicated_io_cell_u263_inst term_pd_en_1 uint 0
attr inst dedicated_io_cell_u263_inst term_pu_en_0 uint 0
attr inst dedicated_io_cell_u263_inst term_pu_en_1 uint 0
attr inst dedicated_io_cell_u263_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u263_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u263_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u263_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u263_inst vref_en uint 0
attr inst dedicated_io_cell_u263_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u267_inst
attr inst dedicated_io_cell_u267_inst PCK_LOCATION str "C54R10.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u267_inst PLACE_LOCATION str "C54R10.io_top.u0_bank5_mux.u0_bank5.u267.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u267_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u267_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u267_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u267_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u267_inst cfg_dqs_0 uint 1
attr inst dedicated_io_cell_u267_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u267_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_gsclk180_inv_0 uint 1
attr inst dedicated_io_cell_u267_inst cfg_gsclk180_inv_1 uint 1
attr inst dedicated_io_cell_u267_inst cfg_gsclk270_inv_0 uint 1
attr inst dedicated_io_cell_u267_inst cfg_gsclk270_inv_1 uint 1
attr inst dedicated_io_cell_u267_inst cfg_gsclk90_inv_0 uint 1
attr inst dedicated_io_cell_u267_inst cfg_gsclk90_inv_1 uint 1
attr inst dedicated_io_cell_u267_inst cfg_gsclk_inv_0 uint 1
attr inst dedicated_io_cell_u267_inst cfg_gsclk_inv_1 uint 1
attr inst dedicated_io_cell_u267_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u267_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u267_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_nc uint 0
attr inst dedicated_io_cell_u267_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u267_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u267_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_oen_sel_0 uint 1
attr inst dedicated_io_cell_u267_inst cfg_oen_sel_1 uint 1
attr inst dedicated_io_cell_u267_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u267_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u267_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u267_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u267_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_trm_sel_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_trm_sel_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u267_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u267_inst in_del_0 uint 0
attr inst dedicated_io_cell_u267_inst in_del_1 uint 0
attr inst dedicated_io_cell_u267_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u267_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u267_inst manual_en uint 0
attr inst dedicated_io_cell_u267_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u267_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u267_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u267_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u267_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u267_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u267_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u267_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u267_inst optional_function str "A7,A5"
attr inst dedicated_io_cell_u267_inst out_del_0 uint 0
attr inst dedicated_io_cell_u267_inst out_del_1 uint 0
attr inst dedicated_io_cell_u267_inst para_ref uint 0
attr inst dedicated_io_cell_u267_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u267_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u267_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u267_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u267_inst rx_hstl_sstl_en_cfg_0 uint 0
attr inst dedicated_io_cell_u267_inst rx_hstl_sstl_en_cfg_1 uint 0
attr inst dedicated_io_cell_u267_inst seri_ref uint 0
attr inst dedicated_io_cell_u267_inst term_pd_en_0 uint 0
attr inst dedicated_io_cell_u267_inst term_pd_en_1 uint 0
attr inst dedicated_io_cell_u267_inst term_pu_en_0 uint 0
attr inst dedicated_io_cell_u267_inst term_pu_en_1 uint 0
attr inst dedicated_io_cell_u267_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u267_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u267_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u267_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u267_inst vref_en uint 0
attr inst dedicated_io_cell_u267_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u269_inst
attr inst dedicated_io_cell_u269_inst PCK_LOCATION str "C54R11.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u269_inst PLACE_LOCATION str "C54R11.io_top.u0_bank5_mux.u0_bank5.u269.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u269_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u269_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u269_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u269_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u269_inst cfg_dqs_0 uint 1
attr inst dedicated_io_cell_u269_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u269_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_gsclk180_inv_0 uint 1
attr inst dedicated_io_cell_u269_inst cfg_gsclk180_inv_1 uint 1
attr inst dedicated_io_cell_u269_inst cfg_gsclk270_inv_0 uint 1
attr inst dedicated_io_cell_u269_inst cfg_gsclk270_inv_1 uint 1
attr inst dedicated_io_cell_u269_inst cfg_gsclk90_inv_0 uint 1
attr inst dedicated_io_cell_u269_inst cfg_gsclk90_inv_1 uint 1
attr inst dedicated_io_cell_u269_inst cfg_gsclk_inv_0 uint 1
attr inst dedicated_io_cell_u269_inst cfg_gsclk_inv_1 uint 1
attr inst dedicated_io_cell_u269_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u269_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u269_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_nc uint 0
attr inst dedicated_io_cell_u269_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u269_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u269_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_oen_sel_0 uint 1
attr inst dedicated_io_cell_u269_inst cfg_oen_sel_1 uint 1
attr inst dedicated_io_cell_u269_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u269_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u269_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u269_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u269_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_trm_sel_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_trm_sel_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u269_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u269_inst in_del_0 uint 0
attr inst dedicated_io_cell_u269_inst in_del_1 uint 0
attr inst dedicated_io_cell_u269_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u269_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u269_inst manual_en uint 0
attr inst dedicated_io_cell_u269_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u269_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u269_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u269_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u269_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u269_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u269_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u269_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u269_inst optional_function str "A0,A3"
attr inst dedicated_io_cell_u269_inst out_del_0 uint 0
attr inst dedicated_io_cell_u269_inst out_del_1 uint 0
attr inst dedicated_io_cell_u269_inst para_ref uint 0
attr inst dedicated_io_cell_u269_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u269_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u269_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u269_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u269_inst rx_hstl_sstl_en_cfg_0 uint 0
attr inst dedicated_io_cell_u269_inst rx_hstl_sstl_en_cfg_1 uint 0
attr inst dedicated_io_cell_u269_inst seri_ref uint 0
attr inst dedicated_io_cell_u269_inst term_pd_en_0 uint 0
attr inst dedicated_io_cell_u269_inst term_pd_en_1 uint 0
attr inst dedicated_io_cell_u269_inst term_pu_en_0 uint 0
attr inst dedicated_io_cell_u269_inst term_pu_en_1 uint 0
attr inst dedicated_io_cell_u269_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u269_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u269_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u269_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u269_inst vref_en uint 0
attr inst dedicated_io_cell_u269_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u271_inst
attr inst dedicated_io_cell_u271_inst PCK_LOCATION str "C54R12.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u271_inst PLACE_LOCATION str "C54R12.io_top.u0_bank5_mux.u0_bank5.u271.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u271_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u271_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u271_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u271_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u271_inst cfg_dqs_0 uint 1
attr inst dedicated_io_cell_u271_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u271_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_gsclk180_inv_0 uint 1
attr inst dedicated_io_cell_u271_inst cfg_gsclk180_inv_1 uint 1
attr inst dedicated_io_cell_u271_inst cfg_gsclk270_inv_0 uint 1
attr inst dedicated_io_cell_u271_inst cfg_gsclk270_inv_1 uint 1
attr inst dedicated_io_cell_u271_inst cfg_gsclk90_inv_0 uint 1
attr inst dedicated_io_cell_u271_inst cfg_gsclk90_inv_1 uint 1
attr inst dedicated_io_cell_u271_inst cfg_gsclk_inv_0 uint 1
attr inst dedicated_io_cell_u271_inst cfg_gsclk_inv_1 uint 1
attr inst dedicated_io_cell_u271_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u271_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u271_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_nc uint 0
attr inst dedicated_io_cell_u271_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u271_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u271_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_oen_sel_0 uint 1
attr inst dedicated_io_cell_u271_inst cfg_oen_sel_1 uint 1
attr inst dedicated_io_cell_u271_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u271_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u271_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u271_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u271_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_trm_sel_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_trm_sel_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u271_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u271_inst in_del_0 uint 0
attr inst dedicated_io_cell_u271_inst in_del_1 uint 0
attr inst dedicated_io_cell_u271_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u271_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u271_inst manual_en uint 0
attr inst dedicated_io_cell_u271_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u271_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u271_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u271_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u271_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u271_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u271_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u271_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u271_inst optional_function str "BA0,BA2"
attr inst dedicated_io_cell_u271_inst out_del_0 uint 0
attr inst dedicated_io_cell_u271_inst out_del_1 uint 0
attr inst dedicated_io_cell_u271_inst para_ref uint 0
attr inst dedicated_io_cell_u271_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u271_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u271_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u271_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u271_inst rx_hstl_sstl_en_cfg_0 uint 0
attr inst dedicated_io_cell_u271_inst rx_hstl_sstl_en_cfg_1 uint 0
attr inst dedicated_io_cell_u271_inst seri_ref uint 0
attr inst dedicated_io_cell_u271_inst term_pd_en_0 uint 0
attr inst dedicated_io_cell_u271_inst term_pd_en_1 uint 0
attr inst dedicated_io_cell_u271_inst term_pu_en_0 uint 0
attr inst dedicated_io_cell_u271_inst term_pu_en_1 uint 0
attr inst dedicated_io_cell_u271_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u271_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u271_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u271_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u271_inst vref_en uint 0
attr inst dedicated_io_cell_u271_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u275_inst
attr inst dedicated_io_cell_u275_inst PCK_LOCATION str "C54R13.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u275_inst PLACE_LOCATION str "C54R13.io_top.u0_bank5_mux.u0_bank5.u275.u0_M7A_IO_DDR"
attr inst dedicated_io_cell_u275_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u275_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u275_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u275_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u275_inst cfg_dqs_0 uint 1
attr inst dedicated_io_cell_u275_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u275_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_gsclk180_inv_0 uint 1
attr inst dedicated_io_cell_u275_inst cfg_gsclk180_inv_1 uint 1
attr inst dedicated_io_cell_u275_inst cfg_gsclk270_inv_0 uint 1
attr inst dedicated_io_cell_u275_inst cfg_gsclk270_inv_1 uint 1
attr inst dedicated_io_cell_u275_inst cfg_gsclk90_inv_0 uint 1
attr inst dedicated_io_cell_u275_inst cfg_gsclk90_inv_1 uint 1
attr inst dedicated_io_cell_u275_inst cfg_gsclk_inv_0 uint 1
attr inst dedicated_io_cell_u275_inst cfg_gsclk_inv_1 uint 1
attr inst dedicated_io_cell_u275_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u275_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u275_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_nc uint 0
attr inst dedicated_io_cell_u275_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u275_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u275_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_oen_sel_0 uint 1
attr inst dedicated_io_cell_u275_inst cfg_oen_sel_1 uint 1
attr inst dedicated_io_cell_u275_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u275_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u275_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u275_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u275_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_trm_sel_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_trm_sel_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u275_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u275_inst in_del_0 uint 0
attr inst dedicated_io_cell_u275_inst in_del_1 uint 0
attr inst dedicated_io_cell_u275_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u275_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u275_inst manual_en uint 0
attr inst dedicated_io_cell_u275_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u275_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u275_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u275_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u275_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u275_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u275_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u275_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u275_inst optional_function str "ODT,CSN"
attr inst dedicated_io_cell_u275_inst out_del_0 uint 0
attr inst dedicated_io_cell_u275_inst out_del_1 uint 0
attr inst dedicated_io_cell_u275_inst para_ref uint 0
attr inst dedicated_io_cell_u275_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u275_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u275_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u275_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u275_inst rx_hstl_sstl_en_cfg_0 uint 0
attr inst dedicated_io_cell_u275_inst rx_hstl_sstl_en_cfg_1 uint 0
attr inst dedicated_io_cell_u275_inst seri_ref uint 0
attr inst dedicated_io_cell_u275_inst term_pd_en_0 uint 0
attr inst dedicated_io_cell_u275_inst term_pd_en_1 uint 0
attr inst dedicated_io_cell_u275_inst term_pu_en_0 uint 0
attr inst dedicated_io_cell_u275_inst term_pu_en_1 uint 0
attr inst dedicated_io_cell_u275_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u275_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u275_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u275_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u275_inst vref_en uint 0
attr inst dedicated_io_cell_u275_inst vref_sel uint 0
endinst
inst M7S_IO_PCISG dedicated_io_cell_u318_inst
attr inst dedicated_io_cell_u318_inst PCK_LOCATION str "C54R47.u0_M7A_IO_PCISG"
attr inst dedicated_io_cell_u318_inst PLACE_LOCATION str "C54R47.io_top.u0_bank10_mux.u0_bank10.u318.u0_M7A_IO_PCISG"
attr inst dedicated_io_cell_u318_inst cfg_fclk_en uint 0
attr inst dedicated_io_cell_u318_inst cfg_fclk_gate_sel uint 0
attr inst dedicated_io_cell_u318_inst cfg_fclk_inv uint 0
attr inst dedicated_io_cell_u318_inst cfg_id_rstn_en uint 0
attr inst dedicated_io_cell_u318_inst cfg_id_sel uint 0
attr inst dedicated_io_cell_u318_inst cfg_id_setn_en uint 0
attr inst dedicated_io_cell_u318_inst cfg_nc uint 0
attr inst dedicated_io_cell_u318_inst cfg_od_inv uint 0
attr inst dedicated_io_cell_u318_inst cfg_od_rstn_en uint 0
attr inst dedicated_io_cell_u318_inst cfg_od_sel uint 0
attr inst dedicated_io_cell_u318_inst cfg_od_setn_en uint 0
attr inst dedicated_io_cell_u318_inst cfg_oen_inv uint 0
attr inst dedicated_io_cell_u318_inst cfg_oen_rstn_en uint 0
attr inst dedicated_io_cell_u318_inst cfg_oen_sel uint 0
attr inst dedicated_io_cell_u318_inst cfg_oen_setn_en uint 0
attr inst dedicated_io_cell_u318_inst cfg_rstn_inv uint 0
attr inst dedicated_io_cell_u318_inst cfg_setn_inv uint 0
attr inst dedicated_io_cell_u318_inst cfg_userio_en uint 0
attr inst dedicated_io_cell_u318_inst in_del uint 0
attr inst dedicated_io_cell_u318_inst keep_cfg uint 0
attr inst dedicated_io_cell_u318_inst ndr_cfg uint 0
attr inst dedicated_io_cell_u318_inst ns_lv_cfg uint 0
attr inst dedicated_io_cell_u318_inst ns_lv_fastestn uint 0
attr inst dedicated_io_cell_u318_inst optional_function str "UART2_RXD_I"
attr inst dedicated_io_cell_u318_inst out_del uint 0
attr inst dedicated_io_cell_u318_inst pdr_cfg uint 0
attr inst dedicated_io_cell_u318_inst rx_dig_en_cfg uint 1
attr inst dedicated_io_cell_u318_inst vpci_en uint 0
endinst
inst M7S_IO_PCISG dedicated_io_cell_u319_inst
attr inst dedicated_io_cell_u319_inst PCK_LOCATION str "C54R47.u0_M7A_IO_PCISG"
attr inst dedicated_io_cell_u319_inst PLACE_LOCATION str "C54R47.io_top.u0_bank10_mux.u0_bank10.u319.u0_M7A_IO_PCISG"
attr inst dedicated_io_cell_u319_inst cfg_fclk_en uint 0
attr inst dedicated_io_cell_u319_inst cfg_fclk_gate_sel uint 0
attr inst dedicated_io_cell_u319_inst cfg_fclk_inv uint 0
attr inst dedicated_io_cell_u319_inst cfg_id_rstn_en uint 0
attr inst dedicated_io_cell_u319_inst cfg_id_sel uint 0
attr inst dedicated_io_cell_u319_inst cfg_id_setn_en uint 0
attr inst dedicated_io_cell_u319_inst cfg_nc uint 0
attr inst dedicated_io_cell_u319_inst cfg_od_inv uint 0
attr inst dedicated_io_cell_u319_inst cfg_od_rstn_en uint 0
attr inst dedicated_io_cell_u319_inst cfg_od_sel uint 2
attr inst dedicated_io_cell_u319_inst cfg_od_setn_en uint 0
attr inst dedicated_io_cell_u319_inst cfg_oen_inv uint 0
attr inst dedicated_io_cell_u319_inst cfg_oen_rstn_en uint 0
attr inst dedicated_io_cell_u319_inst cfg_oen_sel uint 1
attr inst dedicated_io_cell_u319_inst cfg_oen_setn_en uint 0
attr inst dedicated_io_cell_u319_inst cfg_rstn_inv uint 0
attr inst dedicated_io_cell_u319_inst cfg_setn_inv uint 0
attr inst dedicated_io_cell_u319_inst cfg_userio_en uint 0
attr inst dedicated_io_cell_u319_inst in_del uint 0
attr inst dedicated_io_cell_u319_inst keep_cfg uint 0
attr inst dedicated_io_cell_u319_inst ndr_cfg uint 3
attr inst dedicated_io_cell_u319_inst ns_lv_cfg uint 0
attr inst dedicated_io_cell_u319_inst ns_lv_fastestn uint 0
attr inst dedicated_io_cell_u319_inst optional_function str "UART2_TXD_O"
attr inst dedicated_io_cell_u319_inst out_del uint 0
attr inst dedicated_io_cell_u319_inst pdr_cfg uint 3
attr inst dedicated_io_cell_u319_inst rx_dig_en_cfg uint 0
attr inst dedicated_io_cell_u319_inst vpci_en uint 0
endinst
inst LUT4 ii0449
attr inst ii0449 PCK_LOCATION str "C33R17.lp1.lut0"
attr inst ii0449 PLACE_LOCATION str "C33R17.le_tile.le_guts.lp1.lut0"
attr inst ii0449 config_data str "f000"
term dx [] ii0449|dx_net []
term f0 [] u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net []
term f1 [] u_sdram_to_RGB_buffer_rd_sel__reg|qx_net []
endinst
inst LUT4 ii0450
attr inst ii0450 PCK_LOCATION str "C33R16.lp1.lut0"
attr inst ii0450 PLACE_LOCATION str "C33R16.le_tile.le_guts.lp1.lut0"
attr inst ii0450 config_data str "00cc"
term dx [] ii0450|dx_net []
term f0 [] u_sdram_to_RGB_buffer_rd_sel__reg|qx_net []
term f2 [] u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net []
endinst
inst LUT4 ii0452
attr inst ii0452 PCK_LOCATION str "C39R19.lp0.lut0"
attr inst ii0452 PLACE_LOCATION str "C39R19.le_tile.le_guts.lp0.lut0"
attr inst ii0452 config_data str "0fff"
term dx [] ii0452|dx_net []
term f0 [] io_cell_rstn_i_inst|id_q_net []
term f1 [] u_pll_pll_u0|locked_net []
endinst
inst LUT4 ii0453
attr inst ii0453 PCK_LOCATION str "C17R16.lp2.lut40"
attr inst ii0453 PLACE_LOCATION str "C17R16.le_tile.le_guts.lp2.lut40"
attr inst ii0453 config_data str "0003"
term dx [] ii0453|dx_net []
term f0 [] u_colorgen_h_cnt__reg[9]|qx_net []
term f1 [] u_colorgen_h_cnt__reg[7]|qx_net []
term f2 [] u_colorgen_h_cnt__reg[6]|qx_net []
endinst
inst LUT4 ii0454
attr inst ii0454 PCK_LOCATION str "C17R16.lp3.lut0"
attr inst ii0454 PLACE_LOCATION str "C17R16.le_tile.le_guts.lp3.lut0"
attr inst ii0454 config_data str "5040"
term dx [] ii0454|dx_net []
term f0 [] u_colorgen_h_cnt__reg[9]|qx_net []
term f1 [] u_colorgen_h_cnt__reg[10]|qx_net []
term f2 [] u_colorgen_h_cnt__reg[8]|qx_net []
term f3 [] C17R16_mux0_ble2_out_0 []
endinst
inst LUT4 ii0455
attr inst ii0455 PCK_LOCATION str "C23R16.lp1.lut0"
attr inst ii0455 PLACE_LOCATION str "C23R16.le_tile.le_guts.lp1.lut0"
attr inst ii0455 config_data str "0303"
term dx [] ii0455|dx_net []
term f1 [] u_colorgen_h_cnt__reg[0]|qx_net []
term f2 [] ii0454|dx_net []
endinst
inst LUT4 ii0457
attr inst ii0457 PCK_LOCATION str "C23R17.lp1.lut0"
attr inst ii0457 PLACE_LOCATION str "C23R17.le_tile.le_guts.lp1.lut0"
attr inst ii0457 config_data str "8000"
term dx [] ii0457|dx_net []
term f0 [] u_colorgen_h_cnt__reg[0]|qx_net []
term f1 [] u_colorgen_h_cnt__reg[1]|qx_net []
term f2 [] u_colorgen_h_cnt__reg[3]|qx_net []
term f3 [] u_colorgen_h_cnt__reg[2]|qx_net []
endinst
inst LUT4 ii0458
attr inst ii0458 PCK_LOCATION str "C17R17.lp1.lut40"
attr inst ii0458 PLACE_LOCATION str "C17R17.le_tile.le_guts.lp1.lut40"
attr inst ii0458 config_data str "8800"
term dx [] ii0458|dx_net []
term f0 [] u_colorgen_h_cnt__reg[5]|qx_net []
term f2 [] u_colorgen_h_cnt__reg[4]|qx_net []
term f3 [] ii0457|dx_net []
endinst
inst LUT4 ii0459
attr inst ii0459 PCK_LOCATION str "C17R16.lp0.lut0"
attr inst ii0459 PLACE_LOCATION str "C17R16.le_tile.le_guts.lp0.lut0"
attr inst ii0459 config_data str "8000"
term dx [] ii0459|dx_net []
term f0 [] u_colorgen_h_cnt__reg[7]|qx_net []
term f1 [] u_colorgen_h_cnt__reg[6]|qx_net []
term f2 [] C17R17_mux0_ble1_out_0 []
term f3 [] u_colorgen_h_cnt__reg[8]|qx_net []
endinst
inst LUT4 ii0460
attr inst ii0460 PCK_LOCATION str "C19R17.lp1.lut0"
attr inst ii0460 PLACE_LOCATION str "C19R17.le_tile.le_guts.lp1.lut0"
attr inst ii0460 config_data str "5540"
term dx [] ii0460|dx_net []
term f0 [] u_colorgen_h_cnt__reg[10]|qx_net []
term f1 [] ii0459|dx_net []
term f2 [] u_colorgen_h_cnt__reg[9]|qx_net []
term f3 [] ii0454|dx_net []
endinst
inst LUT4 ii0461
attr inst ii0461 PCK_LOCATION str "C23R17.lp2.lut0"
attr inst ii0461 PLACE_LOCATION str "C23R17.le_tile.le_guts.lp2.lut0"
attr inst ii0461 config_data str "003c"
term dx [] ii0461|dx_net []
term f0 [] ii0454|dx_net []
term f1 [] u_colorgen_h_cnt__reg[0]|qx_net []
term f2 [] u_colorgen_h_cnt__reg[1]|qx_net []
endinst
inst LUT4 ii0462
attr inst ii0462 PCK_LOCATION str "C23R16.lp1.lut41"
attr inst ii0462 PLACE_LOCATION str "C23R16.le_tile.le_guts.lp1.lut41"
attr inst ii0462 config_data str "060a"
term dx [] ii0462|dx_net []
term f0 [] u_colorgen_h_cnt__reg[1]|qx_net []
term f1 [] ii0454|dx_net []
term f2 [] u_colorgen_h_cnt__reg[0]|qx_net []
term f3 [] u_colorgen_h_cnt__reg[2]|qx_net []
endinst
inst LUT4 ii0463
attr inst ii0463 PCK_LOCATION str "C23R16.lp0.lut0"
attr inst ii0463 PLACE_LOCATION str "C23R16.le_tile.le_guts.lp0.lut0"
attr inst ii0463 config_data str "6ccc"
term dx [] ii0463|dx_net []
term f0 [] u_colorgen_h_cnt__reg[0]|qx_net []
term f1 [] u_colorgen_h_cnt__reg[2]|qx_net []
term f2 [] u_colorgen_h_cnt__reg[3]|qx_net []
term f3 [] u_colorgen_h_cnt__reg[1]|qx_net []
endinst
inst LUT4 ii0464
attr inst ii0464 PCK_LOCATION str "C19R16.lp1.lut0"
attr inst ii0464 PLACE_LOCATION str "C19R16.le_tile.le_guts.lp1.lut0"
attr inst ii0464 config_data str "0c0c"
term dx [] ii0464|dx_net []
term f1 [] ii0454|dx_net []
term f2 [] ii0463|dx_net []
endinst
inst LUT4 ii0465
attr inst ii0465 PCK_LOCATION str "C19R17.lp0.lut0"
attr inst ii0465 PLACE_LOCATION str "C19R17.le_tile.le_guts.lp0.lut0"
attr inst ii0465 config_data str "030c"
term dx [] ii0465|dx_net []
term f0 [] ii0457|dx_net []
term f1 [] ii0454|dx_net []
term f2 [] u_colorgen_h_cnt__reg[4]|qx_net []
endinst
inst LUT4 ii0466
attr inst ii0466 PCK_LOCATION str "C17R17.lp1.lut0"
attr inst ii0466 PLACE_LOCATION str "C17R17.le_tile.le_guts.lp1.lut0"
attr inst ii0466 config_data str "060a"
term dx [] ii0466|dx_net []
term f0 [] ii0457|dx_net []
term f1 [] ii0454|dx_net []
term f2 [] u_colorgen_h_cnt__reg[4]|qx_net []
term f3 [] u_colorgen_h_cnt__reg[5]|qx_net []
endinst
inst LUT4 ii0467
attr inst ii0467 PCK_LOCATION str "C17R17.lp2.lut0"
attr inst ii0467 PLACE_LOCATION str "C17R17.le_tile.le_guts.lp2.lut0"
attr inst ii0467 config_data str "0606"
term dx [] ii0467|dx_net []
term f1 [] ii0454|dx_net []
term f2 [] u_colorgen_h_cnt__reg[6]|qx_net []
term f3 [] C17R17_mux0_ble1_out_0 []
endinst
inst LUT4 ii0468
attr inst ii0468 PCK_LOCATION str "C17R17.lp0.lut0"
attr inst ii0468 PLACE_LOCATION str "C17R17.le_tile.le_guts.lp0.lut0"
attr inst ii0468 config_data str "1222"
term dx [] ii0468|dx_net []
term f0 [] u_colorgen_h_cnt__reg[6]|qx_net []
term f1 [] C17R17_mux0_ble1_out_0 []
term f2 [] ii0454|dx_net []
term f3 [] u_colorgen_h_cnt__reg[7]|qx_net []
endinst
inst LUT4 ii0469
attr inst ii0469 PCK_LOCATION str "C17R16.lp1.lut0"
attr inst ii0469 PLACE_LOCATION str "C17R16.le_tile.le_guts.lp1.lut0"
attr inst ii0469 config_data str "6aaa"
term dx [] ii0469|dx_net []
term f0 [] C17R17_mux0_ble1_out_0 []
term f1 [] u_colorgen_h_cnt__reg[6]|qx_net []
term f2 [] u_colorgen_h_cnt__reg[7]|qx_net []
term f3 [] u_colorgen_h_cnt__reg[8]|qx_net []
endinst
inst LUT4 ii0470
attr inst ii0470 PCK_LOCATION str "C17R16.lp2.lut0"
attr inst ii0470 PLACE_LOCATION str "C17R16.le_tile.le_guts.lp2.lut0"
attr inst ii0470 config_data str "3030"
term dx [] ii0470|dx_net []
term f1 [] ii0469|dx_net []
term f2 [] ii0454|dx_net []
endinst
inst LUT4 ii0471
attr inst ii0471 PCK_LOCATION str "C19R16.lp2.lut0"
attr inst ii0471 PLACE_LOCATION str "C19R16.le_tile.le_guts.lp2.lut0"
attr inst ii0471 config_data str "050a"
term dx [] ii0471|dx_net []
term f0 [] ii0459|dx_net []
term f1 [] ii0454|dx_net []
term f3 [] u_colorgen_h_cnt__reg[9]|qx_net []
endinst
inst LUT4 ii0472
attr inst ii0472 PCK_LOCATION str "C23R16.lp0.lut41"
attr inst ii0472 PLACE_LOCATION str "C23R16.le_tile.le_guts.lp0.lut41"
attr inst ii0472 config_data str "050f"
term dx [] ii0472|dx_net []
term f0 [] u_colorgen_h_cnt__reg[0]|qx_net []
term f1 [] u_colorgen_h_cnt__reg[2]|qx_net []
term f3 [] u_colorgen_h_cnt__reg[1]|qx_net []
endinst
inst LUT4 ii0473
attr inst ii0473 PCK_LOCATION str "C19R17.lp2.lut0"
attr inst ii0473 PLACE_LOCATION str "C19R17.le_tile.le_guts.lp2.lut0"
attr inst ii0473 config_data str "0008"
term dx [] ii0473|dx_net []
term f0 [] u_colorgen_h_cnt__reg[4]|qx_net []
term f1 [] u_colorgen_h_cnt__reg[5]|qx_net []
term f2 [] C17R16_mux0_ble2_out_0 []
term f3 [] C23R16_mux0_ble0_out_0 []
endinst
inst LUT4 ii0474
attr inst ii0474 PCK_LOCATION str "C19R16.lp0.lut0"
attr inst ii0474 PLACE_LOCATION str "C19R16.le_tile.le_guts.lp0.lut0"
attr inst ii0474 config_data str "3339"
term dx [] ii0474|dx_net []
term f0 [] u_colorgen_h_cnt__reg[3]|qx_net []
term f1 [] u_colorgen_h_cnt__reg[8]|qx_net []
term f2 [] u_colorgen_h_cnt__reg[10]|qx_net []
term f3 [] ii0473|dx_net []
endinst
inst LUT4 ii0475
attr inst ii0475 PCK_LOCATION str "C13R16.lp2.lut0"
attr inst ii0475 PLACE_LOCATION str "C13R16.le_tile.le_guts.lp2.lut0"
attr inst ii0475 config_data str "0001"
term dx [] ii0475|dx_net []
term f0 [] u_colorgen_v_cnt__reg[7]|qx_net []
term f1 [] u_colorgen_v_cnt__reg[3]|qx_net []
term f2 [] u_colorgen_v_cnt__reg[4]|qx_net []
term f3 [] u_colorgen_v_cnt__reg[6]|qx_net []
endinst
inst LUT4 ii0476
attr inst ii0476 PCK_LOCATION str "C15R16.lp0.lut41"
attr inst ii0476 PLACE_LOCATION str "C15R16.le_tile.le_guts.lp0.lut41"
attr inst ii0476 config_data str "f000"
term dx [] ii0476|dx_net []
term f0 [] u_colorgen_v_cnt__reg[9]|qx_net []
term f1 [] u_colorgen_v_cnt__reg[8]|qx_net []
endinst
inst LUT4 ii0477
attr inst ii0477 PCK_LOCATION str "C15R16.lp0.lut40"
attr inst ii0477 PLACE_LOCATION str "C15R16.le_tile.le_guts.lp0.lut40"
attr inst ii0477 config_data str "d050"
term dx [] ii0477|dx_net []
term f0 [] u_colorgen_v_cnt__reg[1]|qx_net []
term f1 [] ii0476|dx_net []
term f2 [] u_colorgen_v_cnt__reg[2]|qx_net []
term f3 [] ii0475|dx_net []
endinst
inst LUT4 ii0478
attr inst ii0478 PCK_LOCATION str "C13R16.lp0.lut40"
attr inst ii0478 PLACE_LOCATION str "C13R16.le_tile.le_guts.lp0.lut40"
attr inst ii0478 config_data str "ccc8"
term dx [] ii0478|dx_net []
term f0 [] u_colorgen_v_cnt__reg[6]|qx_net []
term f1 [] u_colorgen_v_cnt__reg[5]|qx_net []
term f2 [] C15R16_mux0_ble0_out_1 []
term f3 [] u_colorgen_v_cnt__reg[7]|qx_net []
endinst
inst LUT4 ii0479
attr inst ii0479 PCK_LOCATION str "C9R17.lp0.lut0"
attr inst ii0479 PLACE_LOCATION str "C9R17.le_tile.le_guts.lp0.lut0"
attr inst ii0479 config_data str "0055"
term dx [] ii0479|dx_net []
term f0 [] C13R16_mux0_ble0_out_0 []
term f3 [] u_colorgen_v_cnt__reg[0]|qx_net []
endinst
inst LUT4 ii0480
attr inst ii0480 PCK_LOCATION str "C15R17.lp0.lut0"
attr inst ii0480 PLACE_LOCATION str "C15R17.le_tile.le_guts.lp0.lut0"
attr inst ii0480 config_data str "8000"
term dx [] ii0480|dx_net []
term f0 [] C17R16_mux0_ble2_out_0 []
term f1 [] C17R17_mux0_ble1_out_0 []
term f2 [] u_colorgen_h_cnt__reg[10]|qx_net []
term f3 [] u_colorgen_h_cnt__reg[8]|qx_net []
endinst
inst LUT4 ii0481
attr inst ii0481 PCK_LOCATION str "C9R17.lp1.lut0"
attr inst ii0481 PLACE_LOCATION str "C9R17.le_tile.le_guts.lp1.lut0"
attr inst ii0481 config_data str "003c"
term dx [] ii0481|dx_net []
term f0 [] C13R16_mux0_ble0_out_0 []
term f1 [] u_colorgen_v_cnt__reg[0]|qx_net []
term f2 [] u_colorgen_v_cnt__reg[1]|qx_net []
endinst
inst LUT4 ii0482
attr inst ii0482 PCK_LOCATION str "C9R17.lp2.lut0"
attr inst ii0482 PLACE_LOCATION str "C9R17.le_tile.le_guts.lp2.lut0"
attr inst ii0482 config_data str "060a"
term dx [] ii0482|dx_net []
term f0 [] u_colorgen_v_cnt__reg[1]|qx_net []
term f1 [] C13R16_mux0_ble0_out_0 []
term f2 [] u_colorgen_v_cnt__reg[0]|qx_net []
term f3 [] u_colorgen_v_cnt__reg[2]|qx_net []
endinst
inst LUT4 ii0483
attr inst ii0483 PCK_LOCATION str "C9R16.lp3.lut0"
attr inst ii0483 PLACE_LOCATION str "C9R16.le_tile.le_guts.lp3.lut0"
attr inst ii0483 config_data str "78f0"
term dx [] ii0483|dx_net []
term f0 [] u_colorgen_v_cnt__reg[1]|qx_net []
term f1 [] u_colorgen_v_cnt__reg[3]|qx_net []
term f2 [] u_colorgen_v_cnt__reg[0]|qx_net []
term f3 [] u_colorgen_v_cnt__reg[2]|qx_net []
endinst
inst LUT4 ii0484
attr inst ii0484 PCK_LOCATION str "C9R16.lp0.lut41"
attr inst ii0484 PLACE_LOCATION str "C9R16.le_tile.le_guts.lp0.lut41"
attr inst ii0484 config_data str "00cc"
term dx [] ii0484|dx_net []
term f0 [] C13R16_mux0_ble0_out_0 []
term f2 [] ii0483|dx_net []
endinst
inst LUT4 ii0485
attr inst ii0485 PCK_LOCATION str "C9R16.lp1.lut41"
attr inst ii0485 PLACE_LOCATION str "C9R16.le_tile.le_guts.lp1.lut41"
attr inst ii0485 config_data str "8000"
term dx [] ii0485|dx_net []
term f0 [] u_colorgen_v_cnt__reg[0]|qx_net []
term f1 [] u_colorgen_v_cnt__reg[1]|qx_net []
term f2 [] u_colorgen_v_cnt__reg[2]|qx_net []
term f3 [] u_colorgen_v_cnt__reg[3]|qx_net []
endinst
inst LUT4 ii0486
attr inst ii0486 PCK_LOCATION str "C9R16.lp2.lut41"
attr inst ii0486 PLACE_LOCATION str "C9R16.le_tile.le_guts.lp2.lut41"
attr inst ii0486 config_data str "1414"
term dx [] ii0486|dx_net []
term f1 [] u_colorgen_v_cnt__reg[4]|qx_net []
term f2 [] C9R16_mux0_ble1_out_0 []
term f3 [] C13R16_mux0_ble0_out_0 []
endinst
inst LUT4 ii0487
attr inst ii0487 PCK_LOCATION str "C13R17.lp3.lut0"
attr inst ii0487 PLACE_LOCATION str "C13R17.le_tile.le_guts.lp3.lut0"
attr inst ii0487 config_data str "006a"
term dx [] ii0487|dx_net []
term f0 [] C13R16_mux0_ble0_out_0 []
term f1 [] C9R16_mux0_ble1_out_0 []
term f2 [] u_colorgen_v_cnt__reg[4]|qx_net []
term f3 [] u_colorgen_v_cnt__reg[5]|qx_net []
endinst
inst LUT4 ii0488
attr inst ii0488 PCK_LOCATION str "C13R16.lp3.lut0"
attr inst ii0488 PLACE_LOCATION str "C13R16.le_tile.le_guts.lp3.lut0"
attr inst ii0488 config_data str "c000"
term dx [] ii0488|dx_net []
term f0 [] u_colorgen_v_cnt__reg[4]|qx_net []
term f1 [] u_colorgen_v_cnt__reg[5]|qx_net []
term f2 [] C9R16_mux0_ble1_out_0 []
endinst
inst LUT4 ii0489
attr inst ii0489 PCK_LOCATION str "C13R16.lp0.lut0"
attr inst ii0489 PLACE_LOCATION str "C13R16.le_tile.le_guts.lp0.lut0"
attr inst ii0489 config_data str "003c"
term dx [] ii0489|dx_net []
term f0 [] C13R16_mux0_ble0_out_0 []
term f1 [] u_colorgen_v_cnt__reg[6]|qx_net []
term f2 [] ii0488|dx_net []
endinst
inst LUT4 ii0490
attr inst ii0490 PCK_LOCATION str "C13R17.lp0.lut0"
attr inst ii0490 PLACE_LOCATION str "C13R17.le_tile.le_guts.lp0.lut0"
attr inst ii0490 config_data str "006c"
term dx [] ii0490|dx_net []
term f0 [] C13R16_mux0_ble0_out_0 []
term f1 [] u_colorgen_v_cnt__reg[6]|qx_net []
term f2 [] u_colorgen_v_cnt__reg[7]|qx_net []
term f3 [] ii0488|dx_net []
endinst
inst LUT4 ii0491
attr inst ii0491 PCK_LOCATION str "C13R16.lp2.lut41"
attr inst ii0491 PLACE_LOCATION str "C13R16.le_tile.le_guts.lp2.lut41"
attr inst ii0491 config_data str "a000"
term dx [] ii0491|dx_net []
term f0 [] u_colorgen_v_cnt__reg[7]|qx_net []
term f1 [] ii0488|dx_net []
term f3 [] u_colorgen_v_cnt__reg[6]|qx_net []
endinst
inst LUT4 ii0492
attr inst ii0492 PCK_LOCATION str "C13R16.lp1.lut0"
attr inst ii0492 PLACE_LOCATION str "C13R16.le_tile.le_guts.lp1.lut0"
attr inst ii0492 config_data str "1144"
term dx [] ii0492|dx_net []
term f0 [] C13R16_mux0_ble2_out_0 []
term f2 [] u_colorgen_v_cnt__reg[8]|qx_net []
term f3 [] C13R16_mux0_ble0_out_0 []
endinst
inst LUT4 ii0493
attr inst ii0493 PCK_LOCATION str "C13R16.lp0.lut41"
attr inst ii0493 PLACE_LOCATION str "C13R16.le_tile.le_guts.lp0.lut41"
attr inst ii0493 config_data str "0e0c"
term dx [] ii0493|dx_net []
term f0 [] C13R16_mux0_ble2_out_0 []
term f1 [] C13R16_mux0_ble0_out_0 []
term f2 [] u_colorgen_v_cnt__reg[9]|qx_net []
term f3 [] u_colorgen_v_cnt__reg[8]|qx_net []
endinst
inst LUT4 ii0494
attr inst ii0494 PCK_LOCATION str "C13R17.lp2.lut0"
attr inst ii0494 PLACE_LOCATION str "C13R17.le_tile.le_guts.lp2.lut0"
attr inst ii0494 config_data str "0100"
term dx [] ii0494|dx_net []
term f0 [] ii0475|dx_net []
term f1 [] u_colorgen_v_cnt__reg[5]|qx_net []
term f2 [] u_colorgen_v_cnt__reg[2]|qx_net []
term f3 [] u_colorgen_v_cnt__reg[1]|qx_net []
endinst
inst LUT4 ii0495
attr inst ii0495 PCK_LOCATION str "C15R16.lp1.lut0"
attr inst ii0495 PLACE_LOCATION str "C15R16.le_tile.le_guts.lp1.lut0"
attr inst ii0495 config_data str "cff3"
term dx [] ii0495|dx_net []
term f0 [] u_colorgen_v_cnt__reg[8]|qx_net []
term f1 [] u_colorgen_v_cnt__reg[9]|qx_net []
term f2 [] ii0494|dx_net []
endinst
inst LUT4 ii0496
attr inst ii0496 PCK_LOCATION str "C39R16.lp1.lut41"
attr inst ii0496 PLACE_LOCATION str "C39R16.le_tile.le_guts.lp1.lut41"
attr inst ii0496 config_data str "00ff"
term dx [] ii0496|dx_net []
term f0 [] u_sdram_to_RGB_addr_cnt__reg[0]|qx_net []
endinst
inst LUT4 ii0497
attr inst ii0497 PCK_LOCATION str "C39R16.lp0.lut41"
attr inst ii0497 PLACE_LOCATION str "C39R16.le_tile.le_guts.lp0.lut41"
attr inst ii0497 config_data str "8000"
term dx [] ii0497|dx_net []
term f0 [] u_sdram_to_RGB_addr_cnt__reg[1]|qx_net []
term f1 [] u_sdram_to_RGB_addr_cnt__reg[0]|qx_net []
term f2 [] u_sdram_to_RGB_addr_cnt__reg[2]|qx_net []
term f3 [] u_sdram_to_RGB_addr_cnt__reg[3]|qx_net []
endinst
inst LUT4 ii0498
attr inst ii0498 PCK_LOCATION str "C37R16.lp1.lut41"
attr inst ii0498 PLACE_LOCATION str "C37R16.le_tile.le_guts.lp1.lut41"
attr inst ii0498 config_data str "8000"
term dx [] ii0498|dx_net []
term f0 [] C39R16_mux0_ble0_out_0 []
term f1 [] u_sdram_to_RGB_addr_cnt__reg[5]|qx_net []
term f2 [] u_sdram_to_RGB_addr_cnt__reg[4]|qx_net []
term f3 [] u_sdram_to_RGB_addr_cnt__reg[6]|qx_net []
endinst
inst LUT4 ii0499
attr inst ii0499 PCK_LOCATION str "C37R20.lp1.lut0"
attr inst ii0499 PLACE_LOCATION str "C37R20.le_tile.le_guts.lp1.lut0"
attr inst ii0499 config_data str "a000"
term dx [] ii0499|dx_net []
term f0 [] C37R16_mux0_ble1_out_0 []
term f1 [] u_sdram_to_RGB_addr_cnt__reg[8]|qx_net []
term f3 [] u_sdram_to_RGB_addr_cnt__reg[7]|qx_net []
endinst
inst LUT4 ii0500
attr inst ii0500 PCK_LOCATION str "C39R20.lp3.lut0"
attr inst ii0500 PLACE_LOCATION str "C39R20.le_tile.le_guts.lp3.lut0"
attr inst ii0500 config_data str "33c0"
term dx [] ii0500|dx_net []
term f0 [] u_sdram_to_RGB_addr_cnt__reg[10]|qx_net []
term f1 [] u_sdram_to_RGB_addr_cnt__reg[9]|qx_net []
term f2 [] ii0499|dx_net []
endinst
inst LUT4 ii0501
attr inst ii0501 PCK_LOCATION str "C39R16.lp1.lut0"
attr inst ii0501 PLACE_LOCATION str "C39R16.le_tile.le_guts.lp1.lut0"
attr inst ii0501 config_data str "0ff0"
term dx [] ii0501|dx_net []
term f0 [] u_sdram_to_RGB_addr_cnt__reg[0]|qx_net []
term f1 [] u_sdram_to_RGB_addr_cnt__reg[1]|qx_net []
endinst
inst LUT4 ii0502
attr inst ii0502 PCK_LOCATION str "C39R16.lp2.lut0"
attr inst ii0502 PLACE_LOCATION str "C39R16.le_tile.le_guts.lp2.lut0"
attr inst ii0502 config_data str "3fc0"
term dx [] ii0502|dx_net []
term f0 [] u_sdram_to_RGB_addr_cnt__reg[2]|qx_net []
term f1 [] u_sdram_to_RGB_addr_cnt__reg[0]|qx_net []
term f2 [] u_sdram_to_RGB_addr_cnt__reg[1]|qx_net []
endinst
inst LUT4 ii0503
attr inst ii0503 PCK_LOCATION str "C39R16.lp0.lut0"
attr inst ii0503 PLACE_LOCATION str "C39R16.le_tile.le_guts.lp0.lut0"
attr inst ii0503 config_data str "78f0"
term dx [] ii0503|dx_net []
term f0 [] u_sdram_to_RGB_addr_cnt__reg[2]|qx_net []
term f1 [] u_sdram_to_RGB_addr_cnt__reg[3]|qx_net []
term f2 [] u_sdram_to_RGB_addr_cnt__reg[0]|qx_net []
term f3 [] u_sdram_to_RGB_addr_cnt__reg[1]|qx_net []
endinst
inst LUT4 ii0504
attr inst ii0504 PCK_LOCATION str "C37R16.lp0.lut0"
attr inst ii0504 PLACE_LOCATION str "C37R16.le_tile.le_guts.lp0.lut0"
attr inst ii0504 config_data str "55aa"
term dx [] ii0504|dx_net []
term f0 [] C39R16_mux0_ble0_out_0 []
term f3 [] u_sdram_to_RGB_addr_cnt__reg[4]|qx_net []
endinst
inst LUT4 ii0505
attr inst ii0505 PCK_LOCATION str "C37R16.lp0.lut41"
attr inst ii0505 PLACE_LOCATION str "C37R16.le_tile.le_guts.lp0.lut41"
attr inst ii0505 config_data str "3cf0"
term dx [] ii0505|dx_net []
term f0 [] C39R16_mux0_ble0_out_0 []
term f1 [] u_sdram_to_RGB_addr_cnt__reg[5]|qx_net []
term f2 [] u_sdram_to_RGB_addr_cnt__reg[4]|qx_net []
endinst
inst LUT4 ii0506
attr inst ii0506 PCK_LOCATION str "C37R16.lp3.lut0"
attr inst ii0506 PLACE_LOCATION str "C37R16.le_tile.le_guts.lp3.lut0"
attr inst ii0506 config_data str "6ccc"
term dx [] ii0506|dx_net []
term f0 [] C39R16_mux0_ble0_out_0 []
term f1 [] u_sdram_to_RGB_addr_cnt__reg[4]|qx_net []
term f2 [] u_sdram_to_RGB_addr_cnt__reg[6]|qx_net []
term f3 [] u_sdram_to_RGB_addr_cnt__reg[5]|qx_net []
endinst
inst LUT4 ii0507
attr inst ii0507 PCK_LOCATION str "C37R19.lp1.lut0"
attr inst ii0507 PLACE_LOCATION str "C37R19.le_tile.le_guts.lp1.lut0"
attr inst ii0507 config_data str "0ff0"
term dx [] ii0507|dx_net []
term f0 [] C37R16_mux0_ble1_out_0 []
term f1 [] u_sdram_to_RGB_addr_cnt__reg[7]|qx_net []
endinst
inst LUT4 ii0508
attr inst ii0508 PCK_LOCATION str "C37R19.lp0.lut0"
attr inst ii0508 PLACE_LOCATION str "C37R19.le_tile.le_guts.lp0.lut0"
attr inst ii0508 config_data str "3fc0"
term dx [] ii0508|dx_net []
term f0 [] u_sdram_to_RGB_addr_cnt__reg[8]|qx_net []
term f1 [] C37R16_mux0_ble1_out_0 []
term f2 [] u_sdram_to_RGB_addr_cnt__reg[7]|qx_net []
endinst
inst LUT4 ii0509
attr inst ii0509 PCK_LOCATION str "C39R20.lp2.lut0"
attr inst ii0509 PLACE_LOCATION str "C39R20.le_tile.le_guts.lp2.lut0"
attr inst ii0509 config_data str "11aa"
term dx [] ii0509|dx_net []
term f0 [] ii0499|dx_net []
term f2 [] u_sdram_to_RGB_addr_cnt__reg[10]|qx_net []
term f3 [] u_sdram_to_RGB_addr_cnt__reg[9]|qx_net []
endinst
inst LUT4 ii0510
attr inst ii0510 PCK_LOCATION str "C39R15.lp1.lut0"
attr inst ii0510 PLACE_LOCATION str "C39R15.le_tile.le_guts.lp1.lut0"
attr inst ii0510 config_data str "0a00"
term dx [] ii0510|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|qx_net []
term f1 [] u_sdram_to_RGB_buffer_wr_sel__reg|qx_net []
term f3 [] u_sdram_to_RGB_display_period_align__reg|qx_net []
endinst
inst LUT4 ii0511
attr inst ii0511 PCK_LOCATION str "C39R15.lp0.lut0"
attr inst ii0511 PLACE_LOCATION str "C39R15.le_tile.le_guts.lp0.lut0"
attr inst ii0511 config_data str "8800"
term dx [] ii0511|dx_net []
term f0 [] u_sdram_to_RGB_buffer_wr_sel__reg|qx_net []
term f2 [] u_sdram_to_RGB_display_period_align__reg|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|qx_net []
endinst
inst LUT4 ii0512
attr inst ii0512 PCK_LOCATION str "C39R15.lp2.lut0"
attr inst ii0512 PLACE_LOCATION str "C39R15.le_tile.le_guts.lp2.lut0"
attr inst ii0512 config_data str "0f00"
term dx [] ii0512|dx_net []
term f0 [] u_arm_u_soc|gpio_0_out_o[1]_net []
term f1 [] u_sdram_to_RGB_display_before_bmp__reg|qx_net []
endinst
inst LUT4 ii0513
attr inst ii0513 PCK_LOCATION str "C37R23.lp0.lut0"
attr inst ii0513 PLACE_LOCATION str "C37R23.le_tile.le_guts.lp0.lut0"
attr inst ii0513 config_data str "000f"
term dx [] ii0513|dx_net []
term f0 [] u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net []
term f1 [] u_sdram_to_RGB_display_before_bmp__reg|qx_net []
endinst
inst LUT4 ii0514
attr inst ii0514 PCK_LOCATION str "C39R21.lp0.lut0"
attr inst ii0514 PLACE_LOCATION str "C39R21.le_tile.le_guts.lp0.lut0"
attr inst ii0514 config_data str "ccfc"
term dx [] ii0514|dx_net []
term f0 [] u_sdram_to_RGB_bmp_fig_chg__reg[1]|qx_net []
term f1 [] u_sdram_to_RGB_bmp_fig_chg__reg[0]|qx_net []
term f2 [] u_sdram_to_RGB_display_before_bmp__reg|qx_net []
endinst
inst LUT4 ii0515
attr inst ii0515 PCK_LOCATION str "C37R22.lp2.lut0"
attr inst ii0515 PLACE_LOCATION str "C37R22.le_tile.le_guts.lp2.lut0"
attr inst ii0515 config_data str "030c"
term dx [] ii0515|dx_net []
term f0 [] u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net []
term f1 [] u_sdram_to_RGB_display_before_bmp__reg|qx_net []
term f2 [] u_sdram_to_RGB_bmp_fig_cnt__reg[1]|qx_net []
endinst
inst LUT4 ii0516
attr inst ii0516 PCK_LOCATION str "C37R23.lp1.lut0"
attr inst ii0516 PLACE_LOCATION str "C37R23.le_tile.le_guts.lp1.lut0"
attr inst ii0516 config_data str "1222"
term dx [] ii0516|dx_net []
term f0 [] u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net []
term f1 [] u_sdram_to_RGB_bmp_fig_cnt__reg[1]|qx_net []
term f2 [] u_sdram_to_RGB_display_before_bmp__reg|qx_net []
term f3 [] u_sdram_to_RGB_bmp_fig_cnt__reg[2]|qx_net []
endinst
inst LUT4 ii0517
attr inst ii0517 PCK_LOCATION str "C37R22.lp0.lut0"
attr inst ii0517 PLACE_LOCATION str "C37R22.le_tile.le_guts.lp0.lut0"
attr inst ii0517 config_data str "870f"
term dx [] ii0517|dx_net []
term f0 [] u_sdram_to_RGB_bmp_fig_cnt__reg[1]|qx_net []
term f1 [] u_sdram_to_RGB_bmp_fig_cnt__reg[3]|qx_net []
term f2 [] u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net []
term f3 [] u_sdram_to_RGB_bmp_fig_cnt__reg[2]|qx_net []
endinst
inst LUT4 ii0518
attr inst ii0518 PCK_LOCATION str "C37R23.lp2.lut0"
attr inst ii0518 PLACE_LOCATION str "C37R23.le_tile.le_guts.lp2.lut0"
attr inst ii0518 config_data str "0303"
term dx [] ii0518|dx_net []
term f1 [] u_sdram_to_RGB_display_before_bmp__reg|qx_net []
term f2 [] ii0517|dx_net []
endinst
inst LUT4 ii0519
attr inst ii0519 PCK_LOCATION str "C33R17.lp0.lut0"
attr inst ii0519 PLACE_LOCATION str "C33R17.le_tile.le_guts.lp0.lut0"
attr inst ii0519 config_data str "bb44"
term dx [] ii0519|dx_net []
term f0 [] u_sdram_to_RGB_buffer_rd_sel__reg|qx_net []
term f2 [] u_sdram_to_RGB_de_i_r_sclk__reg[0]|qx_net []
term f3 [] u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net []
endinst
inst LUT4 ii0520
attr inst ii0520 PCK_LOCATION str "C45R15.lp0.lut0"
attr inst ii0520 PLACE_LOCATION str "C45R15.le_tile.le_guts.lp0.lut0"
attr inst ii0520 config_data str "33cc"
term dx [] ii0520|dx_net []
term f0 [] u_sdram_to_RGB_buffer_wr_sel__reg|qx_net []
term f2 [] u_sdram_to_RGB_de_i_start_pulse__reg|qx_net []
endinst
inst LUT4 ii0521
attr inst ii0521 PCK_LOCATION str "C25R16.lp0.lut0"
attr inst ii0521 PLACE_LOCATION str "C25R16.le_tile.le_guts.lp0.lut0"
attr inst ii0521 config_data str "cc00"
term dx [] ii0521|dx_net []
term f0 [] u_colorgen_h_valid__reg|qx_net []
term f2 [] u_colorgen_v_valid__reg|qx_net []
endinst
inst LUT4 ii0522
attr inst ii0522 PCK_LOCATION str "C45R15.lp1.lut0"
attr inst ii0522 PLACE_LOCATION str "C45R15.le_tile.le_guts.lp1.lut0"
attr inst ii0522 config_data str "00f0"
term dx [] ii0522|dx_net []
term f0 [] u_sdram_to_RGB_de_i_r__reg[1]|qx_net []
term f1 [] u_sdram_to_RGB_de_i_r__reg[0]|qx_net []
endinst
inst LUT4 ii0523
attr inst ii0523 PCK_LOCATION str "C39R15.lp1.lut41"
attr inst ii0523 PLACE_LOCATION str "C39R15.le_tile.le_guts.lp1.lut41"
attr inst ii0523 config_data str "e4f0"
term dx [] ii0523|dx_net []
term f0 [] u_sdram_to_RGB_v_valid_r__reg[0]|qx_net []
term f1 [] u_sdram_to_RGB_display_before_bmp__reg|qx_net []
term f2 [] u_arm_u_soc|gpio_0_out_o[0]_net []
term f3 [] u_sdram_to_RGB_v_valid_r__reg[1]|qx_net []
endinst
inst LUT4 ii0524
attr inst ii0524 PCK_LOCATION str "C45R15.lp2.lut0"
attr inst ii0524 PLACE_LOCATION str "C45R15.le_tile.le_guts.lp2.lut0"
attr inst ii0524 config_data str "cfcc"
term dx [] ii0524|dx_net []
term f0 [] u_sdram_to_RGB_v_valid_r__reg[1]|qx_net []
term f1 [] u_sdram_to_RGB_v_valid_r__reg[0]|qx_net []
term f2 [] u_sdram_to_RGB_display_period_align__reg|qx_net []
endinst
inst LUT4 ii0525
attr inst ii0525 PCK_LOCATION str "C37R21.lp0.lut0"
attr inst ii0525 PLACE_LOCATION str "C37R21.le_tile.le_guts.lp0.lut0"
attr inst ii0525 config_data str "c0c0"
term dx [] ii0525|dx_net []
term f1 [] io_cell_display_sel_inst|id_q_net []
term f2 [] u_sdram_to_RGB_addr_cnt__reg[6]|qx_net []
endinst
inst LUT4 ii0526
attr inst ii0526 PCK_LOCATION str "C37R21.lp1.lut0"
attr inst ii0526 PLACE_LOCATION str "C37R21.le_tile.le_guts.lp1.lut0"
attr inst ii0526 config_data str "cc00"
term dx [] ii0526|dx_net []
term f0 [] u_sdram_to_RGB_addr_cnt__reg[7]|qx_net []
term f2 [] io_cell_display_sel_inst|id_q_net []
endinst
inst LUT4 ii0527
attr inst ii0527 PCK_LOCATION str "C37R22.lp1.lut0"
attr inst ii0527 PLACE_LOCATION str "C37R22.le_tile.le_guts.lp1.lut0"
attr inst ii0527 config_data str "c0c0"
term dx [] ii0527|dx_net []
term f1 [] u_sdram_to_RGB_addr_cnt__reg[8]|qx_net []
term f2 [] io_cell_display_sel_inst|id_q_net []
endinst
inst LUT4 ii0528
attr inst ii0528 PCK_LOCATION str "C39R26.lp0.lut0"
attr inst ii0528 PLACE_LOCATION str "C39R26.le_tile.le_guts.lp0.lut0"
attr inst ii0528 config_data str "c0c0"
term dx [] ii0528|dx_net []
term f1 [] io_cell_display_sel_inst|id_q_net []
term f2 [] u_sdram_to_RGB_addr_cnt__reg[9]|qx_net []
endinst
inst LUT4 ii0529
attr inst ii0529 PCK_LOCATION str "C35R23.lp0.lut0"
attr inst ii0529 PLACE_LOCATION str "C35R23.le_tile.le_guts.lp0.lut0"
attr inst ii0529 config_data str "f000"
term dx [] ii0529|dx_net []
term f0 [] io_cell_display_sel_inst|id_q_net []
term f1 [] u_sdram_to_RGB_addr_cnt__reg[10]|qx_net []
endinst
inst LUT4 ii0530
attr inst ii0530 PCK_LOCATION str "C37R23.lp3.lut0"
attr inst ii0530 PLACE_LOCATION str "C37R23.le_tile.le_guts.lp3.lut0"
attr inst ii0530 config_data str "cc00"
term dx [] ii0530|dx_net []
term f0 [] io_cell_display_sel_inst|id_q_net []
term f2 [] u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net []
endinst
inst LUT4 ii0531
attr inst ii0531 PCK_LOCATION str "C37R26.lp0.lut0"
attr inst ii0531 PLACE_LOCATION str "C37R26.le_tile.le_guts.lp0.lut0"
attr inst ii0531 config_data str "f000"
term dx [] ii0531|dx_net []
term f0 [] u_sdram_to_RGB_bmp_fig_cnt__reg[1]|qx_net []
term f1 [] io_cell_display_sel_inst|id_q_net []
endinst
inst LUT4 ii0532
attr inst ii0532 PCK_LOCATION str "C33R24.lp0.lut0"
attr inst ii0532 PLACE_LOCATION str "C33R24.le_tile.le_guts.lp0.lut0"
attr inst ii0532 config_data str "cc00"
term dx [] ii0532|dx_net []
term f0 [] u_sdram_to_RGB_bmp_fig_cnt__reg[2]|qx_net []
term f2 [] io_cell_display_sel_inst|id_q_net []
endinst
inst LUT4 ii0533
attr inst ii0533 PCK_LOCATION str "C37R30.lp0.lut0"
attr inst ii0533 PLACE_LOCATION str "C37R30.le_tile.le_guts.lp0.lut0"
attr inst ii0533 config_data str "c0c0"
term dx [] ii0533|dx_net []
term f1 [] io_cell_display_sel_inst|id_q_net []
term f2 [] u_sdram_to_RGB_bmp_fig_cnt__reg[3]|qx_net []
endinst
inst LUT4 ii0534
attr inst ii0534 PCK_LOCATION str "C39R22.lp1.lut0"
attr inst ii0534 PLACE_LOCATION str "C39R22.le_tile.le_guts.lp1.lut0"
attr inst ii0534 config_data str "cc00"
term dx [] ii0534|dx_net []
term f0 [] u_sdram_to_RGB_display_before_bmp__reg|qx_net []
term f2 [] io_cell_display_sel_inst|id_q_net []
endinst
inst LUT4 ii0535
attr inst ii0535 PCK_LOCATION str "C45R14.lp1.lut0"
attr inst ii0535 PLACE_LOCATION str "C45R14.le_tile.le_guts.lp1.lut0"
attr inst ii0535 config_data str "ccc0"
term dx [] ii0535|dx_net []
term f0 [] u_sdram_to_RGB_de_i_start_pulse__reg|qx_net []
term f1 [] u_sdram_to_RGB_other_1_beat_start_pulse__reg|qx_net []
term f2 [] u_sdram_to_RGB_display_period_align__reg|qx_net []
endinst
inst LUT4 ii0536
attr inst ii0536 PCK_LOCATION str "C29R17.lp0.lut0"
attr inst ii0536 PLACE_LOCATION str "C29R17.le_tile.le_guts.lp0.lut0"
attr inst ii0536 config_data str "00aa"
term dx [] ii0536|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net []
term f3 [] u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net []
endinst
inst LUT4 ii0537
attr inst ii0537 PCK_LOCATION str "C29R15.lp1.lut0"
attr inst ii0537 PLACE_LOCATION str "C29R15.le_tile.le_guts.lp1.lut0"
attr inst ii0537 config_data str "30c0"
term dx [] ii0537|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net []
term f1 [] u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net []
term f2 [] u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net []
endinst
inst LUT4 ii0538
attr inst ii0538 PCK_LOCATION str "C29R16.lp0.lut41"
attr inst ii0538 PLACE_LOCATION str "C29R16.le_tile.le_guts.lp0.lut41"
attr inst ii0538 config_data str "48c0"
term dx [] ii0538|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net []
term f1 [] u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net []
term f2 [] u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net []
endinst
inst LUT4 ii0539
attr inst ii0539 PCK_LOCATION str "C29R16.lp2.lut0"
attr inst ii0539 PLACE_LOCATION str "C29R16.le_tile.le_guts.lp2.lut0"
attr inst ii0539 config_data str "8800"
term dx [] ii0539|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net []
term f2 [] u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net []
endinst
inst LUT4 ii0540
attr inst ii0540 PCK_LOCATION str "C27R16.lp1.lut0"
attr inst ii0540 PLACE_LOCATION str "C27R16.le_tile.le_guts.lp1.lut0"
attr inst ii0540 config_data str "30c0"
term dx [] ii0540|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net []
term f1 [] u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net []
term f2 [] ii0539|dx_net []
endinst
inst LUT4 ii0541
attr inst ii0541 PCK_LOCATION str "C29R16.lp1.lut0"
attr inst ii0541 PLACE_LOCATION str "C29R16.le_tile.le_guts.lp1.lut0"
attr inst ii0541 config_data str "2a80"
term dx [] ii0541|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net []
term f1 [] ii0539|dx_net []
term f2 [] u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net []
term f3 [] u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net []
endinst
inst LUT4 ii0542
attr inst ii0542 PCK_LOCATION str "C27R16.lp2.lut0"
attr inst ii0542 PLACE_LOCATION str "C27R16.le_tile.le_guts.lp2.lut0"
attr inst ii0542 config_data str "c000"
term dx [] ii0542|dx_net []
term f0 [] ii0539|dx_net []
term f1 [] u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net []
term f2 [] u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net []
endinst
inst LUT4 ii0543
attr inst ii0543 PCK_LOCATION str "C27R17.lp1.lut0"
attr inst ii0543 PLACE_LOCATION str "C27R17.le_tile.le_guts.lp1.lut0"
attr inst ii0543 config_data str "5a00"
term dx [] ii0543|dx_net []
term f0 [] u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net []
term f1 [] u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net []
term f3 [] ii0542|dx_net []
endinst
inst LUT4 ii0544
attr inst ii0544 PCK_LOCATION str "C27R17.lp0.lut0"
attr inst ii0544 PLACE_LOCATION str "C27R17.le_tile.le_guts.lp0.lut0"
attr inst ii0544 config_data str "7800"
term dx [] ii0544|dx_net []
term f0 [] u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net []
term f1 [] u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net []
term f2 [] ii0542|dx_net []
term f3 [] u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net []
endinst
inst LUT4 ii0545
attr inst ii0545 PCK_LOCATION str "C27R16.lp2.lut40"
attr inst ii0545 PLACE_LOCATION str "C27R16.le_tile.le_guts.lp2.lut40"
attr inst ii0545 config_data str "aa00"
term dx [] ii0545|dx_net []
term f0 [] ii0542|dx_net []
term f3 [] u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net []
endinst
inst LUT4 ii0546
attr inst ii0546 PCK_LOCATION str "C27R17.lp2.lut0"
attr inst ii0546 PLACE_LOCATION str "C27R17.le_tile.le_guts.lp2.lut0"
attr inst ii0546 config_data str "2a80"
term dx [] ii0546|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net []
term f1 [] u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net []
term f2 [] C27R16_mux0_ble2_out_0 []
term f3 [] u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net []
endinst
inst LUT4 ii0547
attr inst ii0547 PCK_LOCATION str "C27R16.lp3.lut0"
attr inst ii0547 PLACE_LOCATION str "C27R16.le_tile.le_guts.lp3.lut0"
attr inst ii0547 config_data str "a000"
term dx [] ii0547|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net []
term f1 [] u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net []
term f3 [] C27R16_mux0_ble2_out_0 []
endinst
inst LUT4 ii0548
attr inst ii0548 PCK_LOCATION str "C29R17.lp3.lut0"
attr inst ii0548 PLACE_LOCATION str "C29R17.le_tile.le_guts.lp3.lut0"
attr inst ii0548 config_data str "30c0"
term dx [] ii0548|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net []
term f1 [] u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net []
term f2 [] ii0547|dx_net []
endinst
inst LUT4 ii0549
attr inst ii0549 PCK_LOCATION str "C29R17.lp2.lut0"
attr inst ii0549 PLACE_LOCATION str "C29R17.le_tile.le_guts.lp2.lut0"
attr inst ii0549 config_data str "2a80"
term dx [] ii0549|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net []
term f1 [] ii0547|dx_net []
term f2 [] u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net []
term f3 [] u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net []
endinst
inst LUT4 ii0550
attr inst ii0550 PCK_LOCATION str "C35R17.lp1.lut0"
attr inst ii0550 PLACE_LOCATION str "C35R17.le_tile.le_guts.lp1.lut0"
attr inst ii0550 config_data str "00ff"
term dx [] ii0550|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net []
endinst
inst LUT4 ii0551
attr inst ii0551 PCK_LOCATION str "C37R17.lp0.lut0"
attr inst ii0551 PLACE_LOCATION str "C37R17.le_tile.le_guts.lp0.lut0"
attr inst ii0551 config_data str "33cc"
term dx [] ii0551|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net []
term f2 [] u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net []
endinst
inst LUT4 ii0552
attr inst ii0552 PCK_LOCATION str "C37R17.lp1.lut0"
attr inst ii0552 PLACE_LOCATION str "C37R17.le_tile.le_guts.lp1.lut0"
attr inst ii0552 config_data str "3fc0"
term dx [] ii0552|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net []
term f1 [] u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net []
term f2 [] u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net []
endinst
inst LUT4 ii0553
attr inst ii0553 PCK_LOCATION str "C35R17.lp0.lut0"
attr inst ii0553 PLACE_LOCATION str "C35R17.le_tile.le_guts.lp0.lut0"
attr inst ii0553 config_data str "6aaa"
term dx [] ii0553|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net []
term f1 [] u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net []
term f2 [] u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net []
term f3 [] u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net []
endinst
inst LUT4 ii0554
attr inst ii0554 PCK_LOCATION str "C35R17.lp2.lut0"
attr inst ii0554 PLACE_LOCATION str "C35R17.le_tile.le_guts.lp2.lut0"
attr inst ii0554 config_data str "8000"
term dx [] ii0554|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net []
term f1 [] u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net []
term f2 [] u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net []
endinst
inst LUT4 ii0555
attr inst ii0555 PCK_LOCATION str "C35R16.lp2.lut0"
attr inst ii0555 PLACE_LOCATION str "C35R16.le_tile.le_guts.lp2.lut0"
attr inst ii0555 config_data str "0ff0"
term dx [] ii0555|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_wr__reg[4]|qx_net []
term f1 [] ii0554|dx_net []
endinst
inst LUT4 ii0556
attr inst ii0556 PCK_LOCATION str "C35R16.lp3.lut41"
attr inst ii0556 PLACE_LOCATION str "C35R16.le_tile.le_guts.lp3.lut41"
attr inst ii0556 config_data str "3fc0"
term dx [] ii0556|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_wr__reg[5]|qx_net []
term f1 [] u_sdram_to_RGB_emb_addr_wr__reg[4]|qx_net []
term f2 [] ii0554|dx_net []
endinst
inst LUT4 ii0557
attr inst ii0557 PCK_LOCATION str "C35R16.lp2.lut41"
attr inst ii0557 PLACE_LOCATION str "C35R16.le_tile.le_guts.lp2.lut41"
attr inst ii0557 config_data str "78f0"
term dx [] ii0557|dx_net []
term f0 [] ii0554|dx_net []
term f1 [] u_sdram_to_RGB_emb_addr_wr__reg[6]|qx_net []
term f2 [] u_sdram_to_RGB_emb_addr_wr__reg[4]|qx_net []
term f3 [] u_sdram_to_RGB_emb_addr_wr__reg[5]|qx_net []
endinst
inst LUT4 ii0558
attr inst ii0558 PCK_LOCATION str "C35R16.lp3.lut0"
attr inst ii0558 PLACE_LOCATION str "C35R16.le_tile.le_guts.lp3.lut0"
attr inst ii0558 config_data str "8000"
term dx [] ii0558|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_wr__reg[5]|qx_net []
term f1 [] ii0554|dx_net []
term f2 [] u_sdram_to_RGB_emb_addr_wr__reg[4]|qx_net []
term f3 [] u_sdram_to_RGB_emb_addr_wr__reg[6]|qx_net []
endinst
inst LUT4 ii0559
attr inst ii0559 PCK_LOCATION str "C35R16.lp0.lut41"
attr inst ii0559 PLACE_LOCATION str "C35R16.le_tile.le_guts.lp0.lut41"
attr inst ii0559 config_data str "6666"
term dx [] ii0559|dx_net []
term f2 [] ii0558|dx_net []
term f3 [] u_sdram_to_RGB_emb_addr_wr__reg[7]|qx_net []
endinst
inst LUT4 ii0560
attr inst ii0560 PCK_LOCATION str "C35R16.lp1.lut41"
attr inst ii0560 PLACE_LOCATION str "C35R16.le_tile.le_guts.lp1.lut41"
attr inst ii0560 config_data str "7788"
term dx [] ii0560|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_wr__reg[8]|qx_net []
term f2 [] u_sdram_to_RGB_emb_addr_wr__reg[7]|qx_net []
term f3 [] ii0558|dx_net []
endinst
inst LUT4 ii0561
attr inst ii0561 PCK_LOCATION str "C35R21.lp0.lut0"
attr inst ii0561 PLACE_LOCATION str "C35R21.le_tile.le_guts.lp0.lut0"
attr inst ii0561 config_data str "fc30"
term dx [] ii0561|dx_net []
term f0 [] u_sdram_to_RGB_emb_rdata_0_r__reg[0]|qx_net []
term f1 [] u_sdram_to_RGB_emb_rdata_1_r__reg[0]|qx_net []
term f2 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
endinst
inst LUT4 ii0562
attr inst ii0562 PCK_LOCATION str "C33R18.lp0.lut0"
attr inst ii0562 PLACE_LOCATION str "C33R18.le_tile.le_guts.lp0.lut0"
attr inst ii0562 config_data str "afa0"
term dx [] ii0562|dx_net []
term f0 [] u_sdram_to_RGB_emb_rdata_1_r__reg[10]|qx_net []
term f1 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_emb_rdata_0_r__reg[10]|qx_net []
endinst
inst LUT4 ii0563
attr inst ii0563 PCK_LOCATION str "C29R21.lp0.lut0"
attr inst ii0563 PLACE_LOCATION str "C29R21.le_tile.le_guts.lp0.lut0"
attr inst ii0563 config_data str "afa0"
term dx [] ii0563|dx_net []
term f0 [] u_sdram_to_RGB_emb_rdata_1_r__reg[11]|qx_net []
term f1 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_emb_rdata_0_r__reg[11]|qx_net []
endinst
inst LUT4 ii0564
attr inst ii0564 PCK_LOCATION str "C33R19.lp0.lut0"
attr inst ii0564 PLACE_LOCATION str "C33R19.le_tile.le_guts.lp0.lut0"
attr inst ii0564 config_data str "fc0c"
term dx [] ii0564|dx_net []
term f0 [] u_sdram_to_RGB_emb_rdata_0_r__reg[12]|qx_net []
term f1 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
term f2 [] u_sdram_to_RGB_emb_rdata_1_r__reg[12]|qx_net []
endinst
inst LUT4 ii0565
attr inst ii0565 PCK_LOCATION str "C29R19.lp0.lut41"
attr inst ii0565 PLACE_LOCATION str "C29R19.le_tile.le_guts.lp0.lut41"
attr inst ii0565 config_data str "ee22"
term dx [] ii0565|dx_net []
term f0 [] u_sdram_to_RGB_emb_rdata_0_r__reg[13]|qx_net []
term f2 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_emb_rdata_1_r__reg[13]|qx_net []
endinst
inst LUT4 ii0566
attr inst ii0566 PCK_LOCATION str "C35R19.lp0.lut0"
attr inst ii0566 PLACE_LOCATION str "C35R19.le_tile.le_guts.lp0.lut0"
attr inst ii0566 config_data str "fa50"
term dx [] ii0566|dx_net []
term f0 [] u_sdram_to_RGB_emb_rdata_0_r__reg[14]|qx_net []
term f1 [] u_sdram_to_RGB_emb_rdata_1_r__reg[14]|qx_net []
term f3 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
endinst
inst LUT4 ii0567
attr inst ii0567 PCK_LOCATION str "C33R19.lp2.lut0"
attr inst ii0567 PLACE_LOCATION str "C33R19.le_tile.le_guts.lp2.lut0"
attr inst ii0567 config_data str "f5a0"
term dx [] ii0567|dx_net []
term f0 [] u_sdram_to_RGB_emb_rdata_1_r__reg[15]|qx_net []
term f1 [] u_sdram_to_RGB_emb_rdata_0_r__reg[15]|qx_net []
term f3 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
endinst
inst LUT4 ii0568
attr inst ii0568 PCK_LOCATION str "C35R20.lp1.lut0"
attr inst ii0568 PLACE_LOCATION str "C35R20.le_tile.le_guts.lp1.lut0"
attr inst ii0568 config_data str "f3c0"
term dx [] ii0568|dx_net []
term f0 [] u_sdram_to_RGB_emb_rdata_1_r__reg[1]|qx_net []
term f1 [] u_sdram_to_RGB_emb_rdata_0_r__reg[1]|qx_net []
term f2 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
endinst
inst LUT4 ii0569
attr inst ii0569 PCK_LOCATION str "C29R18.lp2.lut0"
attr inst ii0569 PLACE_LOCATION str "C29R18.le_tile.le_guts.lp2.lut0"
attr inst ii0569 config_data str "f5a0"
term dx [] ii0569|dx_net []
term f0 [] u_sdram_to_RGB_emb_rdata_1_r__reg[2]|qx_net []
term f1 [] u_sdram_to_RGB_emb_rdata_0_r__reg[2]|qx_net []
term f3 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
endinst
inst LUT4 ii0570
attr inst ii0570 PCK_LOCATION str "C35R18.lp1.lut0"
attr inst ii0570 PLACE_LOCATION str "C35R18.le_tile.le_guts.lp1.lut0"
attr inst ii0570 config_data str "fc30"
term dx [] ii0570|dx_net []
term f0 [] u_sdram_to_RGB_emb_rdata_0_r__reg[3]|qx_net []
term f1 [] u_sdram_to_RGB_emb_rdata_1_r__reg[3]|qx_net []
term f2 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
endinst
inst LUT4 ii0571
attr inst ii0571 PCK_LOCATION str "C33R21.lp0.lut0"
attr inst ii0571 PLACE_LOCATION str "C33R21.le_tile.le_guts.lp0.lut0"
attr inst ii0571 config_data str "fa0a"
term dx [] ii0571|dx_net []
term f0 [] u_sdram_to_RGB_emb_rdata_0_r__reg[4]|qx_net []
term f1 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_emb_rdata_1_r__reg[4]|qx_net []
endinst
inst LUT4 ii0572
attr inst ii0572 PCK_LOCATION str "C29R19.lp2.lut0"
attr inst ii0572 PLACE_LOCATION str "C29R19.le_tile.le_guts.lp2.lut0"
attr inst ii0572 config_data str "ee44"
term dx [] ii0572|dx_net []
term f0 [] u_sdram_to_RGB_emb_rdata_0_r__reg[5]|qx_net []
term f2 [] u_sdram_to_RGB_emb_rdata_1_r__reg[5]|qx_net []
term f3 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
endinst
inst LUT4 ii0573
attr inst ii0573 PCK_LOCATION str "C29R20.lp2.lut0"
attr inst ii0573 PLACE_LOCATION str "C29R20.le_tile.le_guts.lp2.lut0"
attr inst ii0573 config_data str "fc0c"
term dx [] ii0573|dx_net []
term f0 [] u_sdram_to_RGB_emb_rdata_0_r__reg[6]|qx_net []
term f1 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
term f2 [] u_sdram_to_RGB_emb_rdata_1_r__reg[6]|qx_net []
endinst
inst LUT4 ii0574
attr inst ii0574 PCK_LOCATION str "C33R18.lp3.lut0"
attr inst ii0574 PLACE_LOCATION str "C33R18.le_tile.le_guts.lp3.lut0"
attr inst ii0574 config_data str "ee44"
term dx [] ii0574|dx_net []
term f0 [] u_sdram_to_RGB_emb_rdata_0_r__reg[7]|qx_net []
term f2 [] u_sdram_to_RGB_emb_rdata_1_r__reg[7]|qx_net []
term f3 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
endinst
inst LUT4 ii0575
attr inst ii0575 PCK_LOCATION str "C29R18.lp0.lut0"
attr inst ii0575 PLACE_LOCATION str "C29R18.le_tile.le_guts.lp0.lut0"
attr inst ii0575 config_data str "fc30"
term dx [] ii0575|dx_net []
term f0 [] u_sdram_to_RGB_emb_rdata_0_r__reg[8]|qx_net []
term f1 [] u_sdram_to_RGB_emb_rdata_1_r__reg[8]|qx_net []
term f2 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
endinst
inst LUT4 ii0576
attr inst ii0576 PCK_LOCATION str "C33R20.lp0.lut0"
attr inst ii0576 PLACE_LOCATION str "C33R20.le_tile.le_guts.lp0.lut0"
attr inst ii0576 config_data str "cfc0"
term dx [] ii0576|dx_net []
term f0 [] u_sdram_to_RGB_emb_rdata_1_r__reg[9]|qx_net []
term f1 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
term f2 [] u_sdram_to_RGB_emb_rdata_0_r__reg[9]|qx_net []
endinst
inst LUT4 ii0577
attr inst ii0577 PCK_LOCATION str "C45R14.lp0.lut0"
attr inst ii0577 PLACE_LOCATION str "C45R14.le_tile.le_guts.lp0.lut0"
attr inst ii0577 config_data str "cc00"
term dx [] ii0577|dx_net []
term f0 [] u_sdram_to_RGB_other_1_beat_valid__reg|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg|qx_net []
endinst
inst LUT4 ii0578
attr inst ii0578 PCK_LOCATION str "C45R13.lp2.lut0"
attr inst ii0578 PLACE_LOCATION str "C45R13.le_tile.le_guts.lp2.lut0"
attr inst ii0578 config_data str "ff50"
term dx [] ii0578|dx_net []
term f0 [] u_sdram_to_RGB_de_i_start_pulse__reg|qx_net []
term f1 [] u_sdram_to_RGB_other_1_beat_valid__reg|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg|qx_net []
endinst
inst LUT4 ii0579
attr inst ii0579 PCK_LOCATION str "C33R10.lp1.lut40"
attr inst ii0579 PLACE_LOCATION str "C33R10.le_tile.le_guts.lp1.lut40"
attr inst ii0579 config_data str "0400"
term dx [] ii0579|dx_net []
term f0 [] u_arm_u_soc|fp0_m_ahb_ready_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net []
endinst
inst LUT4 ii0580
attr inst ii0580 PCK_LOCATION str "C29R13.lp0.lut0"
attr inst ii0580 PLACE_LOCATION str "C29R13.le_tile.le_guts.lp0.lut0"
attr inst ii0580 config_data str "8000"
term dx [] ii0580|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]|qx_net []
endinst
inst LUT4 ii0581
attr inst ii0581 PCK_LOCATION str "C33R13.lp2.lut41"
attr inst ii0581 PLACE_LOCATION str "C33R13.le_tile.le_guts.lp2.lut41"
attr inst ii0581 config_data str "000f"
term dx [] ii0581|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|qx_net []
endinst
inst LUT4 ii0582
attr inst ii0582 PCK_LOCATION str "C29R13.lp1.lut41"
attr inst ii0582 PLACE_LOCATION str "C29R13.le_tile.le_guts.lp1.lut41"
attr inst ii0582 config_data str "4000"
term dx [] ii0582|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|qx_net []
term f2 [] ii0580|dx_net []
term f3 [] C33R13_mux0_ble2_out_0 []
endinst
inst LUT4 ii0583
attr inst ii0583 PCK_LOCATION str "C35R12.lp0.lut40"
attr inst ii0583 PLACE_LOCATION str "C35R12.le_tile.le_guts.lp0.lut40"
attr inst ii0583 config_data str "0001"
term dx [] ii0583|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|qx_net []
endinst
inst LUT4 ii0584
attr inst ii0584 PCK_LOCATION str "C35R15.lp1.lut41"
attr inst ii0584 PLACE_LOCATION str "C35R15.le_tile.le_guts.lp1.lut41"
attr inst ii0584 config_data str "040c"
term dx [] ii0584|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net []
term f2 [] C35R12_mux0_ble0_out_0 []
term f3 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net []
endinst
inst LUT4 ii0585
attr inst ii0585 PCK_LOCATION str "C29R13.lp1.lut40"
attr inst ii0585 PLACE_LOCATION str "C29R13.le_tile.le_guts.lp1.lut40"
attr inst ii0585 config_data str "a2a0"
term dx [] ii0585|dx_net []
term f0 [] C35R15_mux0_ble1_out_0 []
term f1 [] ii0582|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|qx_net []
term f3 [] C33R10_mux0_ble1_out_0 []
endinst
inst LUT4 ii0586
attr inst ii0586 PCK_LOCATION str "C23R11.lp0.lut0"
attr inst ii0586 PLACE_LOCATION str "C23R11.le_tile.le_guts.lp0.lut0"
attr inst ii0586 config_data str "cdcd"
term dx [] ii0586|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|qx_net []
term f2 [] C29R13_mux0_ble1_out_1 []
term f3 [] C33R10_mux0_ble1_out_0 []
endinst
inst LUT4 ii0587
attr inst ii0587 PCK_LOCATION str "C35R9.lp0.lut0"
attr inst ii0587 PLACE_LOCATION str "C35R9.le_tile.le_guts.lp0.lut0"
attr inst ii0587 config_data str "2222"
term dx [] ii0587|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net []
endinst
inst LUT4 ii0588
attr inst ii0588 PCK_LOCATION str "C35R10.lp2.lut0"
attr inst ii0588 PLACE_LOCATION str "C35R10.le_tile.le_guts.lp2.lut0"
attr inst ii0588 config_data str "cc00"
term dx [] ii0588|dx_net []
term f0 [] u_arm_u_soc|fp0_m_ahb_ready_net []
term f2 [] ii0587|dx_net []
endinst
inst LUT4 ii0589
attr inst ii0589 PCK_LOCATION str "C27R12.lp1.lut0"
attr inst ii0589 PLACE_LOCATION str "C27R12.le_tile.le_guts.lp1.lut0"
attr inst ii0589 config_data str "f4fc"
term dx [] ii0589|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net []
term f1 [] C33R10_mux0_ble1_out_0 []
term f2 [] ii0588|dx_net []
term f3 [] u_arm_u_soc|fp0_m_ahb_resp_net []
endinst
inst LUT4 ii0590
attr inst ii0590 PCK_LOCATION str "C25R11.lp0.lut0"
attr inst ii0590 PLACE_LOCATION str "C25R11.le_tile.le_guts.lp0.lut0"
attr inst ii0590 config_data str "0099"
term dx [] ii0590|dx_net []
term f0 [] C33R10_mux0_ble1_out_0 []
term f2 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|qx_net []
endinst
inst LUT4 ii0591
attr inst ii0591 PCK_LOCATION str "C37R11.lp2.lut0"
attr inst ii0591 PLACE_LOCATION str "C37R11.le_tile.le_guts.lp2.lut0"
attr inst ii0591 config_data str "0033"
term dx [] ii0591|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net []
endinst
inst LUT4 ii0592
attr inst ii0592 PCK_LOCATION str "C35R12.lp3.lut0"
attr inst ii0592 PLACE_LOCATION str "C35R12.le_tile.le_guts.lp3.lut0"
attr inst ii0592 config_data str "c0c0"
term dx [] ii0592|dx_net []
term f1 [] ii0591|dx_net []
term f2 [] C35R12_mux0_ble0_out_0 []
endinst
inst LUT4 ii0593
attr inst ii0593 PCK_LOCATION str "C29R13.lp0.lut41"
attr inst ii0593 PLACE_LOCATION str "C29R13.le_tile.le_guts.lp0.lut41"
attr inst ii0593 config_data str "b000"
term dx [] ii0593|dx_net []
term f0 [] ii0580|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|qx_net []
term f2 [] C33R13_mux0_ble2_out_0 []
term f3 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|qx_net []
endinst
inst LUT4 ii0594
attr inst ii0594 PCK_LOCATION str "C33R12.lp3.lut0"
attr inst ii0594 PLACE_LOCATION str "C33R12.le_tile.le_guts.lp3.lut0"
attr inst ii0594 config_data str "0004"
term dx [] ii0594|dx_net []
term f0 [] C35R15_mux0_ble1_out_0 []
term f1 [] C29R13_mux0_ble0_out_0 []
term f2 [] C33R10_mux0_ble1_out_0 []
term f3 [] ii0592|dx_net []
endinst
inst LUT4 ii0595
attr inst ii0595 PCK_LOCATION str "C25R11.lp2.lut0"
attr inst ii0595 PLACE_LOCATION str "C25R11.le_tile.le_guts.lp2.lut0"
attr inst ii0595 config_data str "333c"
term dx [] ii0595|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|qx_net []
endinst
inst LUT4 ii0596
attr inst ii0596 PCK_LOCATION str "C27R11.lp0.lut0"
attr inst ii0596 PLACE_LOCATION str "C27R11.le_tile.le_guts.lp0.lut0"
attr inst ii0596 config_data str "0301"
term dx [] ii0596|dx_net []
term f0 [] C33R10_mux0_ble1_out_0 []
term f1 [] ii0594|dx_net []
term f2 [] C29R13_mux0_ble1_out_1 []
term f3 [] ii0595|dx_net []
endinst
inst LUT4 ii0597
attr inst ii0597 PCK_LOCATION str "C37R14.lp1.lut0"
attr inst ii0597 PLACE_LOCATION str "C37R14.le_tile.le_guts.lp1.lut0"
attr inst ii0597 config_data str "8000"
term dx [] ii0597|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net []
endinst
inst LUT4 ii0598
attr inst ii0598 PCK_LOCATION str "C29R13.lp2.lut0"
attr inst ii0598 PLACE_LOCATION str "C29R13.le_tile.le_guts.lp2.lut0"
attr inst ii0598 config_data str "0001"
term dx [] ii0598|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|qx_net []
endinst
inst LUT4 ii0599
attr inst ii0599 PCK_LOCATION str "C35R13.lp3.lut0"
attr inst ii0599 PLACE_LOCATION str "C35R13.le_tile.le_guts.lp3.lut0"
attr inst ii0599 config_data str "af23"
term dx [] ii0599|dx_net []
term f0 [] ii0597|dx_net []
term f1 [] ii0580|dx_net []
term f2 [] C35R12_mux0_ble0_out_0 []
term f3 [] ii0598|dx_net []
endinst
inst LUT4 ii0600
attr inst ii0600 PCK_LOCATION str "C27R12.lp1.lut41"
attr inst ii0600 PLACE_LOCATION str "C27R12.le_tile.le_guts.lp1.lut41"
attr inst ii0600 config_data str "5556"
term dx [] ii0600|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]|qx_net []
endinst
inst LUT4 ii0601
attr inst ii0601 PCK_LOCATION str "C27R12.lp2.lut0"
attr inst ii0601 PLACE_LOCATION str "C27R12.le_tile.le_guts.lp2.lut0"
attr inst ii0601 config_data str "1f11"
term dx [] ii0601|dx_net []
term f0 [] ii0594|dx_net []
term f1 [] ii0599|dx_net []
term f2 [] C33R10_mux0_ble1_out_0 []
term f3 [] C27R12_mux0_ble1_out_0 []
endinst
inst LUT4 ii0602
attr inst ii0602 PCK_LOCATION str "C27R12.lp0.lut0"
attr inst ii0602 PLACE_LOCATION str "C27R12.le_tile.le_guts.lp0.lut0"
attr inst ii0602 config_data str "0001"
term dx [] ii0602|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|qx_net []
endinst
inst LUT4 ii0603
attr inst ii0603 PCK_LOCATION str "C27R11.lp3.lut0"
attr inst ii0603 PLACE_LOCATION str "C27R11.le_tile.le_guts.lp3.lut0"
attr inst ii0603 config_data str "c5ca"
term dx [] ii0603|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|qx_net []
term f1 [] C33R10_mux0_ble1_out_0 []
term f2 [] ii0599|dx_net []
term f3 [] ii0602|dx_net []
endinst
inst LUT4 ii0604
attr inst ii0604 PCK_LOCATION str "C27R12.lp0.lut40"
attr inst ii0604 PLACE_LOCATION str "C27R12.le_tile.le_guts.lp0.lut40"
attr inst ii0604 config_data str "3300"
term dx [] ii0604|dx_net []
term f0 [] ii0602|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|qx_net []
endinst
inst LUT4 ii0605
attr inst ii0605 PCK_LOCATION str "C25R12.lp0.lut0"
attr inst ii0605 PLACE_LOCATION str "C25R12.le_tile.le_guts.lp0.lut0"
attr inst ii0605 config_data str "005a"
term dx [] ii0605|dx_net []
term f0 [] C33R10_mux0_ble1_out_0 []
term f1 [] C27R12_mux0_ble0_out_1 []
term f3 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|qx_net []
endinst
inst LUT4 ii0606
attr inst ii0606 PCK_LOCATION str "C25R12.lp1.lut0"
attr inst ii0606 PLACE_LOCATION str "C25R12.le_tile.le_guts.lp1.lut0"
attr inst ii0606 config_data str "0b04"
term dx [] ii0606|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]|qx_net []
term f1 [] C33R10_mux0_ble1_out_0 []
term f2 [] C27R12_mux0_ble0_out_1 []
term f3 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|qx_net []
endinst
inst LUT4 ii0607
attr inst ii0607 PCK_LOCATION str "C27R12.lp3.lut0"
attr inst ii0607 PLACE_LOCATION str "C27R12.le_tile.le_guts.lp3.lut0"
attr inst ii0607 config_data str "10ef"
term dx [] ii0607|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net []
term f1 [] C27R12_mux0_ble0_out_1 []
term f2 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|qx_net []
endinst
inst LUT4 ii0608
attr inst ii0608 PCK_LOCATION str "C23R12.lp0.lut0"
attr inst ii0608 PLACE_LOCATION str "C23R12.le_tile.le_guts.lp0.lut0"
attr inst ii0608 config_data str "0505"
term dx [] ii0608|dx_net []
term f1 [] ii0607|dx_net []
term f3 [] C33R10_mux0_ble1_out_0 []
endinst
inst LUT4 ii0609
attr inst ii0609 PCK_LOCATION str "C35R15.lp2.lut40"
attr inst ii0609 PLACE_LOCATION str "C35R15.le_tile.le_guts.lp2.lut40"
attr inst ii0609 config_data str "33bc"
term dx [] ii0609|dx_net []
term f0 [] C29R13_mux0_ble1_out_0 []
term f1 [] ii0592|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net []
endinst
inst LUT4 ii0610
attr inst ii0610 PCK_LOCATION str "C35R15.lp2.lut0"
attr inst ii0610 PLACE_LOCATION str "C35R15.le_tile.le_guts.lp2.lut0"
attr inst ii0610 config_data str "ff1c"
term dx [] ii0610|dx_net []
term f0 [] ii0592|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|qx_net []
term f2 [] C29R13_mux0_ble0_out_0 []
term f3 [] C35R15_mux0_ble1_out_0 []
endinst
inst LUT4 ii0611
attr inst ii0611 PCK_LOCATION str "C35R12.lp1.lut0"
attr inst ii0611 PLACE_LOCATION str "C35R12.le_tile.le_guts.lp1.lut0"
attr inst ii0611 config_data str "8080"
term dx [] ii0611|dx_net []
term f1 [] C35R15_mux0_ble2_out_0 []
term f2 [] ii0610|dx_net []
term f3 [] C35R12_mux0_ble0_out_0 []
endinst
inst LUT4 ii0612
attr inst ii0612 PCK_LOCATION str "C37R13.lp2.lut0"
attr inst ii0612 PLACE_LOCATION str "C37R13.le_tile.le_guts.lp2.lut0"
attr inst ii0612 config_data str "0bfc"
term dx [] ii0612|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net []
term f1 [] C29R13_mux0_ble1_out_0 []
term f2 [] ii0592|dx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net []
endinst
inst LUT4 ii0613
attr inst ii0613 PCK_LOCATION str "C37R11.lp0.lut0"
attr inst ii0613 PLACE_LOCATION str "C37R11.le_tile.le_guts.lp0.lut0"
attr inst ii0613 config_data str "ee44"
term dx [] ii0613|dx_net []
term f0 [] ii0599|dx_net []
term f2 [] ii0612|dx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net []
endinst
inst LUT4 ii0614
attr inst ii0614 PCK_LOCATION str "C35R10.lp0.lut40"
attr inst ii0614 PLACE_LOCATION str "C35R10.le_tile.le_guts.lp0.lut40"
attr inst ii0614 config_data str "4444"
term dx [] ii0614|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net []
endinst
inst LUT4 ii0615
attr inst ii0615 PCK_LOCATION str "C35R10.lp3.lut0"
attr inst ii0615 PLACE_LOCATION str "C35R10.le_tile.le_guts.lp3.lut0"
attr inst ii0615 config_data str "0020"
term dx [] ii0615|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net []
term f1 [] C35R10_mux0_ble0_out_0 []
term f2 [] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg|qx_net []
term f3 [] u_arm_u_soc|fp0_m_ahb_ready_net []
endinst
inst LUT4 ii0616
attr inst ii0616 PCK_LOCATION str "C37R13.lp2.lut40"
attr inst ii0616 PLACE_LOCATION str "C37R13.le_tile.le_guts.lp2.lut40"
attr inst ii0616 config_data str "1000"
term dx [] ii0616|dx_net []
term f0 [] C35R12_mux0_ble0_out_0 []
term f1 [] ii0591|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net []
endinst
inst LUT4 ii0617
attr inst ii0617 PCK_LOCATION str "C37R12.lp2.lut41"
attr inst ii0617 PLACE_LOCATION str "C37R12.le_tile.le_guts.lp2.lut41"
attr inst ii0617 config_data str "000f"
term dx [] ii0617|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|qx_net []
endinst
inst LUT4 ii0618
attr inst ii0618 PCK_LOCATION str "C35R11.lp0.lut41"
attr inst ii0618 PLACE_LOCATION str "C35R11.le_tile.le_guts.lp0.lut41"
attr inst ii0618 config_data str "0001"
term dx [] ii0618|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net []
endinst
inst LUT4 ii0619
attr inst ii0619 PCK_LOCATION str "C37R11.lp0.lut40"
attr inst ii0619 PLACE_LOCATION str "C37R11.le_tile.le_guts.lp0.lut40"
attr inst ii0619 config_data str "a8a8"
term dx [] ii0619|dx_net []
term f1 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|qx_net []
term f3 [] C35R11_mux0_ble0_out_1 []
endinst
inst LUT4 ii0620
attr inst ii0620 PCK_LOCATION str "C37R11.lp1.lut0"
attr inst ii0620 PLACE_LOCATION str "C37R11.le_tile.le_guts.lp1.lut0"
attr inst ii0620 config_data str "40f0"
term dx [] ii0620|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|qx_net []
term f1 [] C37R11_mux0_ble0_out_1 []
term f2 [] C37R12_mux0_ble2_out_0 []
term f3 [] C37R13_mux0_ble2_out_0 []
endinst
inst LUT4 ii0621
attr inst ii0621 PCK_LOCATION str "C35R9.lp1.lut40"
attr inst ii0621 PLACE_LOCATION str "C35R9.le_tile.le_guts.lp1.lut40"
attr inst ii0621 config_data str "bdbd"
term dx [] ii0621|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net []
endinst
inst LUT4 ii0622
attr inst ii0622 PCK_LOCATION str "C35R9.lp3.lut0"
attr inst ii0622 PLACE_LOCATION str "C35R9.le_tile.le_guts.lp3.lut0"
attr inst ii0622 config_data str "4c4c"
term dx [] ii0622|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net []
endinst
inst LUT4 ii0623
attr inst ii0623 PCK_LOCATION str "C35R9.lp2.lut0"
attr inst ii0623 PLACE_LOCATION str "C35R9.le_tile.le_guts.lp2.lut0"
attr inst ii0623 config_data str "af23"
term dx [] ii0623|dx_net []
term f0 [] u_arm_u_soc|fp0_m_ahb_ready_net []
term f1 [] u_arm_u_soc|fp0_m_ahb_resp_net []
term f2 [] ii0622|dx_net []
term f3 [] C35R9_mux0_ble1_out_0 []
endinst
inst LUT4 ii0624
attr inst ii0624 PCK_LOCATION str "C27R12.lp0.lut41"
attr inst ii0624 PLACE_LOCATION str "C27R12.le_tile.le_guts.lp0.lut41"
attr inst ii0624 config_data str "0001"
term dx [] ii0624|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|qx_net []
endinst
inst LUT4 ii0625
attr inst ii0625 PCK_LOCATION str "C27R11.lp0.lut40"
attr inst ii0625 PLACE_LOCATION str "C27R11.le_tile.le_guts.lp0.lut40"
attr inst ii0625 config_data str "0100"
term dx [] ii0625|dx_net []
term f0 [] C27R12_mux0_ble0_out_0 []
term f1 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|qx_net []
endinst
inst LUT4 ii0626
attr inst ii0626 PCK_LOCATION str "C27R11.lp1.lut0"
attr inst ii0626 PLACE_LOCATION str "C27R11.le_tile.le_guts.lp1.lut0"
attr inst ii0626 config_data str "a000"
term dx [] ii0626|dx_net []
term f0 [] u_arm_u_soc|fp0_m_ahb_ready_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|qx_net []
term f3 [] C27R11_mux0_ble0_out_0 []
endinst
inst LUT4 ii0627
attr inst ii0627 PCK_LOCATION str "C35R11.lp0.lut40"
attr inst ii0627 PLACE_LOCATION str "C35R11.le_tile.le_guts.lp0.lut40"
attr inst ii0627 config_data str "d010"
term dx [] ii0627|dx_net []
term f0 [] ii0626|dx_net []
term f1 [] ii0623|dx_net []
term f2 [] ii0588|dx_net []
term f3 [] ii0620|dx_net []
endinst
inst LUT4 ii0628
attr inst ii0628 PCK_LOCATION str "C35R11.lp1.lut0"
attr inst ii0628 PLACE_LOCATION str "C35R11.le_tile.le_guts.lp1.lut0"
attr inst ii0628 config_data str "5ddd"
term dx [] ii0628|dx_net []
term f0 [] ii0613|dx_net []
term f1 [] ii0611|dx_net []
term f2 [] ii0615|dx_net []
term f3 [] C35R11_mux0_ble0_out_0 []
endinst
inst LUT4 ii0629
attr inst ii0629 PCK_LOCATION str "C35R11.lp2.lut40"
attr inst ii0629 PLACE_LOCATION str "C35R11.le_tile.le_guts.lp2.lut40"
attr inst ii0629 config_data str "005f"
term dx [] ii0629|dx_net []
term f0 [] ii0626|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net []
term f3 [] u_arm_u_soc|fp0_m_ahb_resp_net []
endinst
inst LUT4 ii0630
attr inst ii0630 PCK_LOCATION str "C35R11.lp3.lut0"
attr inst ii0630 PLACE_LOCATION str "C35R11.le_tile.le_guts.lp3.lut0"
attr inst ii0630 config_data str "eecc"
term dx [] ii0630|dx_net []
term f0 [] ii0587|dx_net []
term f2 [] C33R10_mux0_ble1_out_0 []
term f3 [] C35R11_mux0_ble2_out_0 []
endinst
inst LUT4 ii0631
attr inst ii0631 PCK_LOCATION str "C35R10.lp1.lut0"
attr inst ii0631 PLACE_LOCATION str "C35R10.le_tile.le_guts.lp1.lut0"
attr inst ii0631 config_data str "80a0"
term dx [] ii0631|dx_net []
term f0 [] u_arm_u_soc|fp0_m_ahb_resp_net []
term f1 [] u_arm_u_soc|fp0_m_ahb_ready_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net []
term f3 [] C35R10_mux0_ble0_out_0 []
endinst
inst LUT4 ii0632
attr inst ii0632 PCK_LOCATION str "C35R11.lp0.lut0"
attr inst ii0632 PLACE_LOCATION str "C35R11.le_tile.le_guts.lp0.lut0"
attr inst ii0632 config_data str "1012"
term dx [] ii0632|dx_net []
term f0 [] C35R11_mux0_ble2_out_0 []
term f1 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net []
term f2 [] ii0631|dx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net []
endinst
inst LUT4 ii0633
attr inst ii0633 PCK_LOCATION str "C37R8.lp0.lut0"
attr inst ii0633 PLACE_LOCATION str "C37R8.le_tile.le_guts.lp0.lut0"
attr inst ii0633 config_data str "0300"
term dx [] ii0633|dx_net []
term f0 [] u_arm_u_soc|fp0_m_ahb_ready_net []
term f1 [] u_arm_u_soc|fp0_m_ahb_resp_net []
term f2 [] C35R9_mux0_ble1_out_0 []
endinst
inst LUT4 ii0634
attr inst ii0634 PCK_LOCATION str "C33R12.lp1.lut0"
attr inst ii0634 PLACE_LOCATION str "C33R12.le_tile.le_guts.lp1.lut0"
attr inst ii0634 config_data str "0010"
term dx [] ii0634|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_mx_done_r__reg|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net []
endinst
inst LUT4 ii0635
attr inst ii0635 PCK_LOCATION str "C37R12.lp1.lut41"
attr inst ii0635 PLACE_LOCATION str "C37R12.le_tile.le_guts.lp1.lut41"
attr inst ii0635 config_data str "0faa"
term dx [] ii0635|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|qx_net []
term f1 [] ii0631|dx_net []
term f3 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
endinst
inst LUT4 ii0636
attr inst ii0636 PCK_LOCATION str "C37R12.lp2.lut0"
attr inst ii0636 PLACE_LOCATION str "C37R12.le_tile.le_guts.lp2.lut0"
attr inst ii0636 config_data str "30aa"
term dx [] ii0636|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|qx_net []
term f1 [] C37R12_mux0_ble2_out_0 []
term f2 [] C37R13_mux0_ble2_out_0 []
term f3 [] C37R12_mux0_ble1_out_0 []
endinst
inst LUT4 ii0637
attr inst ii0637 PCK_LOCATION str "C37R14.lp0.lut0"
attr inst ii0637 PLACE_LOCATION str "C37R14.le_tile.le_guts.lp0.lut0"
attr inst ii0637 config_data str "0200"
term dx [] ii0637|dx_net []
term f0 [] ii0631|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|qx_net []
endinst
inst LUT4 ii0638
attr inst ii0638 PCK_LOCATION str "C37R12.lp0.lut0"
attr inst ii0638 PLACE_LOCATION str "C37R12.le_tile.le_guts.lp0.lut0"
attr inst ii0638 config_data str "ccc0"
term dx [] ii0638|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg|qx_net []
endinst
inst LUT4 ii0639
attr inst ii0639 PCK_LOCATION str "C39R12.lp3.lut0"
attr inst ii0639 PLACE_LOCATION str "C39R12.le_tile.le_guts.lp3.lut0"
attr inst ii0639 config_data str "88bb"
term dx [] ii0639|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|qx_net []
term f2 [] C33R10_mux0_ble1_out_0 []
term f3 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]|qx_net []
endinst
inst LUT4 ii0640
attr inst ii0640 PCK_LOCATION str "C27R13.lp0.lut0"
attr inst ii0640 PLACE_LOCATION str "C27R13.le_tile.le_guts.lp0.lut0"
attr inst ii0640 config_data str "8000"
term dx [] ii0640|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|qx_net []
endinst
inst LUT4 ii0641
attr inst ii0641 PCK_LOCATION str "C27R13.lp2.lut0"
attr inst ii0641 PLACE_LOCATION str "C27R13.le_tile.le_guts.lp2.lut0"
attr inst ii0641 config_data str "8000"
term dx [] ii0641|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|qx_net []
term f2 [] ii0640|dx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|qx_net []
endinst
inst LUT4 ii0642
attr inst ii0642 PCK_LOCATION str "C29R9.lp0.lut0"
attr inst ii0642 PLACE_LOCATION str "C29R9.le_tile.le_guts.lp0.lut0"
attr inst ii0642 config_data str "a888"
term dx [] ii0642|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|qx_net []
term f1 [] ii0641|dx_net []
term f2 [] C33R10_mux0_ble1_out_0 []
term f3 [] ii0589|dx_net []
endinst
inst LUT4 ii0643
attr inst ii0643 PCK_LOCATION str "C39R12.lp0.lut0"
attr inst ii0643 PLACE_LOCATION str "C39R12.le_tile.le_guts.lp0.lut0"
attr inst ii0643 config_data str "8000"
term dx [] ii0643|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|qx_net []
endinst
inst LUT4 ii0644
attr inst ii0644 PCK_LOCATION str "C39R12.lp0.lut41"
attr inst ii0644 PLACE_LOCATION str "C39R12.le_tile.le_guts.lp0.lut41"
attr inst ii0644 config_data str "8000"
term dx [] ii0644|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|qx_net []
endinst
inst LUT4 ii0645
attr inst ii0645 PCK_LOCATION str "C39R12.lp1.lut0"
attr inst ii0645 PLACE_LOCATION str "C39R12.le_tile.le_guts.lp1.lut0"
attr inst ii0645 config_data str "8000"
term dx [] ii0645|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|qx_net []
term f1 [] ii0643|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|qx_net []
term f3 [] C39R12_mux0_ble0_out_0 []
endinst
inst LUT4 ii0646
attr inst ii0646 PCK_LOCATION str "C39R14.lp0.lut0"
attr inst ii0646 PLACE_LOCATION str "C39R14.le_tile.le_guts.lp0.lut0"
attr inst ii0646 config_data str "f066"
term dx [] ii0646|dx_net []
term f0 [] C33R10_mux0_ble1_out_0 []
term f1 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]|qx_net []
term f2 [] ii0645|dx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net []
endinst
inst LUT4 ii0647
attr inst ii0647 PCK_LOCATION str "C39R10.lp0.lut41"
attr inst ii0647 PLACE_LOCATION str "C39R10.le_tile.le_guts.lp0.lut41"
attr inst ii0647 config_data str "1230"
term dx [] ii0647|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net []
term f2 [] C33R10_mux0_ble1_out_0 []
term f3 [] ii0645|dx_net []
endinst
inst LUT4 ii0648
attr inst ii0648 PCK_LOCATION str "C29R11.lp2.lut0"
attr inst ii0648 PLACE_LOCATION str "C29R11.le_tile.le_guts.lp2.lut0"
attr inst ii0648 config_data str "faf0"
term dx [] ii0648|dx_net []
term f0 [] C33R10_mux0_ble1_out_0 []
term f1 [] C39R10_mux0_ble0_out_1 []
term f3 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]|qx_net []
endinst
inst LUT4 ii0649
attr inst ii0649 PCK_LOCATION str "C39R13.lp2.lut40"
attr inst ii0649 PLACE_LOCATION str "C39R13.le_tile.le_guts.lp2.lut40"
attr inst ii0649 config_data str "6ccc"
term dx [] ii0649|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|qx_net []
term f3 [] ii0645|dx_net []
endinst
inst LUT4 ii0650
attr inst ii0650 PCK_LOCATION str "C39R13.lp3.lut0"
attr inst ii0650 PLACE_LOCATION str "C39R13.le_tile.le_guts.lp3.lut0"
attr inst ii0650 config_data str "ee22"
term dx [] ii0650|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]|qx_net []
term f2 [] C33R10_mux0_ble1_out_0 []
term f3 [] C39R13_mux0_ble2_out_0 []
endinst
inst LUT4 ii0651
attr inst ii0651 PCK_LOCATION str "C37R13.lp1.lut0"
attr inst ii0651 PLACE_LOCATION str "C37R13.le_tile.le_guts.lp1.lut0"
attr inst ii0651 config_data str "8000"
term dx [] ii0651|dx_net []
term f0 [] ii0645|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net []
endinst
inst LUT4 ii0652
attr inst ii0652 PCK_LOCATION str "C35R8.lp0.lut0"
attr inst ii0652 PLACE_LOCATION str "C35R8.le_tile.le_guts.lp0.lut0"
attr inst ii0652 config_data str "c5ca"
term dx [] ii0652|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|qx_net []
term f1 [] C33R10_mux0_ble1_out_0 []
term f2 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]|qx_net []
term f3 [] ii0651|dx_net []
endinst
inst LUT4 ii0653
attr inst ii0653 PCK_LOCATION str "C33R13.lp1.lut40"
attr inst ii0653 PLACE_LOCATION str "C33R13.le_tile.le_guts.lp1.lut40"
attr inst ii0653 config_data str "aa00"
term dx [] ii0653|dx_net []
term f0 [] ii0651|dx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|qx_net []
endinst
inst LUT4 ii0654
attr inst ii0654 PCK_LOCATION str "C33R13.lp2.lut0"
attr inst ii0654 PLACE_LOCATION str "C33R13.le_tile.le_guts.lp2.lut0"
attr inst ii0654 config_data str "f606"
term dx [] ii0654|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]|qx_net []
term f1 [] C33R10_mux0_ble1_out_0 []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|qx_net []
term f3 [] C33R13_mux0_ble1_out_0 []
endinst
inst LUT4 ii0655
attr inst ii0655 PCK_LOCATION str "C39R14.lp1.lut41"
attr inst ii0655 PLACE_LOCATION str "C39R14.le_tile.le_guts.lp1.lut41"
attr inst ii0655 config_data str "6aaa"
term dx [] ii0655|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|qx_net []
term f1 [] ii0651|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|qx_net []
endinst
inst LUT4 ii0656
attr inst ii0656 PCK_LOCATION str "C39R14.lp1.lut0"
attr inst ii0656 PLACE_LOCATION str "C39R14.le_tile.le_guts.lp1.lut0"
attr inst ii0656 config_data str "fa0a"
term dx [] ii0656|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]|qx_net []
term f1 [] C33R10_mux0_ble1_out_0 []
term f3 [] C39R14_mux0_ble1_out_0 []
endinst
inst LUT4 ii0657
attr inst ii0657 PCK_LOCATION str "C37R13.lp0.lut0"
attr inst ii0657 PLACE_LOCATION str "C37R13.le_tile.le_guts.lp0.lut0"
attr inst ii0657 config_data str "8000"
term dx [] ii0657|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|qx_net []
term f2 [] ii0651|dx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|qx_net []
endinst
inst LUT4 ii0658
attr inst ii0658 PCK_LOCATION str "C37R10.lp2.lut0"
attr inst ii0658 PLACE_LOCATION str "C37R10.le_tile.le_guts.lp2.lut0"
attr inst ii0658 config_data str "c5ca"
term dx [] ii0658|dx_net []
term f0 [] ii0657|dx_net []
term f1 [] C33R10_mux0_ble1_out_0 []
term f2 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|qx_net []
endinst
inst LUT4 ii0659
attr inst ii0659 PCK_LOCATION str "C33R11.lp1.lut40"
attr inst ii0659 PLACE_LOCATION str "C33R11.le_tile.le_guts.lp1.lut40"
attr inst ii0659 config_data str "8000"
term dx [] ii0659|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|qx_net []
endinst
inst LUT4 ii0660
attr inst ii0660 PCK_LOCATION str "C39R13.lp2.lut41"
attr inst ii0660 PLACE_LOCATION str "C39R13.le_tile.le_guts.lp2.lut41"
attr inst ii0660 config_data str "3fc0"
term dx [] ii0660|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|qx_net []
term f1 [] ii0651|dx_net []
term f2 [] C33R11_mux0_ble1_out_0 []
endinst
inst LUT4 ii0661
attr inst ii0661 PCK_LOCATION str "C39R13.lp2.lut0"
attr inst ii0661 PLACE_LOCATION str "C39R13.le_tile.le_guts.lp2.lut0"
attr inst ii0661 config_data str "e2e2"
term dx [] ii0661|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]|qx_net []
term f2 [] C33R10_mux0_ble1_out_0 []
term f3 [] C39R13_mux0_ble2_out_1 []
endinst
inst LUT4 ii0662
attr inst ii0662 PCK_LOCATION str "C33R11.lp2.lut0"
attr inst ii0662 PLACE_LOCATION str "C33R11.le_tile.le_guts.lp2.lut0"
attr inst ii0662 config_data str "9333"
term dx [] ii0662|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|qx_net []
term f1 [] ii0651|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|qx_net []
term f3 [] C33R11_mux0_ble1_out_0 []
endinst
inst LUT4 ii0663
attr inst ii0663 PCK_LOCATION str "C33R10.lp2.lut0"
attr inst ii0663 PLACE_LOCATION str "C33R10.le_tile.le_guts.lp2.lut0"
attr inst ii0663 config_data str "af05"
term dx [] ii0663|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]|qx_net []
term f1 [] ii0662|dx_net []
term f3 [] C33R10_mux0_ble1_out_0 []
endinst
inst LUT4 ii0664
attr inst ii0664 PCK_LOCATION str "C33R10.lp0.lut0"
attr inst ii0664 PLACE_LOCATION str "C33R10.le_tile.le_guts.lp0.lut0"
attr inst ii0664 config_data str "c000"
term dx [] ii0664|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|qx_net []
term f2 [] C33R11_mux0_ble1_out_0 []
endinst
inst LUT4 ii0665
attr inst ii0665 PCK_LOCATION str "C29R11.lp0.lut40"
attr inst ii0665 PLACE_LOCATION str "C29R11.le_tile.le_guts.lp0.lut40"
attr inst ii0665 config_data str "cc00"
term dx [] ii0665|dx_net []
term f0 [] ii0651|dx_net []
term f2 [] ii0664|dx_net []
endinst
inst LUT4 ii0666
attr inst ii0666 PCK_LOCATION str "C29R11.lp3.lut0"
attr inst ii0666 PLACE_LOCATION str "C29R11.le_tile.le_guts.lp3.lut0"
attr inst ii0666 config_data str "a3ac"
term dx [] ii0666|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|qx_net []
term f1 [] C33R10_mux0_ble1_out_0 []
term f2 [] C29R11_mux0_ble0_out_0 []
term f3 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]|qx_net []
endinst
inst LUT4 ii0667
attr inst ii0667 PCK_LOCATION str "C39R9.lp2.lut0"
attr inst ii0667 PLACE_LOCATION str "C39R9.le_tile.le_guts.lp2.lut0"
attr inst ii0667 config_data str "a3ac"
term dx [] ii0667|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|qx_net []
term f1 [] C33R10_mux0_ble1_out_0 []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]|qx_net []
endinst
inst LUT4 ii0668
attr inst ii0668 PCK_LOCATION str "C39R13.lp1.lut0"
attr inst ii0668 PLACE_LOCATION str "C39R13.le_tile.le_guts.lp1.lut0"
attr inst ii0668 config_data str "6ccc"
term dx [] ii0668|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|qx_net []
term f1 [] ii0664|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|qx_net []
term f3 [] ii0651|dx_net []
endinst
inst LUT4 ii0669
attr inst ii0669 PCK_LOCATION str "C39R14.lp2.lut0"
attr inst ii0669 PLACE_LOCATION str "C39R14.le_tile.le_guts.lp2.lut0"
attr inst ii0669 config_data str "fc30"
term dx [] ii0669|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]|qx_net []
term f1 [] ii0668|dx_net []
term f2 [] C33R10_mux0_ble1_out_0 []
endinst
inst LUT4 ii0670
attr inst ii0670 PCK_LOCATION str "C37R9.lp0.lut0"
attr inst ii0670 PLACE_LOCATION str "C37R9.le_tile.le_guts.lp0.lut0"
attr inst ii0670 config_data str "8000"
term dx [] ii0670|dx_net []
term f0 [] ii0664|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|qx_net []
term f3 [] ii0651|dx_net []
endinst
inst LUT4 ii0671
attr inst ii0671 PCK_LOCATION str "C39R10.lp0.lut0"
attr inst ii0671 PLACE_LOCATION str "C39R10.le_tile.le_guts.lp0.lut0"
attr inst ii0671 config_data str "d1e2"
term dx [] ii0671|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]|qx_net []
term f2 [] C33R10_mux0_ble1_out_0 []
term f3 [] ii0670|dx_net []
endinst
inst LUT4 ii0672
attr inst ii0672 PCK_LOCATION str "C39R9.lp1.lut0"
attr inst ii0672 PLACE_LOCATION str "C39R9.le_tile.le_guts.lp1.lut0"
attr inst ii0672 config_data str "66aa"
term dx [] ii0672|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net []
endinst
inst LUT4 ii0673
attr inst ii0673 PCK_LOCATION str "C39R10.lp2.lut0"
attr inst ii0673 PLACE_LOCATION str "C39R10.le_tile.le_guts.lp2.lut0"
attr inst ii0673 config_data str "cfc0"
term dx [] ii0673|dx_net []
term f0 [] ii0672|dx_net []
term f1 [] C33R10_mux0_ble1_out_0 []
term f2 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]|qx_net []
endinst
inst LUT4 ii0674
attr inst ii0674 PCK_LOCATION str "C43R13.lp0.lut0"
attr inst ii0674 PLACE_LOCATION str "C43R13.le_tile.le_guts.lp0.lut0"
attr inst ii0674 config_data str "6aaa"
term dx [] ii0674|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|qx_net []
endinst
inst LUT4 ii0675
attr inst ii0675 PCK_LOCATION str "C39R12.lp0.lut40"
attr inst ii0675 PLACE_LOCATION str "C39R12.le_tile.le_guts.lp0.lut40"
attr inst ii0675 config_data str "fa50"
term dx [] ii0675|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]|qx_net []
term f1 [] ii0674|dx_net []
term f3 [] C33R10_mux0_ble1_out_0 []
endinst
inst LUT4 ii0676
attr inst ii0676 PCK_LOCATION str "C37R10.lp3.lut0"
attr inst ii0676 PLACE_LOCATION str "C37R10.le_tile.le_guts.lp3.lut0"
attr inst ii0676 config_data str "d1e2"
term dx [] ii0676|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]|qx_net []
term f2 [] C33R10_mux0_ble1_out_0 []
term f3 [] C39R12_mux0_ble0_out_0 []
endinst
inst LUT4 ii0677
attr inst ii0677 PCK_LOCATION str "C39R12.lp1.lut41"
attr inst ii0677 PLACE_LOCATION str "C39R12.le_tile.le_guts.lp1.lut41"
attr inst ii0677 config_data str "66aa"
term dx [] ii0677|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|qx_net []
term f2 [] C39R12_mux0_ble0_out_0 []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|qx_net []
endinst
inst LUT4 ii0678
attr inst ii0678 PCK_LOCATION str "C39R12.lp2.lut0"
attr inst ii0678 PLACE_LOCATION str "C39R12.le_tile.le_guts.lp2.lut0"
attr inst ii0678 config_data str "e2e2"
term dx [] ii0678|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]|qx_net []
term f2 [] C33R10_mux0_ble1_out_0 []
term f3 [] C39R12_mux0_ble1_out_0 []
endinst
inst LUT4 ii0679
attr inst ii0679 PCK_LOCATION str "C39R10.lp1.lut41"
attr inst ii0679 PLACE_LOCATION str "C39R10.le_tile.le_guts.lp1.lut41"
attr inst ii0679 config_data str "6ccc"
term dx [] ii0679|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|qx_net []
term f1 [] C39R12_mux0_ble0_out_0 []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|qx_net []
endinst
inst LUT4 ii0680
attr inst ii0680 PCK_LOCATION str "C39R11.lp0.lut41"
attr inst ii0680 PLACE_LOCATION str "C39R11.le_tile.le_guts.lp0.lut41"
attr inst ii0680 config_data str "ccf0"
term dx [] ii0680|dx_net []
term f0 [] C33R10_mux0_ble1_out_0 []
term f1 [] C39R10_mux0_ble1_out_0 []
term f2 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]|qx_net []
endinst
inst LUT4 ii0681
attr inst ii0681 PCK_LOCATION str "C39R11.lp0.lut0"
attr inst ii0681 PLACE_LOCATION str "C39R11.le_tile.le_guts.lp0.lut0"
attr inst ii0681 config_data str "8000"
term dx [] ii0681|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|qx_net []
term f1 [] C39R12_mux0_ble0_out_0 []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|qx_net []
endinst
inst LUT4 ii0682
attr inst ii0682 PCK_LOCATION str "C39R11.lp2.lut0"
attr inst ii0682 PLACE_LOCATION str "C39R11.le_tile.le_guts.lp2.lut0"
attr inst ii0682 config_data str "8bb8"
term dx [] ii0682|dx_net []
term f0 [] ii0681|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net []
term f2 [] C33R10_mux0_ble1_out_0 []
term f3 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]|qx_net []
endinst
inst LUT4 ii0683
attr inst ii0683 PCK_LOCATION str "C39R10.lp0.lut40"
attr inst ii0683 PLACE_LOCATION str "C39R10.le_tile.le_guts.lp0.lut40"
attr inst ii0683 config_data str "5af0"
term dx [] ii0683|dx_net []
term f0 [] ii0681|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net []
endinst
inst LUT4 ii0684
attr inst ii0684 PCK_LOCATION str "C39R10.lp1.lut0"
attr inst ii0684 PLACE_LOCATION str "C39R10.le_tile.le_guts.lp1.lut0"
attr inst ii0684 config_data str "ccaa"
term dx [] ii0684|dx_net []
term f0 [] C33R10_mux0_ble1_out_0 []
term f2 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]|qx_net []
term f3 [] C39R10_mux0_ble0_out_0 []
endinst
inst LUT4 ii0685
attr inst ii0685 PCK_LOCATION str "C43R11.lp1.lut0"
attr inst ii0685 PLACE_LOCATION str "C43R11.le_tile.le_guts.lp1.lut0"
attr inst ii0685 config_data str "c000"
term dx [] ii0685|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|qx_net []
term f1 [] ii0681|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net []
endinst
inst LUT4 ii0686
attr inst ii0686 PCK_LOCATION str "C43R12.lp0.lut0"
attr inst ii0686 PLACE_LOCATION str "C43R12.le_tile.le_guts.lp0.lut0"
attr inst ii0686 config_data str "be14"
term dx [] ii0686|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|qx_net []
term f2 [] ii0685|dx_net []
term f3 [] C33R10_mux0_ble1_out_0 []
endinst
inst LUT4 ii0687
attr inst ii0687 PCK_LOCATION str "C25R13.lp1.lut0"
attr inst ii0687 PLACE_LOCATION str "C25R13.le_tile.le_guts.lp1.lut0"
attr inst ii0687 config_data str "b1b1"
term dx [] ii0687|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net []
term f3 [] C33R10_mux0_ble1_out_0 []
endinst
inst LUT4 ii0688
attr inst ii0688 PCK_LOCATION str "C27R9.lp0.lut0"
attr inst ii0688 PLACE_LOCATION str "C27R9.le_tile.le_guts.lp0.lut0"
attr inst ii0688 config_data str "de12"
term dx [] ii0688|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net []
term f2 [] C33R10_mux0_ble1_out_0 []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|qx_net []
endinst
inst LUT4 ii0689
attr inst ii0689 PCK_LOCATION str "C29R12.lp2.lut0"
attr inst ii0689 PLACE_LOCATION str "C29R12.le_tile.le_guts.lp2.lut0"
attr inst ii0689 config_data str "7788"
term dx [] ii0689|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|qx_net []
endinst
inst LUT4 ii0690
attr inst ii0690 PCK_LOCATION str "C29R12.lp1.lut0"
attr inst ii0690 PLACE_LOCATION str "C29R12.le_tile.le_guts.lp1.lut0"
attr inst ii0690 config_data str "aacc"
term dx [] ii0690|dx_net []
term f0 [] C33R10_mux0_ble1_out_0 []
term f2 [] ii0689|dx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|qx_net []
endinst
inst LUT4 ii0691
attr inst ii0691 PCK_LOCATION str "C25R13.lp0.lut0"
attr inst ii0691 PLACE_LOCATION str "C25R13.le_tile.le_guts.lp0.lut0"
attr inst ii0691 config_data str "6aaa"
term dx [] ii0691|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|qx_net []
endinst
inst LUT4 ii0692
attr inst ii0692 PCK_LOCATION str "C25R9.lp0.lut0"
attr inst ii0692 PLACE_LOCATION str "C25R9.le_tile.le_guts.lp0.lut0"
attr inst ii0692 config_data str "f3c0"
term dx [] ii0692|dx_net []
term f0 [] ii0691|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|qx_net []
term f2 [] C33R10_mux0_ble1_out_0 []
endinst
inst LUT4 ii0693
attr inst ii0693 PCK_LOCATION str "C27R10.lp0.lut0"
attr inst ii0693 PLACE_LOCATION str "C27R10.le_tile.le_guts.lp0.lut0"
attr inst ii0693 config_data str "cc5a"
term dx [] ii0693|dx_net []
term f0 [] C33R10_mux0_ble1_out_0 []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]|qx_net []
term f3 [] ii0640|dx_net []
endinst
inst LUT4 ii0694
attr inst ii0694 PCK_LOCATION str "C25R10.lp1.lut0"
attr inst ii0694 PLACE_LOCATION str "C25R10.le_tile.le_guts.lp1.lut0"
attr inst ii0694 config_data str "5aaa"
term dx [] ii0694|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|qx_net []
term f1 [] ii0640|dx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|qx_net []
endinst
inst LUT4 ii0695
attr inst ii0695 PCK_LOCATION str "C25R10.lp0.lut40"
attr inst ii0695 PLACE_LOCATION str "C25R10.le_tile.le_guts.lp0.lut40"
attr inst ii0695 config_data str "b8b8"
term dx [] ii0695|dx_net []
term f1 [] ii0694|dx_net []
term f2 [] C33R10_mux0_ble1_out_0 []
term f3 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net []
endinst
inst LUT4 ii0696
attr inst ii0696 PCK_LOCATION str "C27R10.lp1.lut0"
attr inst ii0696 PLACE_LOCATION str "C27R10.le_tile.le_guts.lp1.lut0"
attr inst ii0696 config_data str "6ccc"
term dx [] ii0696|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|qx_net []
term f1 [] ii0640|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|qx_net []
endinst
inst LUT4 ii0697
attr inst ii0697 PCK_LOCATION str "C27R10.lp2.lut0"
attr inst ii0697 PLACE_LOCATION str "C27R10.le_tile.le_guts.lp2.lut0"
attr inst ii0697 config_data str "fc30"
term dx [] ii0697|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]|qx_net []
term f1 [] ii0696|dx_net []
term f2 [] C33R10_mux0_ble1_out_0 []
endinst
inst LUT4 ii0698
attr inst ii0698 PCK_LOCATION str "C27R14.lp0.lut0"
attr inst ii0698 PLACE_LOCATION str "C27R14.le_tile.le_guts.lp0.lut0"
attr inst ii0698 config_data str "a3ac"
term dx [] ii0698|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|qx_net []
term f1 [] C33R10_mux0_ble1_out_0 []
term f2 [] ii0641|dx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]|qx_net []
endinst
inst LUT4 ii0699
attr inst ii0699 PCK_LOCATION str "C29R10.lp2.lut0"
attr inst ii0699 PLACE_LOCATION str "C29R10.le_tile.le_guts.lp2.lut0"
attr inst ii0699 config_data str "00fa"
term dx [] ii0699|dx_net []
term f0 [] C29R13_mux0_ble1_out_1 []
term f1 [] C33R10_mux0_ble1_out_0 []
term f3 [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]|qx_net []
endinst
inst LUT4 ii0700
attr inst ii0700 PCK_LOCATION str "C33R11.lp3.lut0"
attr inst ii0700 PLACE_LOCATION str "C33R11.le_tile.le_guts.lp3.lut0"
attr inst ii0700 config_data str "00fc"
term dx [] ii0700|dx_net []
term f0 [] ii0599|dx_net []
term f1 [] ii0594|dx_net []
term f2 [] C29R13_mux0_ble1_out_1 []
endinst
inst LUT4 ii0701
attr inst ii0701 PCK_LOCATION str "C33R11.lp0.lut0"
attr inst ii0701 PLACE_LOCATION str "C33R11.le_tile.le_guts.lp0.lut0"
attr inst ii0701 config_data str "0e0e"
term dx [] ii0701|dx_net []
term f1 [] ii0700|dx_net []
term f2 [] C33R10_mux0_ble1_out_0 []
term f3 [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]|qx_net []
endinst
inst LUT4 ii0702
attr inst ii0702 PCK_LOCATION str "C33R12.lp0.lut0"
attr inst ii0702 PLACE_LOCATION str "C33R12.le_tile.le_guts.lp0.lut0"
attr inst ii0702 config_data str "f5f0"
term dx [] ii0702|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]|qx_net []
term f1 [] ii0594|dx_net []
term f3 [] C33R10_mux0_ble1_out_0 []
endinst
inst LUT4 ii0703
attr inst ii0703 PCK_LOCATION str "C33R9.lp1.lut0"
attr inst ii0703 PLACE_LOCATION str "C33R9.le_tile.le_guts.lp1.lut0"
attr inst ii0703 config_data str "150f"
term dx [] ii0703|dx_net []
term f0 [] ii0587|dx_net []
term f1 [] u_arm_u_soc|fp0_m_ahb_resp_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net []
term f3 [] ii0626|dx_net []
endinst
inst LUT4 ii0704
attr inst ii0704 PCK_LOCATION str "C35R10.lp0.lut0"
attr inst ii0704 PLACE_LOCATION str "C35R10.le_tile.le_guts.lp0.lut0"
attr inst ii0704 config_data str "0202"
term dx [] ii0704|dx_net []
term f1 [] C27R11_mux0_ble0_out_0 []
term f2 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net []
term f3 [] ii0588|dx_net []
endinst
inst LUT4 ii0705
attr inst ii0705 PCK_LOCATION str "C33R9.lp2.lut0"
attr inst ii0705 PLACE_LOCATION str "C33R9.le_tile.le_guts.lp2.lut0"
attr inst ii0705 config_data str "0c08"
term dx [] ii0705|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]|qx_net []
term f1 [] C33R10_mux0_ble1_out_0 []
term f2 [] ii0703|dx_net []
term f3 [] ii0704|dx_net []
endinst
inst LUT4 ii0706
attr inst ii0706 PCK_LOCATION str "C33R9.lp0.lut0"
attr inst ii0706 PLACE_LOCATION str "C33R9.le_tile.le_guts.lp0.lut0"
attr inst ii0706 config_data str "fcec"
term dx [] ii0706|dx_net []
term f0 [] ii0704|dx_net []
term f1 [] ii0703|dx_net []
term f2 [] C33R10_mux0_ble1_out_0 []
term f3 [] u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]|qx_net []
endinst
inst LUT4 ii0707
attr inst ii0707 PCK_LOCATION str "C45R11.lp1.lut0"
attr inst ii0707 PLACE_LOCATION str "C45R11.le_tile.le_guts.lp1.lut0"
attr inst ii0707 config_data str "0a0a"
term dx [] ii0707|dx_net []
term f1 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg|qx_net []
endinst
inst LUT4 ii0708
attr inst ii0708 PCK_LOCATION str "C37R14.lp2.lut0"
attr inst ii0708 PLACE_LOCATION str "C37R14.le_tile.le_guts.lp2.lut0"
attr inst ii0708 config_data str "fc0c"
term dx [] ii0708|dx_net []
term f0 [] u_sdram_to_RGB_dma_addr__reg[10]|qx_net []
term f1 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|qx_net []
endinst
inst LUT4 ii0709
attr inst ii0709 PCK_LOCATION str "C33R14.lp3.lut0"
attr inst ii0709 PLACE_LOCATION str "C33R14.le_tile.le_guts.lp3.lut0"
attr inst ii0709 config_data str "eeee"
term dx [] ii0709|dx_net []
term f2 [] ii0631|dx_net []
term f3 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
endinst
inst LUT4 ii0710
attr inst ii0710 PCK_LOCATION str "C33R13.lp0.lut0"
attr inst ii0710 PLACE_LOCATION str "C33R13.le_tile.le_guts.lp0.lut0"
attr inst ii0710 config_data str "fc0c"
term dx [] ii0710|dx_net []
term f0 [] u_sdram_to_RGB_dma_addr__reg[11]|qx_net []
term f1 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|qx_net []
endinst
inst LUT4 ii0711
attr inst ii0711 PCK_LOCATION str "C33R14.lp0.lut0"
attr inst ii0711 PLACE_LOCATION str "C33R14.le_tile.le_guts.lp0.lut0"
attr inst ii0711 config_data str "cfc0"
term dx [] ii0711|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net []
term f1 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f2 [] u_sdram_to_RGB_dma_addr__reg[12]|qx_net []
endinst
inst LUT4 ii0712
attr inst ii0712 PCK_LOCATION str "C33R13.lp1.lut0"
attr inst ii0712 PLACE_LOCATION str "C33R13.le_tile.le_guts.lp1.lut0"
attr inst ii0712 config_data str "fc30"
term dx [] ii0712|dx_net []
term f0 [] u_sdram_to_RGB_dma_addr__reg[13]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|qx_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
endinst
inst LUT4 ii0713
attr inst ii0713 PCK_LOCATION str "C37R15.lp1.lut40"
attr inst ii0713 PLACE_LOCATION str "C37R15.le_tile.le_guts.lp1.lut40"
attr inst ii0713 config_data str "f3c0"
term dx [] ii0713|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|qx_net []
term f1 [] u_sdram_to_RGB_dma_addr__reg[14]|qx_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
endinst
inst LUT4 ii0714
attr inst ii0714 PCK_LOCATION str "C33R14.lp1.lut0"
attr inst ii0714 PLACE_LOCATION str "C33R14.le_tile.le_guts.lp1.lut0"
attr inst ii0714 config_data str "f3c0"
term dx [] ii0714|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|qx_net []
term f1 [] u_sdram_to_RGB_dma_addr__reg[15]|qx_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
endinst
inst LUT4 ii0715
attr inst ii0715 PCK_LOCATION str "C39R18.lp0.lut0"
attr inst ii0715 PLACE_LOCATION str "C39R18.le_tile.le_guts.lp0.lut0"
attr inst ii0715 config_data str "f3c0"
term dx [] ii0715|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|qx_net []
term f1 [] u_sdram_to_RGB_dma_addr__reg[16]|qx_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
endinst
inst LUT4 ii0716
attr inst ii0716 PCK_LOCATION str "C45R12.lp0.lut0"
attr inst ii0716 PLACE_LOCATION str "C45R12.le_tile.le_guts.lp0.lut0"
attr inst ii0716 config_data str "ee44"
term dx [] ii0716|dx_net []
term f0 [] u_sdram_to_RGB_dma_addr__reg[17]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net []
term f3 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
endinst
inst LUT4 ii0717
attr inst ii0717 PCK_LOCATION str "C37R15.lp3.lut0"
attr inst ii0717 PLACE_LOCATION str "C37R15.le_tile.le_guts.lp3.lut0"
attr inst ii0717 config_data str "f3c0"
term dx [] ii0717|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|qx_net []
term f1 [] u_sdram_to_RGB_dma_addr__reg[18]|qx_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
endinst
inst LUT4 ii0718
attr inst ii0718 PCK_LOCATION str "C43R15.lp0.lut0"
attr inst ii0718 PLACE_LOCATION str "C43R15.le_tile.le_guts.lp0.lut0"
attr inst ii0718 config_data str "ee22"
term dx [] ii0718|dx_net []
term f0 [] u_sdram_to_RGB_dma_addr__reg[19]|qx_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|qx_net []
endinst
inst LUT4 ii0719
attr inst ii0719 PCK_LOCATION str "C33R15.lp1.lut0"
attr inst ii0719 PLACE_LOCATION str "C33R15.le_tile.le_guts.lp1.lut0"
attr inst ii0719 config_data str "fa0a"
term dx [] ii0719|dx_net []
term f0 [] u_sdram_to_RGB_dma_addr__reg[20]|qx_net []
term f1 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net []
endinst
inst LUT4 ii0720
attr inst ii0720 PCK_LOCATION str "C37R15.lp1.lut0"
attr inst ii0720 PLACE_LOCATION str "C37R15.le_tile.le_guts.lp1.lut0"
attr inst ii0720 config_data str "aaf0"
term dx [] ii0720|dx_net []
term f0 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net []
term f3 [] u_sdram_to_RGB_dma_addr__reg[21]|qx_net []
endinst
inst LUT4 ii0721
attr inst ii0721 PCK_LOCATION str "C37R14.lp0.lut41"
attr inst ii0721 PLACE_LOCATION str "C37R14.le_tile.le_guts.lp0.lut41"
attr inst ii0721 config_data str "fa50"
term dx [] ii0721|dx_net []
term f0 [] u_sdram_to_RGB_dma_addr__reg[22]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|qx_net []
term f3 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
endinst
inst LUT4 ii0722
attr inst ii0722 PCK_LOCATION str "C33R16.lp0.lut0"
attr inst ii0722 PLACE_LOCATION str "C33R16.le_tile.le_guts.lp0.lut0"
attr inst ii0722 config_data str "bb88"
term dx [] ii0722|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|qx_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f3 [] u_sdram_to_RGB_dma_addr__reg[23]|qx_net []
endinst
inst LUT4 ii0723
attr inst ii0723 PCK_LOCATION str "C33R15.lp0.lut0"
attr inst ii0723 PLACE_LOCATION str "C33R15.le_tile.le_guts.lp0.lut0"
attr inst ii0723 config_data str "f0aa"
term dx [] ii0723|dx_net []
term f0 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f1 [] u_sdram_to_RGB_dma_addr__reg[24]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|qx_net []
endinst
inst LUT4 ii0724
attr inst ii0724 PCK_LOCATION str "C37R18.lp1.lut0"
attr inst ii0724 PLACE_LOCATION str "C37R18.le_tile.le_guts.lp1.lut0"
attr inst ii0724 config_data str "bb88"
term dx [] ii0724|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|qx_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f3 [] u_sdram_to_RGB_dma_addr__reg[25]|qx_net []
endinst
inst LUT4 ii0725
attr inst ii0725 PCK_LOCATION str "C37R15.lp0.lut40"
attr inst ii0725 PLACE_LOCATION str "C37R15.le_tile.le_guts.lp0.lut40"
attr inst ii0725 config_data str "fa0a"
term dx [] ii0725|dx_net []
term f0 [] u_sdram_to_RGB_dma_addr__reg[26]|qx_net []
term f1 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|qx_net []
endinst
inst LUT4 ii0726
attr inst ii0726 PCK_LOCATION str "C33R15.lp2.lut0"
attr inst ii0726 PLACE_LOCATION str "C33R15.le_tile.le_guts.lp2.lut0"
attr inst ii0726 config_data str "f3c0"
term dx [] ii0726|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|qx_net []
term f1 [] u_sdram_to_RGB_dma_addr__reg[27]|qx_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
endinst
inst LUT4 ii0727
attr inst ii0727 PCK_LOCATION str "C27R14.lp2.lut0"
attr inst ii0727 PLACE_LOCATION str "C27R14.le_tile.le_guts.lp2.lut0"
attr inst ii0727 config_data str "ee44"
term dx [] ii0727|dx_net []
term f0 [] u_sdram_to_RGB_dma_addr__reg[28]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|qx_net []
term f3 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
endinst
inst LUT4 ii0728
attr inst ii0728 PCK_LOCATION str "C29R15.lp0.lut0"
attr inst ii0728 PLACE_LOCATION str "C29R15.le_tile.le_guts.lp0.lut0"
attr inst ii0728 config_data str "b8b8"
term dx [] ii0728|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|qx_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f3 [] u_sdram_to_RGB_dma_addr__reg[29]|qx_net []
endinst
inst LUT4 ii0729
attr inst ii0729 PCK_LOCATION str "C27R15.lp0.lut41"
attr inst ii0729 PLACE_LOCATION str "C27R15.le_tile.le_guts.lp0.lut41"
attr inst ii0729 config_data str "b8b8"
term dx [] ii0729|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f3 [] u_sdram_to_RGB_dma_addr__reg[2]|qx_net []
endinst
inst LUT4 ii0730
attr inst ii0730 PCK_LOCATION str "C37R18.lp0.lut0"
attr inst ii0730 PLACE_LOCATION str "C37R18.le_tile.le_guts.lp0.lut0"
attr inst ii0730 config_data str "afa0"
term dx [] ii0730|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|qx_net []
term f1 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f3 [] u_sdram_to_RGB_dma_addr__reg[30]|qx_net []
endinst
inst LUT4 ii0731
attr inst ii0731 PCK_LOCATION str "C33R14.lp2.lut0"
attr inst ii0731 PLACE_LOCATION str "C33R14.le_tile.le_guts.lp2.lut0"
attr inst ii0731 config_data str "f3c0"
term dx [] ii0731|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|qx_net []
term f1 [] u_sdram_to_RGB_dma_addr__reg[31]|qx_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
endinst
inst LUT4 ii0732
attr inst ii0732 PCK_LOCATION str "C27R13.lp1.lut0"
attr inst ii0732 PLACE_LOCATION str "C27R13.le_tile.le_guts.lp1.lut0"
attr inst ii0732 config_data str "fc30"
term dx [] ii0732|dx_net []
term f0 [] u_sdram_to_RGB_dma_addr__reg[3]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|qx_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
endinst
inst LUT4 ii0733
attr inst ii0733 PCK_LOCATION str "C29R14.lp0.lut0"
attr inst ii0733 PLACE_LOCATION str "C29R14.le_tile.le_guts.lp0.lut0"
attr inst ii0733 config_data str "bb88"
term dx [] ii0733|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f3 [] u_sdram_to_RGB_dma_addr__reg[4]|qx_net []
endinst
inst LUT4 ii0734
attr inst ii0734 PCK_LOCATION str "C25R14.lp0.lut0"
attr inst ii0734 PLACE_LOCATION str "C25R14.le_tile.le_guts.lp0.lut0"
attr inst ii0734 config_data str "f3c0"
term dx [] ii0734|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|qx_net []
term f1 [] u_sdram_to_RGB_dma_addr__reg[5]|qx_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
endinst
inst LUT4 ii0735
attr inst ii0735 PCK_LOCATION str "C29R12.lp0.lut0"
attr inst ii0735 PLACE_LOCATION str "C29R12.le_tile.le_guts.lp0.lut0"
attr inst ii0735 config_data str "b8b8"
term dx [] ii0735|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|qx_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f3 [] u_sdram_to_RGB_dma_addr__reg[6]|qx_net []
endinst
inst LUT4 ii0736
attr inst ii0736 PCK_LOCATION str "C27R15.lp2.lut0"
attr inst ii0736 PLACE_LOCATION str "C27R15.le_tile.le_guts.lp2.lut0"
attr inst ii0736 config_data str "aaf0"
term dx [] ii0736|dx_net []
term f0 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|qx_net []
term f3 [] u_sdram_to_RGB_dma_addr__reg[7]|qx_net []
endinst
inst LUT4 ii0737
attr inst ii0737 PCK_LOCATION str "C29R13.lp3.lut0"
attr inst ii0737 PLACE_LOCATION str "C29R13.le_tile.le_guts.lp3.lut0"
attr inst ii0737 config_data str "fc0c"
term dx [] ii0737|dx_net []
term f0 [] u_sdram_to_RGB_dma_addr__reg[8]|qx_net []
term f1 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|qx_net []
endinst
inst LUT4 ii0738
attr inst ii0738 PCK_LOCATION str "C35R14.lp0.lut0"
attr inst ii0738 PLACE_LOCATION str "C35R14.le_tile.le_guts.lp0.lut0"
attr inst ii0738 config_data str "f3c0"
term dx [] ii0738|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|qx_net []
term f1 [] u_sdram_to_RGB_dma_addr__reg[9]|qx_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
endinst
inst LUT4 ii0739
attr inst ii0739 PCK_LOCATION str "C37R13.lp3.lut0"
attr inst ii0739 PLACE_LOCATION str "C37R13.le_tile.le_guts.lp3.lut0"
attr inst ii0739 config_data str "5500"
term dx [] ii0739|dx_net []
term f0 [] ii0631|dx_net []
term f3 [] C37R13_mux0_ble2_out_0 []
endinst
inst LUT4 ii0740
attr inst ii0740 PCK_LOCATION str "C35R15.lp3.lut0"
attr inst ii0740 PLACE_LOCATION str "C35R15.le_tile.le_guts.lp3.lut0"
attr inst ii0740 config_data str "8000"
term dx [] ii0740|dx_net []
term f0 [] ii0610|dx_net []
term f1 [] ii0739|dx_net []
term f2 [] C35R12_mux0_ble0_out_0 []
term f3 [] C35R15_mux0_ble2_out_0 []
endinst
inst LUT4 ii0741
attr inst ii0741 PCK_LOCATION str "C29R14.lp1.lut0"
attr inst ii0741 PLACE_LOCATION str "C29R14.le_tile.le_guts.lp1.lut0"
attr inst ii0741 config_data str "f2fa"
term dx [] ii0741|dx_net []
term f0 [] ii0740|dx_net []
term f1 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f2 [] ii0613|dx_net []
term f3 [] ii0612|dx_net []
endinst
inst LUT4 ii0742
attr inst ii0742 PCK_LOCATION str "C33R16.lp2.lut0"
attr inst ii0742 PLACE_LOCATION str "C33R16.le_tile.le_guts.lp2.lut0"
attr inst ii0742 config_data str "ffcc"
term dx [] ii0742|dx_net []
term f0 [] ii0739|dx_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
endinst
inst LUT4C ii0743
attr inst ii0743 PCK_LOCATION str "C35R13.lp0.lut40"
attr inst ii0743 PLACE_LOCATION str "C35R13.le_tile.le_guts.lp0.lut40"
attr inst ii0743 config_data str "33bc"
attr inst ii0743 is_byp_used str "false"
attr inst ii0743 is_ca_not_inv str "true"
attr inst ii0743 is_le_cin_below str "false"
attr inst ii0743 is_le_cin_inv str "false"
attr inst ii0743 le_skip_en str "false"
term ca [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net []
term ci [] sbid1_0_0_c_in []
term co [] ii0743|co_net []
term dx [] sbid1_0_0_dx0_out []
term f0 [] C29R13_mux0_ble1_out_0 []
term f1 [] ii0592|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net []
endinst
inst LUT4C ii0744
attr inst ii0744 PCK_LOCATION str "C35R13.lp1.lut40"
attr inst ii0744 PLACE_LOCATION str "C35R13.le_tile.le_guts.lp1.lut40"
attr inst ii0744 config_data str "7366"
attr inst ii0744 is_byp_used str "false"
attr inst ii0744 is_ca_not_inv str "true"
attr inst ii0744 is_le_cin_below str "false"
attr inst ii0744 is_le_cin_inv str "false"
attr inst ii0744 le_skip_en str "false"
term ca [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net []
term ci [] ii0743|co_net []
term co [] ii0744|co_net []
term dx [] sbid1_0_0_dx1_out []
term f0 [] ii0592|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net []
term f3 [] C29R13_mux0_ble1_out_0 []
term s [] ii0744|s_net []
endinst
inst LUT4C ii0745
attr inst ii0745 PCK_LOCATION str "C35R13.lp2.lut40"
attr inst ii0745 PLACE_LOCATION str "C35R13.le_tile.le_guts.lp2.lut40"
attr inst ii0745 config_data str "ff34"
attr inst ii0745 is_byp_used str "false"
attr inst ii0745 is_ca_not_inv str "true"
attr inst ii0745 is_le_cin_below str "false"
attr inst ii0745 is_le_cin_inv str "false"
attr inst ii0745 le_skip_en str "false"
term ca [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|qx_net []
term ci [] ii0744|co_net []
term co [] ii0745|co_net []
term dx [] sbid1_0_0_dx2_out []
term f0 [] ii0592|dx_net []
term f1 [] C29R13_mux0_ble0_out_0 []
term f2 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|qx_net []
term f3 [] C35R15_mux0_ble1_out_0 []
term s [] ii0745|s_net []
endinst
inst LUT4C ii0746
attr inst ii0746 PCK_LOCATION str "C35R13.lp3.lut40"
attr inst ii0746 PLACE_LOCATION str "C35R13.le_tile.le_guts.lp3.lut40"
attr inst ii0746 config_data str "cc33"
attr inst ii0746 is_byp_used str "false"
attr inst ii0746 is_ca_not_inv str "true"
attr inst ii0746 is_le_cin_below str "false"
attr inst ii0746 is_le_cin_inv str "false"
attr inst ii0746 le_skip_en str "false"
term ca [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net []
term ci [] ii0745|co_net []
term co [] ii0746|co_net []
term dx [] sbid1_0_0_dx3_out []
term f0 [] ii0599|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net []
term s [] ii0746|s_net []
endinst
inst LUT4C ii0747
attr inst ii0747 PCK_LOCATION str "C35R14.lp0.lut40"
attr inst ii0747 PLACE_LOCATION str "C35R14.le_tile.le_guts.lp0.lut40"
attr inst ii0747 config_data str "3333"
attr inst ii0747 is_byp_used str "false"
attr inst ii0747 is_ca_not_inv str "true"
attr inst ii0747 is_le_cin_below str "false"
attr inst ii0747 is_le_cin_inv str "false"
attr inst ii0747 le_skip_en str "false"
term ca [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|qx_net []
term ci [] sbid1_0_1_c_in []
term co [] ii0747|co_net []
term dx [] sbid1_0_1_dx0_out []
term f2 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|qx_net []
term s [] ii0747|s_net []
endinst
inst LUT4C ii0748
attr inst ii0748 PCK_LOCATION str "C35R14.lp1.lut40"
attr inst ii0748 PLACE_LOCATION str "C35R14.le_tile.le_guts.lp1.lut40"
attr inst ii0748 config_data str "3333"
attr inst ii0748 is_byp_used str "false"
attr inst ii0748 is_ca_not_inv str "true"
attr inst ii0748 is_le_cin_below str "false"
attr inst ii0748 is_le_cin_inv str "false"
attr inst ii0748 le_skip_en str "false"
term ca [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|qx_net []
term ci [] ii0747|co_net []
term co [] ii0748|co_net []
term dx [] sbid1_0_1_dx1_out []
term f2 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|qx_net []
term s [] ii0748|s_net []
endinst
inst LUT4C ii0749
attr inst ii0749 PCK_LOCATION str "C35R14.lp2.lut40"
attr inst ii0749 PLACE_LOCATION str "C35R14.le_tile.le_guts.lp2.lut40"
attr inst ii0749 config_data str "3333"
attr inst ii0749 is_byp_used str "false"
attr inst ii0749 is_ca_not_inv str "true"
attr inst ii0749 is_le_cin_below str "false"
attr inst ii0749 is_le_cin_inv str "false"
attr inst ii0749 le_skip_en str "false"
term ca [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|qx_net []
term ci [] ii0748|co_net []
term co [] ii0749|co_net []
term dx [] sbid1_0_1_dx2_out []
term f2 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|qx_net []
term s [] ii0749|s_net []
endinst
inst LUT4C ii0750
attr inst ii0750 PCK_LOCATION str "C35R14.lp3.lut40"
attr inst ii0750 PLACE_LOCATION str "C35R14.le_tile.le_guts.lp3.lut40"
attr inst ii0750 config_data str "3333"
attr inst ii0750 is_byp_used str "true"
attr inst ii0750 is_ca_not_inv str "false"
attr inst ii0750 is_le_cin_below str "false"
attr inst ii0750 is_le_cin_inv str "false"
attr inst ii0750 le_skip_en str "false"
term ca [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|qx_net []
term ci [] ii0749|co_net []
term dx [] sbid1_0_1_dx3_out []
term f2 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|qx_net []
term s [] ii0750|s_net []
endinst
inst LUT4 ii0761
attr inst ii0761 PCK_LOCATION str "C29R14.lp3.lut0"
attr inst ii0761 PLACE_LOCATION str "C29R14.le_tile.le_guts.lp3.lut0"
attr inst ii0761 config_data str "f2fa"
term dx [] ii0761|dx_net []
term f0 [] ii0613|dx_net []
term f1 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f2 [] ii0740|dx_net []
term f3 [] ii0744|s_net []
endinst
inst LUT4 ii0762
attr inst ii0762 PCK_LOCATION str "C35R11.lp2.lut0"
attr inst ii0762 PLACE_LOCATION str "C35R11.le_tile.le_guts.lp2.lut0"
attr inst ii0762 config_data str "ff2a"
term dx [] ii0762|dx_net []
term f0 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f1 [] ii0613|dx_net []
term f2 [] ii0740|dx_net []
term f3 [] ii0745|s_net []
endinst
inst LUT4 ii0763
attr inst ii0763 PCK_LOCATION str "C37R11.lp0.lut41"
attr inst ii0763 PLACE_LOCATION str "C37R11.le_tile.le_guts.lp0.lut41"
attr inst ii0763 config_data str "ff70"
term dx [] ii0763|dx_net []
term f0 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f1 [] ii0746|s_net []
term f2 [] ii0740|dx_net []
term f3 [] ii0613|dx_net []
endinst
inst LUT4 ii0764
attr inst ii0764 PCK_LOCATION str "C35R15.lp0.lut0"
attr inst ii0764 PLACE_LOCATION str "C35R15.le_tile.le_guts.lp0.lut0"
attr inst ii0764 config_data str "cfcc"
term dx [] ii0764|dx_net []
term f0 [] ii0747|s_net []
term f1 [] ii0740|dx_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
endinst
inst LUT4 ii0765
attr inst ii0765 PCK_LOCATION str "C35R15.lp0.lut41"
attr inst ii0765 PLACE_LOCATION str "C35R15.le_tile.le_guts.lp0.lut41"
attr inst ii0765 config_data str "ccfc"
term dx [] ii0765|dx_net []
term f0 [] ii0740|dx_net []
term f1 [] ii0748|s_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
endinst
inst LUT4 ii0766
attr inst ii0766 PCK_LOCATION str "C35R12.lp0.lut0"
attr inst ii0766 PLACE_LOCATION str "C35R12.le_tile.le_guts.lp0.lut0"
attr inst ii0766 config_data str "aeae"
term dx [] ii0766|dx_net []
term f1 [] ii0740|dx_net []
term f2 [] ii0749|s_net []
term f3 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
endinst
inst LUT4 ii0767
attr inst ii0767 PCK_LOCATION str "C35R12.lp0.lut41"
attr inst ii0767 PLACE_LOCATION str "C35R12.le_tile.le_guts.lp0.lut41"
attr inst ii0767 config_data str "afaa"
term dx [] ii0767|dx_net []
term f0 [] ii0750|s_net []
term f1 [] ii0740|dx_net []
term f3 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
endinst
inst M7S_IO_PCISG io_cell_clk_i_inst
attr inst io_cell_clk_i_inst PCK_LOCATION str "C0R9.u0_M7A_IO_PCISG"
attr inst io_cell_clk_i_inst PLACE_LOCATION str "C0R9.io_top.u0_bank2_mux.u0_bank2.u113.u0_M7A_IO_PCISG"
attr inst io_cell_clk_i_inst cfg_fclk_en uint 0
attr inst io_cell_clk_i_inst cfg_fclk_gate_sel uint 0
attr inst io_cell_clk_i_inst cfg_fclk_inv uint 0
attr inst io_cell_clk_i_inst cfg_id_rstn_en uint 0
attr inst io_cell_clk_i_inst cfg_id_sel net 1'b0
attr inst io_cell_clk_i_inst cfg_id_setn_en uint 0
attr inst io_cell_clk_i_inst cfg_nc net 4'h0
attr inst io_cell_clk_i_inst cfg_od_inv uint 0
attr inst io_cell_clk_i_inst cfg_od_rstn_en uint 0
attr inst io_cell_clk_i_inst cfg_od_sel net 2'h0
attr inst io_cell_clk_i_inst cfg_od_setn_en uint 0
attr inst io_cell_clk_i_inst cfg_oen_inv uint 0
attr inst io_cell_clk_i_inst cfg_oen_rstn_en uint 0
attr inst io_cell_clk_i_inst cfg_oen_sel net 2'h0
attr inst io_cell_clk_i_inst cfg_oen_setn_en uint 0
attr inst io_cell_clk_i_inst cfg_rstn_inv uint 0
attr inst io_cell_clk_i_inst cfg_setn_inv uint 0
attr inst io_cell_clk_i_inst cfg_userio_en uint 1
attr inst io_cell_clk_i_inst in_del uint 0
attr inst io_cell_clk_i_inst keep_cfg net 2'h0
attr inst io_cell_clk_i_inst ndr_cfg net 4'h0
attr inst io_cell_clk_i_inst ns_lv_cfg net 2'h0
attr inst io_cell_clk_i_inst ns_lv_fastestn net 1'b0
attr inst io_cell_clk_i_inst optional_function str ""
attr inst io_cell_clk_i_inst out_del uint 0
attr inst io_cell_clk_i_inst pdr_cfg net 4'h0
attr inst io_cell_clk_i_inst rx_dig_en_cfg uint 1
attr inst io_cell_clk_i_inst vpci_en net 1'b0
term PAD [] clk_i []
term id [] io_cell_clk_i_inst|id_q_net []
endinst
inst M7S_IO_LVDS io_cell_display_sel_inst
attr inst io_cell_display_sel_inst PCK_LOCATION str "C29R49.u0_M7A_IO_LVDS"
attr inst io_cell_display_sel_inst PLACE_LOCATION str "C29R49.io_top.u0_bank11_mux.u0_bank11.u385.u0_M7A_IO_LVDS"
attr inst io_cell_display_sel_inst cfg_algn_rsn_sel net 1'b0
attr inst io_cell_display_sel_inst cfg_clkout_sel_0 net 1'b0
attr inst io_cell_display_sel_inst cfg_clkout_sel_1 net 1'b0
attr inst io_cell_display_sel_inst cfg_d_en_0 net 1'b0
attr inst io_cell_display_sel_inst cfg_d_en_1 net 1'b0
attr inst io_cell_display_sel_inst cfg_eclk90_en_0 net 1'b0
attr inst io_cell_display_sel_inst cfg_eclk90_en_1 net 1'b0
attr inst io_cell_display_sel_inst cfg_eclk90_gate_sel_0 net 1'b0
attr inst io_cell_display_sel_inst cfg_eclk90_gate_sel_1 net 1'b0
attr inst io_cell_display_sel_inst cfg_eclk_en_0 net 1'b0
attr inst io_cell_display_sel_inst cfg_eclk_en_1 net 1'b0
attr inst io_cell_display_sel_inst cfg_eclk_gate_sel_0 net 1'b0
attr inst io_cell_display_sel_inst cfg_eclk_gate_sel_1 net 1'b0
attr inst io_cell_display_sel_inst cfg_fclk_en_0 net 1'b0
attr inst io_cell_display_sel_inst cfg_fclk_en_1 uint 0
attr inst io_cell_display_sel_inst cfg_gear_0 net 1'b0
attr inst io_cell_display_sel_inst cfg_gear_1 net 1'b0
attr inst io_cell_display_sel_inst cfg_gear_mode48 net 1'b0
attr inst io_cell_display_sel_inst cfg_gear_mode7 uint 1
attr inst io_cell_display_sel_inst cfg_id_rstn_en_0 net 1'b0
attr inst io_cell_display_sel_inst cfg_id_rstn_en_1 uint 0
attr inst io_cell_display_sel_inst cfg_id_sel_0 net 1'b0
attr inst io_cell_display_sel_inst cfg_id_sel_1 net 1'b0
attr inst io_cell_display_sel_inst cfg_id_setn_en_0 net 1'b0
attr inst io_cell_display_sel_inst cfg_id_setn_en_1 uint 0
attr inst io_cell_display_sel_inst cfg_nc net 4'h0
attr inst io_cell_display_sel_inst cfg_od_rstn_en_0 net 1'b0
attr inst io_cell_display_sel_inst cfg_od_rstn_en_1 uint 0
attr inst io_cell_display_sel_inst cfg_od_sel_0 net 2'h0
attr inst io_cell_display_sel_inst cfg_od_sel_1 net 2'h0
attr inst io_cell_display_sel_inst cfg_od_setn_en_0 net 1'b0
attr inst io_cell_display_sel_inst cfg_od_setn_en_1 uint 0
attr inst io_cell_display_sel_inst cfg_oen_inv_0 net 1'b0
attr inst io_cell_display_sel_inst cfg_oen_inv_1 uint 0
attr inst io_cell_display_sel_inst cfg_oen_rstn_en_0 net 1'b0
attr inst io_cell_display_sel_inst cfg_oen_rstn_en_1 uint 0
attr inst io_cell_display_sel_inst cfg_oen_sel_0 net 2'h0
attr inst io_cell_display_sel_inst cfg_oen_sel_1 net 2'h0
attr inst io_cell_display_sel_inst cfg_oen_setn_en_0 net 1'b0
attr inst io_cell_display_sel_inst cfg_oen_setn_en_1 uint 0
attr inst io_cell_display_sel_inst cfg_rstn_inv_0 net 1'b0
attr inst io_cell_display_sel_inst cfg_rstn_inv_1 uint 0
attr inst io_cell_display_sel_inst cfg_sclk_en_0 net 1'b0
attr inst io_cell_display_sel_inst cfg_sclk_en_1 net 1'b0
attr inst io_cell_display_sel_inst cfg_sclk_gate_sel_0 net 1'b0
attr inst io_cell_display_sel_inst cfg_sclk_gate_sel_1 uint 0
attr inst io_cell_display_sel_inst cfg_sclk_inv_0 net 1'b0
attr inst io_cell_display_sel_inst cfg_sclk_inv_1 uint 0
attr inst io_cell_display_sel_inst cfg_sclk_out_0 net 1'b0
attr inst io_cell_display_sel_inst cfg_sclk_out_1 net 1'b0
attr inst io_cell_display_sel_inst cfg_setn_inv_0 net 1'b0
attr inst io_cell_display_sel_inst cfg_setn_inv_1 uint 0
attr inst io_cell_display_sel_inst cfg_slave_en_0 net 1'b0
attr inst io_cell_display_sel_inst cfg_slave_en_1 net 1'b0
attr inst io_cell_display_sel_inst cfg_txd0_inv_0 net 1'b0
attr inst io_cell_display_sel_inst cfg_txd0_inv_1 uint 0
attr inst io_cell_display_sel_inst cfg_txd1_inv_0 net 1'b0
attr inst io_cell_display_sel_inst cfg_txd1_inv_1 net 1'b0
attr inst io_cell_display_sel_inst cfg_txd2_inv_0 net 1'b0
attr inst io_cell_display_sel_inst cfg_txd2_inv_1 net 1'b0
attr inst io_cell_display_sel_inst cfg_txd3_inv_0 net 1'b0
attr inst io_cell_display_sel_inst cfg_txd3_inv_1 net 1'b0
attr inst io_cell_display_sel_inst cfg_userio_en_0 net 1'b0
attr inst io_cell_display_sel_inst cfg_userio_en_1 uint 1
attr inst io_cell_display_sel_inst cml_tx_en_cfg net 1'b0
attr inst io_cell_display_sel_inst in_del_0 net 4'h0
attr inst io_cell_display_sel_inst in_del_1 uint 0
attr inst io_cell_display_sel_inst keep_cfg_0 net 2'h0
attr inst io_cell_display_sel_inst keep_cfg_1 net 2'h0
attr inst io_cell_display_sel_inst ldr_cfg net 4'h0
attr inst io_cell_display_sel_inst lvds_tx_en_cfg net 1'b0
attr inst io_cell_display_sel_inst ndr_cfg_0 net 4'h0
attr inst io_cell_display_sel_inst ndr_cfg_1 net 4'h0
attr inst io_cell_display_sel_inst ns_lv_cfg_0 net 2'h0
attr inst io_cell_display_sel_inst ns_lv_cfg_1 net 2'h0
attr inst io_cell_display_sel_inst ns_lv_fastestn_0 net 1'b0
attr inst io_cell_display_sel_inst ns_lv_fastestn_1 net 1'b0
attr inst io_cell_display_sel_inst optional_function str ""
attr inst io_cell_display_sel_inst out_del_0 net 4'h0
attr inst io_cell_display_sel_inst out_del_1 uint 0
attr inst io_cell_display_sel_inst pdr_cfg_0 net 4'h0
attr inst io_cell_display_sel_inst pdr_cfg_1 net 4'h0
attr inst io_cell_display_sel_inst rx_dig_en_cfg_0 net 1'b0
attr inst io_cell_display_sel_inst rx_dig_en_cfg_1 uint 1
attr inst io_cell_display_sel_inst rx_lvds_en_cfg net 1'b0
attr inst io_cell_display_sel_inst td_cfg net 4'h0
attr inst io_cell_display_sel_inst term_diff_en_cfg net 1'b0
term PAD1 [] display_sel []
term id_q_1 [0] io_cell_display_sel_inst|id_q_net []
endinst
inst M7S_IO_LVDS io_cell_rstn_i_inst
attr inst io_cell_rstn_i_inst PCK_LOCATION str "C33R49.u0_M7A_IO_LVDS"
attr inst io_cell_rstn_i_inst PLACE_LOCATION str "C33R49.io_top.u0_bank11_mux.u0_bank11.u375.u0_M7A_IO_LVDS"
attr inst io_cell_rstn_i_inst cfg_algn_rsn_sel net 1'b0
attr inst io_cell_rstn_i_inst cfg_clkout_sel_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_clkout_sel_1 net 1'b0
attr inst io_cell_rstn_i_inst cfg_d_en_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_d_en_1 net 1'b0
attr inst io_cell_rstn_i_inst cfg_eclk90_en_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_eclk90_en_1 net 1'b0
attr inst io_cell_rstn_i_inst cfg_eclk90_gate_sel_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_eclk90_gate_sel_1 net 1'b0
attr inst io_cell_rstn_i_inst cfg_eclk_en_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_eclk_en_1 net 1'b0
attr inst io_cell_rstn_i_inst cfg_eclk_gate_sel_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_eclk_gate_sel_1 net 1'b0
attr inst io_cell_rstn_i_inst cfg_fclk_en_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_fclk_en_1 uint 0
attr inst io_cell_rstn_i_inst cfg_gear_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_gear_1 net 1'b0
attr inst io_cell_rstn_i_inst cfg_gear_mode48 net 1'b0
attr inst io_cell_rstn_i_inst cfg_gear_mode7 uint 1
attr inst io_cell_rstn_i_inst cfg_id_rstn_en_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_id_rstn_en_1 uint 0
attr inst io_cell_rstn_i_inst cfg_id_sel_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_id_sel_1 net 1'b0
attr inst io_cell_rstn_i_inst cfg_id_setn_en_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_id_setn_en_1 uint 0
attr inst io_cell_rstn_i_inst cfg_nc net 4'h0
attr inst io_cell_rstn_i_inst cfg_od_rstn_en_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_od_rstn_en_1 uint 0
attr inst io_cell_rstn_i_inst cfg_od_sel_0 net 2'h0
attr inst io_cell_rstn_i_inst cfg_od_sel_1 net 2'h0
attr inst io_cell_rstn_i_inst cfg_od_setn_en_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_od_setn_en_1 uint 0
attr inst io_cell_rstn_i_inst cfg_oen_inv_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_oen_inv_1 uint 0
attr inst io_cell_rstn_i_inst cfg_oen_rstn_en_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_oen_rstn_en_1 uint 0
attr inst io_cell_rstn_i_inst cfg_oen_sel_0 net 2'h0
attr inst io_cell_rstn_i_inst cfg_oen_sel_1 net 2'h0
attr inst io_cell_rstn_i_inst cfg_oen_setn_en_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_oen_setn_en_1 uint 0
attr inst io_cell_rstn_i_inst cfg_rstn_inv_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_rstn_inv_1 uint 0
attr inst io_cell_rstn_i_inst cfg_sclk_en_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_sclk_en_1 net 1'b0
attr inst io_cell_rstn_i_inst cfg_sclk_gate_sel_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_sclk_gate_sel_1 uint 0
attr inst io_cell_rstn_i_inst cfg_sclk_inv_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_sclk_inv_1 uint 0
attr inst io_cell_rstn_i_inst cfg_sclk_out_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_sclk_out_1 net 1'b0
attr inst io_cell_rstn_i_inst cfg_setn_inv_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_setn_inv_1 uint 0
attr inst io_cell_rstn_i_inst cfg_slave_en_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_slave_en_1 net 1'b0
attr inst io_cell_rstn_i_inst cfg_txd0_inv_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_txd0_inv_1 uint 0
attr inst io_cell_rstn_i_inst cfg_txd1_inv_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_txd1_inv_1 net 1'b0
attr inst io_cell_rstn_i_inst cfg_txd2_inv_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_txd2_inv_1 net 1'b0
attr inst io_cell_rstn_i_inst cfg_txd3_inv_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_txd3_inv_1 net 1'b0
attr inst io_cell_rstn_i_inst cfg_userio_en_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_userio_en_1 uint 1
attr inst io_cell_rstn_i_inst cml_tx_en_cfg net 1'b0
attr inst io_cell_rstn_i_inst in_del_0 net 4'h0
attr inst io_cell_rstn_i_inst in_del_1 uint 0
attr inst io_cell_rstn_i_inst keep_cfg_0 net 2'h0
attr inst io_cell_rstn_i_inst keep_cfg_1 net 2'h0
attr inst io_cell_rstn_i_inst ldr_cfg net 4'h0
attr inst io_cell_rstn_i_inst lvds_tx_en_cfg net 1'b0
attr inst io_cell_rstn_i_inst ndr_cfg_0 net 4'h0
attr inst io_cell_rstn_i_inst ndr_cfg_1 net 4'h0
attr inst io_cell_rstn_i_inst ns_lv_cfg_0 net 2'h0
attr inst io_cell_rstn_i_inst ns_lv_cfg_1 net 2'h0
attr inst io_cell_rstn_i_inst ns_lv_fastestn_0 net 1'b0
attr inst io_cell_rstn_i_inst ns_lv_fastestn_1 net 1'b0
attr inst io_cell_rstn_i_inst optional_function str ""
attr inst io_cell_rstn_i_inst out_del_0 net 4'h0
attr inst io_cell_rstn_i_inst out_del_1 uint 0
attr inst io_cell_rstn_i_inst pdr_cfg_0 net 4'h0
attr inst io_cell_rstn_i_inst pdr_cfg_1 net 4'h0
attr inst io_cell_rstn_i_inst rx_dig_en_cfg_0 net 1'b0
attr inst io_cell_rstn_i_inst rx_dig_en_cfg_1 uint 1
attr inst io_cell_rstn_i_inst rx_lvds_en_cfg net 1'b0
attr inst io_cell_rstn_i_inst td_cfg net 4'h0
attr inst io_cell_rstn_i_inst term_diff_en_cfg net 1'b0
term PAD1 [] rstn_i []
term id_q_1 [0] io_cell_rstn_i_inst|id_q_net []
endinst
inst M7S_IO_LVDS io_cell_spi_miso_inst
attr inst io_cell_spi_miso_inst PCK_LOCATION str "C21R49.u0_M7A_IO_LVDS"
attr inst io_cell_spi_miso_inst PLACE_LOCATION str "C21R49.io_top.u0_bank12_mux.u0_bank12.u409.u0_M7A_IO_LVDS"
attr inst io_cell_spi_miso_inst cfg_algn_rsn_sel net 1'b0
attr inst io_cell_spi_miso_inst cfg_clkout_sel_0 net 1'b0
attr inst io_cell_spi_miso_inst cfg_clkout_sel_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_d_en_0 net 1'b0
attr inst io_cell_spi_miso_inst cfg_d_en_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_eclk90_en_0 net 1'b0
attr inst io_cell_spi_miso_inst cfg_eclk90_en_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_eclk90_gate_sel_0 net 1'b0
attr inst io_cell_spi_miso_inst cfg_eclk90_gate_sel_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_eclk_en_0 net 1'b0
attr inst io_cell_spi_miso_inst cfg_eclk_en_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_eclk_gate_sel_0 net 1'b0
attr inst io_cell_spi_miso_inst cfg_eclk_gate_sel_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_fclk_en_0 uint 0
attr inst io_cell_spi_miso_inst cfg_fclk_en_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_gear_0 net 1'b0
attr inst io_cell_spi_miso_inst cfg_gear_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_gear_mode48 net 1'b0
attr inst io_cell_spi_miso_inst cfg_gear_mode7 uint 1
attr inst io_cell_spi_miso_inst cfg_id_rstn_en_0 uint 0
attr inst io_cell_spi_miso_inst cfg_id_rstn_en_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_id_sel_0 net 1'b0
attr inst io_cell_spi_miso_inst cfg_id_sel_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_id_setn_en_0 uint 0
attr inst io_cell_spi_miso_inst cfg_id_setn_en_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_nc net 4'h0
attr inst io_cell_spi_miso_inst cfg_od_rstn_en_0 uint 0
attr inst io_cell_spi_miso_inst cfg_od_rstn_en_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_od_sel_0 net 2'h0
attr inst io_cell_spi_miso_inst cfg_od_sel_1 net 2'h0
attr inst io_cell_spi_miso_inst cfg_od_setn_en_0 uint 0
attr inst io_cell_spi_miso_inst cfg_od_setn_en_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_oen_inv_0 uint 0
attr inst io_cell_spi_miso_inst cfg_oen_inv_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_oen_rstn_en_0 uint 0
attr inst io_cell_spi_miso_inst cfg_oen_rstn_en_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_oen_sel_0 net 2'h0
attr inst io_cell_spi_miso_inst cfg_oen_sel_1 net 2'h0
attr inst io_cell_spi_miso_inst cfg_oen_setn_en_0 uint 0
attr inst io_cell_spi_miso_inst cfg_oen_setn_en_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_rstn_inv_0 uint 0
attr inst io_cell_spi_miso_inst cfg_rstn_inv_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_sclk_en_0 net 1'b0
attr inst io_cell_spi_miso_inst cfg_sclk_en_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_sclk_gate_sel_0 uint 0
attr inst io_cell_spi_miso_inst cfg_sclk_gate_sel_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_sclk_inv_0 uint 0
attr inst io_cell_spi_miso_inst cfg_sclk_inv_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_sclk_out_0 net 1'b0
attr inst io_cell_spi_miso_inst cfg_sclk_out_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_setn_inv_0 uint 0
attr inst io_cell_spi_miso_inst cfg_setn_inv_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_slave_en_0 net 1'b0
attr inst io_cell_spi_miso_inst cfg_slave_en_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_txd0_inv_0 uint 0
attr inst io_cell_spi_miso_inst cfg_txd0_inv_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_txd1_inv_0 net 1'b0
attr inst io_cell_spi_miso_inst cfg_txd1_inv_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_txd2_inv_0 net 1'b0
attr inst io_cell_spi_miso_inst cfg_txd2_inv_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_txd3_inv_0 net 1'b0
attr inst io_cell_spi_miso_inst cfg_txd3_inv_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_userio_en_0 uint 1
attr inst io_cell_spi_miso_inst cfg_userio_en_1 net 1'b0
attr inst io_cell_spi_miso_inst cml_tx_en_cfg net 1'b0
attr inst io_cell_spi_miso_inst in_del_0 uint 0
attr inst io_cell_spi_miso_inst in_del_1 net 4'h0
attr inst io_cell_spi_miso_inst keep_cfg_0 net 2'h0
attr inst io_cell_spi_miso_inst keep_cfg_1 net 2'h0
attr inst io_cell_spi_miso_inst ldr_cfg net 4'h0
attr inst io_cell_spi_miso_inst lvds_tx_en_cfg net 1'b0
attr inst io_cell_spi_miso_inst ndr_cfg_0 net 4'h0
attr inst io_cell_spi_miso_inst ndr_cfg_1 net 4'h0
attr inst io_cell_spi_miso_inst ns_lv_cfg_0 net 2'h0
attr inst io_cell_spi_miso_inst ns_lv_cfg_1 net 2'h0
attr inst io_cell_spi_miso_inst ns_lv_fastestn_0 net 1'b0
attr inst io_cell_spi_miso_inst ns_lv_fastestn_1 net 1'b0
attr inst io_cell_spi_miso_inst optional_function str ""
attr inst io_cell_spi_miso_inst out_del_0 uint 0
attr inst io_cell_spi_miso_inst out_del_1 net 4'h0
attr inst io_cell_spi_miso_inst pdr_cfg_0 net 4'h0
attr inst io_cell_spi_miso_inst pdr_cfg_1 net 4'h0
attr inst io_cell_spi_miso_inst rx_dig_en_cfg_0 uint 1
attr inst io_cell_spi_miso_inst rx_dig_en_cfg_1 net 1'b0
attr inst io_cell_spi_miso_inst rx_lvds_en_cfg net 1'b0
attr inst io_cell_spi_miso_inst td_cfg net 4'h0
attr inst io_cell_spi_miso_inst term_diff_en_cfg net 1'b0
term PAD0 [] spi_miso []
term id_q_0 [0] io_cell_spi_miso_inst|id_q_net []
endinst
inst M7S_IO_LVDS io_cell_spi_sck_inst
attr inst io_cell_spi_sck_inst PCK_LOCATION str "C23R49.u0_M7A_IO_LVDS"
attr inst io_cell_spi_sck_inst PLACE_LOCATION str "C23R49.io_top.u0_bank12_mux.u0_bank12.u403.u0_M7A_IO_LVDS"
attr inst io_cell_spi_sck_inst cfg_algn_rsn_sel net 1'b0
attr inst io_cell_spi_sck_inst cfg_clkout_sel_0 net 1'b0
attr inst io_cell_spi_sck_inst cfg_clkout_sel_1 net 1'b0
attr inst io_cell_spi_sck_inst cfg_d_en_0 uint 1
attr inst io_cell_spi_sck_inst cfg_d_en_1 uint 1
attr inst io_cell_spi_sck_inst cfg_eclk90_en_0 net 1'b0
attr inst io_cell_spi_sck_inst cfg_eclk90_en_1 net 1'b0
attr inst io_cell_spi_sck_inst cfg_eclk90_gate_sel_0 net 1'b0
attr inst io_cell_spi_sck_inst cfg_eclk90_gate_sel_1 net 1'b0
attr inst io_cell_spi_sck_inst cfg_eclk_en_0 net 1'b0
attr inst io_cell_spi_sck_inst cfg_eclk_en_1 net 1'b0
attr inst io_cell_spi_sck_inst cfg_eclk_gate_sel_0 net 1'b0
attr inst io_cell_spi_sck_inst cfg_eclk_gate_sel_1 net 1'b0
attr inst io_cell_spi_sck_inst cfg_fclk_en_0 uint 0
attr inst io_cell_spi_sck_inst cfg_fclk_en_1 uint 0
attr inst io_cell_spi_sck_inst cfg_gear_0 net 1'b0
attr inst io_cell_spi_sck_inst cfg_gear_1 net 1'b0
attr inst io_cell_spi_sck_inst cfg_gear_mode48 net 1'b0
attr inst io_cell_spi_sck_inst cfg_gear_mode7 uint 1
attr inst io_cell_spi_sck_inst cfg_id_rstn_en_0 uint 0
attr inst io_cell_spi_sck_inst cfg_id_rstn_en_1 uint 0
attr inst io_cell_spi_sck_inst cfg_id_sel_0 net 1'b0
attr inst io_cell_spi_sck_inst cfg_id_sel_1 net 1'b0
attr inst io_cell_spi_sck_inst cfg_id_setn_en_0 uint 0
attr inst io_cell_spi_sck_inst cfg_id_setn_en_1 uint 0
attr inst io_cell_spi_sck_inst cfg_nc net 4'h0
attr inst io_cell_spi_sck_inst cfg_od_rstn_en_0 uint 0
attr inst io_cell_spi_sck_inst cfg_od_rstn_en_1 uint 0
attr inst io_cell_spi_sck_inst cfg_od_sel_0 uint 2
attr inst io_cell_spi_sck_inst cfg_od_sel_1 uint 2
attr inst io_cell_spi_sck_inst cfg_od_setn_en_0 uint 0
attr inst io_cell_spi_sck_inst cfg_od_setn_en_1 uint 0
attr inst io_cell_spi_sck_inst cfg_oen_inv_0 uint 0
attr inst io_cell_spi_sck_inst cfg_oen_inv_1 uint 0
attr inst io_cell_spi_sck_inst cfg_oen_rstn_en_0 uint 0
attr inst io_cell_spi_sck_inst cfg_oen_rstn_en_1 uint 0
attr inst io_cell_spi_sck_inst cfg_oen_sel_0 uint 1
attr inst io_cell_spi_sck_inst cfg_oen_sel_1 uint 1
attr inst io_cell_spi_sck_inst cfg_oen_setn_en_0 uint 0
attr inst io_cell_spi_sck_inst cfg_oen_setn_en_1 uint 0
attr inst io_cell_spi_sck_inst cfg_rstn_inv_0 uint 0
attr inst io_cell_spi_sck_inst cfg_rstn_inv_1 uint 0
attr inst io_cell_spi_sck_inst cfg_sclk_en_0 net 1'b0
attr inst io_cell_spi_sck_inst cfg_sclk_en_1 net 1'b0
attr inst io_cell_spi_sck_inst cfg_sclk_gate_sel_0 uint 0
attr inst io_cell_spi_sck_inst cfg_sclk_gate_sel_1 uint 0
attr inst io_cell_spi_sck_inst cfg_sclk_inv_0 uint 0
attr inst io_cell_spi_sck_inst cfg_sclk_inv_1 uint 0
attr inst io_cell_spi_sck_inst cfg_sclk_out_0 net 1'b0
attr inst io_cell_spi_sck_inst cfg_sclk_out_1 net 1'b0
attr inst io_cell_spi_sck_inst cfg_setn_inv_0 uint 0
attr inst io_cell_spi_sck_inst cfg_setn_inv_1 uint 0
attr inst io_cell_spi_sck_inst cfg_slave_en_0 net 1'b0
attr inst io_cell_spi_sck_inst cfg_slave_en_1 net 1'b0
attr inst io_cell_spi_sck_inst cfg_txd0_inv_0 uint 0
attr inst io_cell_spi_sck_inst cfg_txd0_inv_1 uint 0
attr inst io_cell_spi_sck_inst cfg_txd1_inv_0 net 1'b0
attr inst io_cell_spi_sck_inst cfg_txd1_inv_1 net 1'b0
attr inst io_cell_spi_sck_inst cfg_txd2_inv_0 net 1'b0
attr inst io_cell_spi_sck_inst cfg_txd2_inv_1 net 1'b0
attr inst io_cell_spi_sck_inst cfg_txd3_inv_0 net 1'b0
attr inst io_cell_spi_sck_inst cfg_txd3_inv_1 net 1'b0
attr inst io_cell_spi_sck_inst cfg_userio_en_0 uint 1
attr inst io_cell_spi_sck_inst cfg_userio_en_1 uint 1
attr inst io_cell_spi_sck_inst cml_tx_en_cfg net 1'b0
attr inst io_cell_spi_sck_inst in_del_0 uint 0
attr inst io_cell_spi_sck_inst in_del_1 uint 0
attr inst io_cell_spi_sck_inst keep_cfg_0 net 2'h0
attr inst io_cell_spi_sck_inst keep_cfg_1 net 2'h0
attr inst io_cell_spi_sck_inst ldr_cfg net 4'h0
attr inst io_cell_spi_sck_inst lvds_tx_en_cfg net 1'b0
attr inst io_cell_spi_sck_inst ndr_cfg_0 uint 8
attr inst io_cell_spi_sck_inst ndr_cfg_1 uint 8
attr inst io_cell_spi_sck_inst ns_lv_cfg_0 uint 0
attr inst io_cell_spi_sck_inst ns_lv_cfg_1 uint 0
attr inst io_cell_spi_sck_inst ns_lv_fastestn_0 net 1'b0
attr inst io_cell_spi_sck_inst ns_lv_fastestn_1 net 1'b0
attr inst io_cell_spi_sck_inst optional_function str ""
attr inst io_cell_spi_sck_inst out_del_0 uint 0
attr inst io_cell_spi_sck_inst out_del_1 uint 0
attr inst io_cell_spi_sck_inst pdr_cfg_0 uint 8
attr inst io_cell_spi_sck_inst pdr_cfg_1 uint 8
attr inst io_cell_spi_sck_inst rx_dig_en_cfg_0 net 1'b0
attr inst io_cell_spi_sck_inst rx_dig_en_cfg_1 net 1'b0
attr inst io_cell_spi_sck_inst rx_lvds_en_cfg net 1'b0
attr inst io_cell_spi_sck_inst td_cfg net 4'h0
attr inst io_cell_spi_sck_inst term_diff_en_cfg net 1'b0
term PAD0 [] spi_mosi []
term PAD1 [] spi_sck []
term od_d_0 [0] u_arm_u_soc|spi0_mosi_net []
term od_d_1 [0] u_arm_u_soc|spi0_sck_net []
endinst
inst M7S_IO_LVDS io_cell_spi_ssn_inst
attr inst io_cell_spi_ssn_inst PCK_LOCATION str "C23R49.u0_M7A_IO_LVDS"
attr inst io_cell_spi_ssn_inst PLACE_LOCATION str "C23R49.io_top.u0_bank12_mux.u0_bank12.u401.u0_M7A_IO_LVDS"
attr inst io_cell_spi_ssn_inst cfg_algn_rsn_sel net 1'b0
attr inst io_cell_spi_ssn_inst cfg_clkout_sel_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_clkout_sel_1 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_d_en_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_d_en_1 uint 1
attr inst io_cell_spi_ssn_inst cfg_eclk90_en_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_eclk90_en_1 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_eclk90_gate_sel_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_eclk90_gate_sel_1 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_eclk_en_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_eclk_en_1 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_eclk_gate_sel_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_eclk_gate_sel_1 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_fclk_en_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_fclk_en_1 uint 0
attr inst io_cell_spi_ssn_inst cfg_gear_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_gear_1 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_gear_mode48 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_gear_mode7 uint 1
attr inst io_cell_spi_ssn_inst cfg_id_rstn_en_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_id_rstn_en_1 uint 0
attr inst io_cell_spi_ssn_inst cfg_id_sel_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_id_sel_1 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_id_setn_en_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_id_setn_en_1 uint 0
attr inst io_cell_spi_ssn_inst cfg_nc net 4'h0
attr inst io_cell_spi_ssn_inst cfg_od_rstn_en_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_od_rstn_en_1 uint 0
attr inst io_cell_spi_ssn_inst cfg_od_sel_0 net 2'h0
attr inst io_cell_spi_ssn_inst cfg_od_sel_1 uint 2
attr inst io_cell_spi_ssn_inst cfg_od_setn_en_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_od_setn_en_1 uint 0
attr inst io_cell_spi_ssn_inst cfg_oen_inv_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_oen_inv_1 uint 0
attr inst io_cell_spi_ssn_inst cfg_oen_rstn_en_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_oen_rstn_en_1 uint 0
attr inst io_cell_spi_ssn_inst cfg_oen_sel_0 net 2'h0
attr inst io_cell_spi_ssn_inst cfg_oen_sel_1 uint 1
attr inst io_cell_spi_ssn_inst cfg_oen_setn_en_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_oen_setn_en_1 uint 0
attr inst io_cell_spi_ssn_inst cfg_rstn_inv_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_rstn_inv_1 uint 0
attr inst io_cell_spi_ssn_inst cfg_sclk_en_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_sclk_en_1 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_sclk_gate_sel_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_sclk_gate_sel_1 uint 0
attr inst io_cell_spi_ssn_inst cfg_sclk_inv_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_sclk_inv_1 uint 0
attr inst io_cell_spi_ssn_inst cfg_sclk_out_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_sclk_out_1 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_setn_inv_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_setn_inv_1 uint 0
attr inst io_cell_spi_ssn_inst cfg_slave_en_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_slave_en_1 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_txd0_inv_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_txd0_inv_1 uint 0
attr inst io_cell_spi_ssn_inst cfg_txd1_inv_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_txd1_inv_1 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_txd2_inv_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_txd2_inv_1 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_txd3_inv_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_txd3_inv_1 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_userio_en_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_userio_en_1 uint 1
attr inst io_cell_spi_ssn_inst cml_tx_en_cfg net 1'b0
attr inst io_cell_spi_ssn_inst in_del_0 net 4'h0
attr inst io_cell_spi_ssn_inst in_del_1 uint 0
attr inst io_cell_spi_ssn_inst keep_cfg_0 net 2'h0
attr inst io_cell_spi_ssn_inst keep_cfg_1 net 2'h0
attr inst io_cell_spi_ssn_inst ldr_cfg net 4'h0
attr inst io_cell_spi_ssn_inst lvds_tx_en_cfg net 1'b0
attr inst io_cell_spi_ssn_inst ndr_cfg_0 net 4'h0
attr inst io_cell_spi_ssn_inst ndr_cfg_1 uint 8
attr inst io_cell_spi_ssn_inst ns_lv_cfg_0 net 2'h0
attr inst io_cell_spi_ssn_inst ns_lv_cfg_1 uint 0
attr inst io_cell_spi_ssn_inst ns_lv_fastestn_0 net 1'b0
attr inst io_cell_spi_ssn_inst ns_lv_fastestn_1 net 1'b0
attr inst io_cell_spi_ssn_inst optional_function str ""
attr inst io_cell_spi_ssn_inst out_del_0 net 4'h0
attr inst io_cell_spi_ssn_inst out_del_1 uint 0
attr inst io_cell_spi_ssn_inst pdr_cfg_0 net 4'h0
attr inst io_cell_spi_ssn_inst pdr_cfg_1 uint 8
attr inst io_cell_spi_ssn_inst rx_dig_en_cfg_0 net 1'b0
attr inst io_cell_spi_ssn_inst rx_dig_en_cfg_1 net 1'b0
attr inst io_cell_spi_ssn_inst rx_lvds_en_cfg net 1'b0
attr inst io_cell_spi_ssn_inst td_cfg net 4'h0
attr inst io_cell_spi_ssn_inst term_diff_en_cfg net 1'b0
term PAD1 [] spi_ssn []
term od_d_1 [0] u_arm_u_soc|spi0_ssn_net []
endinst
inst REGS rstn_final__reg
attr inst rstn_final__reg PCK_LOCATION str "C39R18.lp0.reg0"
attr inst rstn_final__reg PLACE_LOCATION str "C39R18.le_tile.le_guts.lp0.reg0"
attr inst rstn_final__reg ignore_shift str "true"
attr inst rstn_final__reg preset uint 0
attr inst rstn_final__reg shift_direct str "up"
attr inst rstn_final__reg use_reg_fdbk str "false"
term a_sr [] rstn_final__reg.sr_out []
term di [] VCC_0_inst|Y_net []
term mclk_b [] rstn_final__reg.mclk_out []
term qx [] rstn_final__reg|qx_net []
term sclk [] rstn_final__reg.sclk_out []
term shift [] rstn_final__reg.sh0 []
endinst
inst LBUF rstn_final__reg.lbuf
attr inst rstn_final__reg.lbuf PCK_LOCATION str "C39R18.lbuf"
attr inst rstn_final__reg.lbuf PLACE_LOCATION str "C39R18.le_tile.le_guts.lbuf"
attr inst rstn_final__reg.lbuf REG_CTL_CFG uint 8
attr inst rstn_final__reg.lbuf is_en_used str "false"
attr inst rstn_final__reg.lbuf is_le_clk_inv str "false"
attr inst rstn_final__reg.lbuf is_le_en_not_inv str "true"
attr inst rstn_final__reg.lbuf is_le_has_clk str "true"
attr inst rstn_final__reg.lbuf is_le_sh0_en_not_inv str "true"
attr inst rstn_final__reg.lbuf is_le_sh1_en_not_inv str "true"
attr inst rstn_final__reg.lbuf is_le_sr_inv str "true"
attr inst rstn_final__reg.lbuf le_lat_mode str "false"
attr inst rstn_final__reg.lbuf le_sh0_always_en str "false"
attr inst rstn_final__reg.lbuf le_sh1_always_en str "false"
attr inst rstn_final__reg.lbuf le_sync_mode str "false"
term a_sr [] rstn_final__reg.sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] rstn_final__reg.mclk_out []
term rc [0] rstn_final__reg.lbuf_rc [0]
term rc [1] rstn_final__reg.lbuf_rc [1]
term sclk [] rstn_final__reg.sclk_out []
term sh [0] rstn_final__reg.sh0 []
term sh [1] rstn_final__reg.lbuf_sh [0]
term sr [] ii0452|dx_net []
endinst
inst CFG_CARRY_SKIP_IN sbid1_0_0_csi_logic
attr inst sbid1_0_0_csi_logic PCK_LOCATION str "C35R13.carry_skip_in"
attr inst sbid1_0_0_csi_logic PLACE_LOCATION str "C35R13.le_tile.le_guts.carry_skip_in"
attr inst sbid1_0_0_csi_logic is_le_cin_below str "false"
attr inst sbid1_0_0_csi_logic is_le_cin_inv str "false"
attr inst sbid1_0_0_csi_logic le_skip_en str "false"
term c4_in [] sbid1_0_0_c4_in []
term c_in [] sbid1_0_0_c_in []
term c_skip4_in [] sbid1_0_0_c_skip4_in []
term c_skip8_in [] sbid1_0_0_c_skip8_in []
term mux_alt_cin [] GND_0_inst|Y_net []
term p4_in_b [] sbid1_0_0_p4_in_b []
term p8_in_b [] sbid1_0_0_p8_in_b []
term r4_in_b [] sbid1_0_0_r4_in_b []
endinst
inst CARRY_SKIP_OUT sbid1_0_0_cso_logic
attr inst sbid1_0_0_cso_logic PCK_LOCATION str "C35R13.carry_skip_out"
attr inst sbid1_0_0_cso_logic PLACE_LOCATION str "C35R13.le_tile.le_guts.carry_skip_out"
attr inst sbid1_0_0_cso_logic is_le_cin_below str "false"
attr inst sbid1_0_0_cso_logic le_skip_en str "false"
term p0b [] sbid1_0_0_dx0_out []
term p1b [] sbid1_0_0_dx1_out []
term p2b [] sbid1_0_0_dx2_out []
term p3b [] sbid1_0_0_dx3_out []
term p4_in_b [] sbid1_0_0_p4_in_b []
term p4_out_b [] sbid1_0_0_p4_out_b []
term p8_out_b [] sbid1_0_0_p8_out_b []
term r4_out_b [] sbid1_0_0_r4_out_b []
endinst
inst CFG_CARRY_SKIP_IN sbid1_0_1_csi_logic
attr inst sbid1_0_1_csi_logic PCK_LOCATION str "C35R14.carry_skip_in"
attr inst sbid1_0_1_csi_logic PLACE_LOCATION str "C35R14.le_tile.le_guts.carry_skip_in"
attr inst sbid1_0_1_csi_logic is_le_cin_below str "true"
attr inst sbid1_0_1_csi_logic is_le_cin_inv str "false"
attr inst sbid1_0_1_csi_logic le_skip_en str "true"
term c4_in [] ii0746|co_net []
term c_in [] sbid1_0_1_c_in []
term c_skip4_in [] sbid1_0_0_c_in []
term c_skip8_in [] sbid1_0_1_c_skip8_in []
term mux_alt_cin [] sbid1_0_1_mux_alt_cin []
term p4_in_b [] sbid1_0_0_p4_out_b []
term p8_in_b [] sbid1_0_0_p8_out_b []
term r4_in_b [] sbid1_0_0_r4_out_b []
endinst
inst M7S_DLL u_arm_dll_u0
attr inst u_arm_dll_u0 PCK_LOCATION str "C53R1.dll"
attr inst u_arm_dll_u0 PLACE_LOCATION str "C53R1.gclk_ctrl_c2r1.dll"
attr inst u_arm_dll_u0 cfg_dllpd_sel uint 1
attr inst u_arm_dll_u0 cfg_dllphase0_ctrl uint 0
attr inst u_arm_dll_u0 cfg_mrst_sel uint 0
attr inst u_arm_dll_u0 dll_atest_en uint 0
attr inst u_arm_dll_u0 dll_atest_sel uint 0
attr inst u_arm_dll_u0 dll_bk uint 0
attr inst u_arm_dll_u0 dll_bypass uint 0
attr inst u_arm_dll_u0 dll_cpsel uint 1
attr inst u_arm_dll_u0 dll_dtest_en uint 0
attr inst u_arm_dll_u0 dll_dtest_sel uint 0
attr inst u_arm_dll_u0 dll_fle_en uint 1
attr inst u_arm_dll_u0 dll_force_lock uint 0
attr inst u_arm_dll_u0 dll_ibufsel uint 2
attr inst u_arm_dll_u0 dll_ldrange uint 1
attr inst u_arm_dll_u0 dll_lfm uint 1
attr inst u_arm_dll_u0 dll_mfb0_trm uint 0
attr inst u_arm_dll_u0 dll_mfb16_trm uint 0
attr inst u_arm_dll_u0 dll_msel0 uint 0
attr inst u_arm_dll_u0 dll_msel1 uint 4
attr inst u_arm_dll_u0 dll_msel2 uint 8
attr inst u_arm_dll_u0 dll_msel3 uint 11
attr inst u_arm_dll_u0 dll_sel str "2"
attr inst u_arm_dll_u0 dyn_dll_pwrdown uint 0
attr inst u_arm_dll_u0 dyn_dll_rst uint 0
term clkin [] u_pll_pll_u0|clkout0_net []
term clkout0 [] u_arm_dll_u0|clkout0_net []
endinst
inst M7S_SOC u_arm_u_soc
attr inst u_arm_u_soc PCK_LOCATION str "C53R4.M7S_SOC"
attr inst u_arm_u_soc PLACE_LOCATION str "C53R4.M7S_SOC"
attr inst u_arm_u_soc on_chip_ddr_ctrl_mode str ""
attr inst u_arm_u_soc on_chip_eth_mode str ""
attr inst u_arm_u_soc program_file str "lcd_demo_m7.hex"
attr inst u_arm_u_soc use_arm uint 1
attr inst u_arm_u_soc use_arm_nmi uint 0
attr inst u_arm_u_soc use_clk_arm uint 1
attr inst u_arm_u_soc use_on_chip_adc uint 0
attr inst u_arm_u_soc use_on_chip_ddr_ctrl uint 1
attr inst u_arm_u_soc use_on_chip_eth uint 0
attr inst u_arm_u_soc use_on_chip_usb uint 0
attr inst u_arm_u_soc use_pbus0 uint 1
attr inst u_arm_u_soc use_pbus1 uint 0
attr inst u_arm_u_soc use_uart_io uint 1
term c2r1_dll_clk [] u_arm_dll_u0|clkout0_net []
term clk_ahb_fp0 [] u_pll_pll_u0|clkout1_net []
term fp0_m_ahb_addr [0] GND_0_inst|Y_net []
term fp0_m_ahb_addr [10] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|qx_net []
term fp0_m_ahb_addr [11] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|qx_net []
term fp0_m_ahb_addr [12] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net []
term fp0_m_ahb_addr [13] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|qx_net []
term fp0_m_ahb_addr [14] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|qx_net []
term fp0_m_ahb_addr [15] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|qx_net []
term fp0_m_ahb_addr [16] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|qx_net []
term fp0_m_ahb_addr [17] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net []
term fp0_m_ahb_addr [18] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|qx_net []
term fp0_m_ahb_addr [19] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|qx_net []
term fp0_m_ahb_addr [1] GND_0_inst|Y_net []
term fp0_m_ahb_addr [20] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net []
term fp0_m_ahb_addr [21] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net []
term fp0_m_ahb_addr [22] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|qx_net []
term fp0_m_ahb_addr [23] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|qx_net []
term fp0_m_ahb_addr [24] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|qx_net []
term fp0_m_ahb_addr [25] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|qx_net []
term fp0_m_ahb_addr [26] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|qx_net []
term fp0_m_ahb_addr [27] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|qx_net []
term fp0_m_ahb_addr [28] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|qx_net []
term fp0_m_ahb_addr [29] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|qx_net []
term fp0_m_ahb_addr [2] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net []
term fp0_m_ahb_addr [30] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|qx_net []
term fp0_m_ahb_addr [31] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|qx_net []
term fp0_m_ahb_addr [3] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|qx_net []
term fp0_m_ahb_addr [4] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net []
term fp0_m_ahb_addr [5] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|qx_net []
term fp0_m_ahb_addr [6] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|qx_net []
term fp0_m_ahb_addr [7] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|qx_net []
term fp0_m_ahb_addr [8] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|qx_net []
term fp0_m_ahb_addr [9] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|qx_net []
term fp0_m_ahb_burst [0] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]|qx_net []
term fp0_m_ahb_burst [1] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]|qx_net []
term fp0_m_ahb_burst [2] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]|qx_net []
term fp0_m_ahb_mastlock [] GND_0_inst|Y_net []
term fp0_m_ahb_prot [0] VCC_0_inst|Y_net []
term fp0_m_ahb_prot [1] GND_0_inst|Y_net []
term fp0_m_ahb_prot [2] GND_0_inst|Y_net []
term fp0_m_ahb_prot [3] GND_0_inst|Y_net []
term fp0_m_ahb_rdata [0] u_arm_u_soc|fp0_m_ahb_rdata[0]_net []
term fp0_m_ahb_rdata [10] u_arm_u_soc|fp0_m_ahb_rdata[10]_net []
term fp0_m_ahb_rdata [11] u_arm_u_soc|fp0_m_ahb_rdata[11]_net []
term fp0_m_ahb_rdata [12] u_arm_u_soc|fp0_m_ahb_rdata[12]_net []
term fp0_m_ahb_rdata [13] u_arm_u_soc|fp0_m_ahb_rdata[13]_net []
term fp0_m_ahb_rdata [14] u_arm_u_soc|fp0_m_ahb_rdata[14]_net []
term fp0_m_ahb_rdata [15] u_arm_u_soc|fp0_m_ahb_rdata[15]_net []
term fp0_m_ahb_rdata [16] u_arm_u_soc|fp0_m_ahb_rdata[16]_net []
term fp0_m_ahb_rdata [17] u_arm_u_soc|fp0_m_ahb_rdata[17]_net []
term fp0_m_ahb_rdata [18] u_arm_u_soc|fp0_m_ahb_rdata[18]_net []
term fp0_m_ahb_rdata [19] u_arm_u_soc|fp0_m_ahb_rdata[19]_net []
term fp0_m_ahb_rdata [1] u_arm_u_soc|fp0_m_ahb_rdata[1]_net []
term fp0_m_ahb_rdata [20] u_arm_u_soc|fp0_m_ahb_rdata[20]_net []
term fp0_m_ahb_rdata [21] u_arm_u_soc|fp0_m_ahb_rdata[21]_net []
term fp0_m_ahb_rdata [22] u_arm_u_soc|fp0_m_ahb_rdata[22]_net []
term fp0_m_ahb_rdata [23] u_arm_u_soc|fp0_m_ahb_rdata[23]_net []
term fp0_m_ahb_rdata [24] u_arm_u_soc|fp0_m_ahb_rdata[24]_net []
term fp0_m_ahb_rdata [25] u_arm_u_soc|fp0_m_ahb_rdata[25]_net []
term fp0_m_ahb_rdata [26] u_arm_u_soc|fp0_m_ahb_rdata[26]_net []
term fp0_m_ahb_rdata [27] u_arm_u_soc|fp0_m_ahb_rdata[27]_net []
term fp0_m_ahb_rdata [28] u_arm_u_soc|fp0_m_ahb_rdata[28]_net []
term fp0_m_ahb_rdata [29] u_arm_u_soc|fp0_m_ahb_rdata[29]_net []
term fp0_m_ahb_rdata [2] u_arm_u_soc|fp0_m_ahb_rdata[2]_net []
term fp0_m_ahb_rdata [30] u_arm_u_soc|fp0_m_ahb_rdata[30]_net []
term fp0_m_ahb_rdata [31] u_arm_u_soc|fp0_m_ahb_rdata[31]_net []
term fp0_m_ahb_rdata [3] u_arm_u_soc|fp0_m_ahb_rdata[3]_net []
term fp0_m_ahb_rdata [4] u_arm_u_soc|fp0_m_ahb_rdata[4]_net []
term fp0_m_ahb_rdata [5] u_arm_u_soc|fp0_m_ahb_rdata[5]_net []
term fp0_m_ahb_rdata [6] u_arm_u_soc|fp0_m_ahb_rdata[6]_net []
term fp0_m_ahb_rdata [7] u_arm_u_soc|fp0_m_ahb_rdata[7]_net []
term fp0_m_ahb_rdata [8] u_arm_u_soc|fp0_m_ahb_rdata[8]_net []
term fp0_m_ahb_rdata [9] u_arm_u_soc|fp0_m_ahb_rdata[9]_net []
term fp0_m_ahb_ready [] u_arm_u_soc|fp0_m_ahb_ready_net []
term fp0_m_ahb_resp [] u_arm_u_soc|fp0_m_ahb_resp_net []
term fp0_m_ahb_size [0] GND_0_inst|Y_net []
term fp0_m_ahb_size [1] VCC_0_inst|Y_net []
term fp0_m_ahb_size [2] GND_0_inst|Y_net []
term fp0_m_ahb_trans [0] u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]|qx_net []
term fp0_m_ahb_trans [1] u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]|qx_net []
term fp0_m_ahb_wdata [0] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]|qx_net []
term fp0_m_ahb_wdata [10] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]|qx_net []
term fp0_m_ahb_wdata [11] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]|qx_net []
term fp0_m_ahb_wdata [12] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]|qx_net []
term fp0_m_ahb_wdata [13] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]|qx_net []
term fp0_m_ahb_wdata [14] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]|qx_net []
term fp0_m_ahb_wdata [15] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]|qx_net []
term fp0_m_ahb_wdata [16] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]|qx_net []
term fp0_m_ahb_wdata [17] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]|qx_net []
term fp0_m_ahb_wdata [18] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]|qx_net []
term fp0_m_ahb_wdata [19] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]|qx_net []
term fp0_m_ahb_wdata [1] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]|qx_net []
term fp0_m_ahb_wdata [20] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]|qx_net []
term fp0_m_ahb_wdata [21] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]|qx_net []
term fp0_m_ahb_wdata [22] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]|qx_net []
term fp0_m_ahb_wdata [23] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]|qx_net []
term fp0_m_ahb_wdata [24] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]|qx_net []
term fp0_m_ahb_wdata [25] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]|qx_net []
term fp0_m_ahb_wdata [26] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]|qx_net []
term fp0_m_ahb_wdata [27] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]|qx_net []
term fp0_m_ahb_wdata [28] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]|qx_net []
term fp0_m_ahb_wdata [29] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]|qx_net []
term fp0_m_ahb_wdata [2] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]|qx_net []
term fp0_m_ahb_wdata [30] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]|qx_net []
term fp0_m_ahb_wdata [31] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]|qx_net []
term fp0_m_ahb_wdata [3] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]|qx_net []
term fp0_m_ahb_wdata [4] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]|qx_net []
term fp0_m_ahb_wdata [5] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]|qx_net []
term fp0_m_ahb_wdata [6] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]|qx_net []
term fp0_m_ahb_wdata [7] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]|qx_net []
term fp0_m_ahb_wdata [8] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]|qx_net []
term fp0_m_ahb_wdata [9] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]|qx_net []
term fp0_m_ahb_write [] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg|qx_net []
term fp2soc_rst_n [] rstn_final__reg|qx_net []
term fp_clk_arm [] u_pll_pll_u0|clkout0_net []
term fp_clk_sys [] u_pll_pll_u0|clkout0_net []
term gpio_0_out_o [0] u_arm_u_soc|gpio_0_out_o[0]_net []
term gpio_0_out_o [1] u_arm_u_soc|gpio_0_out_o[1]_net []
term rst_ahb_fp0_n [] rstn_final__reg|qx_net []
term spi0_miso [] io_cell_spi_miso_inst|id_q_net []
term spi0_mosi [] u_arm_u_soc|spi0_mosi_net []
term spi0_sck [] u_arm_u_soc|spi0_sck_net []
term spi0_ssn [] u_arm_u_soc|spi0_ssn_net []
endinst
inst REGS u_colorgen_h_cnt__reg[0]
attr inst u_colorgen_h_cnt__reg[0] PCK_LOCATION str "C23R16.lp0.reg1"
attr inst u_colorgen_h_cnt__reg[0] PLACE_LOCATION str "C23R16.le_tile.le_guts.lp0.reg1"
attr inst u_colorgen_h_cnt__reg[0] ignore_shift str "true"
attr inst u_colorgen_h_cnt__reg[0] preset uint 0
attr inst u_colorgen_h_cnt__reg[0] shift_direct str "up"
attr inst u_colorgen_h_cnt__reg[0] use_reg_fdbk str "false"
term a_sr [] u_colorgen_h_cnt__reg[2].sr_out []
term di [] ii0455|dx_net []
term mclk_b [] u_colorgen_h_cnt__reg[2].mclk_out []
term qx [] u_colorgen_h_cnt__reg[0]|qx_net []
term sclk [] u_colorgen_h_cnt__reg[2].sclk_out []
endinst
inst REGS u_colorgen_h_cnt__reg[10]
attr inst u_colorgen_h_cnt__reg[10] PCK_LOCATION str "C19R17.lp1.reg0"
attr inst u_colorgen_h_cnt__reg[10] PLACE_LOCATION str "C19R17.le_tile.le_guts.lp1.reg0"
attr inst u_colorgen_h_cnt__reg[10] ignore_shift str "true"
attr inst u_colorgen_h_cnt__reg[10] preset uint 0
attr inst u_colorgen_h_cnt__reg[10] shift_direct str "up"
attr inst u_colorgen_h_cnt__reg[10] use_reg_fdbk str "false"
term a_sr [] u_colorgen_h_cnt__reg[4].sr_out []
term di [] ii0460|dx_net []
term mclk_b [] u_colorgen_h_cnt__reg[4].mclk_out []
term qx [] u_colorgen_h_cnt__reg[10]|qx_net []
term sclk [] u_colorgen_h_cnt__reg[4].sclk_out []
endinst
inst REGS u_colorgen_h_cnt__reg[1]
attr inst u_colorgen_h_cnt__reg[1] PCK_LOCATION str "C23R16.lp0.reg0"
attr inst u_colorgen_h_cnt__reg[1] PLACE_LOCATION str "C23R16.le_tile.le_guts.lp0.reg0"
attr inst u_colorgen_h_cnt__reg[1] ignore_shift str "true"
attr inst u_colorgen_h_cnt__reg[1] preset uint 0
attr inst u_colorgen_h_cnt__reg[1] shift_direct str "up"
attr inst u_colorgen_h_cnt__reg[1] use_reg_fdbk str "false"
term a_sr [] u_colorgen_h_cnt__reg[2].sr_out []
term di [] ii0461|dx_net []
term mclk_b [] u_colorgen_h_cnt__reg[2].mclk_out []
term qx [] u_colorgen_h_cnt__reg[1]|qx_net []
term sclk [] u_colorgen_h_cnt__reg[2].sclk_out []
endinst
inst REGS u_colorgen_h_cnt__reg[2]
attr inst u_colorgen_h_cnt__reg[2] PCK_LOCATION str "C23R16.lp1.reg1"
attr inst u_colorgen_h_cnt__reg[2] PLACE_LOCATION str "C23R16.le_tile.le_guts.lp1.reg1"
attr inst u_colorgen_h_cnt__reg[2] ignore_shift str "true"
attr inst u_colorgen_h_cnt__reg[2] preset uint 0
attr inst u_colorgen_h_cnt__reg[2] shift_direct str "up"
attr inst u_colorgen_h_cnt__reg[2] use_reg_fdbk str "false"
term a_sr [] u_colorgen_h_cnt__reg[2].sr_out []
term di [] C23R16_mux0_ble1_out_1 []
term mclk_b [] u_colorgen_h_cnt__reg[2].mclk_out []
term qx [] u_colorgen_h_cnt__reg[2]|qx_net []
term sclk [] u_colorgen_h_cnt__reg[2].sclk_out []
term shift [] u_colorgen_h_cnt__reg[2].sh0 []
endinst
inst LBUF u_colorgen_h_cnt__reg[2].lbuf
attr inst u_colorgen_h_cnt__reg[2].lbuf PCK_LOCATION str "C23R16.lbuf"
attr inst u_colorgen_h_cnt__reg[2].lbuf PLACE_LOCATION str "C23R16.le_tile.le_guts.lbuf"
attr inst u_colorgen_h_cnt__reg[2].lbuf REG_CTL_CFG uint 8
attr inst u_colorgen_h_cnt__reg[2].lbuf is_en_used str "false"
attr inst u_colorgen_h_cnt__reg[2].lbuf is_le_clk_inv str "false"
attr inst u_colorgen_h_cnt__reg[2].lbuf is_le_en_not_inv str "true"
attr inst u_colorgen_h_cnt__reg[2].lbuf is_le_has_clk str "true"
attr inst u_colorgen_h_cnt__reg[2].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_colorgen_h_cnt__reg[2].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_colorgen_h_cnt__reg[2].lbuf is_le_sr_inv str "false"
attr inst u_colorgen_h_cnt__reg[2].lbuf le_lat_mode str "false"
attr inst u_colorgen_h_cnt__reg[2].lbuf le_sh0_always_en str "false"
attr inst u_colorgen_h_cnt__reg[2].lbuf le_sh1_always_en str "false"
attr inst u_colorgen_h_cnt__reg[2].lbuf le_sync_mode str "false"
term a_sr [] u_colorgen_h_cnt__reg[2].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_colorgen_h_cnt__reg[2].mclk_out []
term rc [0] u_colorgen_h_cnt__reg[2].lbuf_rc [0]
term rc [1] u_colorgen_h_cnt__reg[2].lbuf_rc [1]
term sclk [] u_colorgen_h_cnt__reg[2].sclk_out []
term sh [0] u_colorgen_h_cnt__reg[2].lbuf_sh [0]
term sh [1] u_colorgen_h_cnt__reg[2].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_colorgen_h_cnt__reg[3]
attr inst u_colorgen_h_cnt__reg[3] PCK_LOCATION str "C19R16.lp0.reg0"
attr inst u_colorgen_h_cnt__reg[3] PLACE_LOCATION str "C19R16.le_tile.le_guts.lp0.reg0"
attr inst u_colorgen_h_cnt__reg[3] ignore_shift str "true"
attr inst u_colorgen_h_cnt__reg[3] preset uint 0
attr inst u_colorgen_h_cnt__reg[3] shift_direct str "up"
attr inst u_colorgen_h_cnt__reg[3] use_reg_fdbk str "false"
term a_sr [] u_colorgen_h_cnt__reg[9].sr_out []
term di [] ii0464|dx_net []
term mclk_b [] u_colorgen_h_cnt__reg[9].mclk_out []
term qx [] u_colorgen_h_cnt__reg[3]|qx_net []
term sclk [] u_colorgen_h_cnt__reg[9].sclk_out []
endinst
inst REGS u_colorgen_h_cnt__reg[4]
attr inst u_colorgen_h_cnt__reg[4] PCK_LOCATION str "C19R17.lp2.reg0"
attr inst u_colorgen_h_cnt__reg[4] PLACE_LOCATION str "C19R17.le_tile.le_guts.lp2.reg0"
attr inst u_colorgen_h_cnt__reg[4] ignore_shift str "true"
attr inst u_colorgen_h_cnt__reg[4] preset uint 0
attr inst u_colorgen_h_cnt__reg[4] shift_direct str "up"
attr inst u_colorgen_h_cnt__reg[4] use_reg_fdbk str "false"
term a_sr [] u_colorgen_h_cnt__reg[4].sr_out []
term di [] ii0465|dx_net []
term mclk_b [] u_colorgen_h_cnt__reg[4].mclk_out []
term qx [] u_colorgen_h_cnt__reg[4]|qx_net []
term sclk [] u_colorgen_h_cnt__reg[4].sclk_out []
term shift [] u_colorgen_h_cnt__reg[4].sh0 []
endinst
inst LBUF u_colorgen_h_cnt__reg[4].lbuf
attr inst u_colorgen_h_cnt__reg[4].lbuf PCK_LOCATION str "C19R17.lbuf"
attr inst u_colorgen_h_cnt__reg[4].lbuf PLACE_LOCATION str "C19R17.le_tile.le_guts.lbuf"
attr inst u_colorgen_h_cnt__reg[4].lbuf REG_CTL_CFG uint 8
attr inst u_colorgen_h_cnt__reg[4].lbuf is_en_used str "false"
attr inst u_colorgen_h_cnt__reg[4].lbuf is_le_clk_inv str "false"
attr inst u_colorgen_h_cnt__reg[4].lbuf is_le_en_not_inv str "true"
attr inst u_colorgen_h_cnt__reg[4].lbuf is_le_has_clk str "true"
attr inst u_colorgen_h_cnt__reg[4].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_colorgen_h_cnt__reg[4].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_colorgen_h_cnt__reg[4].lbuf is_le_sr_inv str "false"
attr inst u_colorgen_h_cnt__reg[4].lbuf le_lat_mode str "false"
attr inst u_colorgen_h_cnt__reg[4].lbuf le_sh0_always_en str "false"
attr inst u_colorgen_h_cnt__reg[4].lbuf le_sh1_always_en str "false"
attr inst u_colorgen_h_cnt__reg[4].lbuf le_sync_mode str "false"
term a_sr [] u_colorgen_h_cnt__reg[4].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_colorgen_h_cnt__reg[4].mclk_out []
term rc [0] u_colorgen_h_cnt__reg[4].lbuf_rc [0]
term rc [1] u_colorgen_h_cnt__reg[4].lbuf_rc [1]
term sclk [] u_colorgen_h_cnt__reg[4].sclk_out []
term sh [0] u_colorgen_h_cnt__reg[4].sh0 []
term sh [1] u_colorgen_h_cnt__reg[4].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_colorgen_h_cnt__reg[5]
attr inst u_colorgen_h_cnt__reg[5] PCK_LOCATION str "C17R17.lp1.reg0"
attr inst u_colorgen_h_cnt__reg[5] PLACE_LOCATION str "C17R17.le_tile.le_guts.lp1.reg0"
attr inst u_colorgen_h_cnt__reg[5] ignore_shift str "true"
attr inst u_colorgen_h_cnt__reg[5] preset uint 0
attr inst u_colorgen_h_cnt__reg[5] shift_direct str "up"
attr inst u_colorgen_h_cnt__reg[5] use_reg_fdbk str "false"
term a_sr [] u_colorgen_h_cnt__reg[6].sr_out []
term di [] ii0466|dx_net []
term mclk_b [] u_colorgen_h_cnt__reg[6].mclk_out []
term qx [] u_colorgen_h_cnt__reg[5]|qx_net []
term sclk [] u_colorgen_h_cnt__reg[6].sclk_out []
endinst
inst REGS u_colorgen_h_cnt__reg[6]
attr inst u_colorgen_h_cnt__reg[6] PCK_LOCATION str "C17R17.lp0.reg0"
attr inst u_colorgen_h_cnt__reg[6] PLACE_LOCATION str "C17R17.le_tile.le_guts.lp0.reg0"
attr inst u_colorgen_h_cnt__reg[6] ignore_shift str "true"
attr inst u_colorgen_h_cnt__reg[6] preset uint 0
attr inst u_colorgen_h_cnt__reg[6] shift_direct str "up"
attr inst u_colorgen_h_cnt__reg[6] use_reg_fdbk str "false"
term a_sr [] u_colorgen_h_cnt__reg[6].sr_out []
term di [] ii0467|dx_net []
term mclk_b [] u_colorgen_h_cnt__reg[6].mclk_out []
term qx [] u_colorgen_h_cnt__reg[6]|qx_net []
term sclk [] u_colorgen_h_cnt__reg[6].sclk_out []
term shift [] u_colorgen_h_cnt__reg[6].sh0 []
endinst
inst LBUF u_colorgen_h_cnt__reg[6].lbuf
attr inst u_colorgen_h_cnt__reg[6].lbuf PCK_LOCATION str "C17R17.lbuf"
attr inst u_colorgen_h_cnt__reg[6].lbuf PLACE_LOCATION str "C17R17.le_tile.le_guts.lbuf"
attr inst u_colorgen_h_cnt__reg[6].lbuf REG_CTL_CFG uint 8
attr inst u_colorgen_h_cnt__reg[6].lbuf is_en_used str "false"
attr inst u_colorgen_h_cnt__reg[6].lbuf is_le_clk_inv str "false"
attr inst u_colorgen_h_cnt__reg[6].lbuf is_le_en_not_inv str "true"
attr inst u_colorgen_h_cnt__reg[6].lbuf is_le_has_clk str "true"
attr inst u_colorgen_h_cnt__reg[6].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_colorgen_h_cnt__reg[6].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_colorgen_h_cnt__reg[6].lbuf is_le_sr_inv str "false"
attr inst u_colorgen_h_cnt__reg[6].lbuf le_lat_mode str "false"
attr inst u_colorgen_h_cnt__reg[6].lbuf le_sh0_always_en str "false"
attr inst u_colorgen_h_cnt__reg[6].lbuf le_sh1_always_en str "false"
attr inst u_colorgen_h_cnt__reg[6].lbuf le_sync_mode str "false"
term a_sr [] u_colorgen_h_cnt__reg[6].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_colorgen_h_cnt__reg[6].mclk_out []
term rc [0] u_colorgen_h_cnt__reg[6].lbuf_rc [0]
term rc [1] u_colorgen_h_cnt__reg[6].lbuf_rc [1]
term sclk [] u_colorgen_h_cnt__reg[6].sclk_out []
term sh [0] u_colorgen_h_cnt__reg[6].sh0 []
term sh [1] u_colorgen_h_cnt__reg[6].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_colorgen_h_cnt__reg[7]
attr inst u_colorgen_h_cnt__reg[7] PCK_LOCATION str "C17R16.lp3.reg0"
attr inst u_colorgen_h_cnt__reg[7] PLACE_LOCATION str "C17R16.le_tile.le_guts.lp3.reg0"
attr inst u_colorgen_h_cnt__reg[7] ignore_shift str "true"
attr inst u_colorgen_h_cnt__reg[7] preset uint 0
attr inst u_colorgen_h_cnt__reg[7] shift_direct str "up"
attr inst u_colorgen_h_cnt__reg[7] use_reg_fdbk str "false"
term a_sr [] u_colorgen_h_cnt__reg[8].sr_out []
term di [] ii0468|dx_net []
term mclk_b [] u_colorgen_h_cnt__reg[8].mclk_out []
term qx [] u_colorgen_h_cnt__reg[7]|qx_net []
term sclk [] u_colorgen_h_cnt__reg[8].sclk_out []
endinst
inst REGS u_colorgen_h_cnt__reg[8]
attr inst u_colorgen_h_cnt__reg[8] PCK_LOCATION str "C17R16.lp1.reg0"
attr inst u_colorgen_h_cnt__reg[8] PLACE_LOCATION str "C17R16.le_tile.le_guts.lp1.reg0"
attr inst u_colorgen_h_cnt__reg[8] ignore_shift str "true"
attr inst u_colorgen_h_cnt__reg[8] preset uint 0
attr inst u_colorgen_h_cnt__reg[8] shift_direct str "up"
attr inst u_colorgen_h_cnt__reg[8] use_reg_fdbk str "false"
term a_sr [] u_colorgen_h_cnt__reg[8].sr_out []
term di [] ii0470|dx_net []
term mclk_b [] u_colorgen_h_cnt__reg[8].mclk_out []
term qx [] u_colorgen_h_cnt__reg[8]|qx_net []
term sclk [] u_colorgen_h_cnt__reg[8].sclk_out []
term shift [] u_colorgen_h_cnt__reg[8].sh0 []
endinst
inst LBUF u_colorgen_h_cnt__reg[8].lbuf
attr inst u_colorgen_h_cnt__reg[8].lbuf PCK_LOCATION str "C17R16.lbuf"
attr inst u_colorgen_h_cnt__reg[8].lbuf PLACE_LOCATION str "C17R16.le_tile.le_guts.lbuf"
attr inst u_colorgen_h_cnt__reg[8].lbuf REG_CTL_CFG uint 8
attr inst u_colorgen_h_cnt__reg[8].lbuf is_en_used str "false"
attr inst u_colorgen_h_cnt__reg[8].lbuf is_le_clk_inv str "false"
attr inst u_colorgen_h_cnt__reg[8].lbuf is_le_en_not_inv str "true"
attr inst u_colorgen_h_cnt__reg[8].lbuf is_le_has_clk str "true"
attr inst u_colorgen_h_cnt__reg[8].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_colorgen_h_cnt__reg[8].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_colorgen_h_cnt__reg[8].lbuf is_le_sr_inv str "false"
attr inst u_colorgen_h_cnt__reg[8].lbuf le_lat_mode str "false"
attr inst u_colorgen_h_cnt__reg[8].lbuf le_sh0_always_en str "false"
attr inst u_colorgen_h_cnt__reg[8].lbuf le_sh1_always_en str "false"
attr inst u_colorgen_h_cnt__reg[8].lbuf le_sync_mode str "false"
term a_sr [] u_colorgen_h_cnt__reg[8].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_colorgen_h_cnt__reg[8].mclk_out []
term rc [0] u_colorgen_h_cnt__reg[8].lbuf_rc [0]
term rc [1] u_colorgen_h_cnt__reg[8].lbuf_rc [1]
term sclk [] u_colorgen_h_cnt__reg[8].sclk_out []
term sh [0] u_colorgen_h_cnt__reg[8].sh0 []
term sh [1] u_colorgen_h_cnt__reg[8].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_colorgen_h_cnt__reg[9]
attr inst u_colorgen_h_cnt__reg[9] PCK_LOCATION str "C19R16.lp2.reg0"
attr inst u_colorgen_h_cnt__reg[9] PLACE_LOCATION str "C19R16.le_tile.le_guts.lp2.reg0"
attr inst u_colorgen_h_cnt__reg[9] ignore_shift str "true"
attr inst u_colorgen_h_cnt__reg[9] preset uint 0
attr inst u_colorgen_h_cnt__reg[9] shift_direct str "up"
attr inst u_colorgen_h_cnt__reg[9] use_reg_fdbk str "false"
term a_sr [] u_colorgen_h_cnt__reg[9].sr_out []
term di [] ii0471|dx_net []
term mclk_b [] u_colorgen_h_cnt__reg[9].mclk_out []
term qx [] u_colorgen_h_cnt__reg[9]|qx_net []
term sclk [] u_colorgen_h_cnt__reg[9].sclk_out []
term shift [] u_colorgen_h_cnt__reg[9].sh0 []
endinst
inst LBUF u_colorgen_h_cnt__reg[9].lbuf
attr inst u_colorgen_h_cnt__reg[9].lbuf PCK_LOCATION str "C19R16.lbuf"
attr inst u_colorgen_h_cnt__reg[9].lbuf PLACE_LOCATION str "C19R16.le_tile.le_guts.lbuf"
attr inst u_colorgen_h_cnt__reg[9].lbuf REG_CTL_CFG uint 8
attr inst u_colorgen_h_cnt__reg[9].lbuf is_en_used str "false"
attr inst u_colorgen_h_cnt__reg[9].lbuf is_le_clk_inv str "false"
attr inst u_colorgen_h_cnt__reg[9].lbuf is_le_en_not_inv str "true"
attr inst u_colorgen_h_cnt__reg[9].lbuf is_le_has_clk str "true"
attr inst u_colorgen_h_cnt__reg[9].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_colorgen_h_cnt__reg[9].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_colorgen_h_cnt__reg[9].lbuf is_le_sr_inv str "false"
attr inst u_colorgen_h_cnt__reg[9].lbuf le_lat_mode str "false"
attr inst u_colorgen_h_cnt__reg[9].lbuf le_sh0_always_en str "false"
attr inst u_colorgen_h_cnt__reg[9].lbuf le_sh1_always_en str "false"
attr inst u_colorgen_h_cnt__reg[9].lbuf le_sync_mode str "false"
term a_sr [] u_colorgen_h_cnt__reg[9].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_colorgen_h_cnt__reg[9].mclk_out []
term rc [0] u_colorgen_h_cnt__reg[9].lbuf_rc [0]
term rc [1] u_colorgen_h_cnt__reg[9].lbuf_rc [1]
term sclk [] u_colorgen_h_cnt__reg[9].sclk_out []
term sh [0] u_colorgen_h_cnt__reg[9].sh0 []
term sh [1] u_colorgen_h_cnt__reg[9].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_colorgen_h_valid__reg
attr inst u_colorgen_h_valid__reg PCK_LOCATION str "C25R16.lp0.reg0"
attr inst u_colorgen_h_valid__reg PLACE_LOCATION str "C25R16.le_tile.le_guts.lp0.reg0"
attr inst u_colorgen_h_valid__reg ignore_shift str "true"
attr inst u_colorgen_h_valid__reg preset uint 0
attr inst u_colorgen_h_valid__reg shift_direct str "up"
attr inst u_colorgen_h_valid__reg use_reg_fdbk str "false"
term a_sr [] u_colorgen_v_valid__reg.sr_out []
term di [] ii0474|dx_net []
term mclk_b [] u_colorgen_v_valid__reg.mclk_out []
term qx [] u_colorgen_h_valid__reg|qx_net []
term sclk [] u_colorgen_v_valid__reg.sclk_out []
endinst
inst REGS u_colorgen_v_cnt__reg[0]
attr inst u_colorgen_v_cnt__reg[0] PCK_LOCATION str "C15R17.lp0.reg0"
attr inst u_colorgen_v_cnt__reg[0] PLACE_LOCATION str "C15R17.le_tile.le_guts.lp0.reg0"
attr inst u_colorgen_v_cnt__reg[0] ignore_shift str "true"
attr inst u_colorgen_v_cnt__reg[0] preset uint 0
attr inst u_colorgen_v_cnt__reg[0] shift_direct str "up"
attr inst u_colorgen_v_cnt__reg[0] use_reg_fdbk str "false"
term a_sr [] u_colorgen_v_cnt__reg[2].sr_out []
term di [] ii0479|dx_net []
term mclk_b [] u_colorgen_v_cnt__reg[2].mclk_out []
term qx [] u_colorgen_v_cnt__reg[0]|qx_net []
term sclk [] u_colorgen_v_cnt__reg[2].sclk_out []
endinst
inst REGS u_colorgen_v_cnt__reg[1]
attr inst u_colorgen_v_cnt__reg[1] PCK_LOCATION str "C13R17.lp2.reg0"
attr inst u_colorgen_v_cnt__reg[1] PLACE_LOCATION str "C13R17.le_tile.le_guts.lp2.reg0"
attr inst u_colorgen_v_cnt__reg[1] ignore_shift str "true"
attr inst u_colorgen_v_cnt__reg[1] preset uint 0
attr inst u_colorgen_v_cnt__reg[1] shift_direct str "up"
attr inst u_colorgen_v_cnt__reg[1] use_reg_fdbk str "false"
term a_sr [] u_colorgen_v_cnt__reg[5].sr_out []
term di [] ii0481|dx_net []
term mclk_b [] u_colorgen_v_cnt__reg[5].mclk_out []
term qx [] u_colorgen_v_cnt__reg[1]|qx_net []
term sclk [] u_colorgen_v_cnt__reg[5].sclk_out []
endinst
inst REGS u_colorgen_v_cnt__reg[2]
attr inst u_colorgen_v_cnt__reg[2] PCK_LOCATION str "C15R17.lp1.reg0"
attr inst u_colorgen_v_cnt__reg[2] PLACE_LOCATION str "C15R17.le_tile.le_guts.lp1.reg0"
attr inst u_colorgen_v_cnt__reg[2] ignore_shift str "true"
attr inst u_colorgen_v_cnt__reg[2] preset uint 0
attr inst u_colorgen_v_cnt__reg[2] shift_direct str "up"
attr inst u_colorgen_v_cnt__reg[2] use_reg_fdbk str "false"
term a_sr [] u_colorgen_v_cnt__reg[2].sr_out []
term di [] ii0482|dx_net []
term mclk_b [] u_colorgen_v_cnt__reg[2].mclk_out []
term qx [] u_colorgen_v_cnt__reg[2]|qx_net []
term sclk [] u_colorgen_v_cnt__reg[2].sclk_out []
term shift [] u_colorgen_v_cnt__reg[2].sh0 []
endinst
inst LBUF u_colorgen_v_cnt__reg[2].lbuf
attr inst u_colorgen_v_cnt__reg[2].lbuf PCK_LOCATION str "C15R17.lbuf"
attr inst u_colorgen_v_cnt__reg[2].lbuf PLACE_LOCATION str "C15R17.le_tile.le_guts.lbuf"
attr inst u_colorgen_v_cnt__reg[2].lbuf REG_CTL_CFG uint 8
attr inst u_colorgen_v_cnt__reg[2].lbuf is_en_used str "true"
attr inst u_colorgen_v_cnt__reg[2].lbuf is_le_clk_inv str "false"
attr inst u_colorgen_v_cnt__reg[2].lbuf is_le_en_not_inv str "true"
attr inst u_colorgen_v_cnt__reg[2].lbuf is_le_has_clk str "true"
attr inst u_colorgen_v_cnt__reg[2].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_colorgen_v_cnt__reg[2].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_colorgen_v_cnt__reg[2].lbuf is_le_sr_inv str "false"
attr inst u_colorgen_v_cnt__reg[2].lbuf le_lat_mode str "false"
attr inst u_colorgen_v_cnt__reg[2].lbuf le_sh0_always_en str "false"
attr inst u_colorgen_v_cnt__reg[2].lbuf le_sh1_always_en str "false"
attr inst u_colorgen_v_cnt__reg[2].lbuf le_sync_mode str "false"
term a_sr [] u_colorgen_v_cnt__reg[2].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term en [] ii0480|dx_net []
term mclk_b [] u_colorgen_v_cnt__reg[2].mclk_out []
term rc [0] u_colorgen_v_cnt__reg[2].lbuf_rc [0]
term rc [1] u_colorgen_v_cnt__reg[2].lbuf_rc [1]
term sclk [] u_colorgen_v_cnt__reg[2].sclk_out []
term sh [0] u_colorgen_v_cnt__reg[2].sh0 []
term sh [1] u_colorgen_v_cnt__reg[2].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_colorgen_v_cnt__reg[3]
attr inst u_colorgen_v_cnt__reg[3] PCK_LOCATION str "C13R17.lp1.reg0"
attr inst u_colorgen_v_cnt__reg[3] PLACE_LOCATION str "C13R17.le_tile.le_guts.lp1.reg0"
attr inst u_colorgen_v_cnt__reg[3] ignore_shift str "true"
attr inst u_colorgen_v_cnt__reg[3] preset uint 0
attr inst u_colorgen_v_cnt__reg[3] shift_direct str "up"
attr inst u_colorgen_v_cnt__reg[3] use_reg_fdbk str "false"
term a_sr [] u_colorgen_v_cnt__reg[5].sr_out []
term di [] C9R16_mux0_ble0_out_0 []
term mclk_b [] u_colorgen_v_cnt__reg[5].mclk_out []
term qx [] u_colorgen_v_cnt__reg[3]|qx_net []
term sclk [] u_colorgen_v_cnt__reg[5].sclk_out []
endinst
inst REGS u_colorgen_v_cnt__reg[4]
attr inst u_colorgen_v_cnt__reg[4] PCK_LOCATION str "C13R16.lp0.reg0"
attr inst u_colorgen_v_cnt__reg[4] PLACE_LOCATION str "C13R16.le_tile.le_guts.lp0.reg0"
attr inst u_colorgen_v_cnt__reg[4] ignore_shift str "true"
attr inst u_colorgen_v_cnt__reg[4] preset uint 0
attr inst u_colorgen_v_cnt__reg[4] shift_direct str "up"
attr inst u_colorgen_v_cnt__reg[4] use_reg_fdbk str "false"
term a_sr [] u_colorgen_v_cnt__reg[9].sr_out []
term di [] C9R16_mux0_ble2_out_0 []
term mclk_b [] u_colorgen_v_cnt__reg[9].mclk_out []
term qx [] u_colorgen_v_cnt__reg[4]|qx_net []
term sclk [] u_colorgen_v_cnt__reg[9].sclk_out []
endinst
inst REGS u_colorgen_v_cnt__reg[5]
attr inst u_colorgen_v_cnt__reg[5] PCK_LOCATION str "C13R17.lp3.reg0"
attr inst u_colorgen_v_cnt__reg[5] PLACE_LOCATION str "C13R17.le_tile.le_guts.lp3.reg0"
attr inst u_colorgen_v_cnt__reg[5] ignore_shift str "true"
attr inst u_colorgen_v_cnt__reg[5] preset uint 0
attr inst u_colorgen_v_cnt__reg[5] shift_direct str "up"
attr inst u_colorgen_v_cnt__reg[5] use_reg_fdbk str "false"
term a_sr [] u_colorgen_v_cnt__reg[5].sr_out []
term di [] ii0487|dx_net []
term mclk_b [] u_colorgen_v_cnt__reg[5].mclk_out []
term qx [] u_colorgen_v_cnt__reg[5]|qx_net []
term sclk [] u_colorgen_v_cnt__reg[5].sclk_out []
term shift [] u_colorgen_v_cnt__reg[5].sh0 []
endinst
inst LBUF u_colorgen_v_cnt__reg[5].lbuf
attr inst u_colorgen_v_cnt__reg[5].lbuf PCK_LOCATION str "C13R17.lbuf"
attr inst u_colorgen_v_cnt__reg[5].lbuf PLACE_LOCATION str "C13R17.le_tile.le_guts.lbuf"
attr inst u_colorgen_v_cnt__reg[5].lbuf REG_CTL_CFG uint 8
attr inst u_colorgen_v_cnt__reg[5].lbuf is_en_used str "true"
attr inst u_colorgen_v_cnt__reg[5].lbuf is_le_clk_inv str "false"
attr inst u_colorgen_v_cnt__reg[5].lbuf is_le_en_not_inv str "true"
attr inst u_colorgen_v_cnt__reg[5].lbuf is_le_has_clk str "true"
attr inst u_colorgen_v_cnt__reg[5].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_colorgen_v_cnt__reg[5].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_colorgen_v_cnt__reg[5].lbuf is_le_sr_inv str "false"
attr inst u_colorgen_v_cnt__reg[5].lbuf le_lat_mode str "false"
attr inst u_colorgen_v_cnt__reg[5].lbuf le_sh0_always_en str "false"
attr inst u_colorgen_v_cnt__reg[5].lbuf le_sh1_always_en str "false"
attr inst u_colorgen_v_cnt__reg[5].lbuf le_sync_mode str "false"
term a_sr [] u_colorgen_v_cnt__reg[5].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term en [] ii0480|dx_net []
term mclk_b [] u_colorgen_v_cnt__reg[5].mclk_out []
term rc [0] u_colorgen_v_cnt__reg[5].lbuf_rc [0]
term rc [1] u_colorgen_v_cnt__reg[5].lbuf_rc [1]
term sclk [] u_colorgen_v_cnt__reg[5].sclk_out []
term sh [0] u_colorgen_v_cnt__reg[5].sh0 []
term sh [1] u_colorgen_v_cnt__reg[5].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_colorgen_v_cnt__reg[6]
attr inst u_colorgen_v_cnt__reg[6] PCK_LOCATION str "C13R16.lp3.reg1"
attr inst u_colorgen_v_cnt__reg[6] PLACE_LOCATION str "C13R16.le_tile.le_guts.lp3.reg1"
attr inst u_colorgen_v_cnt__reg[6] ignore_shift str "true"
attr inst u_colorgen_v_cnt__reg[6] preset uint 0
attr inst u_colorgen_v_cnt__reg[6] shift_direct str "up"
attr inst u_colorgen_v_cnt__reg[6] use_reg_fdbk str "false"
term a_sr [] u_colorgen_v_cnt__reg[9].sr_out []
term di [] ii0489|dx_net []
term mclk_b [] u_colorgen_v_cnt__reg[9].mclk_out []
term qx [] u_colorgen_v_cnt__reg[6]|qx_net []
term sclk [] u_colorgen_v_cnt__reg[9].sclk_out []
endinst
inst REGS u_colorgen_v_cnt__reg[7]
attr inst u_colorgen_v_cnt__reg[7] PCK_LOCATION str "C13R16.lp2.reg0"
attr inst u_colorgen_v_cnt__reg[7] PLACE_LOCATION str "C13R16.le_tile.le_guts.lp2.reg0"
attr inst u_colorgen_v_cnt__reg[7] ignore_shift str "true"
attr inst u_colorgen_v_cnt__reg[7] preset uint 0
attr inst u_colorgen_v_cnt__reg[7] shift_direct str "up"
attr inst u_colorgen_v_cnt__reg[7] use_reg_fdbk str "false"
term a_sr [] u_colorgen_v_cnt__reg[9].sr_out []
term di [] ii0490|dx_net []
term mclk_b [] u_colorgen_v_cnt__reg[9].mclk_out []
term qx [] u_colorgen_v_cnt__reg[7]|qx_net []
term sclk [] u_colorgen_v_cnt__reg[9].sclk_out []
endinst
inst REGS u_colorgen_v_cnt__reg[8]
attr inst u_colorgen_v_cnt__reg[8] PCK_LOCATION str "C15R16.lp1.reg0"
attr inst u_colorgen_v_cnt__reg[8] PLACE_LOCATION str "C15R16.le_tile.le_guts.lp1.reg0"
attr inst u_colorgen_v_cnt__reg[8] ignore_shift str "true"
attr inst u_colorgen_v_cnt__reg[8] preset uint 0
attr inst u_colorgen_v_cnt__reg[8] shift_direct str "up"
attr inst u_colorgen_v_cnt__reg[8] use_reg_fdbk str "false"
term a_sr [] u_colorgen_v_cnt__reg[8].sr_out []
term di [] ii0492|dx_net []
term mclk_b [] u_colorgen_v_cnt__reg[8].mclk_out []
term qx [] u_colorgen_v_cnt__reg[8]|qx_net []
term sclk [] u_colorgen_v_cnt__reg[8].sclk_out []
term shift [] u_colorgen_v_cnt__reg[8].sh0 []
endinst
inst LBUF u_colorgen_v_cnt__reg[8].lbuf
attr inst u_colorgen_v_cnt__reg[8].lbuf PCK_LOCATION str "C15R16.lbuf"
attr inst u_colorgen_v_cnt__reg[8].lbuf PLACE_LOCATION str "C15R16.le_tile.le_guts.lbuf"
attr inst u_colorgen_v_cnt__reg[8].lbuf REG_CTL_CFG uint 8
attr inst u_colorgen_v_cnt__reg[8].lbuf is_en_used str "true"
attr inst u_colorgen_v_cnt__reg[8].lbuf is_le_clk_inv str "false"
attr inst u_colorgen_v_cnt__reg[8].lbuf is_le_en_not_inv str "true"
attr inst u_colorgen_v_cnt__reg[8].lbuf is_le_has_clk str "true"
attr inst u_colorgen_v_cnt__reg[8].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_colorgen_v_cnt__reg[8].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_colorgen_v_cnt__reg[8].lbuf is_le_sr_inv str "false"
attr inst u_colorgen_v_cnt__reg[8].lbuf le_lat_mode str "false"
attr inst u_colorgen_v_cnt__reg[8].lbuf le_sh0_always_en str "false"
attr inst u_colorgen_v_cnt__reg[8].lbuf le_sh1_always_en str "false"
attr inst u_colorgen_v_cnt__reg[8].lbuf le_sync_mode str "false"
term a_sr [] u_colorgen_v_cnt__reg[8].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term en [] ii0480|dx_net []
term mclk_b [] u_colorgen_v_cnt__reg[8].mclk_out []
term rc [0] u_colorgen_v_cnt__reg[8].lbuf_rc [0]
term rc [1] u_colorgen_v_cnt__reg[8].lbuf_rc [1]
term sclk [] u_colorgen_v_cnt__reg[8].sclk_out []
term sh [0] u_colorgen_v_cnt__reg[8].sh0 []
term sh [1] u_colorgen_v_cnt__reg[8].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_colorgen_v_cnt__reg[9]
attr inst u_colorgen_v_cnt__reg[9] PCK_LOCATION str "C13R16.lp0.reg1"
attr inst u_colorgen_v_cnt__reg[9] PLACE_LOCATION str "C13R16.le_tile.le_guts.lp0.reg1"
attr inst u_colorgen_v_cnt__reg[9] ignore_shift str "true"
attr inst u_colorgen_v_cnt__reg[9] preset uint 0
attr inst u_colorgen_v_cnt__reg[9] shift_direct str "up"
attr inst u_colorgen_v_cnt__reg[9] use_reg_fdbk str "false"
term a_sr [] u_colorgen_v_cnt__reg[9].sr_out []
term di [] C13R16_mux0_ble0_out_1 []
term mclk_b [] u_colorgen_v_cnt__reg[9].mclk_out []
term qx [] u_colorgen_v_cnt__reg[9]|qx_net []
term sclk [] u_colorgen_v_cnt__reg[9].sclk_out []
term shift [] u_colorgen_v_cnt__reg[9].sh0 []
endinst
inst LBUF u_colorgen_v_cnt__reg[9].lbuf
attr inst u_colorgen_v_cnt__reg[9].lbuf PCK_LOCATION str "C13R16.lbuf"
attr inst u_colorgen_v_cnt__reg[9].lbuf PLACE_LOCATION str "C13R16.le_tile.le_guts.lbuf"
attr inst u_colorgen_v_cnt__reg[9].lbuf REG_CTL_CFG uint 8
attr inst u_colorgen_v_cnt__reg[9].lbuf is_en_used str "true"
attr inst u_colorgen_v_cnt__reg[9].lbuf is_le_clk_inv str "false"
attr inst u_colorgen_v_cnt__reg[9].lbuf is_le_en_not_inv str "true"
attr inst u_colorgen_v_cnt__reg[9].lbuf is_le_has_clk str "true"
attr inst u_colorgen_v_cnt__reg[9].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_colorgen_v_cnt__reg[9].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_colorgen_v_cnt__reg[9].lbuf is_le_sr_inv str "false"
attr inst u_colorgen_v_cnt__reg[9].lbuf le_lat_mode str "false"
attr inst u_colorgen_v_cnt__reg[9].lbuf le_sh0_always_en str "false"
attr inst u_colorgen_v_cnt__reg[9].lbuf le_sh1_always_en str "false"
attr inst u_colorgen_v_cnt__reg[9].lbuf le_sync_mode str "false"
term a_sr [] u_colorgen_v_cnt__reg[9].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term en [] ii0480|dx_net []
term mclk_b [] u_colorgen_v_cnt__reg[9].mclk_out []
term rc [0] u_colorgen_v_cnt__reg[9].lbuf_rc [0]
term rc [1] u_colorgen_v_cnt__reg[9].lbuf_rc [1]
term sclk [] u_colorgen_v_cnt__reg[9].sclk_out []
term sh [0] u_colorgen_v_cnt__reg[9].lbuf_sh [0]
term sh [1] u_colorgen_v_cnt__reg[9].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_colorgen_v_valid__reg
attr inst u_colorgen_v_valid__reg PCK_LOCATION str "C25R16.lp1.reg0"
attr inst u_colorgen_v_valid__reg PLACE_LOCATION str "C25R16.le_tile.le_guts.lp1.reg0"
attr inst u_colorgen_v_valid__reg ignore_shift str "true"
attr inst u_colorgen_v_valid__reg preset uint 0
attr inst u_colorgen_v_valid__reg shift_direct str "up"
attr inst u_colorgen_v_valid__reg use_reg_fdbk str "false"
term a_sr [] u_colorgen_v_valid__reg.sr_out []
term di [] ii0495|dx_net []
term mclk_b [] u_colorgen_v_valid__reg.mclk_out []
term qx [] u_colorgen_v_valid__reg|qx_net []
term sclk [] u_colorgen_v_valid__reg.sclk_out []
term shift [] u_colorgen_v_valid__reg.sh0 []
endinst
inst LBUF u_colorgen_v_valid__reg.lbuf
attr inst u_colorgen_v_valid__reg.lbuf PCK_LOCATION str "C25R16.lbuf"
attr inst u_colorgen_v_valid__reg.lbuf PLACE_LOCATION str "C25R16.le_tile.le_guts.lbuf"
attr inst u_colorgen_v_valid__reg.lbuf REG_CTL_CFG uint 8
attr inst u_colorgen_v_valid__reg.lbuf is_en_used str "false"
attr inst u_colorgen_v_valid__reg.lbuf is_le_clk_inv str "false"
attr inst u_colorgen_v_valid__reg.lbuf is_le_en_not_inv str "true"
attr inst u_colorgen_v_valid__reg.lbuf is_le_has_clk str "true"
attr inst u_colorgen_v_valid__reg.lbuf is_le_sh0_en_not_inv str "true"
attr inst u_colorgen_v_valid__reg.lbuf is_le_sh1_en_not_inv str "true"
attr inst u_colorgen_v_valid__reg.lbuf is_le_sr_inv str "false"
attr inst u_colorgen_v_valid__reg.lbuf le_lat_mode str "false"
attr inst u_colorgen_v_valid__reg.lbuf le_sh0_always_en str "false"
attr inst u_colorgen_v_valid__reg.lbuf le_sh1_always_en str "false"
attr inst u_colorgen_v_valid__reg.lbuf le_sync_mode str "false"
term a_sr [] u_colorgen_v_valid__reg.sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_colorgen_v_valid__reg.mclk_out []
term rc [0] u_colorgen_v_valid__reg.lbuf_rc [0]
term rc [1] u_colorgen_v_valid__reg.lbuf_rc [1]
term sclk [] u_colorgen_v_valid__reg.sclk_out []
term sh [0] u_colorgen_v_valid__reg.sh0 []
term sh [1] u_colorgen_v_valid__reg.lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst M7S_PLL u_lvds_pll_u0
attr inst u_lvds_pll_u0 PCK_LOCATION str "C53R48.pll"
attr inst u_lvds_pll_u0 PLACE_LOCATION str "C53R48.gclk_ctrl_c1r2.pll"
attr inst u_lvds_pll_u0 amux_sel uint 0
attr inst u_lvds_pll_u0 cfg_ldo_cfg uint 0
attr inst u_lvds_pll_u0 cfg_nc uint 0
attr inst u_lvds_pll_u0 dyn_pll_pwrdown uint 0
attr inst u_lvds_pll_u0 dyn_pll_rst uint 0
attr inst u_lvds_pll_u0 inclk_period uint 10000
attr inst u_lvds_pll_u0 pll_atest_en uint 0
attr inst u_lvds_pll_u0 pll_atest_sel uint 0
attr inst u_lvds_pll_u0 pll_bk uint 0
attr inst u_lvds_pll_u0 pll_bp_dvdd12 uint 0
attr inst u_lvds_pll_u0 pll_bps0 uint 0
attr inst u_lvds_pll_u0 pll_bps1 uint 0
attr inst u_lvds_pll_u0 pll_bps2 uint 0
attr inst u_lvds_pll_u0 pll_bps3 uint 0
attr inst u_lvds_pll_u0 pll_ck_switch_en uint 0
attr inst u_lvds_pll_u0 pll_cksel uint 0
attr inst u_lvds_pll_u0 pll_co0dly uint 0
attr inst u_lvds_pll_u0 pll_co1dly uint 0
attr inst u_lvds_pll_u0 pll_co2dly uint 0
attr inst u_lvds_pll_u0 pll_co3dly uint 0
attr inst u_lvds_pll_u0 pll_cpsel_cr uint 3
attr inst u_lvds_pll_u0 pll_cpsel_fn uint 4
attr inst u_lvds_pll_u0 pll_divc0 uint 13
attr inst u_lvds_pll_u0 pll_divc1 uint 3
attr inst u_lvds_pll_u0 pll_divc2 uint 8
attr inst u_lvds_pll_u0 pll_divc3 uint 8
attr inst u_lvds_pll_u0 pll_divfb uint 0
attr inst u_lvds_pll_u0 pll_divm uint 90
attr inst u_lvds_pll_u0 pll_divmp uint 0
attr inst u_lvds_pll_u0 pll_divn uint 1
attr inst u_lvds_pll_u0 pll_dtest_en uint 0
attr inst u_lvds_pll_u0 pll_dtest_sel uint 0
attr inst u_lvds_pll_u0 pll_fbck_del uint 0
attr inst u_lvds_pll_u0 pll_fldd uint 3
attr inst u_lvds_pll_u0 pll_force_lock uint 0
attr inst u_lvds_pll_u0 pll_kvsel uint 3
attr inst u_lvds_pll_u0 pll_lkd_hold uint 0
attr inst u_lvds_pll_u0 pll_lkd_tol uint 0
attr inst u_lvds_pll_u0 pll_lpf uint 0
attr inst u_lvds_pll_u0 pll_mken0 uint 1
attr inst u_lvds_pll_u0 pll_mken1 uint 1
attr inst u_lvds_pll_u0 pll_mken2 uint 0
attr inst u_lvds_pll_u0 pll_mken3 uint 0
attr inst u_lvds_pll_u0 pll_mp_autor_en uint 0
attr inst u_lvds_pll_u0 pll_sel str "auto"
attr inst u_lvds_pll_u0 pll_sel_c0phase uint 0
attr inst u_lvds_pll_u0 pll_sel_c1phase uint 0
attr inst u_lvds_pll_u0 pll_sel_c2phase uint 0
attr inst u_lvds_pll_u0 pll_sel_c3phase uint 0
attr inst u_lvds_pll_u0 pll_ssdivh uint 0
attr inst u_lvds_pll_u0 pll_ssdivl uint 0
attr inst u_lvds_pll_u0 pll_ssen uint 0
attr inst u_lvds_pll_u0 pll_ssrg uint 1
attr inst u_lvds_pll_u0 pll_vrsel uint 0
attr inst u_lvds_pll_u0 pwrmode uint 1
attr inst u_lvds_pll_u0 rst_pll_sel uint 0
attr inst u_lvds_pll_u0 sel_fbpath uint 0
term clkin0 [] io_cell_clk_i_inst|id_q_net []
term clkout0 [] u_lvds_pll_u0|clkout0_net []
term clkout1 [] u_lvds_pll_u0|clkout1_net []
endinst
inst M7S_IO_LVDS u_lvds_u_lvds_tx_0
attr inst u_lvds_u_lvds_tx_0 PCK_LOCATION str "C25R49.u0_M7A_IO_LVDS"
attr inst u_lvds_u_lvds_tx_0 PLACE_LOCATION str "C25R49.io_top.u0_bank11_mux.u0_bank11.u393.u0_M7A_IO_LVDS"
attr inst u_lvds_u_lvds_tx_0 cfg_algn_rsn_sel uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_clkout_sel_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_clkout_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_d_en_0 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_d_en_1 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_eclk90_en_0 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_eclk90_en_1 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_eclk90_gate_sel_0 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_eclk90_gate_sel_1 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_eclk_en_0 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_eclk_en_1 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_eclk_gate_sel_0 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_eclk_gate_sel_1 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_fclk_en_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_fclk_en_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_gear_0 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_gear_1 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_gear_mode48 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_gear_mode7 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_id_rstn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_id_rstn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_id_sel_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_id_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_id_setn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_id_setn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_nc uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_od_rstn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_od_rstn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_od_sel_0 uint 3
attr inst u_lvds_u_lvds_tx_0 cfg_od_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_od_setn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_od_setn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_oen_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_oen_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_oen_rstn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_oen_rstn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_oen_sel_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_oen_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_oen_setn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_oen_setn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_rstn_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_rstn_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_sclk_en_0 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_sclk_en_1 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_sclk_gate_sel_0 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_sclk_gate_sel_1 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_sclk_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_sclk_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_sclk_out_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_sclk_out_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_setn_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_setn_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_slave_en_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_slave_en_1 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_txd0_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_txd0_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_txd1_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_txd1_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_txd2_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_txd2_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_txd3_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_txd3_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_userio_en_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_userio_en_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cml_tx_en_cfg uint 0
attr inst u_lvds_u_lvds_tx_0 in_del_0 uint 0
attr inst u_lvds_u_lvds_tx_0 in_del_1 uint 0
attr inst u_lvds_u_lvds_tx_0 keep_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_0 keep_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_0 ldr_cfg uint 15
attr inst u_lvds_u_lvds_tx_0 lvds_tx_en_cfg uint 1
attr inst u_lvds_u_lvds_tx_0 ndr_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_0 ndr_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_0 ns_lv_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_0 ns_lv_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_0 ns_lv_fastestn_0 uint 0
attr inst u_lvds_u_lvds_tx_0 ns_lv_fastestn_1 uint 0
attr inst u_lvds_u_lvds_tx_0 optional_function str ""
attr inst u_lvds_u_lvds_tx_0 out_del_0 uint 0
attr inst u_lvds_u_lvds_tx_0 out_del_1 uint 0
attr inst u_lvds_u_lvds_tx_0 pdr_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_0 pdr_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_0 rx_dig_en_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_0 rx_dig_en_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_0 rx_lvds_en_cfg uint 0
attr inst u_lvds_u_lvds_tx_0 td_cfg uint 8
attr inst u_lvds_u_lvds_tx_0 term_diff_en_cfg uint 1
term PAD0 [] tx_out_p [0]
term PAD1 [] tx_out_n [0]
term align_rstn [] rstn_final__reg|qx_net []
term clk_0 [] u_lvds_pll_u0|clkout0_net []
term clk_1 [] u_lvds_pll_u0|clkout0_net []
term geclk [] u_lvds_pll_u0|clkout1_net []
term od_d_0 [0] GND_0_inst|Y_net []
term od_d_0 [1] u_sdram_to_RGB_emb_rdata_r__reg[13]|qx_net []
term od_d_0 [2] u_sdram_to_RGB_emb_rdata_r__reg[12]|qx_net []
term od_d_0 [3] u_sdram_to_RGB_emb_rdata_r__reg[11]|qx_net []
term od_d_1 [0] GND_0_inst|Y_net []
term od_d_1 [1] GND_0_inst|Y_net []
term od_d_1 [2] GND_0_inst|Y_net []
term od_d_1 [3] GND_0_inst|Y_net []
endinst
inst M7S_IO_LVDS u_lvds_u_lvds_tx_1
attr inst u_lvds_u_lvds_tx_1 PCK_LOCATION str "C25R49.u0_M7A_IO_LVDS"
attr inst u_lvds_u_lvds_tx_1 PLACE_LOCATION str "C25R49.io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS"
attr inst u_lvds_u_lvds_tx_1 cfg_algn_rsn_sel uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_clkout_sel_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_clkout_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_d_en_0 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_d_en_1 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_eclk90_en_0 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_eclk90_en_1 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_eclk90_gate_sel_0 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_eclk90_gate_sel_1 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_eclk_en_0 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_eclk_en_1 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_eclk_gate_sel_0 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_eclk_gate_sel_1 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_fclk_en_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_fclk_en_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_gear_0 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_gear_1 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_gear_mode48 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_gear_mode7 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_id_rstn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_id_rstn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_id_sel_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_id_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_id_setn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_id_setn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_nc uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_od_rstn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_od_rstn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_od_sel_0 uint 3
attr inst u_lvds_u_lvds_tx_1 cfg_od_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_od_setn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_od_setn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_oen_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_oen_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_oen_rstn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_oen_rstn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_oen_sel_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_oen_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_oen_setn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_oen_setn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_rstn_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_rstn_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_sclk_en_0 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_sclk_en_1 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_sclk_gate_sel_0 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_sclk_gate_sel_1 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_sclk_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_sclk_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_sclk_out_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_sclk_out_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_setn_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_setn_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_slave_en_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_slave_en_1 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_txd0_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_txd0_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_txd1_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_txd1_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_txd2_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_txd2_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_txd3_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_txd3_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_userio_en_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_userio_en_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cml_tx_en_cfg uint 0
attr inst u_lvds_u_lvds_tx_1 in_del_0 uint 0
attr inst u_lvds_u_lvds_tx_1 in_del_1 uint 0
attr inst u_lvds_u_lvds_tx_1 keep_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_1 keep_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_1 ldr_cfg uint 15
attr inst u_lvds_u_lvds_tx_1 lvds_tx_en_cfg uint 1
attr inst u_lvds_u_lvds_tx_1 ndr_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_1 ndr_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_1 ns_lv_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_1 ns_lv_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_1 ns_lv_fastestn_0 uint 0
attr inst u_lvds_u_lvds_tx_1 ns_lv_fastestn_1 uint 0
attr inst u_lvds_u_lvds_tx_1 optional_function str ""
attr inst u_lvds_u_lvds_tx_1 out_del_0 uint 0
attr inst u_lvds_u_lvds_tx_1 out_del_1 uint 0
attr inst u_lvds_u_lvds_tx_1 pdr_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_1 pdr_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_1 rx_dig_en_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_1 rx_dig_en_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_1 rx_lvds_en_cfg uint 0
attr inst u_lvds_u_lvds_tx_1 td_cfg uint 8
attr inst u_lvds_u_lvds_tx_1 term_diff_en_cfg uint 1
term PAD0 [] tx_out_p [1]
term PAD1 [] tx_out_n [1]
term align_rstn [] rstn_final__reg|qx_net []
term clk_0 [] u_lvds_pll_u0|clkout0_net []
term clk_1 [] u_lvds_pll_u0|clkout0_net []
term geclk [] u_lvds_pll_u0|clkout1_net []
term od_d_0 [0] GND_0_inst|Y_net []
term od_d_0 [1] GND_0_inst|Y_net []
term od_d_0 [2] u_sdram_to_RGB_emb_rdata_r__reg[8]|qx_net []
term od_d_0 [3] u_sdram_to_RGB_emb_rdata_r__reg[7]|qx_net []
term od_d_1 [0] u_sdram_to_RGB_emb_rdata_r__reg[6]|qx_net []
term od_d_1 [1] u_sdram_to_RGB_emb_rdata_r__reg[5]|qx_net []
term od_d_1 [2] GND_0_inst|Y_net []
term od_d_1 [3] GND_0_inst|Y_net []
endinst
inst M7S_IO_LVDS u_lvds_u_lvds_tx_2
attr inst u_lvds_u_lvds_tx_2 PCK_LOCATION str "C27R49.u0_M7A_IO_LVDS"
attr inst u_lvds_u_lvds_tx_2 PLACE_LOCATION str "C27R49.io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS"
attr inst u_lvds_u_lvds_tx_2 cfg_algn_rsn_sel uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_clkout_sel_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_clkout_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_d_en_0 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_d_en_1 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_eclk90_en_0 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_eclk90_en_1 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_eclk90_gate_sel_0 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_eclk90_gate_sel_1 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_eclk_en_0 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_eclk_en_1 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_eclk_gate_sel_0 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_eclk_gate_sel_1 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_fclk_en_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_fclk_en_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_gear_0 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_gear_1 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_gear_mode48 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_gear_mode7 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_id_rstn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_id_rstn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_id_sel_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_id_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_id_setn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_id_setn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_nc uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_od_rstn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_od_rstn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_od_sel_0 uint 3
attr inst u_lvds_u_lvds_tx_2 cfg_od_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_od_setn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_od_setn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_oen_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_oen_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_oen_rstn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_oen_rstn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_oen_sel_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_oen_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_oen_setn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_oen_setn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_rstn_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_rstn_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_sclk_en_0 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_sclk_en_1 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_sclk_gate_sel_0 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_sclk_gate_sel_1 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_sclk_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_sclk_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_sclk_out_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_sclk_out_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_setn_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_setn_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_slave_en_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_slave_en_1 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_txd0_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_txd0_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_txd1_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_txd1_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_txd2_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_txd2_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_txd3_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_txd3_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_userio_en_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_userio_en_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cml_tx_en_cfg uint 0
attr inst u_lvds_u_lvds_tx_2 in_del_0 uint 0
attr inst u_lvds_u_lvds_tx_2 in_del_1 uint 0
attr inst u_lvds_u_lvds_tx_2 keep_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_2 keep_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_2 ldr_cfg uint 15
attr inst u_lvds_u_lvds_tx_2 lvds_tx_en_cfg uint 1
attr inst u_lvds_u_lvds_tx_2 ndr_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_2 ndr_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_2 ns_lv_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_2 ns_lv_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_2 ns_lv_fastestn_0 uint 0
attr inst u_lvds_u_lvds_tx_2 ns_lv_fastestn_1 uint 0
attr inst u_lvds_u_lvds_tx_2 optional_function str ""
attr inst u_lvds_u_lvds_tx_2 out_del_0 uint 0
attr inst u_lvds_u_lvds_tx_2 out_del_1 uint 0
attr inst u_lvds_u_lvds_tx_2 pdr_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_2 pdr_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_2 rx_dig_en_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_2 rx_dig_en_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_2 rx_lvds_en_cfg uint 0
attr inst u_lvds_u_lvds_tx_2 td_cfg uint 8
attr inst u_lvds_u_lvds_tx_2 term_diff_en_cfg uint 1
term PAD0 [] tx_out_p [2]
term PAD1 [] tx_out_n [2]
term align_rstn [] rstn_final__reg|qx_net []
term clk_0 [] u_lvds_pll_u0|clkout0_net []
term clk_1 [] u_lvds_pll_u0|clkout0_net []
term geclk [] u_lvds_pll_u0|clkout1_net []
term od_d_0 [0] u_sdram_to_RGB_de_o__reg|qx_net []
term od_d_0 [1] GND_0_inst|Y_net []
term od_d_0 [2] GND_0_inst|Y_net []
term od_d_0 [3] u_sdram_to_RGB_emb_rdata_r__reg[2]|qx_net []
term od_d_1 [0] u_sdram_to_RGB_emb_rdata_r__reg[1]|qx_net []
term od_d_1 [1] u_sdram_to_RGB_emb_rdata_r__reg[0]|qx_net []
term od_d_1 [2] GND_0_inst|Y_net []
term od_d_1 [3] GND_0_inst|Y_net []
endinst
inst M7S_IO_LVDS u_lvds_u_lvds_tx_3
attr inst u_lvds_u_lvds_tx_3 PCK_LOCATION str "C31R49.u0_M7A_IO_LVDS"
attr inst u_lvds_u_lvds_tx_3 PLACE_LOCATION str "C31R49.io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS"
attr inst u_lvds_u_lvds_tx_3 cfg_algn_rsn_sel uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_clkout_sel_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_clkout_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_d_en_0 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_d_en_1 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_eclk90_en_0 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_eclk90_en_1 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_eclk90_gate_sel_0 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_eclk90_gate_sel_1 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_eclk_en_0 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_eclk_en_1 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_eclk_gate_sel_0 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_eclk_gate_sel_1 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_fclk_en_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_fclk_en_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_gear_0 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_gear_1 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_gear_mode48 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_gear_mode7 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_id_rstn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_id_rstn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_id_sel_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_id_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_id_setn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_id_setn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_nc uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_od_rstn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_od_rstn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_od_sel_0 uint 3
attr inst u_lvds_u_lvds_tx_3 cfg_od_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_od_setn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_od_setn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_oen_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_oen_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_oen_rstn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_oen_rstn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_oen_sel_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_oen_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_oen_setn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_oen_setn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_rstn_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_rstn_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_sclk_en_0 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_sclk_en_1 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_sclk_gate_sel_0 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_sclk_gate_sel_1 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_sclk_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_sclk_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_sclk_out_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_sclk_out_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_setn_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_setn_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_slave_en_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_slave_en_1 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_txd0_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_txd0_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_txd1_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_txd1_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_txd2_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_txd2_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_txd3_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_txd3_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_userio_en_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_userio_en_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cml_tx_en_cfg uint 0
attr inst u_lvds_u_lvds_tx_3 in_del_0 uint 0
attr inst u_lvds_u_lvds_tx_3 in_del_1 uint 0
attr inst u_lvds_u_lvds_tx_3 keep_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_3 keep_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_3 ldr_cfg uint 15
attr inst u_lvds_u_lvds_tx_3 lvds_tx_en_cfg uint 1
attr inst u_lvds_u_lvds_tx_3 ndr_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_3 ndr_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_3 ns_lv_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_3 ns_lv_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_3 ns_lv_fastestn_0 uint 0
attr inst u_lvds_u_lvds_tx_3 ns_lv_fastestn_1 uint 0
attr inst u_lvds_u_lvds_tx_3 optional_function str ""
attr inst u_lvds_u_lvds_tx_3 out_del_0 uint 0
attr inst u_lvds_u_lvds_tx_3 out_del_1 uint 0
attr inst u_lvds_u_lvds_tx_3 pdr_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_3 pdr_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_3 rx_dig_en_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_3 rx_dig_en_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_3 rx_lvds_en_cfg uint 0
attr inst u_lvds_u_lvds_tx_3 td_cfg uint 8
attr inst u_lvds_u_lvds_tx_3 term_diff_en_cfg uint 1
term PAD0 [] tx_out_p [3]
term PAD1 [] tx_out_n [3]
term align_rstn [] rstn_final__reg|qx_net []
term clk_0 [] u_lvds_pll_u0|clkout0_net []
term clk_1 [] u_lvds_pll_u0|clkout0_net []
term geclk [] u_lvds_pll_u0|clkout1_net []
term od_d_0 [0] GND_0_inst|Y_net []
term od_d_0 [1] u_sdram_to_RGB_emb_rdata_r__reg[4]|qx_net []
term od_d_0 [2] u_sdram_to_RGB_emb_rdata_r__reg[3]|qx_net []
term od_d_0 [3] u_sdram_to_RGB_emb_rdata_r__reg[10]|qx_net []
term od_d_1 [0] u_sdram_to_RGB_emb_rdata_r__reg[9]|qx_net []
term od_d_1 [1] u_sdram_to_RGB_emb_rdata_r__reg[15]|qx_net []
term od_d_1 [2] u_sdram_to_RGB_emb_rdata_r__reg[14]|qx_net []
term od_d_1 [3] GND_0_inst|Y_net []
endinst
inst M7S_IO_LVDS u_lvds_u_lvds_tx_clk
attr inst u_lvds_u_lvds_tx_clk PCK_LOCATION str "C35R49.u0_M7A_IO_LVDS"
attr inst u_lvds_u_lvds_tx_clk PLACE_LOCATION str "C35R49.io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS"
attr inst u_lvds_u_lvds_tx_clk cfg_algn_rsn_sel uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_clkout_sel_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_clkout_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_d_en_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_d_en_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_eclk90_en_0 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_eclk90_en_1 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_eclk90_gate_sel_0 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_eclk90_gate_sel_1 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_eclk_en_0 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_eclk_en_1 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_eclk_gate_sel_0 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_eclk_gate_sel_1 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_fclk_en_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_fclk_en_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_gear_0 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_gear_1 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_gear_mode48 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_gear_mode7 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_id_rstn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_id_rstn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_id_sel_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_id_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_id_setn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_id_setn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_nc uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_od_rstn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_od_rstn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_od_sel_0 uint 3
attr inst u_lvds_u_lvds_tx_clk cfg_od_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_od_setn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_od_setn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_oen_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_oen_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_oen_rstn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_oen_rstn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_oen_sel_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_oen_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_oen_setn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_oen_setn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_rstn_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_rstn_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_sclk_en_0 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_sclk_en_1 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_sclk_gate_sel_0 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_sclk_gate_sel_1 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_sclk_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_sclk_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_sclk_out_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_sclk_out_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_setn_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_setn_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_slave_en_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_slave_en_1 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_txd0_inv_0 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_txd0_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_txd1_inv_0 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_txd1_inv_1 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_txd2_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_txd2_inv_1 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_txd3_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_txd3_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_userio_en_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_userio_en_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cml_tx_en_cfg uint 0
attr inst u_lvds_u_lvds_tx_clk in_del_0 uint 0
attr inst u_lvds_u_lvds_tx_clk in_del_1 uint 0
attr inst u_lvds_u_lvds_tx_clk keep_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_clk keep_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_clk ldr_cfg uint 15
attr inst u_lvds_u_lvds_tx_clk lvds_tx_en_cfg uint 1
attr inst u_lvds_u_lvds_tx_clk ndr_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_clk ndr_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_clk ns_lv_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_clk ns_lv_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_clk ns_lv_fastestn_0 uint 0
attr inst u_lvds_u_lvds_tx_clk ns_lv_fastestn_1 uint 0
attr inst u_lvds_u_lvds_tx_clk optional_function str ""
attr inst u_lvds_u_lvds_tx_clk out_del_0 uint 0
attr inst u_lvds_u_lvds_tx_clk out_del_1 uint 0
attr inst u_lvds_u_lvds_tx_clk pdr_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_clk pdr_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_clk rx_dig_en_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_clk rx_dig_en_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_clk rx_lvds_en_cfg uint 0
attr inst u_lvds_u_lvds_tx_clk td_cfg uint 8
attr inst u_lvds_u_lvds_tx_clk term_diff_en_cfg uint 1
term PAD0 [] clk_out_p []
term PAD1 [] clk_out_n []
term align_rstn [] rstn_final__reg|qx_net []
term alignwd [] GND_0_inst|Y_net []
term clk_0 [] u_lvds_pll_u0|clkout0_net []
term clk_1 [] u_lvds_pll_u0|clkout0_net []
term geclk [] u_lvds_pll_u0|clkout1_net []
endinst
inst M7S_PLL u_pll_pll_u0
attr inst u_pll_pll_u0 PCK_LOCATION str "C53R1.pll"
attr inst u_pll_pll_u0 PLACE_LOCATION str "C53R1.gclk_ctrl_c2r1.pll"
attr inst u_pll_pll_u0 amux_sel uint 0
attr inst u_pll_pll_u0 cfg_ldo_cfg uint 0
attr inst u_pll_pll_u0 cfg_nc uint 0
attr inst u_pll_pll_u0 dyn_pll_pwrdown uint 0
attr inst u_pll_pll_u0 dyn_pll_rst uint 0
attr inst u_pll_pll_u0 inclk_period uint 10000
attr inst u_pll_pll_u0 pll_atest_en uint 0
attr inst u_pll_pll_u0 pll_atest_sel uint 0
attr inst u_pll_pll_u0 pll_bk uint 0
attr inst u_pll_pll_u0 pll_bp_dvdd12 uint 0
attr inst u_pll_pll_u0 pll_bps0 uint 0
attr inst u_pll_pll_u0 pll_bps1 uint 0
attr inst u_pll_pll_u0 pll_bps2 uint 0
attr inst u_pll_pll_u0 pll_bps3 uint 0
attr inst u_pll_pll_u0 pll_ck_switch_en uint 0
attr inst u_pll_pll_u0 pll_cksel uint 0
attr inst u_pll_pll_u0 pll_co0dly uint 0
attr inst u_pll_pll_u0 pll_co1dly uint 0
attr inst u_pll_pll_u0 pll_co2dly uint 1
attr inst u_pll_pll_u0 pll_co3dly uint 0
attr inst u_pll_pll_u0 pll_cpsel_cr uint 3
attr inst u_pll_pll_u0 pll_cpsel_fn uint 4
attr inst u_pll_pll_u0 pll_divc0 uint 5
attr inst u_pll_pll_u0 pll_divc1 uint 11
attr inst u_pll_pll_u0 pll_divc2 uint 17
attr inst u_pll_pll_u0 pll_divc3 uint 8
attr inst u_pll_pll_u0 pll_divfb uint 0
attr inst u_pll_pll_u0 pll_divm uint 59
attr inst u_pll_pll_u0 pll_divmp uint 0
attr inst u_pll_pll_u0 pll_divn uint 0
attr inst u_pll_pll_u0 pll_dtest_en uint 0
attr inst u_pll_pll_u0 pll_dtest_sel uint 0
attr inst u_pll_pll_u0 pll_fbck_del uint 0
attr inst u_pll_pll_u0 pll_fldd uint 3
attr inst u_pll_pll_u0 pll_force_lock uint 0
attr inst u_pll_pll_u0 pll_kvsel uint 3
attr inst u_pll_pll_u0 pll_lkd_hold uint 0
attr inst u_pll_pll_u0 pll_lkd_tol uint 0
attr inst u_pll_pll_u0 pll_lpf uint 0
attr inst u_pll_pll_u0 pll_mken0 uint 1
attr inst u_pll_pll_u0 pll_mken1 uint 1
attr inst u_pll_pll_u0 pll_mken2 uint 0
attr inst u_pll_pll_u0 pll_mken3 uint 0
attr inst u_pll_pll_u0 pll_mp_autor_en uint 0
attr inst u_pll_pll_u0 pll_sel str "auto"
attr inst u_pll_pll_u0 pll_sel_c0phase uint 0
attr inst u_pll_pll_u0 pll_sel_c1phase uint 0
attr inst u_pll_pll_u0 pll_sel_c2phase uint 4
attr inst u_pll_pll_u0 pll_sel_c3phase uint 0
attr inst u_pll_pll_u0 pll_ssdivh uint 0
attr inst u_pll_pll_u0 pll_ssdivl uint 199
attr inst u_pll_pll_u0 pll_ssen uint 0
attr inst u_pll_pll_u0 pll_ssrg uint 1
attr inst u_pll_pll_u0 pll_vrsel uint 1
attr inst u_pll_pll_u0 pwrmode uint 1
attr inst u_pll_pll_u0 rst_pll_sel uint 0
attr inst u_pll_pll_u0 sel_fbpath uint 0
term clkin0 [] io_cell_clk_i_inst|id_q_net []
term clkout0 [] u_pll_pll_u0|clkout0_net []
term clkout1 [] u_pll_pll_u0|clkout1_net []
term locked [] u_pll_pll_u0|locked_net []
endinst
inst REGS u_sdram_to_RGB_addr_cnt__reg[0]
attr inst u_sdram_to_RGB_addr_cnt__reg[0] PCK_LOCATION str "C39R16.lp1.reg0"
attr inst u_sdram_to_RGB_addr_cnt__reg[0] PLACE_LOCATION str "C39R16.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_addr_cnt__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[0] preset uint 0
attr inst u_sdram_to_RGB_addr_cnt__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_addr_cnt__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[3].sr_out []
term di [] C39R16_mux0_ble1_out_0 []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[3].mclk_out []
term qx [] u_sdram_to_RGB_addr_cnt__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_addr_cnt__reg[3].sclk_out []
endinst
inst REGS u_sdram_to_RGB_addr_cnt__reg[10]
attr inst u_sdram_to_RGB_addr_cnt__reg[10] PCK_LOCATION str "C39R20.lp3.reg0"
attr inst u_sdram_to_RGB_addr_cnt__reg[10] PLACE_LOCATION str "C39R20.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_addr_cnt__reg[10] ignore_shift str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[10] preset uint 0
attr inst u_sdram_to_RGB_addr_cnt__reg[10] shift_direct str "up"
attr inst u_sdram_to_RGB_addr_cnt__reg[10] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[10].sr_out []
term di [] ii0500|dx_net []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[10].mclk_out []
term qx [] u_sdram_to_RGB_addr_cnt__reg[10]|qx_net []
term sclk [] u_sdram_to_RGB_addr_cnt__reg[10].sclk_out []
term shift [] u_sdram_to_RGB_addr_cnt__reg[10].sh0 []
endinst
inst LBUF u_sdram_to_RGB_addr_cnt__reg[10].lbuf
attr inst u_sdram_to_RGB_addr_cnt__reg[10].lbuf PCK_LOCATION str "C39R20.lbuf"
attr inst u_sdram_to_RGB_addr_cnt__reg[10].lbuf PLACE_LOCATION str "C39R20.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_addr_cnt__reg[10].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_addr_cnt__reg[10].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[10].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[10].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[10].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[10].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[10].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[10].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[10].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[10].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[10].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[10].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[10].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[10].mclk_out []
term rc [0] u_sdram_to_RGB_addr_cnt__reg[10].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_addr_cnt__reg[10].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_addr_cnt__reg[10].sclk_out []
term sh [0] u_sdram_to_RGB_addr_cnt__reg[10].sh0 []
term sh [1] u_sdram_to_RGB_addr_cnt__reg[10].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_addr_cnt__reg[1]
attr inst u_sdram_to_RGB_addr_cnt__reg[1] PCK_LOCATION str "C39R16.lp0.reg0"
attr inst u_sdram_to_RGB_addr_cnt__reg[1] PLACE_LOCATION str "C39R16.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_addr_cnt__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[1] preset uint 1
attr inst u_sdram_to_RGB_addr_cnt__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_addr_cnt__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[3].sr_out []
term di [] ii0501|dx_net []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[3].mclk_out []
term qx [] u_sdram_to_RGB_addr_cnt__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_addr_cnt__reg[3].sclk_out []
endinst
inst REGS u_sdram_to_RGB_addr_cnt__reg[2]
attr inst u_sdram_to_RGB_addr_cnt__reg[2] PCK_LOCATION str "C39R16.lp2.reg0"
attr inst u_sdram_to_RGB_addr_cnt__reg[2] PLACE_LOCATION str "C39R16.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_addr_cnt__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[2] preset uint 0
attr inst u_sdram_to_RGB_addr_cnt__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_addr_cnt__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[3].sr_out []
term di [] ii0502|dx_net []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[3].mclk_out []
term qx [] u_sdram_to_RGB_addr_cnt__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_addr_cnt__reg[3].sclk_out []
endinst
inst REGS u_sdram_to_RGB_addr_cnt__reg[3]
attr inst u_sdram_to_RGB_addr_cnt__reg[3] PCK_LOCATION str "C39R16.lp3.reg0"
attr inst u_sdram_to_RGB_addr_cnt__reg[3] PLACE_LOCATION str "C39R16.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_addr_cnt__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[3] preset uint 0
attr inst u_sdram_to_RGB_addr_cnt__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_addr_cnt__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[3].sr_out []
term di [] ii0503|dx_net []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[3].mclk_out []
term qx [] u_sdram_to_RGB_addr_cnt__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_addr_cnt__reg[3].sclk_out []
term shift [] u_sdram_to_RGB_addr_cnt__reg[3].sh0 []
endinst
inst LBUF u_sdram_to_RGB_addr_cnt__reg[3].lbuf
attr inst u_sdram_to_RGB_addr_cnt__reg[3].lbuf PCK_LOCATION str "C39R16.lbuf"
attr inst u_sdram_to_RGB_addr_cnt__reg[3].lbuf PLACE_LOCATION str "C39R16.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_addr_cnt__reg[3].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_addr_cnt__reg[3].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[3].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[3].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[3].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[3].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[3].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[3].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[3].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[3].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[3].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[3].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[3].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[3].mclk_out []
term rc [0] u_sdram_to_RGB_addr_cnt__reg[3].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_addr_cnt__reg[3].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_addr_cnt__reg[3].sclk_out []
term sh [0] u_sdram_to_RGB_addr_cnt__reg[3].sh0 []
term sh [1] u_sdram_to_RGB_addr_cnt__reg[3].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_addr_cnt__reg[4]
attr inst u_sdram_to_RGB_addr_cnt__reg[4] PCK_LOCATION str "C37R16.lp0.reg1"
attr inst u_sdram_to_RGB_addr_cnt__reg[4] PLACE_LOCATION str "C37R16.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_addr_cnt__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[4] preset uint 0
attr inst u_sdram_to_RGB_addr_cnt__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_addr_cnt__reg[4] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[6].sr_out []
term di [] ii0504|dx_net []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[6].mclk_out []
term qx [] u_sdram_to_RGB_addr_cnt__reg[4]|qx_net []
term sclk [] u_sdram_to_RGB_addr_cnt__reg[6].sclk_out []
endinst
inst REGS u_sdram_to_RGB_addr_cnt__reg[5]
attr inst u_sdram_to_RGB_addr_cnt__reg[5] PCK_LOCATION str "C37R16.lp3.reg0"
attr inst u_sdram_to_RGB_addr_cnt__reg[5] PLACE_LOCATION str "C37R16.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_addr_cnt__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[5] preset uint 0
attr inst u_sdram_to_RGB_addr_cnt__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_addr_cnt__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[6].sr_out []
term di [] C37R16_mux0_ble0_out_0 []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[6].mclk_out []
term qx [] u_sdram_to_RGB_addr_cnt__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_addr_cnt__reg[6].sclk_out []
endinst
inst REGS u_sdram_to_RGB_addr_cnt__reg[6]
attr inst u_sdram_to_RGB_addr_cnt__reg[6] PCK_LOCATION str "C37R16.lp1.reg1"
attr inst u_sdram_to_RGB_addr_cnt__reg[6] PLACE_LOCATION str "C37R16.le_tile.le_guts.lp1.reg1"
attr inst u_sdram_to_RGB_addr_cnt__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[6] preset uint 0
attr inst u_sdram_to_RGB_addr_cnt__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_addr_cnt__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[6].sr_out []
term di [] ii0506|dx_net []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[6].mclk_out []
term qx [] u_sdram_to_RGB_addr_cnt__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_addr_cnt__reg[6].sclk_out []
term shift [] u_sdram_to_RGB_addr_cnt__reg[6].sh0 []
endinst
inst LBUF u_sdram_to_RGB_addr_cnt__reg[6].lbuf
attr inst u_sdram_to_RGB_addr_cnt__reg[6].lbuf PCK_LOCATION str "C37R16.lbuf"
attr inst u_sdram_to_RGB_addr_cnt__reg[6].lbuf PLACE_LOCATION str "C37R16.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_addr_cnt__reg[6].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_addr_cnt__reg[6].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[6].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[6].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[6].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[6].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[6].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[6].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[6].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[6].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[6].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[6].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[6].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[6].mclk_out []
term rc [0] u_sdram_to_RGB_addr_cnt__reg[6].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_addr_cnt__reg[6].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_addr_cnt__reg[6].sclk_out []
term sh [0] u_sdram_to_RGB_addr_cnt__reg[6].lbuf_sh [0]
term sh [1] u_sdram_to_RGB_addr_cnt__reg[6].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_addr_cnt__reg[7]
attr inst u_sdram_to_RGB_addr_cnt__reg[7] PCK_LOCATION str "C37R19.lp1.reg0"
attr inst u_sdram_to_RGB_addr_cnt__reg[7] PLACE_LOCATION str "C37R19.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_addr_cnt__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[7] preset uint 0
attr inst u_sdram_to_RGB_addr_cnt__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_addr_cnt__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[8].sr_out []
term di [] ii0507|dx_net []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_addr_cnt__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_addr_cnt__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_addr_cnt__reg[8]
attr inst u_sdram_to_RGB_addr_cnt__reg[8] PCK_LOCATION str "C37R19.lp0.reg0"
attr inst u_sdram_to_RGB_addr_cnt__reg[8] PLACE_LOCATION str "C37R19.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_addr_cnt__reg[8] ignore_shift str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[8] preset uint 0
attr inst u_sdram_to_RGB_addr_cnt__reg[8] shift_direct str "up"
attr inst u_sdram_to_RGB_addr_cnt__reg[8] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[8].sr_out []
term di [] ii0508|dx_net []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_addr_cnt__reg[8]|qx_net []
term sclk [] u_sdram_to_RGB_addr_cnt__reg[8].sclk_out []
term shift [] u_sdram_to_RGB_addr_cnt__reg[8].sh0 []
endinst
inst LBUF u_sdram_to_RGB_addr_cnt__reg[8].lbuf
attr inst u_sdram_to_RGB_addr_cnt__reg[8].lbuf PCK_LOCATION str "C37R19.lbuf"
attr inst u_sdram_to_RGB_addr_cnt__reg[8].lbuf PLACE_LOCATION str "C37R19.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_addr_cnt__reg[8].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_addr_cnt__reg[8].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[8].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[8].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[8].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[8].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[8].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[8].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[8].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[8].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[8].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[8].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[8].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[8].mclk_out []
term rc [0] u_sdram_to_RGB_addr_cnt__reg[8].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_addr_cnt__reg[8].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_addr_cnt__reg[8].sclk_out []
term sh [0] u_sdram_to_RGB_addr_cnt__reg[8].sh0 []
term sh [1] u_sdram_to_RGB_addr_cnt__reg[8].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_addr_cnt__reg[9]
attr inst u_sdram_to_RGB_addr_cnt__reg[9] PCK_LOCATION str "C39R20.lp2.reg0"
attr inst u_sdram_to_RGB_addr_cnt__reg[9] PLACE_LOCATION str "C39R20.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_addr_cnt__reg[9] ignore_shift str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[9] preset uint 0
attr inst u_sdram_to_RGB_addr_cnt__reg[9] shift_direct str "up"
attr inst u_sdram_to_RGB_addr_cnt__reg[9] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[10].sr_out []
term di [] ii0509|dx_net []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[10].mclk_out []
term qx [] u_sdram_to_RGB_addr_cnt__reg[9]|qx_net []
term sclk [] u_sdram_to_RGB_addr_cnt__reg[10].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_push_wr0__reg
attr inst u_sdram_to_RGB_ahm_rdata_push_wr0__reg PCK_LOCATION str "C39R15.lp1.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_push_wr0__reg PLACE_LOCATION str "C39R15.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_push_wr0__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_push_wr0__reg preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_push_wr0__reg shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_push_wr0__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_v_valid_r__reg[0].sr_out []
term di [] ii0510|dx_net []
term mclk_b [] u_sdram_to_RGB_v_valid_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net []
term sclk [] u_sdram_to_RGB_v_valid_r__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_push_wr1__reg
attr inst u_sdram_to_RGB_ahm_rdata_push_wr1__reg PCK_LOCATION str "C33R15.lp1.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_push_wr1__reg PLACE_LOCATION str "C33R15.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_push_wr1__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_push_wr1__reg preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_push_wr1__reg shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_push_wr1__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[29].sr_out []
term di [] ii0511|dx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[29].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[0]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[0] PCK_LOCATION str "C29R8.lp2.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[0] PLACE_LOCATION str "C29R8.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[0] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[10]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[10] PCK_LOCATION str "C25R14.lp1.reg1"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[10] PLACE_LOCATION str "C25R14.le_tile.le_guts.lp1.reg1"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[10] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[10] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[10] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[10] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[11]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[11] PCK_LOCATION str "C33R12.lp1.reg1"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[11] PLACE_LOCATION str "C33R12.le_tile.le_guts.lp1.reg1"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[11] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[11] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[11] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[11] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr_r__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr_r__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[12]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[12] PCK_LOCATION str "C25R14.lp1.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[12] PLACE_LOCATION str "C25R14.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[12] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[12] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[12] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[12] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[13]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[13] PCK_LOCATION str "C29R8.lp3.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[13] PLACE_LOCATION str "C29R8.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[13] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[13] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[13] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[13] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[14]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[14] PCK_LOCATION str "C35R10.lp0.reg1"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[14] PLACE_LOCATION str "C35R10.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[14] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[14] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[14] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[14] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[15]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[15] PCK_LOCATION str "C33R15.lp2.reg1"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[15] PLACE_LOCATION str "C33R15.le_tile.le_guts.lp2.reg1"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[15] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[15] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[15] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[15] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[29].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[29].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[16]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[16] PCK_LOCATION str "C25R14.lp0.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[16] PLACE_LOCATION str "C25R14.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[16] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[16] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[16] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[16] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[17]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[17] PCK_LOCATION str "C35R10.lp0.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[17] PLACE_LOCATION str "C35R10.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[17] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[17] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[17] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[17] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[18]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[18] PCK_LOCATION str "C33R15.lp2.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[18] PLACE_LOCATION str "C33R15.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[18] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[18] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[18] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[18] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[29].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[29].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[19]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[19] PCK_LOCATION str "C33R15.lp3.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[19] PLACE_LOCATION str "C33R15.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[19] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[19] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[19] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[19] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[29].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[29].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[1]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[1] PCK_LOCATION str "C29R8.lp0.reg1"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[1] PLACE_LOCATION str "C29R8.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[1] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[20]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[20] PCK_LOCATION str "C25R14.lp3.reg1"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[20] PLACE_LOCATION str "C25R14.le_tile.le_guts.lp3.reg1"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[20] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[20] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[20] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[20] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[21]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[21] PCK_LOCATION str "C35R10.lp1.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[21] PLACE_LOCATION str "C35R10.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[21] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[21] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[21] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[21] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[22]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[22] PCK_LOCATION str "C35R10.lp3.reg1"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[22] PLACE_LOCATION str "C35R10.le_tile.le_guts.lp3.reg1"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[22] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[22] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[22] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[22] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[23]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[23] PCK_LOCATION str "C33R15.lp0.reg1"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[23] PLACE_LOCATION str "C33R15.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[23] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[23] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[23] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[23] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[29].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[29].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[24]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[24] PCK_LOCATION str "C25R14.lp2.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[24] PLACE_LOCATION str "C25R14.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[24] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[24] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[24] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[24] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[25]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[25] PCK_LOCATION str "C37R14.lp0.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[25] PLACE_LOCATION str "C37R14.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[25] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[25] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[25] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[25] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[7].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[26]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[26] PCK_LOCATION str "C29R9.lp0.reg1"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[26] PLACE_LOCATION str "C29R9.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[26] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[26] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[26] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[26] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[26].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[26].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[26].sclk_out []
term shift [] u_sdram_to_RGB_ahm_rdata_r__reg[26].sh0 []
endinst
inst LBUF u_sdram_to_RGB_ahm_rdata_r__reg[26].lbuf
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[26].lbuf PCK_LOCATION str "C29R9.lbuf"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[26].lbuf PLACE_LOCATION str "C29R9.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[26].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[26].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[26].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[26].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[26].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[26].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[26].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[26].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[26].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[26].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[26].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[26].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[26].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[26].mclk_out []
term rc [0] u_sdram_to_RGB_ahm_rdata_r__reg[26].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_ahm_rdata_r__reg[26].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[26].sclk_out []
term sh [0] u_sdram_to_RGB_ahm_rdata_r__reg[26].lbuf_sh [0]
term sh [1] u_sdram_to_RGB_ahm_rdata_r__reg[26].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[27]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[27] PCK_LOCATION str "C29R8.lp1.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[27] PLACE_LOCATION str "C29R8.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[27] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[27] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[27] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[27] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[28]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[28] PCK_LOCATION str "C33R9.lp1.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[28] PLACE_LOCATION str "C33R9.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[28] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[28] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[28] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[28] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[28].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[28].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[28].sclk_out []
term shift [] u_sdram_to_RGB_ahm_rdata_r__reg[28].sh0 []
endinst
inst LBUF u_sdram_to_RGB_ahm_rdata_r__reg[28].lbuf
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[28].lbuf PCK_LOCATION str "C33R9.lbuf"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[28].lbuf PLACE_LOCATION str "C33R9.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[28].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[28].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[28].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[28].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[28].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[28].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[28].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[28].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[28].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[28].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[28].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[28].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[28].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[28].mclk_out []
term rc [0] u_sdram_to_RGB_ahm_rdata_r__reg[28].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_ahm_rdata_r__reg[28].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[28].sclk_out []
term sh [0] u_sdram_to_RGB_ahm_rdata_r__reg[28].sh0 []
term sh [1] u_sdram_to_RGB_ahm_rdata_r__reg[28].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[29]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[29] PCK_LOCATION str "C33R15.lp1.reg1"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[29] PLACE_LOCATION str "C33R15.le_tile.le_guts.lp1.reg1"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[29] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[29] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[29] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[29] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[29].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[29].sclk_out []
term shift [] u_sdram_to_RGB_ahm_rdata_r__reg[29].sh0 []
endinst
inst LBUF u_sdram_to_RGB_ahm_rdata_r__reg[29].lbuf
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[29].lbuf PCK_LOCATION str "C33R15.lbuf"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[29].lbuf PLACE_LOCATION str "C33R15.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[29].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[29].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[29].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[29].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[29].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[29].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[29].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[29].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[29].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[29].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[29].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[29].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[29].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out []
term rc [0] u_sdram_to_RGB_ahm_rdata_r__reg[29].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_ahm_rdata_r__reg[29].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[29].sclk_out []
term sh [0] u_sdram_to_RGB_ahm_rdata_r__reg[29].lbuf_sh [0]
term sh [1] u_sdram_to_RGB_ahm_rdata_r__reg[29].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[2]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[2] PCK_LOCATION str "C35R10.lp1.reg1"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[2] PLACE_LOCATION str "C35R10.le_tile.le_guts.lp1.reg1"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[2] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[30]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[30] PCK_LOCATION str "C25R14.lp3.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[30] PLACE_LOCATION str "C25R14.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[30] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[30] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[30] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[30] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[31]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[31] PCK_LOCATION str "C33R12.lp1.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[31] PLACE_LOCATION str "C33R12.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[31] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[31] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[31] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[31] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr_r__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr_r__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[3]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[3] PCK_LOCATION str "C33R15.lp3.reg1"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[3] PLACE_LOCATION str "C33R15.le_tile.le_guts.lp3.reg1"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[3] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[29].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[29].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[4]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[4] PCK_LOCATION str "C25R14.lp0.reg1"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[4] PLACE_LOCATION str "C25R14.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[4] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[4] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[5]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5] PCK_LOCATION str "C35R10.lp3.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5] PLACE_LOCATION str "C35R10.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sclk_out []
term shift [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sh0 []
endinst
inst LBUF u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf PCK_LOCATION str "C35R10.lbuf"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf PLACE_LOCATION str "C35R10.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out []
term rc [0] u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sclk_out []
term sh [0] u_sdram_to_RGB_ahm_rdata_r__reg[5].sh0 []
term sh [1] u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[6]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[6] PCK_LOCATION str "C33R12.lp2.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[6] PLACE_LOCATION str "C33R12.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[6] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr_r__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr_r__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[7]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[7] PCK_LOCATION str "C37R14.lp1.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[7] PLACE_LOCATION str "C37R14.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[7] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[7].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[7].sclk_out []
term shift [] u_sdram_to_RGB_ahm_rdata_r__reg[7].sh0 []
endinst
inst LBUF u_sdram_to_RGB_ahm_rdata_r__reg[7].lbuf
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[7].lbuf PCK_LOCATION str "C37R14.lbuf"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[7].lbuf PLACE_LOCATION str "C37R14.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[7].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[7].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[7].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[7].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[7].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[7].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[7].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[7].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[7].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[7].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[7].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[7].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[7].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[7].mclk_out []
term rc [0] u_sdram_to_RGB_ahm_rdata_r__reg[7].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_ahm_rdata_r__reg[7].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[7].sclk_out []
term sh [0] u_sdram_to_RGB_ahm_rdata_r__reg[7].sh0 []
term sh [1] u_sdram_to_RGB_ahm_rdata_r__reg[7].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[8]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8] PCK_LOCATION str "C25R14.lp2.reg1"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8] PLACE_LOCATION str "C25R14.le_tile.le_guts.lp2.reg1"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sclk_out []
term shift [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sh0 []
endinst
inst LBUF u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf PCK_LOCATION str "C25R14.lbuf"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf PLACE_LOCATION str "C25R14.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out []
term rc [0] u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sclk_out []
term sh [0] u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf_sh [0]
term sh [1] u_sdram_to_RGB_ahm_rdata_r__reg[8].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[9]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9] PCK_LOCATION str "C29R8.lp0.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9] PLACE_LOCATION str "C29R8.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sclk_out []
term shift [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sh0 []
endinst
inst LBUF u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf PCK_LOCATION str "C29R8.lbuf"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf PLACE_LOCATION str "C29R8.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out []
term rc [0] u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sclk_out []
term sh [0] u_sdram_to_RGB_ahm_rdata_r__reg[9].sh0 []
term sh [1] u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_bmp_fig_chg__reg[0]
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[0] PCK_LOCATION str "C39R17.lp2.reg0"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[0] PLACE_LOCATION str "C39R17.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[0] preset uint 0
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_bmp_fig_chg__reg[0].sr_out []
term di [] ii0512|dx_net []
term mclk_b [] u_sdram_to_RGB_bmp_fig_chg__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_bmp_fig_chg__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_bmp_fig_chg__reg[0].sclk_out []
term shift [] u_sdram_to_RGB_bmp_fig_chg__reg[0].sh0 []
endinst
inst LBUF u_sdram_to_RGB_bmp_fig_chg__reg[0].lbuf
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[0].lbuf PCK_LOCATION str "C39R17.lbuf"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[0].lbuf PLACE_LOCATION str "C39R17.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[0].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[0].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[0].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[0].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[0].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[0].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[0].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[0].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[0].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[0].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[0].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[0].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_bmp_fig_chg__reg[0].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_bmp_fig_chg__reg[0].mclk_out []
term rc [0] u_sdram_to_RGB_bmp_fig_chg__reg[0].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_bmp_fig_chg__reg[0].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_bmp_fig_chg__reg[0].sclk_out []
term sh [0] u_sdram_to_RGB_bmp_fig_chg__reg[0].sh0 []
term sh [1] u_sdram_to_RGB_bmp_fig_chg__reg[0].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_bmp_fig_chg__reg[1]
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1] PCK_LOCATION str "C39R21.lp2.reg0"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1] PLACE_LOCATION str "C39R21.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1] preset uint 0
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_bmp_fig_chg__reg[1].sr_out []
term di [] u_sdram_to_RGB_bmp_fig_chg__reg[0]|qx_net []
term mclk_b [] u_sdram_to_RGB_bmp_fig_chg__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_bmp_fig_chg__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_bmp_fig_chg__reg[1].sclk_out []
term shift [] u_sdram_to_RGB_bmp_fig_chg__reg[1].sh0 []
endinst
inst LBUF u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf PCK_LOCATION str "C39R21.lbuf"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf PLACE_LOCATION str "C39R21.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_bmp_fig_chg__reg[1].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_bmp_fig_chg__reg[1].mclk_out []
term rc [0] u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_bmp_fig_chg__reg[1].sclk_out []
term sh [0] u_sdram_to_RGB_bmp_fig_chg__reg[1].sh0 []
term sh [1] u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_bmp_fig_cnt__reg[0]
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[0] PCK_LOCATION str "C37R23.lp1.reg0"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[0] PLACE_LOCATION str "C37R23.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[0] preset uint 0
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_bmp_fig_cnt__reg[3].sr_out []
term di [] ii0513|dx_net []
term mclk_b [] u_sdram_to_RGB_bmp_fig_cnt__reg[3].mclk_out []
term qx [] u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_bmp_fig_cnt__reg[3].sclk_out []
endinst
inst REGS u_sdram_to_RGB_bmp_fig_cnt__reg[1]
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[1] PCK_LOCATION str "C37R22.lp0.reg0"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[1] PLACE_LOCATION str "C37R22.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[1] preset uint 0
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_bmp_fig_cnt__reg[1].sr_out []
term di [] ii0515|dx_net []
term mclk_b [] u_sdram_to_RGB_bmp_fig_cnt__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_bmp_fig_cnt__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_bmp_fig_cnt__reg[1].sclk_out []
term shift [] u_sdram_to_RGB_bmp_fig_cnt__reg[1].sh0 []
endinst
inst LBUF u_sdram_to_RGB_bmp_fig_cnt__reg[1].lbuf
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[1].lbuf PCK_LOCATION str "C37R22.lbuf"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[1].lbuf PLACE_LOCATION str "C37R22.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[1].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[1].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[1].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[1].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[1].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[1].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[1].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[1].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[1].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[1].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[1].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[1].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_bmp_fig_cnt__reg[1].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0514|dx_net []
term mclk_b [] u_sdram_to_RGB_bmp_fig_cnt__reg[1].mclk_out []
term rc [0] u_sdram_to_RGB_bmp_fig_cnt__reg[1].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_bmp_fig_cnt__reg[1].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_bmp_fig_cnt__reg[1].sclk_out []
term sh [0] u_sdram_to_RGB_bmp_fig_cnt__reg[1].sh0 []
term sh [1] u_sdram_to_RGB_bmp_fig_cnt__reg[1].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_bmp_fig_cnt__reg[2]
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[2] PCK_LOCATION str "C37R23.lp0.reg0"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[2] PLACE_LOCATION str "C37R23.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[2] preset uint 0
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_bmp_fig_cnt__reg[3].sr_out []
term di [] ii0516|dx_net []
term mclk_b [] u_sdram_to_RGB_bmp_fig_cnt__reg[3].mclk_out []
term qx [] u_sdram_to_RGB_bmp_fig_cnt__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_bmp_fig_cnt__reg[3].sclk_out []
endinst
inst REGS u_sdram_to_RGB_bmp_fig_cnt__reg[3]
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3] PCK_LOCATION str "C37R23.lp2.reg0"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3] PLACE_LOCATION str "C37R23.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3] preset uint 0
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_bmp_fig_cnt__reg[3].sr_out []
term di [] ii0518|dx_net []
term mclk_b [] u_sdram_to_RGB_bmp_fig_cnt__reg[3].mclk_out []
term qx [] u_sdram_to_RGB_bmp_fig_cnt__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_bmp_fig_cnt__reg[3].sclk_out []
term shift [] u_sdram_to_RGB_bmp_fig_cnt__reg[3].sh0 []
endinst
inst LBUF u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf PCK_LOCATION str "C37R23.lbuf"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf PLACE_LOCATION str "C37R23.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_bmp_fig_cnt__reg[3].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0514|dx_net []
term mclk_b [] u_sdram_to_RGB_bmp_fig_cnt__reg[3].mclk_out []
term rc [0] u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_bmp_fig_cnt__reg[3].sclk_out []
term sh [0] u_sdram_to_RGB_bmp_fig_cnt__reg[3].sh0 []
term sh [1] u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_buffer_rd_sel__reg
attr inst u_sdram_to_RGB_buffer_rd_sel__reg PCK_LOCATION str "C33R17.lp0.reg0"
attr inst u_sdram_to_RGB_buffer_rd_sel__reg PLACE_LOCATION str "C33R17.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_buffer_rd_sel__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_buffer_rd_sel__reg preset uint 0
attr inst u_sdram_to_RGB_buffer_rd_sel__reg shift_direct str "up"
attr inst u_sdram_to_RGB_buffer_rd_sel__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_buffer_rd_sel__reg.sr_out []
term di [] ii0519|dx_net []
term mclk_b [] u_sdram_to_RGB_buffer_rd_sel__reg.mclk_out []
term qx [] u_sdram_to_RGB_buffer_rd_sel__reg|qx_net []
term sclk [] u_sdram_to_RGB_buffer_rd_sel__reg.sclk_out []
term shift [] u_sdram_to_RGB_buffer_rd_sel__reg.sh0 []
endinst
inst LBUF u_sdram_to_RGB_buffer_rd_sel__reg.lbuf
attr inst u_sdram_to_RGB_buffer_rd_sel__reg.lbuf PCK_LOCATION str "C33R17.lbuf"
attr inst u_sdram_to_RGB_buffer_rd_sel__reg.lbuf PLACE_LOCATION str "C33R17.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_buffer_rd_sel__reg.lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_buffer_rd_sel__reg.lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_buffer_rd_sel__reg.lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_buffer_rd_sel__reg.lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_buffer_rd_sel__reg.lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_buffer_rd_sel__reg.lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_buffer_rd_sel__reg.lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_buffer_rd_sel__reg.lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_buffer_rd_sel__reg.lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_buffer_rd_sel__reg.lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_buffer_rd_sel__reg.lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_buffer_rd_sel__reg.lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_buffer_rd_sel__reg.sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_buffer_rd_sel__reg.mclk_out []
term rc [0] u_sdram_to_RGB_buffer_rd_sel__reg.lbuf_rc [0]
term rc [1] u_sdram_to_RGB_buffer_rd_sel__reg.lbuf_rc [1]
term sclk [] u_sdram_to_RGB_buffer_rd_sel__reg.sclk_out []
term sh [0] u_sdram_to_RGB_buffer_rd_sel__reg.sh0 []
term sh [1] u_sdram_to_RGB_buffer_rd_sel__reg.lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_buffer_rd_sel_r__reg[0]
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[0] PCK_LOCATION str "C33R17.lp0.reg1"
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[0] PLACE_LOCATION str "C33R17.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[0] preset uint 0
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_buffer_rd_sel__reg.sr_out []
term di [] u_sdram_to_RGB_buffer_rd_sel__reg|qx_net []
term mclk_b [] u_sdram_to_RGB_buffer_rd_sel__reg.mclk_out []
term qx [] u_sdram_to_RGB_buffer_rd_sel_r__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_buffer_rd_sel__reg.sclk_out []
endinst
inst REGS u_sdram_to_RGB_buffer_rd_sel_r__reg[1]
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[1] PCK_LOCATION str "C33R18.lp3.reg0"
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[1] PLACE_LOCATION str "C33R18.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[1] preset uint 0
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1].sr_out []
term di [] u_sdram_to_RGB_buffer_rd_sel_r__reg[0]|qx_net []
term mclk_b [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1].sclk_out []
term shift [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1].sh0 []
endinst
inst LBUF u_sdram_to_RGB_buffer_rd_sel_r__reg[1].lbuf
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[1].lbuf PCK_LOCATION str "C33R18.lbuf"
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[1].lbuf PLACE_LOCATION str "C33R18.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[1].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[1].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[1].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[1].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[1].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[1].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[1].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[1].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[1].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[1].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[1].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[1].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1].mclk_out []
term rc [0] u_sdram_to_RGB_buffer_rd_sel_r__reg[1].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_buffer_rd_sel_r__reg[1].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1].sclk_out []
term sh [0] u_sdram_to_RGB_buffer_rd_sel_r__reg[1].sh0 []
term sh [1] u_sdram_to_RGB_buffer_rd_sel_r__reg[1].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_buffer_wr_sel__reg
attr inst u_sdram_to_RGB_buffer_wr_sel__reg PCK_LOCATION str "C45R15.lp0.reg0"
attr inst u_sdram_to_RGB_buffer_wr_sel__reg PLACE_LOCATION str "C45R15.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_buffer_wr_sel__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_buffer_wr_sel__reg preset uint 0
attr inst u_sdram_to_RGB_buffer_wr_sel__reg shift_direct str "up"
attr inst u_sdram_to_RGB_buffer_wr_sel__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_v_valid_r__reg[1].sr_out []
term di [] ii0520|dx_net []
term mclk_b [] u_sdram_to_RGB_v_valid_r__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_buffer_wr_sel__reg|qx_net []
term sclk [] u_sdram_to_RGB_v_valid_r__reg[1].sclk_out []
endinst
inst REGS u_sdram_to_RGB_de_i_r__reg[0]
attr inst u_sdram_to_RGB_de_i_r__reg[0] PCK_LOCATION str "C39R15.lp0.reg1"
attr inst u_sdram_to_RGB_de_i_r__reg[0] PLACE_LOCATION str "C39R15.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_de_i_r__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_de_i_r__reg[0] preset uint 0
attr inst u_sdram_to_RGB_de_i_r__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_de_i_r__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_v_valid_r__reg[0].sr_out []
term di [] ii0521|dx_net []
term mclk_b [] u_sdram_to_RGB_v_valid_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_de_i_r__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_v_valid_r__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_de_i_r__reg[1]
attr inst u_sdram_to_RGB_de_i_r__reg[1] PCK_LOCATION str "C45R15.lp1.reg0"
attr inst u_sdram_to_RGB_de_i_r__reg[1] PLACE_LOCATION str "C45R15.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_de_i_r__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_de_i_r__reg[1] preset uint 0
attr inst u_sdram_to_RGB_de_i_r__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_de_i_r__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_v_valid_r__reg[1].sr_out []
term di [] u_sdram_to_RGB_de_i_r__reg[0]|qx_net []
term mclk_b [] u_sdram_to_RGB_v_valid_r__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_de_i_r__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_v_valid_r__reg[1].sclk_out []
endinst
inst REGS u_sdram_to_RGB_de_i_r_sclk__reg[0]
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[0] PCK_LOCATION str "C33R17.lp2.reg0"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[0] PLACE_LOCATION str "C33R17.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[0] preset uint 0
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_buffer_rd_sel__reg.sr_out []
term di [] ii0521|dx_net []
term mclk_b [] u_sdram_to_RGB_buffer_rd_sel__reg.mclk_out []
term qx [] u_sdram_to_RGB_de_i_r_sclk__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_buffer_rd_sel__reg.sclk_out []
endinst
inst REGS u_sdram_to_RGB_de_i_r_sclk__reg[1]
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[1] PCK_LOCATION str "C29R17.lp0.reg0"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[1] PLACE_LOCATION str "C29R17.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[1] preset uint 0
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[9].sr_out []
term di [] u_sdram_to_RGB_de_i_r_sclk__reg[0]|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_de_i_r_sclk__reg[2]
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[2] PCK_LOCATION str "C33R17.lp1.reg0"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[2] PLACE_LOCATION str "C33R17.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[2] preset uint 0
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_buffer_rd_sel__reg.sr_out []
term di [] u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net []
term mclk_b [] u_sdram_to_RGB_buffer_rd_sel__reg.mclk_out []
term qx [] u_sdram_to_RGB_de_i_r_sclk__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_buffer_rd_sel__reg.sclk_out []
endinst
inst REGS u_sdram_to_RGB_de_i_r_sclk__reg[3]
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3] PCK_LOCATION str "C33R23.lp0.reg0"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3] PLACE_LOCATION str "C33R23.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3] preset uint 0
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_de_i_r_sclk__reg[3].sr_out []
term di [] u_sdram_to_RGB_de_i_r_sclk__reg[2]|qx_net []
term mclk_b [] u_sdram_to_RGB_de_i_r_sclk__reg[3].mclk_out []
term qx [] u_sdram_to_RGB_de_i_r_sclk__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_de_i_r_sclk__reg[3].sclk_out []
term shift [] u_sdram_to_RGB_de_i_r_sclk__reg[3].sh0 []
endinst
inst LBUF u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf PCK_LOCATION str "C33R23.lbuf"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf PLACE_LOCATION str "C33R23.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_de_i_r_sclk__reg[3].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_de_i_r_sclk__reg[3].mclk_out []
term rc [0] u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_de_i_r_sclk__reg[3].sclk_out []
term sh [0] u_sdram_to_RGB_de_i_r_sclk__reg[3].sh0 []
term sh [1] u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_de_i_start_pulse__reg
attr inst u_sdram_to_RGB_de_i_start_pulse__reg PCK_LOCATION str "C45R14.lp1.reg0"
attr inst u_sdram_to_RGB_de_i_start_pulse__reg PLACE_LOCATION str "C45R14.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_de_i_start_pulse__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_de_i_start_pulse__reg preset uint 0
attr inst u_sdram_to_RGB_de_i_start_pulse__reg shift_direct str "up"
attr inst u_sdram_to_RGB_de_i_start_pulse__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_de_i_start_pulse__reg.sr_out []
term di [] ii0522|dx_net []
term mclk_b [] u_sdram_to_RGB_de_i_start_pulse__reg.mclk_out []
term qx [] u_sdram_to_RGB_de_i_start_pulse__reg|qx_net []
term sclk [] u_sdram_to_RGB_de_i_start_pulse__reg.sclk_out []
term shift [] u_sdram_to_RGB_de_i_start_pulse__reg.sh0 []
endinst
inst LBUF u_sdram_to_RGB_de_i_start_pulse__reg.lbuf
attr inst u_sdram_to_RGB_de_i_start_pulse__reg.lbuf PCK_LOCATION str "C45R14.lbuf"
attr inst u_sdram_to_RGB_de_i_start_pulse__reg.lbuf PLACE_LOCATION str "C45R14.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_de_i_start_pulse__reg.lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_de_i_start_pulse__reg.lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_de_i_start_pulse__reg.lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_de_i_start_pulse__reg.lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_de_i_start_pulse__reg.lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_de_i_start_pulse__reg.lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_de_i_start_pulse__reg.lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_de_i_start_pulse__reg.lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_de_i_start_pulse__reg.lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_de_i_start_pulse__reg.lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_de_i_start_pulse__reg.lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_de_i_start_pulse__reg.lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_de_i_start_pulse__reg.sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_de_i_start_pulse__reg.mclk_out []
term rc [0] u_sdram_to_RGB_de_i_start_pulse__reg.lbuf_rc [0]
term rc [1] u_sdram_to_RGB_de_i_start_pulse__reg.lbuf_rc [1]
term sclk [] u_sdram_to_RGB_de_i_start_pulse__reg.sclk_out []
term sh [0] u_sdram_to_RGB_de_i_start_pulse__reg.sh0 []
term sh [1] u_sdram_to_RGB_de_i_start_pulse__reg.lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_de_o__reg
attr inst u_sdram_to_RGB_de_o__reg PCK_LOCATION str "C33R30.lp0.reg0"
attr inst u_sdram_to_RGB_de_o__reg PLACE_LOCATION str "C33R30.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_de_o__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_de_o__reg preset uint 0
attr inst u_sdram_to_RGB_de_o__reg shift_direct str "up"
attr inst u_sdram_to_RGB_de_o__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[4].sr_out []
term di [] u_sdram_to_RGB_de_i_r_sclk__reg[3]|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[4].mclk_out []
term qx [] u_sdram_to_RGB_de_o__reg|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[4].sclk_out []
endinst
inst REGS u_sdram_to_RGB_display_before_bmp__reg
attr inst u_sdram_to_RGB_display_before_bmp__reg PCK_LOCATION str "C39R17.lp1.reg0"
attr inst u_sdram_to_RGB_display_before_bmp__reg PLACE_LOCATION str "C39R17.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_display_before_bmp__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_display_before_bmp__reg preset uint 1
attr inst u_sdram_to_RGB_display_before_bmp__reg shift_direct str "up"
attr inst u_sdram_to_RGB_display_before_bmp__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_bmp_fig_chg__reg[0].sr_out []
term di [] C39R15_mux0_ble1_out_0 []
term mclk_b [] u_sdram_to_RGB_bmp_fig_chg__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_display_before_bmp__reg|qx_net []
term sclk [] u_sdram_to_RGB_bmp_fig_chg__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_display_period_align__reg
attr inst u_sdram_to_RGB_display_period_align__reg PCK_LOCATION str "C45R14.lp2.reg0"
attr inst u_sdram_to_RGB_display_period_align__reg PLACE_LOCATION str "C45R14.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_display_period_align__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_display_period_align__reg preset uint 0
attr inst u_sdram_to_RGB_display_period_align__reg shift_direct str "up"
attr inst u_sdram_to_RGB_display_period_align__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_de_i_start_pulse__reg.sr_out []
term di [] ii0524|dx_net []
term mclk_b [] u_sdram_to_RGB_de_i_start_pulse__reg.mclk_out []
term qx [] u_sdram_to_RGB_display_period_align__reg|qx_net []
term sclk [] u_sdram_to_RGB_de_i_start_pulse__reg.sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[10]
attr inst u_sdram_to_RGB_dma_addr__reg[10] PCK_LOCATION str "C39R15.lp2.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[10] PLACE_LOCATION str "C39R15.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[10] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[10] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[10] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[10] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_v_valid_r__reg[0].sr_out []
term di [] u_sdram_to_RGB_addr_cnt__reg[0]|qx_net []
term mclk_b [] u_sdram_to_RGB_v_valid_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[10]|qx_net []
term sclk [] u_sdram_to_RGB_v_valid_r__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[11]
attr inst u_sdram_to_RGB_dma_addr__reg[11] PCK_LOCATION str "C43R13.lp0.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[11] PLACE_LOCATION str "C43R13.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[11] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[11] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[11] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[11] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[11].sr_out []
term di [] u_sdram_to_RGB_addr_cnt__reg[1]|qx_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[11].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[11]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[11].sclk_out []
term shift [] u_sdram_to_RGB_dma_addr__reg[11].sh0 []
endinst
inst LBUF u_sdram_to_RGB_dma_addr__reg[11].lbuf
attr inst u_sdram_to_RGB_dma_addr__reg[11].lbuf PCK_LOCATION str "C43R13.lbuf"
attr inst u_sdram_to_RGB_dma_addr__reg[11].lbuf PLACE_LOCATION str "C43R13.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_dma_addr__reg[11].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_dma_addr__reg[11].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[11].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[11].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[11].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[11].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[11].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[11].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[11].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[11].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[11].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[11].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[11].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[11].mclk_out []
term rc [0] u_sdram_to_RGB_dma_addr__reg[11].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_dma_addr__reg[11].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_dma_addr__reg[11].sclk_out []
term sh [0] u_sdram_to_RGB_dma_addr__reg[11].sh0 []
term sh [1] u_sdram_to_RGB_dma_addr__reg[11].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[12]
attr inst u_sdram_to_RGB_dma_addr__reg[12] PCK_LOCATION str "C37R14.lp2.reg1"
attr inst u_sdram_to_RGB_dma_addr__reg[12] PLACE_LOCATION str "C37R14.le_tile.le_guts.lp2.reg1"
attr inst u_sdram_to_RGB_dma_addr__reg[12] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[12] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[12] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[12] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[7].sr_out []
term di [] u_sdram_to_RGB_addr_cnt__reg[2]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[12]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[13]
attr inst u_sdram_to_RGB_dma_addr__reg[13] PCK_LOCATION str "C37R14.lp3.reg1"
attr inst u_sdram_to_RGB_dma_addr__reg[13] PLACE_LOCATION str "C37R14.le_tile.le_guts.lp3.reg1"
attr inst u_sdram_to_RGB_dma_addr__reg[13] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[13] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[13] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[13] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[7].sr_out []
term di [] u_sdram_to_RGB_addr_cnt__reg[3]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[13]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[14]
attr inst u_sdram_to_RGB_dma_addr__reg[14] PCK_LOCATION str "C37R14.lp0.reg1"
attr inst u_sdram_to_RGB_dma_addr__reg[14] PLACE_LOCATION str "C37R14.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_dma_addr__reg[14] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[14] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[14] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[14] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[7].sr_out []
term di [] u_sdram_to_RGB_addr_cnt__reg[4]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[14]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[15]
attr inst u_sdram_to_RGB_dma_addr__reg[15] PCK_LOCATION str "C35R15.lp1.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[15] PLACE_LOCATION str "C35R15.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[15] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[15] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[15] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[15] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[29].sr_out []
term di [] u_sdram_to_RGB_addr_cnt__reg[5]|qx_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[29].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[15]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[29].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[16]
attr inst u_sdram_to_RGB_dma_addr__reg[16] PCK_LOCATION str "C39R19.lp2.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[16] PLACE_LOCATION str "C39R19.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[16] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[16] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[16] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[16] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[19].sr_out []
term di [] ii0525|dx_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[19].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[16]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[19].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[17]
attr inst u_sdram_to_RGB_dma_addr__reg[17] PCK_LOCATION str "C37R20.lp0.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[17] PLACE_LOCATION str "C37R20.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[17] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[17] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[17] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[17] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[25].sr_out []
term di [] ii0526|dx_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[25].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[17]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[25].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[18]
attr inst u_sdram_to_RGB_dma_addr__reg[18] PCK_LOCATION str "C37R21.lp2.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[18] PLACE_LOCATION str "C37R21.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[18] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[18] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[18] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[18] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[22].sr_out []
term di [] ii0527|dx_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[22].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[18]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[22].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[19]
attr inst u_sdram_to_RGB_dma_addr__reg[19] PCK_LOCATION str "C39R19.lp0.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[19] PLACE_LOCATION str "C39R19.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[19] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[19] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[19] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[19] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[19].sr_out []
term di [] ii0528|dx_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[19].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[19]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[19].sclk_out []
term shift [] u_sdram_to_RGB_dma_addr__reg[19].sh0 []
endinst
inst LBUF u_sdram_to_RGB_dma_addr__reg[19].lbuf
attr inst u_sdram_to_RGB_dma_addr__reg[19].lbuf PCK_LOCATION str "C39R19.lbuf"
attr inst u_sdram_to_RGB_dma_addr__reg[19].lbuf PLACE_LOCATION str "C39R19.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_dma_addr__reg[19].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_dma_addr__reg[19].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[19].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[19].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[19].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[19].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[19].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[19].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[19].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[19].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[19].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[19].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[19].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[19].mclk_out []
term rc [0] u_sdram_to_RGB_dma_addr__reg[19].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_dma_addr__reg[19].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_dma_addr__reg[19].sclk_out []
term sh [0] u_sdram_to_RGB_dma_addr__reg[19].sh0 []
term sh [1] u_sdram_to_RGB_dma_addr__reg[19].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[20]
attr inst u_sdram_to_RGB_dma_addr__reg[20] PCK_LOCATION str "C35R23.lp1.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[20] PLACE_LOCATION str "C35R23.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[20] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[20] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[20] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[20] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[24].sr_out []
term di [] ii0529|dx_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[24].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[20]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[24].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[21]
attr inst u_sdram_to_RGB_dma_addr__reg[21] PCK_LOCATION str "C37R21.lp1.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[21] PLACE_LOCATION str "C37R21.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[21] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[21] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[21] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[21] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[22].sr_out []
term di [] ii0530|dx_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[22].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[21]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[22].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[22]
attr inst u_sdram_to_RGB_dma_addr__reg[22] PCK_LOCATION str "C37R21.lp0.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[22] PLACE_LOCATION str "C37R21.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[22] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[22] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[22] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[22] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[22].sr_out []
term di [] ii0531|dx_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[22].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[22]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[22].sclk_out []
term shift [] u_sdram_to_RGB_dma_addr__reg[22].sh0 []
endinst
inst LBUF u_sdram_to_RGB_dma_addr__reg[22].lbuf
attr inst u_sdram_to_RGB_dma_addr__reg[22].lbuf PCK_LOCATION str "C37R21.lbuf"
attr inst u_sdram_to_RGB_dma_addr__reg[22].lbuf PLACE_LOCATION str "C37R21.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_dma_addr__reg[22].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_dma_addr__reg[22].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[22].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[22].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[22].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[22].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[22].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[22].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[22].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[22].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[22].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[22].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[22].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[22].mclk_out []
term rc [0] u_sdram_to_RGB_dma_addr__reg[22].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_dma_addr__reg[22].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_dma_addr__reg[22].sclk_out []
term sh [0] u_sdram_to_RGB_dma_addr__reg[22].sh0 []
term sh [1] u_sdram_to_RGB_dma_addr__reg[22].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[23]
attr inst u_sdram_to_RGB_dma_addr__reg[23] PCK_LOCATION str "C33R24.lp0.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[23] PLACE_LOCATION str "C33R24.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[23] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[23] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[23] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[23] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[23].sr_out []
term di [] ii0532|dx_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[23].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[23]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[23].sclk_out []
term shift [] u_sdram_to_RGB_dma_addr__reg[23].sh0 []
endinst
inst LBUF u_sdram_to_RGB_dma_addr__reg[23].lbuf
attr inst u_sdram_to_RGB_dma_addr__reg[23].lbuf PCK_LOCATION str "C33R24.lbuf"
attr inst u_sdram_to_RGB_dma_addr__reg[23].lbuf PLACE_LOCATION str "C33R24.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_dma_addr__reg[23].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_dma_addr__reg[23].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[23].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[23].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[23].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[23].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[23].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[23].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[23].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[23].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[23].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[23].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[23].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[23].mclk_out []
term rc [0] u_sdram_to_RGB_dma_addr__reg[23].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_dma_addr__reg[23].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_dma_addr__reg[23].sclk_out []
term sh [0] u_sdram_to_RGB_dma_addr__reg[23].sh0 []
term sh [1] u_sdram_to_RGB_dma_addr__reg[23].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[24]
attr inst u_sdram_to_RGB_dma_addr__reg[24] PCK_LOCATION str "C35R23.lp0.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[24] PLACE_LOCATION str "C35R23.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[24] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[24] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[24] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[24] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[24].sr_out []
term di [] ii0533|dx_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[24].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[24]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[24].sclk_out []
term shift [] u_sdram_to_RGB_dma_addr__reg[24].sh0 []
endinst
inst LBUF u_sdram_to_RGB_dma_addr__reg[24].lbuf
attr inst u_sdram_to_RGB_dma_addr__reg[24].lbuf PCK_LOCATION str "C35R23.lbuf"
attr inst u_sdram_to_RGB_dma_addr__reg[24].lbuf PLACE_LOCATION str "C35R23.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_dma_addr__reg[24].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_dma_addr__reg[24].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[24].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[24].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[24].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[24].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[24].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[24].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[24].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[24].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[24].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[24].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[24].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[24].mclk_out []
term rc [0] u_sdram_to_RGB_dma_addr__reg[24].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_dma_addr__reg[24].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_dma_addr__reg[24].sclk_out []
term sh [0] u_sdram_to_RGB_dma_addr__reg[24].sh0 []
term sh [1] u_sdram_to_RGB_dma_addr__reg[24].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[25]
attr inst u_sdram_to_RGB_dma_addr__reg[25] PCK_LOCATION str "C37R20.lp1.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[25] PLACE_LOCATION str "C37R20.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[25] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[25] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[25] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[25] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[25].sr_out []
term di [] ii0534|dx_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[25].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[25]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[25].sclk_out []
term shift [] u_sdram_to_RGB_dma_addr__reg[25].sh0 []
endinst
inst LBUF u_sdram_to_RGB_dma_addr__reg[25].lbuf
attr inst u_sdram_to_RGB_dma_addr__reg[25].lbuf PCK_LOCATION str "C37R20.lbuf"
attr inst u_sdram_to_RGB_dma_addr__reg[25].lbuf PLACE_LOCATION str "C37R20.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_dma_addr__reg[25].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_dma_addr__reg[25].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[25].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[25].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[25].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[25].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[25].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[25].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[25].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[25].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[25].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[25].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[25].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[25].mclk_out []
term rc [0] u_sdram_to_RGB_dma_addr__reg[25].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_dma_addr__reg[25].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_dma_addr__reg[25].sclk_out []
term sh [0] u_sdram_to_RGB_dma_addr__reg[25].sh0 []
term sh [1] u_sdram_to_RGB_dma_addr__reg[25].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[26]
attr inst u_sdram_to_RGB_dma_addr__reg[26] PCK_LOCATION str "C39R15.lp2.reg1"
attr inst u_sdram_to_RGB_dma_addr__reg[26] PLACE_LOCATION str "C39R15.le_tile.le_guts.lp2.reg1"
attr inst u_sdram_to_RGB_dma_addr__reg[26] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[26] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[26] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[26] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_v_valid_r__reg[0].sr_out []
term di [] GND_0_inst|Y_net []
term mclk_b [] u_sdram_to_RGB_v_valid_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[26]|qx_net []
term sclk [] u_sdram_to_RGB_v_valid_r__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[27]
attr inst u_sdram_to_RGB_dma_addr__reg[27] PCK_LOCATION str "C33R15.lp0.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[27] PLACE_LOCATION str "C33R15.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[27] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[27] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[27] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[27] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[29].sr_out []
term di [] GND_0_inst|Y_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[27]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[29].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[28]
attr inst u_sdram_to_RGB_dma_addr__reg[28] PCK_LOCATION str "C27R14.lp2.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[28] PLACE_LOCATION str "C27R14.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[28] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[28] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[28] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[28] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[28].sr_out []
term di [] GND_0_inst|Y_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[28].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[28]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[28].sclk_out []
term shift [] u_sdram_to_RGB_dma_addr__reg[28].sh0 []
endinst
inst LBUF u_sdram_to_RGB_dma_addr__reg[28].lbuf
attr inst u_sdram_to_RGB_dma_addr__reg[28].lbuf PCK_LOCATION str "C27R14.lbuf"
attr inst u_sdram_to_RGB_dma_addr__reg[28].lbuf PLACE_LOCATION str "C27R14.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_dma_addr__reg[28].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_dma_addr__reg[28].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[28].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[28].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[28].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[28].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[28].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[28].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[28].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[28].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[28].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[28].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[28].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[28].mclk_out []
term rc [0] u_sdram_to_RGB_dma_addr__reg[28].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_dma_addr__reg[28].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_dma_addr__reg[28].sclk_out []
term sh [0] u_sdram_to_RGB_dma_addr__reg[28].sh0 []
term sh [1] u_sdram_to_RGB_dma_addr__reg[28].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[29]
attr inst u_sdram_to_RGB_dma_addr__reg[29] PCK_LOCATION str "C35R15.lp0.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[29] PLACE_LOCATION str "C35R15.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[29] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[29] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[29] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[29] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[29].sr_out []
term di [] VCC_0_inst|Y_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[29].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[29]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[29].sclk_out []
term shift [] u_sdram_to_RGB_dma_addr__reg[29].sh0 []
endinst
inst LBUF u_sdram_to_RGB_dma_addr__reg[29].lbuf
attr inst u_sdram_to_RGB_dma_addr__reg[29].lbuf PCK_LOCATION str "C35R15.lbuf"
attr inst u_sdram_to_RGB_dma_addr__reg[29].lbuf PLACE_LOCATION str "C35R15.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_dma_addr__reg[29].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_dma_addr__reg[29].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[29].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[29].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[29].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[29].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[29].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[29].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[29].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[29].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[29].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[29].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[29].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[29].mclk_out []
term rc [0] u_sdram_to_RGB_dma_addr__reg[29].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_dma_addr__reg[29].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_dma_addr__reg[29].sclk_out []
term sh [0] u_sdram_to_RGB_dma_addr__reg[29].sh0 []
term sh [1] u_sdram_to_RGB_dma_addr__reg[29].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[2]
attr inst u_sdram_to_RGB_dma_addr__reg[2] PCK_LOCATION str "C27R15.lp0.reg1"
attr inst u_sdram_to_RGB_dma_addr__reg[2] PLACE_LOCATION str "C27R15.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_dma_addr__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[2] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[7].sr_out []
term di [] GND_0_inst|Y_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[30]
attr inst u_sdram_to_RGB_dma_addr__reg[30] PCK_LOCATION str "C35R25.lp0.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[30] PLACE_LOCATION str "C35R25.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[30] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[30] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[30] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[30] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[30].sr_out []
term di [] io_cell_display_sel_inst|id_q_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[30].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[30]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[30].sclk_out []
term shift [] u_sdram_to_RGB_dma_addr__reg[30].sh0 []
endinst
inst LBUF u_sdram_to_RGB_dma_addr__reg[30].lbuf
attr inst u_sdram_to_RGB_dma_addr__reg[30].lbuf PCK_LOCATION str "C35R25.lbuf"
attr inst u_sdram_to_RGB_dma_addr__reg[30].lbuf PLACE_LOCATION str "C35R25.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_dma_addr__reg[30].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_dma_addr__reg[30].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[30].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[30].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[30].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[30].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[30].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[30].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[30].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[30].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[30].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[30].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[30].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[30].mclk_out []
term rc [0] u_sdram_to_RGB_dma_addr__reg[30].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_dma_addr__reg[30].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_dma_addr__reg[30].sclk_out []
term sh [0] u_sdram_to_RGB_dma_addr__reg[30].sh0 []
term sh [1] u_sdram_to_RGB_dma_addr__reg[30].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[31]
attr inst u_sdram_to_RGB_dma_addr__reg[31] PCK_LOCATION str "C33R12.lp3.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[31] PLACE_LOCATION str "C33R12.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[31] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[31] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[31] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[31] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr_r__reg[0].sr_out []
term di [] GND_0_inst|Y_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[31]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr_r__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[3]
attr inst u_sdram_to_RGB_dma_addr__reg[3] PCK_LOCATION str "C27R15.lp1.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[3] PLACE_LOCATION str "C27R15.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[3] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[7].sr_out []
term di [] GND_0_inst|Y_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[4]
attr inst u_sdram_to_RGB_dma_addr__reg[4] PCK_LOCATION str "C27R14.lp0.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[4] PLACE_LOCATION str "C27R14.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[4] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[4] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[28].sr_out []
term di [] GND_0_inst|Y_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[28].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[4]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[28].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[5]
attr inst u_sdram_to_RGB_dma_addr__reg[5] PCK_LOCATION str "C27R14.lp1.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[5] PLACE_LOCATION str "C27R14.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[5] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[28].sr_out []
term di [] GND_0_inst|Y_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[28].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[28].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[6]
attr inst u_sdram_to_RGB_dma_addr__reg[6] PCK_LOCATION str "C25R12.lp0.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[6] PLACE_LOCATION str "C25R12.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[6] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[6].sr_out []
term di [] GND_0_inst|Y_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[6].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[6].sclk_out []
term shift [] u_sdram_to_RGB_dma_addr__reg[6].sh0 []
endinst
inst LBUF u_sdram_to_RGB_dma_addr__reg[6].lbuf
attr inst u_sdram_to_RGB_dma_addr__reg[6].lbuf PCK_LOCATION str "C25R12.lbuf"
attr inst u_sdram_to_RGB_dma_addr__reg[6].lbuf PLACE_LOCATION str "C25R12.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_dma_addr__reg[6].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_dma_addr__reg[6].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[6].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[6].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[6].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[6].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[6].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[6].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[6].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[6].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[6].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[6].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[6].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[6].mclk_out []
term rc [0] u_sdram_to_RGB_dma_addr__reg[6].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_dma_addr__reg[6].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_dma_addr__reg[6].sclk_out []
term sh [0] u_sdram_to_RGB_dma_addr__reg[6].sh0 []
term sh [1] u_sdram_to_RGB_dma_addr__reg[6].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[7]
attr inst u_sdram_to_RGB_dma_addr__reg[7] PCK_LOCATION str "C27R15.lp2.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[7] PLACE_LOCATION str "C27R15.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[7] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[7].sr_out []
term di [] GND_0_inst|Y_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[7].sclk_out []
term shift [] u_sdram_to_RGB_dma_addr__reg[7].sh0 []
endinst
inst LBUF u_sdram_to_RGB_dma_addr__reg[7].lbuf
attr inst u_sdram_to_RGB_dma_addr__reg[7].lbuf PCK_LOCATION str "C27R15.lbuf"
attr inst u_sdram_to_RGB_dma_addr__reg[7].lbuf PLACE_LOCATION str "C27R15.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_dma_addr__reg[7].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_dma_addr__reg[7].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[7].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[7].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[7].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[7].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[7].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[7].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[7].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[7].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[7].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[7].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[7].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[7].mclk_out []
term rc [0] u_sdram_to_RGB_dma_addr__reg[7].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_dma_addr__reg[7].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_dma_addr__reg[7].sclk_out []
term sh [0] u_sdram_to_RGB_dma_addr__reg[7].sh0 []
term sh [1] u_sdram_to_RGB_dma_addr__reg[7].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[8]
attr inst u_sdram_to_RGB_dma_addr__reg[8] PCK_LOCATION str "C23R13.lp0.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[8] PLACE_LOCATION str "C23R13.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[8] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[8] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[8] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[8] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[8].sr_out []
term di [] GND_0_inst|Y_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[8]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[8].sclk_out []
term shift [] u_sdram_to_RGB_dma_addr__reg[8].sh0 []
endinst
inst LBUF u_sdram_to_RGB_dma_addr__reg[8].lbuf
attr inst u_sdram_to_RGB_dma_addr__reg[8].lbuf PCK_LOCATION str "C23R13.lbuf"
attr inst u_sdram_to_RGB_dma_addr__reg[8].lbuf PLACE_LOCATION str "C23R13.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_dma_addr__reg[8].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_dma_addr__reg[8].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[8].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[8].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[8].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[8].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[8].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[8].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[8].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[8].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[8].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[8].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[8].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[8].mclk_out []
term rc [0] u_sdram_to_RGB_dma_addr__reg[8].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_dma_addr__reg[8].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_dma_addr__reg[8].sclk_out []
term sh [0] u_sdram_to_RGB_dma_addr__reg[8].sh0 []
term sh [1] u_sdram_to_RGB_dma_addr__reg[8].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[9]
attr inst u_sdram_to_RGB_dma_addr__reg[9] PCK_LOCATION str "C37R14.lp3.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[9] PLACE_LOCATION str "C37R14.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_dma_addr__reg[9] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[9] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[9] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[9] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[7].sr_out []
term di [] GND_0_inst|Y_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[9]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_start_xfer__reg
attr inst u_sdram_to_RGB_dma_start_xfer__reg PCK_LOCATION str "C35R11.lp2.reg0"
attr inst u_sdram_to_RGB_dma_start_xfer__reg PLACE_LOCATION str "C35R11.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_dma_start_xfer__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_start_xfer__reg preset uint 0
attr inst u_sdram_to_RGB_dma_start_xfer__reg shift_direct str "up"
attr inst u_sdram_to_RGB_dma_start_xfer__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_start_xfer__reg.sr_out []
term di [] u_sdram_to_RGB_dma_start_xfer_prev__reg|qx_net []
term mclk_b [] u_sdram_to_RGB_dma_start_xfer__reg.mclk_out []
term qx [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term sclk [] u_sdram_to_RGB_dma_start_xfer__reg.sclk_out []
term shift [] u_sdram_to_RGB_dma_start_xfer__reg.sh0 []
endinst
inst LBUF u_sdram_to_RGB_dma_start_xfer__reg.lbuf
attr inst u_sdram_to_RGB_dma_start_xfer__reg.lbuf PCK_LOCATION str "C35R11.lbuf"
attr inst u_sdram_to_RGB_dma_start_xfer__reg.lbuf PLACE_LOCATION str "C35R11.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_dma_start_xfer__reg.lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_dma_start_xfer__reg.lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_dma_start_xfer__reg.lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_dma_start_xfer__reg.lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_start_xfer__reg.lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_dma_start_xfer__reg.lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_start_xfer__reg.lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_start_xfer__reg.lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_dma_start_xfer__reg.lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_dma_start_xfer__reg.lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_dma_start_xfer__reg.lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_dma_start_xfer__reg.lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_dma_start_xfer__reg.sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_dma_start_xfer__reg.mclk_out []
term rc [0] u_sdram_to_RGB_dma_start_xfer__reg.lbuf_rc [0]
term rc [1] u_sdram_to_RGB_dma_start_xfer__reg.lbuf_rc [1]
term sclk [] u_sdram_to_RGB_dma_start_xfer__reg.sclk_out []
term sh [0] u_sdram_to_RGB_dma_start_xfer__reg.sh0 []
term sh [1] u_sdram_to_RGB_dma_start_xfer__reg.lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_dma_start_xfer_prev__reg
attr inst u_sdram_to_RGB_dma_start_xfer_prev__reg PCK_LOCATION str "C45R11.lp2.reg0"
attr inst u_sdram_to_RGB_dma_start_xfer_prev__reg PLACE_LOCATION str "C45R11.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_dma_start_xfer_prev__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_start_xfer_prev__reg preset uint 0
attr inst u_sdram_to_RGB_dma_start_xfer_prev__reg shift_direct str "up"
attr inst u_sdram_to_RGB_dma_start_xfer_prev__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sr_out []
term di [] ii0535|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.mclk_out []
term qx [] u_sdram_to_RGB_dma_start_xfer_prev__reg|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_rd__reg[0]
attr inst u_sdram_to_RGB_emb_addr_rd__reg[0] PCK_LOCATION str "C29R16.lp2.reg0"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[0] PLACE_LOCATION str "C29R16.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[0] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_rd__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[4].sr_out []
term di [] ii0536|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[4].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[4].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_rd__reg[1]
attr inst u_sdram_to_RGB_emb_addr_rd__reg[1] PCK_LOCATION str "C29R16.lp0.reg1"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[1] PLACE_LOCATION str "C29R16.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[1] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_rd__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[4].sr_out []
term di [] ii0537|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[4].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[4].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_rd__reg[2]
attr inst u_sdram_to_RGB_emb_addr_rd__reg[2] PCK_LOCATION str "C29R17.lp1.reg0"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[2] PLACE_LOCATION str "C29R17.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[2] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_rd__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[9].sr_out []
term di [] C29R16_mux0_ble0_out_0 []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_rd__reg[3]
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3] PCK_LOCATION str "C27R16.lp0.reg0"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3] PLACE_LOCATION str "C27R16.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[3].sr_out []
term di [] ii0540|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[3].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[3].sclk_out []
term shift [] u_sdram_to_RGB_emb_addr_rd__reg[3].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf PCK_LOCATION str "C27R16.lbuf"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf PLACE_LOCATION str "C27R16.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[3].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[3].mclk_out []
term rc [0] u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[3].sclk_out []
term sh [0] u_sdram_to_RGB_emb_addr_rd__reg[3].sh0 []
term sh [1] u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_addr_rd__reg[4]
attr inst u_sdram_to_RGB_emb_addr_rd__reg[4] PCK_LOCATION str "C29R16.lp1.reg0"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[4] PLACE_LOCATION str "C29R16.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[4] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_rd__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[4] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[4].sr_out []
term di [] ii0541|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[4].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[4].sclk_out []
term shift [] u_sdram_to_RGB_emb_addr_rd__reg[4].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_addr_rd__reg[4].lbuf
attr inst u_sdram_to_RGB_emb_addr_rd__reg[4].lbuf PCK_LOCATION str "C29R16.lbuf"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[4].lbuf PLACE_LOCATION str "C29R16.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[4].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_emb_addr_rd__reg[4].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[4].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[4].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[4].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[4].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[4].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[4].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[4].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[4].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[4].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[4].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[4].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[4].mclk_out []
term rc [0] u_sdram_to_RGB_emb_addr_rd__reg[4].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_emb_addr_rd__reg[4].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[4].sclk_out []
term sh [0] u_sdram_to_RGB_emb_addr_rd__reg[4].sh0 []
term sh [1] u_sdram_to_RGB_emb_addr_rd__reg[4].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_addr_rd__reg[5]
attr inst u_sdram_to_RGB_emb_addr_rd__reg[5] PCK_LOCATION str "C27R17.lp0.reg0"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[5] PLACE_LOCATION str "C27R17.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[5] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_rd__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[7].sr_out []
term di [] ii0543|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_rd__reg[6]
attr inst u_sdram_to_RGB_emb_addr_rd__reg[6] PCK_LOCATION str "C27R17.lp1.reg0"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[6] PLACE_LOCATION str "C27R17.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[6] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_rd__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[7].sr_out []
term di [] ii0544|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_rd__reg[7]
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7] PCK_LOCATION str "C27R17.lp2.reg0"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7] PLACE_LOCATION str "C27R17.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[7].sr_out []
term di [] ii0546|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[7].sclk_out []
term shift [] u_sdram_to_RGB_emb_addr_rd__reg[7].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf PCK_LOCATION str "C27R17.lbuf"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf PLACE_LOCATION str "C27R17.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[7].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[7].mclk_out []
term rc [0] u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[7].sclk_out []
term sh [0] u_sdram_to_RGB_emb_addr_rd__reg[7].sh0 []
term sh [1] u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_addr_rd__reg[8]
attr inst u_sdram_to_RGB_emb_addr_rd__reg[8] PCK_LOCATION str "C29R17.lp3.reg0"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[8] PLACE_LOCATION str "C29R17.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[8] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[8] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_rd__reg[8] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[8] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[9].sr_out []
term di [] ii0548|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_rd__reg[9]
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9] PCK_LOCATION str "C29R17.lp2.reg0"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9] PLACE_LOCATION str "C29R17.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[9].sr_out []
term di [] ii0549|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[9].sclk_out []
term shift [] u_sdram_to_RGB_emb_addr_rd__reg[9].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf PCK_LOCATION str "C29R17.lbuf"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf PLACE_LOCATION str "C29R17.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[9].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[9].mclk_out []
term rc [0] u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[9].sclk_out []
term sh [0] u_sdram_to_RGB_emb_addr_rd__reg[9].sh0 []
term sh [1] u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr__reg[0]
attr inst u_sdram_to_RGB_emb_addr_wr__reg[0] PCK_LOCATION str "C35R17.lp2.reg0"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[0] PLACE_LOCATION str "C35R17.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[0] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr__reg[3].sr_out []
term di [] ii0550|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr__reg[3].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr__reg[3].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr__reg[1]
attr inst u_sdram_to_RGB_emb_addr_wr__reg[1] PCK_LOCATION str "C37R17.lp0.reg0"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[1] PLACE_LOCATION str "C37R17.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[1] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr__reg[2].sr_out []
term di [] ii0551|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr__reg[2].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr__reg[2].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr__reg[2]
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2] PCK_LOCATION str "C37R17.lp1.reg0"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2] PLACE_LOCATION str "C37R17.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr__reg[2].sr_out []
term di [] ii0552|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr__reg[2].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr__reg[2].sclk_out []
term shift [] u_sdram_to_RGB_emb_addr_wr__reg[2].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf PCK_LOCATION str "C37R17.lbuf"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf PLACE_LOCATION str "C37R17.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr__reg[2].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr__reg[2].mclk_out []
term rc [0] u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_emb_addr_wr__reg[2].sclk_out []
term sh [0] u_sdram_to_RGB_emb_addr_wr__reg[2].sh0 []
term sh [1] u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr__reg[3]
attr inst u_sdram_to_RGB_emb_addr_wr__reg[3] PCK_LOCATION str "C35R17.lp0.reg0"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[3] PLACE_LOCATION str "C35R17.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[3] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr__reg[3].sr_out []
term di [] ii0553|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr__reg[3].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr__reg[3].sclk_out []
term shift [] u_sdram_to_RGB_emb_addr_wr__reg[3].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_addr_wr__reg[3].lbuf
attr inst u_sdram_to_RGB_emb_addr_wr__reg[3].lbuf PCK_LOCATION str "C35R17.lbuf"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[3].lbuf PLACE_LOCATION str "C35R17.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[3].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_emb_addr_wr__reg[3].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[3].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[3].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[3].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[3].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[3].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[3].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[3].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[3].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[3].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[3].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr__reg[3].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr__reg[3].mclk_out []
term rc [0] u_sdram_to_RGB_emb_addr_wr__reg[3].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_emb_addr_wr__reg[3].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_emb_addr_wr__reg[3].sclk_out []
term sh [0] u_sdram_to_RGB_emb_addr_wr__reg[3].sh0 []
term sh [1] u_sdram_to_RGB_emb_addr_wr__reg[3].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr__reg[4]
attr inst u_sdram_to_RGB_emb_addr_wr__reg[4] PCK_LOCATION str "C35R16.lp2.reg1"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[4] PLACE_LOCATION str "C35R16.le_tile.le_guts.lp2.reg1"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[4] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[4] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr__reg[8].sr_out []
term di [] ii0555|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr__reg[4]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr__reg[5]
attr inst u_sdram_to_RGB_emb_addr_wr__reg[5] PCK_LOCATION str "C35R16.lp3.reg1"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[5] PLACE_LOCATION str "C35R16.le_tile.le_guts.lp3.reg1"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[5] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr__reg[8].sr_out []
term di [] C35R16_mux0_ble3_out_1 []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr__reg[6]
attr inst u_sdram_to_RGB_emb_addr_wr__reg[6] PCK_LOCATION str "C35R16.lp3.reg0"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[6] PLACE_LOCATION str "C35R16.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[6] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr__reg[8].sr_out []
term di [] C35R16_mux0_ble2_out_0 []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr__reg[7]
attr inst u_sdram_to_RGB_emb_addr_wr__reg[7] PCK_LOCATION str "C35R16.lp0.reg0"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[7] PLACE_LOCATION str "C35R16.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[7] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr__reg[8].sr_out []
term di [] C35R16_mux0_ble0_out_0 []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr__reg[8]
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8] PCK_LOCATION str "C35R16.lp1.reg1"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8] PLACE_LOCATION str "C35R16.le_tile.le_guts.lp1.reg1"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr__reg[8].sr_out []
term di [] C35R16_mux0_ble1_out_1 []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr__reg[8]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr__reg[8].sclk_out []
term shift [] u_sdram_to_RGB_emb_addr_wr__reg[8].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf PCK_LOCATION str "C35R16.lbuf"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf PLACE_LOCATION str "C35R16.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr__reg[8].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr__reg[8].mclk_out []
term rc [0] u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_emb_addr_wr__reg[8].sclk_out []
term sh [0] u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf_sh [0]
term sh [1] u_sdram_to_RGB_emb_addr_wr__reg[8].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr_r__reg[0]
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[0] PCK_LOCATION str "C33R12.lp2.reg1"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[0] PLACE_LOCATION str "C33R12.le_tile.le_guts.lp2.reg1"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[0] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr_r__reg[0].sr_out []
term di [] u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr_r__reg[0].sclk_out []
term shift [] u_sdram_to_RGB_emb_addr_wr_r__reg[0].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_addr_wr_r__reg[0].lbuf
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[0].lbuf PCK_LOCATION str "C33R12.lbuf"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[0].lbuf PLACE_LOCATION str "C33R12.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[0].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[0].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[0].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[0].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[0].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[0].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[0].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[0].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[0].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[0].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[0].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[0].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr_r__reg[0].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr_r__reg[0].mclk_out []
term rc [0] u_sdram_to_RGB_emb_addr_wr_r__reg[0].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_emb_addr_wr_r__reg[0].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_emb_addr_wr_r__reg[0].sclk_out []
term sh [0] u_sdram_to_RGB_emb_addr_wr_r__reg[0].lbuf_sh [0]
term sh [1] u_sdram_to_RGB_emb_addr_wr_r__reg[0].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr_r__reg[1]
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[1] PCK_LOCATION str "C33R16.lp2.reg1"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[1] PLACE_LOCATION str "C33R16.le_tile.le_guts.lp2.reg1"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[1] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sr_out []
term di [] u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr_r__reg[2]
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[2] PCK_LOCATION str "C33R16.lp0.reg0"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[2] PLACE_LOCATION str "C33R16.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[2] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sr_out []
term di [] u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr_r__reg[3]
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[3] PCK_LOCATION str "C33R16.lp2.reg0"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[3] PLACE_LOCATION str "C33R16.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[3] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sr_out []
term di [] u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr_r__reg[4]
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[4] PCK_LOCATION str "C33R16.lp1.reg0"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[4] PLACE_LOCATION str "C33R16.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[4] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[4] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sr_out []
term di [] u_sdram_to_RGB_emb_addr_wr__reg[4]|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr_r__reg[5]
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[5] PCK_LOCATION str "C33R16.lp1.reg1"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[5] PLACE_LOCATION str "C33R16.le_tile.le_guts.lp1.reg1"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[5] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sr_out []
term di [] u_sdram_to_RGB_emb_addr_wr__reg[5]|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr_r__reg[6]
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[6] PCK_LOCATION str "C33R16.lp3.reg1"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[6] PLACE_LOCATION str "C33R16.le_tile.le_guts.lp3.reg1"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[6] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sr_out []
term di [] u_sdram_to_RGB_emb_addr_wr__reg[6]|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr_r__reg[7]
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[7] PCK_LOCATION str "C33R16.lp0.reg1"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[7] PLACE_LOCATION str "C33R16.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[7] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sr_out []
term di [] u_sdram_to_RGB_emb_addr_wr__reg[7]|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr_r__reg[8]
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8] PCK_LOCATION str "C33R16.lp3.reg0"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8] PLACE_LOCATION str "C33R16.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sr_out []
term di [] u_sdram_to_RGB_emb_addr_wr__reg[8]|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sclk_out []
term shift [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf PCK_LOCATION str "C33R16.lbuf"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf PLACE_LOCATION str "C33R16.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out []
term rc [0] u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sclk_out []
term sh [0] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sh0 []
term sh [1] u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[0]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[0] PCK_LOCATION str "C35R21.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[0] PLACE_LOCATION str "C35R21.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[0] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_0_r__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[0]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_0_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_0_r__reg[0].sclk_out []
term shift [] u_sdram_to_RGB_emb_rdata_0_r__reg[0].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_rdata_0_r__reg[0].lbuf
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[0].lbuf PCK_LOCATION str "C35R21.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[0].lbuf PLACE_LOCATION str "C35R21.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[0].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[0].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[0].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[0].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[0].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[0].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[0].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[0].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[0].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[0].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[0].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[0].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_0_r__reg[0].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_0_r__reg[0].mclk_out []
term rc [0] u_sdram_to_RGB_emb_rdata_0_r__reg[0].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_emb_rdata_0_r__reg[0].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_emb_rdata_0_r__reg[0].sclk_out []
term sh [0] u_sdram_to_RGB_emb_rdata_0_r__reg[0].sh0 []
term sh [1] u_sdram_to_RGB_emb_rdata_0_r__reg[0].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[10]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[10] PCK_LOCATION str "C33R18.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[10] PLACE_LOCATION str "C33R18.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[10] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[10] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[10] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[10] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[2]_net []
term mclk_b [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[10]|qx_net []
term sclk [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[11]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[11] PCK_LOCATION str "C29R21.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[11] PLACE_LOCATION str "C29R21.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[11] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[11] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[11] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[11] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[11].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[2]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[11].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[11]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[11].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[12]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[12] PCK_LOCATION str "C33R18.lp0.reg1"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[12] PLACE_LOCATION str "C33R18.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[12] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[12] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[12] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[12] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[3]_net []
term mclk_b [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[12]|qx_net []
term sclk [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[13]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[13] PCK_LOCATION str "C29R19.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[13] PLACE_LOCATION str "C29R19.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[13] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[13] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[13] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[13] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[13].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[3]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[13].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[13]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[13].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[14]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[14] PCK_LOCATION str "C35R19.lp1.reg0"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[14] PLACE_LOCATION str "C35R19.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[14] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[14] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[14] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[14] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_0_r__reg[14].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[3]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_0_r__reg[14].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[14]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_0_r__reg[14].sclk_out []
term shift [] u_sdram_to_RGB_emb_rdata_0_r__reg[14].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_rdata_0_r__reg[14].lbuf
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[14].lbuf PCK_LOCATION str "C35R19.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[14].lbuf PLACE_LOCATION str "C35R19.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[14].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[14].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[14].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[14].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[14].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[14].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[14].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[14].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[14].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[14].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[14].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[14].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_0_r__reg[14].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_0_r__reg[14].mclk_out []
term rc [0] u_sdram_to_RGB_emb_rdata_0_r__reg[14].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_emb_rdata_0_r__reg[14].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_emb_rdata_0_r__reg[14].sclk_out []
term sh [0] u_sdram_to_RGB_emb_rdata_0_r__reg[14].sh0 []
term sh [1] u_sdram_to_RGB_emb_rdata_0_r__reg[14].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[15]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[15] PCK_LOCATION str "C29R19.lp1.reg0"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[15] PLACE_LOCATION str "C29R19.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[15] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[15] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[15] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[15] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[13].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[3]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[13].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[15]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[13].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[1]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[1] PCK_LOCATION str "C35R20.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[1] PLACE_LOCATION str "C35R20.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[1] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[0]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[2]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[2] PCK_LOCATION str "C33R17.lp1.reg1"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[2] PLACE_LOCATION str "C33R17.le_tile.le_guts.lp1.reg1"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[2] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_buffer_rd_sel__reg.sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[0]_net []
term mclk_b [] u_sdram_to_RGB_buffer_rd_sel__reg.mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_buffer_rd_sel__reg.sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[3]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[3] PCK_LOCATION str "C35R18.lp1.reg0"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[3] PLACE_LOCATION str "C35R18.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[3] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_0_r__reg[3].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[0]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_0_r__reg[3].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_0_r__reg[3].sclk_out []
term shift [] u_sdram_to_RGB_emb_rdata_0_r__reg[3].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_rdata_0_r__reg[3].lbuf
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[3].lbuf PCK_LOCATION str "C35R18.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[3].lbuf PLACE_LOCATION str "C35R18.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[3].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[3].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[3].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[3].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[3].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[3].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[3].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[3].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[3].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[3].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[3].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[3].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_0_r__reg[3].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_0_r__reg[3].mclk_out []
term rc [0] u_sdram_to_RGB_emb_rdata_0_r__reg[3].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_emb_rdata_0_r__reg[3].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_emb_rdata_0_r__reg[3].sclk_out []
term sh [0] u_sdram_to_RGB_emb_rdata_0_r__reg[3].sh0 []
term sh [1] u_sdram_to_RGB_emb_rdata_0_r__reg[3].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[4]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[4] PCK_LOCATION str "C33R21.lp1.reg0"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[4] PLACE_LOCATION str "C33R21.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[4] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[4] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_0_r__reg[4].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[1]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_0_r__reg[4].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[4]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_0_r__reg[4].sclk_out []
term shift [] u_sdram_to_RGB_emb_rdata_0_r__reg[4].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_rdata_0_r__reg[4].lbuf
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[4].lbuf PCK_LOCATION str "C33R21.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[4].lbuf PLACE_LOCATION str "C33R21.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[4].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[4].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[4].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[4].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[4].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[4].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[4].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[4].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[4].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[4].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[4].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[4].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_0_r__reg[4].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_0_r__reg[4].mclk_out []
term rc [0] u_sdram_to_RGB_emb_rdata_0_r__reg[4].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_emb_rdata_0_r__reg[4].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_emb_rdata_0_r__reg[4].sclk_out []
term sh [0] u_sdram_to_RGB_emb_rdata_0_r__reg[4].sh0 []
term sh [1] u_sdram_to_RGB_emb_rdata_0_r__reg[4].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[5]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[5] PCK_LOCATION str "C29R19.lp2.reg0"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[5] PLACE_LOCATION str "C29R19.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[5] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[13].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[1]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[13].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[13].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[6]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6] PCK_LOCATION str "C29R20.lp2.reg0"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6] PLACE_LOCATION str "C29R20.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_0_r__reg[6].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[1]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_0_r__reg[6].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_0_r__reg[6].sclk_out []
term shift [] u_sdram_to_RGB_emb_rdata_0_r__reg[6].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf PCK_LOCATION str "C29R20.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf PLACE_LOCATION str "C29R20.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_0_r__reg[6].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_0_r__reg[6].mclk_out []
term rc [0] u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_emb_rdata_0_r__reg[6].sclk_out []
term sh [0] u_sdram_to_RGB_emb_rdata_0_r__reg[6].sh0 []
term sh [1] u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[7]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[7] PCK_LOCATION str "C33R17.lp3.reg0"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[7] PLACE_LOCATION str "C33R17.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[7] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_buffer_rd_sel__reg.sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[1]_net []
term mclk_b [] u_sdram_to_RGB_buffer_rd_sel__reg.mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_buffer_rd_sel__reg.sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[8]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[8] PCK_LOCATION str "C29R18.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[8] PLACE_LOCATION str "C29R18.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[8] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[8] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[8] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[8] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_0_r__reg[8].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[2]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_0_r__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[8]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_0_r__reg[8].sclk_out []
term shift [] u_sdram_to_RGB_emb_rdata_0_r__reg[8].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_rdata_0_r__reg[8].lbuf
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[8].lbuf PCK_LOCATION str "C29R18.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[8].lbuf PLACE_LOCATION str "C29R18.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[8].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[8].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[8].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[8].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[8].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[8].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[8].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[8].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[8].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[8].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[8].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[8].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_0_r__reg[8].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_0_r__reg[8].mclk_out []
term rc [0] u_sdram_to_RGB_emb_rdata_0_r__reg[8].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_emb_rdata_0_r__reg[8].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_emb_rdata_0_r__reg[8].sclk_out []
term sh [0] u_sdram_to_RGB_emb_rdata_0_r__reg[8].sh0 []
term sh [1] u_sdram_to_RGB_emb_rdata_0_r__reg[8].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[9]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[9] PCK_LOCATION str "C33R19.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[9] PLACE_LOCATION str "C33R19.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[9] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[9] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[9] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[9] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[2]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[9]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[0]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0] PCK_LOCATION str "C33R19.lp1.reg0"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0] PLACE_LOCATION str "C33R19.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[0]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].sclk_out []
term shift [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf PCK_LOCATION str "C33R19.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf PLACE_LOCATION str "C33R19.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].mclk_out []
term rc [0] u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].sclk_out []
term sh [0] u_sdram_to_RGB_emb_rdata_1_r__reg[0].sh0 []
term sh [1] u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[10]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[10] PCK_LOCATION str "C33R17.lp2.reg1"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[10] PLACE_LOCATION str "C33R17.le_tile.le_guts.lp2.reg1"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[10] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[10] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[10] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[10] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_buffer_rd_sel__reg.sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[2]_net []
term mclk_b [] u_sdram_to_RGB_buffer_rd_sel__reg.mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[10]|qx_net []
term sclk [] u_sdram_to_RGB_buffer_rd_sel__reg.sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[11]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11] PCK_LOCATION str "C29R21.lp1.reg0"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11] PLACE_LOCATION str "C29R21.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[11].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[2]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[11].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[11]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[11].sclk_out []
term shift [] u_sdram_to_RGB_emb_rdata_1_r__reg[11].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf PCK_LOCATION str "C29R21.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf PLACE_LOCATION str "C29R21.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[11].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[11].mclk_out []
term rc [0] u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[11].sclk_out []
term sh [0] u_sdram_to_RGB_emb_rdata_1_r__reg[11].sh0 []
term sh [1] u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[12]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[12] PCK_LOCATION str "C33R19.lp1.reg1"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[12] PLACE_LOCATION str "C33R19.le_tile.le_guts.lp1.reg1"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[12] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[12] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[12] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[12] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[3]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[12]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[13]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[13] PCK_LOCATION str "C29R19.lp0.reg1"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[13] PLACE_LOCATION str "C29R19.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[13] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[13] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[13] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[13] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[13].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[3]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[13].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[13]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[13].sclk_out []
term shift [] u_sdram_to_RGB_emb_rdata_1_r__reg[13].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_rdata_1_r__reg[13].lbuf
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[13].lbuf PCK_LOCATION str "C29R19.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[13].lbuf PLACE_LOCATION str "C29R19.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[13].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[13].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[13].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[13].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[13].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[13].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[13].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[13].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[13].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[13].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[13].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[13].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[13].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[13].mclk_out []
term rc [0] u_sdram_to_RGB_emb_rdata_1_r__reg[13].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_emb_rdata_1_r__reg[13].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[13].sclk_out []
term sh [0] u_sdram_to_RGB_emb_rdata_1_r__reg[13].lbuf_sh [0]
term sh [1] u_sdram_to_RGB_emb_rdata_1_r__reg[13].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[14]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[14] PCK_LOCATION str "C33R19.lp0.reg1"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[14] PLACE_LOCATION str "C33R19.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[14] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[14] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[14] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[14] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[3]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[14]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[15]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[15] PCK_LOCATION str "C33R19.lp2.reg0"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[15] PLACE_LOCATION str "C33R19.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[15] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[15] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[15] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[15] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[3]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[15]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[1]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1] PCK_LOCATION str "C35R20.lp1.reg0"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1] PLACE_LOCATION str "C35R20.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[0]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].sclk_out []
term shift [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf PCK_LOCATION str "C35R20.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf PLACE_LOCATION str "C35R20.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].mclk_out []
term rc [0] u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].sclk_out []
term sh [0] u_sdram_to_RGB_emb_rdata_1_r__reg[1].sh0 []
term sh [1] u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[2]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[2] PCK_LOCATION str "C29R18.lp2.reg0"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[2] PLACE_LOCATION str "C29R18.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[2] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_0_r__reg[8].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[0]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_0_r__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_0_r__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[3]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[3] PCK_LOCATION str "C33R17.lp3.reg1"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[3] PLACE_LOCATION str "C33R17.le_tile.le_guts.lp3.reg1"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[3] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_buffer_rd_sel__reg.sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[0]_net []
term mclk_b [] u_sdram_to_RGB_buffer_rd_sel__reg.mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_buffer_rd_sel__reg.sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[4]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[4] PCK_LOCATION str "C33R21.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[4] PLACE_LOCATION str "C33R21.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[4] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[4] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_0_r__reg[4].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[1]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_0_r__reg[4].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[4]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_0_r__reg[4].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[5]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[5] PCK_LOCATION str "C29R17.lp0.reg1"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[5] PLACE_LOCATION str "C29R17.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[5] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[1]_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[6]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[6] PCK_LOCATION str "C29R20.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[6] PLACE_LOCATION str "C29R20.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[6] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_0_r__reg[6].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[1]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_0_r__reg[6].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_0_r__reg[6].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[7]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[7] PCK_LOCATION str "C29R16.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[7] PLACE_LOCATION str "C29R16.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[7] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[4].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[1]_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[4].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[4].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[8]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[8] PCK_LOCATION str "C29R16.lp3.reg0"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[8] PLACE_LOCATION str "C29R16.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[8] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[8] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[8] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[8] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[4].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[2]_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[4].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[8]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[4].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[9]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[9] PCK_LOCATION str "C33R20.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[9] PLACE_LOCATION str "C33R20.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[9] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[9] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[9] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[9] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[2]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[9]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[9].sclk_out []
term shift [] u_sdram_to_RGB_emb_rdata_1_r__reg[9].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_rdata_1_r__reg[9].lbuf
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[9].lbuf PCK_LOCATION str "C33R20.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[9].lbuf PLACE_LOCATION str "C33R20.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[9].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[9].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[9].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[9].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[9].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[9].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[9].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[9].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[9].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[9].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[9].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[9].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[9].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[9].mclk_out []
term rc [0] u_sdram_to_RGB_emb_rdata_1_r__reg[9].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_emb_rdata_1_r__reg[9].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[9].sclk_out []
term sh [0] u_sdram_to_RGB_emb_rdata_1_r__reg[9].sh0 []
term sh [1] u_sdram_to_RGB_emb_rdata_1_r__reg[9].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[0]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[0] PCK_LOCATION str "C35R30.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[0] PLACE_LOCATION str "C35R30.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[0] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[1].sr_out []
term di [] ii0561|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[1].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[10]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10] PCK_LOCATION str "C33R33.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10] PLACE_LOCATION str "C33R33.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[10].sr_out []
term di [] ii0562|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[10].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[10]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[10].sclk_out []
term shift [] u_sdram_to_RGB_emb_rdata_r__reg[10].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf PCK_LOCATION str "C33R33.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf PLACE_LOCATION str "C33R33.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[10].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[10].mclk_out []
term rc [0] u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[10].sclk_out []
term sh [0] u_sdram_to_RGB_emb_rdata_r__reg[10].sh0 []
term sh [1] u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[11]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[11] PCK_LOCATION str "C29R31.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[11] PLACE_LOCATION str "C29R31.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[11] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[11] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[11] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[11] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[11].sr_out []
term di [] ii0563|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[11].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[11]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[11].sclk_out []
term shift [] u_sdram_to_RGB_emb_rdata_r__reg[11].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_rdata_r__reg[11].lbuf
attr inst u_sdram_to_RGB_emb_rdata_r__reg[11].lbuf PCK_LOCATION str "C29R31.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[11].lbuf PLACE_LOCATION str "C29R31.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[11].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_emb_rdata_r__reg[11].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[11].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[11].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[11].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[11].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[11].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[11].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[11].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[11].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[11].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[11].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[11].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[11].mclk_out []
term rc [0] u_sdram_to_RGB_emb_rdata_r__reg[11].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_emb_rdata_r__reg[11].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[11].sclk_out []
term sh [0] u_sdram_to_RGB_emb_rdata_r__reg[11].sh0 []
term sh [1] u_sdram_to_RGB_emb_rdata_r__reg[11].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[12]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[12] PCK_LOCATION str "C29R30.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[12] PLACE_LOCATION str "C29R30.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[12] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[12] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[12] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[12] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[13].sr_out []
term di [] ii0564|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[13].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[12]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[13].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[13]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13] PCK_LOCATION str "C29R30.lp1.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13] PLACE_LOCATION str "C29R30.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[13].sr_out []
term di [] C29R19_mux0_ble0_out_0 []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[13].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[13]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[13].sclk_out []
term shift [] u_sdram_to_RGB_emb_rdata_r__reg[13].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf PCK_LOCATION str "C29R30.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf PLACE_LOCATION str "C29R30.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[13].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[13].mclk_out []
term rc [0] u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[13].sclk_out []
term sh [0] u_sdram_to_RGB_emb_rdata_r__reg[13].sh0 []
term sh [1] u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[14]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[14] PCK_LOCATION str "C35R31.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[14] PLACE_LOCATION str "C35R31.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[14] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[14] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[14] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[14] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[14].sr_out []
term di [] ii0566|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[14].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[14]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[14].sclk_out []
term shift [] u_sdram_to_RGB_emb_rdata_r__reg[14].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_rdata_r__reg[14].lbuf
attr inst u_sdram_to_RGB_emb_rdata_r__reg[14].lbuf PCK_LOCATION str "C35R31.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[14].lbuf PLACE_LOCATION str "C35R31.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[14].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_emb_rdata_r__reg[14].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[14].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[14].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[14].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[14].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[14].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[14].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[14].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[14].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[14].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[14].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[14].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[14].mclk_out []
term rc [0] u_sdram_to_RGB_emb_rdata_r__reg[14].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_emb_rdata_r__reg[14].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[14].sclk_out []
term sh [0] u_sdram_to_RGB_emb_rdata_r__reg[14].sh0 []
term sh [1] u_sdram_to_RGB_emb_rdata_r__reg[14].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[15]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15] PCK_LOCATION str "C33R32.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15] PLACE_LOCATION str "C33R32.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[15].sr_out []
term di [] ii0567|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[15].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[15]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[15].sclk_out []
term shift [] u_sdram_to_RGB_emb_rdata_r__reg[15].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf PCK_LOCATION str "C33R32.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf PLACE_LOCATION str "C33R32.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[15].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[15].mclk_out []
term rc [0] u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[15].sclk_out []
term sh [0] u_sdram_to_RGB_emb_rdata_r__reg[15].sh0 []
term sh [1] u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[1]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[1] PCK_LOCATION str "C35R30.lp1.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[1] PLACE_LOCATION str "C35R30.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[1] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[1].sr_out []
term di [] ii0568|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[1].sclk_out []
term shift [] u_sdram_to_RGB_emb_rdata_r__reg[1].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_rdata_r__reg[1].lbuf
attr inst u_sdram_to_RGB_emb_rdata_r__reg[1].lbuf PCK_LOCATION str "C35R30.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[1].lbuf PLACE_LOCATION str "C35R30.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[1].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_emb_rdata_r__reg[1].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[1].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[1].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[1].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[1].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[1].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[1].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[1].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[1].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[1].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[1].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[1].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[1].mclk_out []
term rc [0] u_sdram_to_RGB_emb_rdata_r__reg[1].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_emb_rdata_r__reg[1].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[1].sclk_out []
term sh [0] u_sdram_to_RGB_emb_rdata_r__reg[1].sh0 []
term sh [1] u_sdram_to_RGB_emb_rdata_r__reg[1].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[2]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[2] PCK_LOCATION str "C29R31.lp1.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[2] PLACE_LOCATION str "C29R31.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[2] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[11].sr_out []
term di [] ii0569|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[11].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[11].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[3]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[3] PCK_LOCATION str "C35R32.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[3] PLACE_LOCATION str "C35R32.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[3] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[3].sr_out []
term di [] ii0570|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[3].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[3].sclk_out []
term shift [] u_sdram_to_RGB_emb_rdata_r__reg[3].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_rdata_r__reg[3].lbuf
attr inst u_sdram_to_RGB_emb_rdata_r__reg[3].lbuf PCK_LOCATION str "C35R32.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[3].lbuf PLACE_LOCATION str "C35R32.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[3].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_emb_rdata_r__reg[3].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[3].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[3].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[3].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[3].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[3].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[3].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[3].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[3].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[3].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[3].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[3].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[3].mclk_out []
term rc [0] u_sdram_to_RGB_emb_rdata_r__reg[3].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_emb_rdata_r__reg[3].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[3].sclk_out []
term sh [0] u_sdram_to_RGB_emb_rdata_r__reg[3].sh0 []
term sh [1] u_sdram_to_RGB_emb_rdata_r__reg[3].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[4]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[4] PCK_LOCATION str "C33R30.lp1.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[4] PLACE_LOCATION str "C33R30.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[4] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[4] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[4].sr_out []
term di [] ii0571|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[4].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[4]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[4].sclk_out []
term shift [] u_sdram_to_RGB_emb_rdata_r__reg[4].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_rdata_r__reg[4].lbuf
attr inst u_sdram_to_RGB_emb_rdata_r__reg[4].lbuf PCK_LOCATION str "C33R30.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[4].lbuf PLACE_LOCATION str "C33R30.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[4].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_emb_rdata_r__reg[4].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[4].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[4].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[4].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[4].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[4].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[4].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[4].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[4].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[4].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[4].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[4].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[4].mclk_out []
term rc [0] u_sdram_to_RGB_emb_rdata_r__reg[4].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_emb_rdata_r__reg[4].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[4].sclk_out []
term sh [0] u_sdram_to_RGB_emb_rdata_r__reg[4].sh0 []
term sh [1] u_sdram_to_RGB_emb_rdata_r__reg[4].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[5]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[5] PCK_LOCATION str "C29R30.lp2.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[5] PLACE_LOCATION str "C29R30.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[5] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[13].sr_out []
term di [] ii0572|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[13].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[13].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[6]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[6] PCK_LOCATION str "C29R31.lp2.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[6] PLACE_LOCATION str "C29R31.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[6] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[11].sr_out []
term di [] ii0573|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[11].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[11].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[7]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[7] PCK_LOCATION str "C29R31.lp3.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[7] PLACE_LOCATION str "C29R31.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[7] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[11].sr_out []
term di [] ii0574|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[11].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[11].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[8]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[8] PCK_LOCATION str "C29R30.lp3.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[8] PLACE_LOCATION str "C29R30.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[8] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[8] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[8] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[8] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[13].sr_out []
term di [] ii0575|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[13].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[8]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[13].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[9]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[9] PCK_LOCATION str "C33R32.lp1.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[9] PLACE_LOCATION str "C33R32.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[9] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[9] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[9] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[9] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[15].sr_out []
term di [] ii0576|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[15].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[9]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[15].sclk_out []
endinst
inst REGS u_sdram_to_RGB_other_1_beat_start_pulse__reg
attr inst u_sdram_to_RGB_other_1_beat_start_pulse__reg PCK_LOCATION str "C45R14.lp0.reg0"
attr inst u_sdram_to_RGB_other_1_beat_start_pulse__reg PLACE_LOCATION str "C45R14.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_other_1_beat_start_pulse__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_other_1_beat_start_pulse__reg preset uint 0
attr inst u_sdram_to_RGB_other_1_beat_start_pulse__reg shift_direct str "up"
attr inst u_sdram_to_RGB_other_1_beat_start_pulse__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_de_i_start_pulse__reg.sr_out []
term di [] ii0577|dx_net []
term mclk_b [] u_sdram_to_RGB_de_i_start_pulse__reg.mclk_out []
term qx [] u_sdram_to_RGB_other_1_beat_start_pulse__reg|qx_net []
term sclk [] u_sdram_to_RGB_de_i_start_pulse__reg.sclk_out []
endinst
inst REGS u_sdram_to_RGB_other_1_beat_valid__reg
attr inst u_sdram_to_RGB_other_1_beat_valid__reg PCK_LOCATION str "C45R13.lp1.reg0"
attr inst u_sdram_to_RGB_other_1_beat_valid__reg PLACE_LOCATION str "C45R13.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_other_1_beat_valid__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_other_1_beat_valid__reg preset uint 0
attr inst u_sdram_to_RGB_other_1_beat_valid__reg shift_direct str "up"
attr inst u_sdram_to_RGB_other_1_beat_valid__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_other_1_beat_valid__reg.sr_out []
term di [] ii0578|dx_net []
term mclk_b [] u_sdram_to_RGB_other_1_beat_valid__reg.mclk_out []
term qx [] u_sdram_to_RGB_other_1_beat_valid__reg|qx_net []
term sclk [] u_sdram_to_RGB_other_1_beat_valid__reg.sclk_out []
term shift [] u_sdram_to_RGB_other_1_beat_valid__reg.sh0 []
endinst
inst LBUF u_sdram_to_RGB_other_1_beat_valid__reg.lbuf
attr inst u_sdram_to_RGB_other_1_beat_valid__reg.lbuf PCK_LOCATION str "C45R13.lbuf"
attr inst u_sdram_to_RGB_other_1_beat_valid__reg.lbuf PLACE_LOCATION str "C45R13.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_other_1_beat_valid__reg.lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_other_1_beat_valid__reg.lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_other_1_beat_valid__reg.lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_other_1_beat_valid__reg.lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_other_1_beat_valid__reg.lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_other_1_beat_valid__reg.lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_other_1_beat_valid__reg.lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_other_1_beat_valid__reg.lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_other_1_beat_valid__reg.lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_other_1_beat_valid__reg.lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_other_1_beat_valid__reg.lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_other_1_beat_valid__reg.lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_other_1_beat_valid__reg.sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_other_1_beat_valid__reg.mclk_out []
term rc [0] u_sdram_to_RGB_other_1_beat_valid__reg.lbuf_rc [0]
term rc [1] u_sdram_to_RGB_other_1_beat_valid__reg.lbuf_rc [1]
term sclk [] u_sdram_to_RGB_other_1_beat_valid__reg.sclk_out []
term sh [0] u_sdram_to_RGB_other_1_beat_valid__reg.sh0 []
term sh [1] u_sdram_to_RGB_other_1_beat_valid__reg.lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst M7S_EMB18K u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new ae_level net 15'h0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new af_level net 15'h0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new async_en net 1'b0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new dedicated_cfg net 16'hffff
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new depth_ext_mode net 1'b0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_1_init_file str ""
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_1_inst str "u_sdram_to_RGB_u_1kx16_0_u_emb5k_0"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_1_modea_sel uint 12
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_1_modeb_sel uint 8
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_1_operation_mode str "simple_dual_port"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_1_porta_data_width uint 4
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_1_porta_prog uint 240
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_1_porta_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_1_porta_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_1_portb_data_width uint 8
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_1_portb_prog uint 15
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_1_portb_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_1_portb_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_1_reset_value_a uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_1_reset_value_b uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_2_init_file str ""
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_2_inst str "u_sdram_to_RGB_u_1kx16_0_u_emb5k_1"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_2_modea_sel uint 12
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_2_modeb_sel uint 8
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_2_operation_mode str "simple_dual_port"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_2_porta_data_width uint 4
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_2_porta_prog uint 240
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_2_porta_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_2_porta_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_2_portb_data_width uint 8
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_2_portb_prog uint 15
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_2_portb_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_2_portb_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_2_reset_value_a uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_2_reset_value_b uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_3_init_file str ""
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_3_inst str "u_sdram_to_RGB_u_1kx16_0_u_emb5k_2"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_3_modea_sel uint 12
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_3_modeb_sel uint 8
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_3_operation_mode str "simple_dual_port"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_3_porta_data_width uint 4
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_3_porta_prog uint 240
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_3_porta_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_3_porta_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_3_portb_data_width uint 8
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_3_portb_prog uint 15
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_3_portb_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_3_portb_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_3_reset_value_a uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_3_reset_value_b uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_4_init_file str ""
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_4_inst str "u_sdram_to_RGB_u_1kx16_0_u_emb5k_3"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_4_modea_sel uint 12
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_4_modeb_sel uint 8
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_4_operation_mode str "simple_dual_port"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_4_porta_data_width uint 4
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_4_porta_prog uint 240
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_4_porta_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_4_porta_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_4_portb_data_width uint 8
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_4_portb_prog uint 15
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_4_portb_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_4_portb_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_4_reset_value_a uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_4_reset_value_b uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new fifo_en net 1'b0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new r_width net 5'h0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new w_width net 5'h0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new width_ext_mode net 1'b0
term c1r1_aa [0] GND_0_inst|Y_net []
term c1r1_aa [10] u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net []
term c1r1_aa [11] u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net []
term c1r1_aa [1] GND_0_inst|Y_net []
term c1r1_aa [2] u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net []
term c1r1_aa [3] u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net []
term c1r1_aa [4] u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net []
term c1r1_aa [5] u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net []
term c1r1_aa [6] u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net []
term c1r1_aa [7] u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net []
term c1r1_aa [8] u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net []
term c1r1_aa [9] u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net []
term c1r1_ab [0] GND_0_inst|Y_net []
term c1r1_ab [10] u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net []
term c1r1_ab [11] u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net []
term c1r1_ab [1] GND_0_inst|Y_net []
term c1r1_ab [2] GND_0_inst|Y_net []
term c1r1_ab [3] u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net []
term c1r1_ab [4] u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net []
term c1r1_ab [5] u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net []
term c1r1_ab [6] u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net []
term c1r1_ab [7] u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net []
term c1r1_ab [8] u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net []
term c1r1_ab [9] u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net []
term c1r1_cea [] ii0449|dx_net []
term c1r1_ceb [] u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net []
term c1r1_clka [] u_lvds_pll_u0|clkout0_net []
term c1r1_clkb [] u_pll_pll_u0|clkout1_net []
term c1r1_da [0] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [0]
term c1r1_da [10] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [10]
term c1r1_da [11] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [11]
term c1r1_da [12] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [12]
term c1r1_da [13] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [13]
term c1r1_da [14] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [14]
term c1r1_da [15] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [15]
term c1r1_da [16] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [16]
term c1r1_da [17] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [17]
term c1r1_da [1] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [1]
term c1r1_da [2] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [2]
term c1r1_da [3] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [3]
term c1r1_da [4] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [4]
term c1r1_da [5] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [5]
term c1r1_da [6] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [6]
term c1r1_da [7] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [7]
term c1r1_da [8] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [8]
term c1r1_da [9] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [9]
term c1r1_db [0] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [0]
term c1r1_db [10] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [10]
term c1r1_db [11] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [11]
term c1r1_db [12] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [12]
term c1r1_db [13] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [13]
term c1r1_db [14] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [14]
term c1r1_db [15] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [15]
term c1r1_db [16] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [16]
term c1r1_db [17] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [17]
term c1r1_db [1] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [1]
term c1r1_db [2] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [2]
term c1r1_db [3] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [3]
term c1r1_db [4] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [4]
term c1r1_db [5] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [5]
term c1r1_db [6] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [6]
term c1r1_db [7] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [7]
term c1r1_db [8] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [8]
term c1r1_db [9] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [9]
term c1r1_q [0] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[0]_net []
term c1r1_q [1] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[1]_net []
term c1r1_q [2] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[2]_net []
term c1r1_q [3] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[3]_net []
term c1r1_rstna [] VCC_0_inst|Y_net []
term c1r1_rstnb [] VCC_0_inst|Y_net []
term c1r1_wea [] GND_0_inst|Y_net []
term c1r1_web [] VCC_0_inst|Y_net []
term c1r2_aa [0] GND_0_inst|Y_net []
term c1r2_aa [10] u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net []
term c1r2_aa [11] u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net []
term c1r2_aa [1] GND_0_inst|Y_net []
term c1r2_aa [2] u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net []
term c1r2_aa [3] u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net []
term c1r2_aa [4] u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net []
term c1r2_aa [5] u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net []
term c1r2_aa [6] u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net []
term c1r2_aa [7] u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net []
term c1r2_aa [8] u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net []
term c1r2_aa [9] u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net []
term c1r2_ab [0] GND_0_inst|Y_net []
term c1r2_ab [10] u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net []
term c1r2_ab [11] u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net []
term c1r2_ab [1] GND_0_inst|Y_net []
term c1r2_ab [2] GND_0_inst|Y_net []
term c1r2_ab [3] u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net []
term c1r2_ab [4] u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net []
term c1r2_ab [5] u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net []
term c1r2_ab [6] u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net []
term c1r2_ab [7] u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net []
term c1r2_ab [8] u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net []
term c1r2_ab [9] u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net []
term c1r2_cea [] ii0449|dx_net []
term c1r2_ceb [] u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net []
term c1r2_clka [] u_lvds_pll_u0|clkout0_net []
term c1r2_clkb [] u_pll_pll_u0|clkout1_net []
term c1r2_da [0] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [0]
term c1r2_da [10] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [10]
term c1r2_da [11] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [11]
term c1r2_da [12] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [12]
term c1r2_da [13] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [13]
term c1r2_da [14] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [14]
term c1r2_da [15] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [15]
term c1r2_da [16] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [16]
term c1r2_da [17] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [17]
term c1r2_da [1] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [1]
term c1r2_da [2] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [2]
term c1r2_da [3] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [3]
term c1r2_da [4] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [4]
term c1r2_da [5] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [5]
term c1r2_da [6] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [6]
term c1r2_da [7] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [7]
term c1r2_da [8] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [8]
term c1r2_da [9] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [9]
term c1r2_db [0] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [0]
term c1r2_db [10] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [10]
term c1r2_db [11] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [11]
term c1r2_db [12] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [12]
term c1r2_db [13] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [13]
term c1r2_db [14] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [14]
term c1r2_db [15] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [15]
term c1r2_db [16] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [16]
term c1r2_db [17] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [17]
term c1r2_db [1] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [1]
term c1r2_db [2] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [2]
term c1r2_db [3] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [3]
term c1r2_db [4] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [4]
term c1r2_db [5] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [5]
term c1r2_db [6] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [6]
term c1r2_db [7] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [7]
term c1r2_db [8] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [8]
term c1r2_db [9] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [9]
term c1r2_q [0] u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[0]_net []
term c1r2_q [1] u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[1]_net []
term c1r2_q [2] u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[2]_net []
term c1r2_q [3] u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[3]_net []
term c1r2_rstna [] VCC_0_inst|Y_net []
term c1r2_rstnb [] VCC_0_inst|Y_net []
term c1r2_wea [] GND_0_inst|Y_net []
term c1r2_web [] VCC_0_inst|Y_net []
term c1r3_aa [0] GND_0_inst|Y_net []
term c1r3_aa [10] u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net []
term c1r3_aa [11] u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net []
term c1r3_aa [1] GND_0_inst|Y_net []
term c1r3_aa [2] u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net []
term c1r3_aa [3] u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net []
term c1r3_aa [4] u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net []
term c1r3_aa [5] u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net []
term c1r3_aa [6] u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net []
term c1r3_aa [7] u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net []
term c1r3_aa [8] u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net []
term c1r3_aa [9] u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net []
term c1r3_ab [0] GND_0_inst|Y_net []
term c1r3_ab [10] u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net []
term c1r3_ab [11] u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net []
term c1r3_ab [1] GND_0_inst|Y_net []
term c1r3_ab [2] GND_0_inst|Y_net []
term c1r3_ab [3] u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net []
term c1r3_ab [4] u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net []
term c1r3_ab [5] u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net []
term c1r3_ab [6] u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net []
term c1r3_ab [7] u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net []
term c1r3_ab [8] u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net []
term c1r3_ab [9] u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net []
term c1r3_cea [] ii0449|dx_net []
term c1r3_ceb [] u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net []
term c1r3_clka [] u_lvds_pll_u0|clkout0_net []
term c1r3_clkb [] u_pll_pll_u0|clkout1_net []
term c1r3_da [0] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [0]
term c1r3_da [10] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [10]
term c1r3_da [11] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [11]
term c1r3_da [12] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [12]
term c1r3_da [13] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [13]
term c1r3_da [14] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [14]
term c1r3_da [15] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [15]
term c1r3_da [16] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [16]
term c1r3_da [17] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [17]
term c1r3_da [1] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [1]
term c1r3_da [2] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [2]
term c1r3_da [3] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [3]
term c1r3_da [4] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [4]
term c1r3_da [5] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [5]
term c1r3_da [6] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [6]
term c1r3_da [7] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [7]
term c1r3_da [8] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [8]
term c1r3_da [9] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [9]
term c1r3_db [0] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [0]
term c1r3_db [10] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [10]
term c1r3_db [11] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [11]
term c1r3_db [12] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [12]
term c1r3_db [13] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [13]
term c1r3_db [14] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [14]
term c1r3_db [15] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [15]
term c1r3_db [16] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [16]
term c1r3_db [17] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [17]
term c1r3_db [1] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [1]
term c1r3_db [2] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [2]
term c1r3_db [3] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [3]
term c1r3_db [4] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [4]
term c1r3_db [5] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [5]
term c1r3_db [6] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [6]
term c1r3_db [7] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [7]
term c1r3_db [8] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [8]
term c1r3_db [9] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [9]
term c1r3_q [0] u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[0]_net []
term c1r3_q [1] u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[1]_net []
term c1r3_q [2] u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[2]_net []
term c1r3_q [3] u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[3]_net []
term c1r3_rstna [] VCC_0_inst|Y_net []
term c1r3_rstnb [] VCC_0_inst|Y_net []
term c1r3_wea [] GND_0_inst|Y_net []
term c1r3_web [] VCC_0_inst|Y_net []
term c1r4_aa [0] GND_0_inst|Y_net []
term c1r4_aa [10] u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net []
term c1r4_aa [11] u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net []
term c1r4_aa [1] GND_0_inst|Y_net []
term c1r4_aa [2] u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net []
term c1r4_aa [3] u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net []
term c1r4_aa [4] u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net []
term c1r4_aa [5] u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net []
term c1r4_aa [6] u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net []
term c1r4_aa [7] u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net []
term c1r4_aa [8] u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net []
term c1r4_aa [9] u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net []
term c1r4_ab [0] GND_0_inst|Y_net []
term c1r4_ab [10] u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net []
term c1r4_ab [11] u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net []
term c1r4_ab [1] GND_0_inst|Y_net []
term c1r4_ab [2] GND_0_inst|Y_net []
term c1r4_ab [3] u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net []
term c1r4_ab [4] u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net []
term c1r4_ab [5] u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net []
term c1r4_ab [6] u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net []
term c1r4_ab [7] u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net []
term c1r4_ab [8] u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net []
term c1r4_ab [9] u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net []
term c1r4_cea [] ii0449|dx_net []
term c1r4_ceb [] u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net []
term c1r4_clka [] u_lvds_pll_u0|clkout0_net []
term c1r4_clkb [] u_pll_pll_u0|clkout1_net []
term c1r4_da [0] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [0]
term c1r4_da [10] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [10]
term c1r4_da [11] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [11]
term c1r4_da [12] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [12]
term c1r4_da [13] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [13]
term c1r4_da [14] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [14]
term c1r4_da [15] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [15]
term c1r4_da [16] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [16]
term c1r4_da [17] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [17]
term c1r4_da [1] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [1]
term c1r4_da [2] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [2]
term c1r4_da [3] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [3]
term c1r4_da [4] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [4]
term c1r4_da [5] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [5]
term c1r4_da [6] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [6]
term c1r4_da [7] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [7]
term c1r4_da [8] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [8]
term c1r4_da [9] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [9]
term c1r4_db [0] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [0]
term c1r4_db [10] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [10]
term c1r4_db [11] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [11]
term c1r4_db [12] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [12]
term c1r4_db [13] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [13]
term c1r4_db [14] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [14]
term c1r4_db [15] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [15]
term c1r4_db [16] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [16]
term c1r4_db [17] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [17]
term c1r4_db [1] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [1]
term c1r4_db [2] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [2]
term c1r4_db [3] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [3]
term c1r4_db [4] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [4]
term c1r4_db [5] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [5]
term c1r4_db [6] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [6]
term c1r4_db [7] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [7]
term c1r4_db [8] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [8]
term c1r4_db [9] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [9]
term c1r4_q [0] u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[0]_net []
term c1r4_q [1] u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[1]_net []
term c1r4_q [2] u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[2]_net []
term c1r4_q [3] u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[3]_net []
term c1r4_rstna [] VCC_0_inst|Y_net []
term c1r4_rstnb [] VCC_0_inst|Y_net []
term c1r4_wea [] GND_0_inst|Y_net []
term c1r4_web [] VCC_0_inst|Y_net []
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_0 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_0 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_0"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_0 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [0]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_1
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_1 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_1 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_1"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_1 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [1]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_10
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_10 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_10 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_10"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_10 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [10]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_11
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_11 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_11 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_11"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_11 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [11]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_12
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_12 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_12 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_12"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_12 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [12]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_13
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_13 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_13 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_13"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_13 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [13]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_14
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_14 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_14 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_14"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_14 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [14]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_15
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_15 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_15 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_15"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_15 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [15]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_16
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_16 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_16 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_16"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_16 SEL uint 8
term in1 [] GND_0_inst|Y_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [16]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_17
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_17 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_17 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_17"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_17 SEL uint 8
term in1 [] GND_0_inst|Y_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [17]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_2
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_2 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_2 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_2"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_2 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [2]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_3
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_3 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_3 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_3"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_3 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [3]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_4
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_4 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_4 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_4"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_4 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [4]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_5
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_5 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_5 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_5"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_5 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [5]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_6
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_6 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_6 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_6"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_6 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [6]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_7
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_7 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_7 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_7"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_7 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [7]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_8
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_8 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_8 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_8"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_8 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [8]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_9
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_9 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_9 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_9"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_9 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [9]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_0 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_0 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_0"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_0 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [0]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_1
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_1 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_1 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_1"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_1 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [1]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_10
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_10 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_10 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_10"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_10 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [10]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_11
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_11 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_11 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_11"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_11 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [11]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_12
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_12 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_12 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_12"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_12 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [12]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_13
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_13 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_13 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_13"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_13 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [13]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_14
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_14 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_14 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_14"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_14 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [14]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_15
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_15 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_15 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_15"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_15 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [15]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_16
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_16 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_16 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_16"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_16 SEL uint 8
term in1 [] GND_0_inst|Y_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [16]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_17
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_17 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_17 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_17"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_17 SEL uint 8
term in1 [] GND_0_inst|Y_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [17]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_2
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_2 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_2 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_2"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_2 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [2]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_3
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_3 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_3 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_3"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_3 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [3]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_4
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_4 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_4 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_4"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_4 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [4]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_5
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_5 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_5 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_5"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_5 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [5]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_6
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_6 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_6 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_6"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_6 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [6]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_7
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_7 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_7 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_7"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_7 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [7]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_8
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_8 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_8 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_8"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_8 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [8]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_9
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_9 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_9 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_9"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_9 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [9]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_0 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_0 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_0"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_0 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [0]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_1
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_1 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_1 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_1"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_1 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [1]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_10
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_10 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_10 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_10"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_10 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [10]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_11
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_11 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_11 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_11"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_11 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [11]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_12
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_12 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_12 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_12"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_12 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [12]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_13
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_13 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_13 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_13"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_13 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [13]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_14
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_14 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_14 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_14"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_14 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [14]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_15
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_15 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_15 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_15"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_15 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [15]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_16
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_16 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_16 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_16"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_16 SEL uint 8
term in1 [] GND_0_inst|Y_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [16]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_17
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_17 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_17 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_17"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_17 SEL uint 8
term in1 [] GND_0_inst|Y_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [17]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_2
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_2 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_2 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_2"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_2 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [2]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_3
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_3 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_3 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_3"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_3 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [3]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_4
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_4 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_4 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_4"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_4 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [4]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_5
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_5 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_5 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_5"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_5 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [5]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_6
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_6 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_6 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_6"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_6 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [6]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_7
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_7 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_7 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_7"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_7 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [7]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_8
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_8 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_8 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_8"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_8 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [8]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_9
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_9 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_9 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_9"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_9 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [9]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_0 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_0 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_0"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_0 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [0]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_1
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_1 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_1 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_1"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_1 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [1]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_10
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_10 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_10 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_10"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_10 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [10]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_11
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_11 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_11 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_11"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_11 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [11]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_12
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_12 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_12 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_12"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_12 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [12]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_13
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_13 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_13 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_13"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_13 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [13]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_14
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_14 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_14 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_14"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_14 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [14]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_15
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_15 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_15 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_15"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_15 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [15]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_16
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_16 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_16 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_16"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_16 SEL uint 8
term in1 [] GND_0_inst|Y_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [16]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_17
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_17 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_17 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_17"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_17 SEL uint 8
term in1 [] GND_0_inst|Y_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [17]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_2
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_2 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_2 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_2"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_2 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [2]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_3
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_3 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_3 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_3"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_3 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [3]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_4
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_4 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_4 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_4"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_4 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [4]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_5
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_5 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_5 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_5"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_5 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [5]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_6
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_6 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_6 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_6"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_6 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [6]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_7
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_7 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_7 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_7"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_7 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [7]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_8
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_8 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_8 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_8"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_8 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [8]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_9
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_9 PCK_LOCATION str "C31R17.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_9 PLACE_LOCATION str "C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_9"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_9 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [9]
endinst
inst M7S_EMB18K u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new ae_level net 15'h0
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new af_level net 15'h0
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new async_en net 1'b0
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new dedicated_cfg net 16'hffff
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new depth_ext_mode net 1'b0
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_1_init_file str ""
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_1_inst str "u_sdram_to_RGB_u_1kx16_1_u_emb5k_3"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_1_modea_sel uint 12
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_1_modeb_sel uint 8
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_1_operation_mode str "simple_dual_port"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_1_porta_data_width uint 4
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_1_porta_prog uint 240
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_1_porta_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_1_porta_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_1_portb_data_width uint 8
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_1_portb_prog uint 15
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_1_portb_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_1_portb_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_1_reset_value_a uint 0
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_1_reset_value_b uint 0
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_2_init_file str ""
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_2_inst str "u_sdram_to_RGB_u_1kx16_1_u_emb5k_2"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_2_modea_sel uint 12
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_2_modeb_sel uint 8
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_2_operation_mode str "simple_dual_port"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_2_porta_data_width uint 4
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_2_porta_prog uint 240
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_2_porta_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_2_porta_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_2_portb_data_width uint 8
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_2_portb_prog uint 15
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_2_portb_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_2_portb_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_2_reset_value_a uint 0
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_2_reset_value_b uint 0
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_3_init_file str ""
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_3_inst str "u_sdram_to_RGB_u_1kx16_1_u_emb5k_1"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_3_modea_sel uint 12
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_3_modeb_sel uint 8
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_3_operation_mode str "simple_dual_port"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_3_porta_data_width uint 4
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_3_porta_prog uint 240
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_3_porta_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_3_porta_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_3_portb_data_width uint 8
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_3_portb_prog uint 15
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_3_portb_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_3_portb_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_3_reset_value_a uint 0
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_3_reset_value_b uint 0
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_4_init_file str ""
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_4_inst str "u_sdram_to_RGB_u_1kx16_1_u_emb5k_0"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_4_modea_sel uint 12
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_4_modeb_sel uint 8
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_4_operation_mode str "simple_dual_port"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_4_porta_data_width uint 4
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_4_porta_prog uint 240
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_4_porta_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_4_porta_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_4_portb_data_width uint 8
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_4_portb_prog uint 15
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_4_portb_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_4_portb_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_4_reset_value_a uint 0
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new emb5k_4_reset_value_b uint 0
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new fifo_en net 1'b0
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new r_width net 5'h0
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new w_width net 5'h0
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new width_ext_mode net 1'b0
term c1r1_aa [0] GND_0_inst|Y_net []
term c1r1_aa [10] u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net []
term c1r1_aa [11] u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net []
term c1r1_aa [1] GND_0_inst|Y_net []
term c1r1_aa [2] u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net []
term c1r1_aa [3] u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net []
term c1r1_aa [4] u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net []
term c1r1_aa [5] u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net []
term c1r1_aa [6] u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net []
term c1r1_aa [7] u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net []
term c1r1_aa [8] u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net []
term c1r1_aa [9] u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net []
term c1r1_ab [0] GND_0_inst|Y_net []
term c1r1_ab [10] u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net []
term c1r1_ab [11] u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net []
term c1r1_ab [1] GND_0_inst|Y_net []
term c1r1_ab [2] GND_0_inst|Y_net []
term c1r1_ab [3] u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net []
term c1r1_ab [4] u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net []
term c1r1_ab [5] u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net []
term c1r1_ab [6] u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net []
term c1r1_ab [7] u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net []
term c1r1_ab [8] u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net []
term c1r1_ab [9] u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net []
term c1r1_cea [] ii0450|dx_net []
term c1r1_ceb [] u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net []
term c1r1_clka [] u_lvds_pll_u0|clkout0_net []
term c1r1_clkb [] u_pll_pll_u0|clkout1_net []
term c1r1_da [0] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_da_1 [0]
term c1r1_da [10] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_da_1 [10]
term c1r1_da [11] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_da_1 [11]
term c1r1_da [12] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_da_1 [12]
term c1r1_da [13] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_da_1 [13]
term c1r1_da [14] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_da_1 [14]
term c1r1_da [15] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_da_1 [15]
term c1r1_da [16] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_da_1 [16]
term c1r1_da [17] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_da_1 [17]
term c1r1_da [1] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_da_1 [1]
term c1r1_da [2] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_da_1 [2]
term c1r1_da [3] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_da_1 [3]
term c1r1_da [4] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_da_1 [4]
term c1r1_da [5] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_da_1 [5]
term c1r1_da [6] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_da_1 [6]
term c1r1_da [7] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_da_1 [7]
term c1r1_da [8] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_da_1 [8]
term c1r1_da [9] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_da_1 [9]
term c1r1_db [0] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [0]
term c1r1_db [10] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [10]
term c1r1_db [11] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [11]
term c1r1_db [12] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [12]
term c1r1_db [13] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [13]
term c1r1_db [14] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [14]
term c1r1_db [15] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [15]
term c1r1_db [16] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [16]
term c1r1_db [17] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [17]
term c1r1_db [1] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [1]
term c1r1_db [2] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [2]
term c1r1_db [3] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [3]
term c1r1_db [4] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [4]
term c1r1_db [5] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [5]
term c1r1_db [6] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [6]
term c1r1_db [7] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [7]
term c1r1_db [8] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [8]
term c1r1_db [9] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [9]
term c1r1_q [0] u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[0]_net []
term c1r1_q [1] u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[1]_net []
term c1r1_q [2] u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[2]_net []
term c1r1_q [3] u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[3]_net []
term c1r1_rstna [] VCC_0_inst|Y_net []
term c1r1_rstnb [] VCC_0_inst|Y_net []
term c1r1_wea [] GND_0_inst|Y_net []
term c1r1_web [] VCC_0_inst|Y_net []
term c1r2_aa [0] GND_0_inst|Y_net []
term c1r2_aa [10] u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net []
term c1r2_aa [11] u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net []
term c1r2_aa [1] GND_0_inst|Y_net []
term c1r2_aa [2] u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net []
term c1r2_aa [3] u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net []
term c1r2_aa [4] u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net []
term c1r2_aa [5] u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net []
term c1r2_aa [6] u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net []
term c1r2_aa [7] u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net []
term c1r2_aa [8] u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net []
term c1r2_aa [9] u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net []
term c1r2_ab [0] GND_0_inst|Y_net []
term c1r2_ab [10] u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net []
term c1r2_ab [11] u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net []
term c1r2_ab [1] GND_0_inst|Y_net []
term c1r2_ab [2] GND_0_inst|Y_net []
term c1r2_ab [3] u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net []
term c1r2_ab [4] u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net []
term c1r2_ab [5] u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net []
term c1r2_ab [6] u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net []
term c1r2_ab [7] u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net []
term c1r2_ab [8] u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net []
term c1r2_ab [9] u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net []
term c1r2_cea [] ii0450|dx_net []
term c1r2_ceb [] u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net []
term c1r2_clka [] u_lvds_pll_u0|clkout0_net []
term c1r2_clkb [] u_pll_pll_u0|clkout1_net []
term c1r2_da [0] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_da_1 [0]
term c1r2_da [10] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_da_1 [10]
term c1r2_da [11] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_da_1 [11]
term c1r2_da [12] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_da_1 [12]
term c1r2_da [13] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_da_1 [13]
term c1r2_da [14] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_da_1 [14]
term c1r2_da [15] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_da_1 [15]
term c1r2_da [16] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_da_1 [16]
term c1r2_da [17] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_da_1 [17]
term c1r2_da [1] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_da_1 [1]
term c1r2_da [2] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_da_1 [2]
term c1r2_da [3] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_da_1 [3]
term c1r2_da [4] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_da_1 [4]
term c1r2_da [5] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_da_1 [5]
term c1r2_da [6] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_da_1 [6]
term c1r2_da [7] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_da_1 [7]
term c1r2_da [8] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_da_1 [8]
term c1r2_da [9] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_da_1 [9]
term c1r2_db [0] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [0]
term c1r2_db [10] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [10]
term c1r2_db [11] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [11]
term c1r2_db [12] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [12]
term c1r2_db [13] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [13]
term c1r2_db [14] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [14]
term c1r2_db [15] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [15]
term c1r2_db [16] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [16]
term c1r2_db [17] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [17]
term c1r2_db [1] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [1]
term c1r2_db [2] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [2]
term c1r2_db [3] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [3]
term c1r2_db [4] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [4]
term c1r2_db [5] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [5]
term c1r2_db [6] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [6]
term c1r2_db [7] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [7]
term c1r2_db [8] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [8]
term c1r2_db [9] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [9]
term c1r2_q [0] u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[0]_net []
term c1r2_q [1] u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[1]_net []
term c1r2_q [2] u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[2]_net []
term c1r2_q [3] u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[3]_net []
term c1r2_rstna [] VCC_0_inst|Y_net []
term c1r2_rstnb [] VCC_0_inst|Y_net []
term c1r2_wea [] GND_0_inst|Y_net []
term c1r2_web [] VCC_0_inst|Y_net []
term c1r3_aa [0] GND_0_inst|Y_net []
term c1r3_aa [10] u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net []
term c1r3_aa [11] u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net []
term c1r3_aa [1] GND_0_inst|Y_net []
term c1r3_aa [2] u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net []
term c1r3_aa [3] u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net []
term c1r3_aa [4] u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net []
term c1r3_aa [5] u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net []
term c1r3_aa [6] u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net []
term c1r3_aa [7] u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net []
term c1r3_aa [8] u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net []
term c1r3_aa [9] u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net []
term c1r3_ab [0] GND_0_inst|Y_net []
term c1r3_ab [10] u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net []
term c1r3_ab [11] u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net []
term c1r3_ab [1] GND_0_inst|Y_net []
term c1r3_ab [2] GND_0_inst|Y_net []
term c1r3_ab [3] u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net []
term c1r3_ab [4] u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net []
term c1r3_ab [5] u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net []
term c1r3_ab [6] u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net []
term c1r3_ab [7] u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net []
term c1r3_ab [8] u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net []
term c1r3_ab [9] u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net []
term c1r3_cea [] ii0450|dx_net []
term c1r3_ceb [] u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net []
term c1r3_clka [] u_lvds_pll_u0|clkout0_net []
term c1r3_clkb [] u_pll_pll_u0|clkout1_net []
term c1r3_da [0] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_da_1 [0]
term c1r3_da [10] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_da_1 [10]
term c1r3_da [11] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_da_1 [11]
term c1r3_da [12] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_da_1 [12]
term c1r3_da [13] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_da_1 [13]
term c1r3_da [14] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_da_1 [14]
term c1r3_da [15] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_da_1 [15]
term c1r3_da [16] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_da_1 [16]
term c1r3_da [17] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_da_1 [17]
term c1r3_da [1] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_da_1 [1]
term c1r3_da [2] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_da_1 [2]
term c1r3_da [3] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_da_1 [3]
term c1r3_da [4] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_da_1 [4]
term c1r3_da [5] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_da_1 [5]
term c1r3_da [6] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_da_1 [6]
term c1r3_da [7] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_da_1 [7]
term c1r3_da [8] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_da_1 [8]
term c1r3_da [9] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_da_1 [9]
term c1r3_db [0] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [0]
term c1r3_db [10] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [10]
term c1r3_db [11] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [11]
term c1r3_db [12] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [12]
term c1r3_db [13] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [13]
term c1r3_db [14] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [14]
term c1r3_db [15] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [15]
term c1r3_db [16] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [16]
term c1r3_db [17] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [17]
term c1r3_db [1] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [1]
term c1r3_db [2] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [2]
term c1r3_db [3] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [3]
term c1r3_db [4] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [4]
term c1r3_db [5] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [5]
term c1r3_db [6] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [6]
term c1r3_db [7] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [7]
term c1r3_db [8] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [8]
term c1r3_db [9] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [9]
term c1r3_q [0] u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[0]_net []
term c1r3_q [1] u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[1]_net []
term c1r3_q [2] u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[2]_net []
term c1r3_q [3] u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[3]_net []
term c1r3_rstna [] VCC_0_inst|Y_net []
term c1r3_rstnb [] VCC_0_inst|Y_net []
term c1r3_wea [] GND_0_inst|Y_net []
term c1r3_web [] VCC_0_inst|Y_net []
term c1r4_aa [0] GND_0_inst|Y_net []
term c1r4_aa [10] u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net []
term c1r4_aa [11] u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net []
term c1r4_aa [1] GND_0_inst|Y_net []
term c1r4_aa [2] u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net []
term c1r4_aa [3] u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net []
term c1r4_aa [4] u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net []
term c1r4_aa [5] u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net []
term c1r4_aa [6] u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net []
term c1r4_aa [7] u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net []
term c1r4_aa [8] u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net []
term c1r4_aa [9] u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net []
term c1r4_ab [0] GND_0_inst|Y_net []
term c1r4_ab [10] u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net []
term c1r4_ab [11] u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net []
term c1r4_ab [1] GND_0_inst|Y_net []
term c1r4_ab [2] GND_0_inst|Y_net []
term c1r4_ab [3] u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net []
term c1r4_ab [4] u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net []
term c1r4_ab [5] u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net []
term c1r4_ab [6] u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net []
term c1r4_ab [7] u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net []
term c1r4_ab [8] u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net []
term c1r4_ab [9] u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net []
term c1r4_cea [] ii0450|dx_net []
term c1r4_ceb [] u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net []
term c1r4_clka [] u_lvds_pll_u0|clkout0_net []
term c1r4_clkb [] u_pll_pll_u0|clkout1_net []
term c1r4_da [0] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_da_1 [0]
term c1r4_da [10] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_da_1 [10]
term c1r4_da [11] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_da_1 [11]
term c1r4_da [12] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_da_1 [12]
term c1r4_da [13] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_da_1 [13]
term c1r4_da [14] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_da_1 [14]
term c1r4_da [15] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_da_1 [15]
term c1r4_da [16] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_da_1 [16]
term c1r4_da [17] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_da_1 [17]
term c1r4_da [1] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_da_1 [1]
term c1r4_da [2] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_da_1 [2]
term c1r4_da [3] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_da_1 [3]
term c1r4_da [4] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_da_1 [4]
term c1r4_da [5] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_da_1 [5]
term c1r4_da [6] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_da_1 [6]
term c1r4_da [7] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_da_1 [7]
term c1r4_da [8] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_da_1 [8]
term c1r4_da [9] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_da_1 [9]
term c1r4_db [0] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [0]
term c1r4_db [10] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [10]
term c1r4_db [11] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [11]
term c1r4_db [12] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [12]
term c1r4_db [13] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [13]
term c1r4_db [14] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [14]
term c1r4_db [15] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [15]
term c1r4_db [16] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [16]
term c1r4_db [17] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [17]
term c1r4_db [1] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [1]
term c1r4_db [2] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [2]
term c1r4_db [3] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [3]
term c1r4_db [4] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [4]
term c1r4_db [5] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [5]
term c1r4_db [6] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [6]
term c1r4_db [7] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [7]
term c1r4_db [8] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [8]
term c1r4_db [9] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [9]
term c1r4_q [0] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[0]_net []
term c1r4_q [1] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[1]_net []
term c1r4_q [2] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[2]_net []
term c1r4_q [3] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[3]_net []
term c1r4_rstna [] VCC_0_inst|Y_net []
term c1r4_rstnb [] VCC_0_inst|Y_net []
term c1r4_wea [] GND_0_inst|Y_net []
term c1r4_web [] VCC_0_inst|Y_net []
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_0
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_0 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_0 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_0"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_0 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [0]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_1
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_1 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_1 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_1"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_1 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [1]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_10
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_10 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_10 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_10"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_10 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [10]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_11
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_11 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_11 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_11"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_11 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [11]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_12
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_12 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_12 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_12"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_12 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [12]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_13
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_13 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_13 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_13"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_13 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [13]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_14
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_14 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_14 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_14"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_14 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [14]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_15
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_15 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_15 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_15"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_15 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [15]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_16
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_16 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_16 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_16"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_16 SEL uint 8
term in1 [] GND_0_inst|Y_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [16]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_17
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_17 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_17 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_17"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_17 SEL uint 8
term in1 [] GND_0_inst|Y_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [17]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_2
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_2 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_2 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_2"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_2 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [2]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_3
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_3 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_3 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_3"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_3 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [3]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_4
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_4 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_4 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_4"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_4 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [4]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_5
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_5 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_5 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_5"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_5 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [5]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_6
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_6 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_6 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_6"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_6 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [6]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_7
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_7 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_7 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_7"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_7 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [7]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_8
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_8 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_8 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_8"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_8 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [8]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_9
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_9 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_9 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_9"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_9 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [9]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_0
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_0 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_0 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_0"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_0 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [0]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_1
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_1 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_1 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_1"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_1 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [1]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_10
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_10 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_10 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_10"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_10 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [10]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_11
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_11 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_11 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_11"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_11 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [11]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_12
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_12 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_12 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_12"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_12 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [12]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_13
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_13 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_13 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_13"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_13 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [13]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_14
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_14 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_14 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_14"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_14 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [14]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_15
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_15 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_15 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_15"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_15 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [15]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_16
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_16 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_16 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_16"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_16 SEL uint 8
term in1 [] GND_0_inst|Y_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [16]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_17
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_17 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_17 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_17"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_17 SEL uint 8
term in1 [] GND_0_inst|Y_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [17]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_2
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_2 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_2 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_2"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_2 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [2]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_3
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_3 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_3 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_3"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_3 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [3]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_4
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_4 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_4 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_4"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_4 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [4]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_5
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_5 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_5 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_5"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_5 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [5]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_6
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_6 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_6 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_6"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_6 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [6]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_7
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_7 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_7 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_7"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_7 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [7]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_8
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_8 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_8 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_8"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_8 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [8]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_9
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_9 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_9 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_9"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_9 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [9]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_0
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_0 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_0 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_0"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_0 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [0]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_1
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_1 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_1 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_1"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_1 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [1]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_10
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_10 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_10 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_10"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_10 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [10]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_11
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_11 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_11 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_11"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_11 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [11]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_12
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_12 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_12 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_12"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_12 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [12]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_13
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_13 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_13 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_13"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_13 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [13]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_14
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_14 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_14 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_14"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_14 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [14]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_15
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_15 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_15 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_15"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_15 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [15]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_16
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_16 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_16 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_16"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_16 SEL uint 8
term in1 [] GND_0_inst|Y_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [16]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_17
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_17 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_17 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_17"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_17 SEL uint 8
term in1 [] GND_0_inst|Y_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [17]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_2
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_2 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_2 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_2"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_2 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [2]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_3
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_3 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_3 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_3"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_3 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [3]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_4
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_4 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_4 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_4"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_4 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [4]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_5
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_5 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_5 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_5"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_5 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [5]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_6
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_6 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_6 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_6"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_6 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [6]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_7
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_7 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_7 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_7"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_7 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [7]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_8
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_8 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_8 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_8"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_8 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [8]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_9
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_9 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_9 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_9"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_9 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [9]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_0
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_0 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_0 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_0"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_0 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [0]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_1
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_1 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_1 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_1"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_1 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [1]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_10
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_10 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_10 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_10"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_10 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [10]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_11
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_11 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_11 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_11"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_11 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [11]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_12
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_12 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_12 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_12"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_12 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [12]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_13
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_13 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_13 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_13"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_13 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [13]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_14
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_14 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_14 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_14"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_14 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [14]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_15
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_15 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_15 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_15"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_15 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [15]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_16
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_16 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_16 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_16"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_16 SEL uint 8
term in1 [] GND_0_inst|Y_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [16]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_17
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_17 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_17 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_17"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_17 SEL uint 8
term in1 [] GND_0_inst|Y_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [17]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_2
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_2 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_2 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_2"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_2 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [2]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_3
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_3 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_3 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_3"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_3 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [3]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_4
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_4 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_4 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_4"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_4 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [4]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_5
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_5 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_5 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_5"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_5 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [5]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_6
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_6 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_6 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_6"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_6 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [6]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_7
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_7 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_7 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_7"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_7 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [7]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_8
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_8 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_8 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_8"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_8 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [8]
endinst
inst EMBMUX6S5 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_9
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_9 PCK_LOCATION str "C31R13.emb18k_wrap.emb18k"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_9 PLACE_LOCATION str "C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_9"
attr inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_9 SEL uint 8
term in1 [] u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net []
term out [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [9]
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[0] PCK_LOCATION str "C25R11.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[0] PLACE_LOCATION str "C25R11.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[0] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].sr_out []
term di [] ii0586|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[1] PCK_LOCATION str "C25R11.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[1] PLACE_LOCATION str "C25R11.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[1] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].sr_out []
term di [] ii0590|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].lbuf PCK_LOCATION str "C25R11.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].lbuf PLACE_LOCATION str "C25R11.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0589|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2] PCK_LOCATION str "C27R11.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2] PLACE_LOCATION str "C27R11.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sr_out []
term di [] ii0596|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf PCK_LOCATION str "C27R11.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf PLACE_LOCATION str "C27R11.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0589|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[3] PCK_LOCATION str "C27R12.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[3] PLACE_LOCATION str "C27R12.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[3] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].sr_out []
term di [] ii0601|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[4] PCK_LOCATION str "C27R11.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[4] PLACE_LOCATION str "C27R11.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[4] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[4] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sr_out []
term di [] ii0603|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[5] PCK_LOCATION str "C27R12.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[5] PLACE_LOCATION str "C27R12.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[5] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].sr_out []
term di [] ii0605|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[6] PCK_LOCATION str "C27R12.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[6] PLACE_LOCATION str "C27R12.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[6] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].sr_out []
term di [] ii0606|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].lbuf PCK_LOCATION str "C27R12.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].lbuf PLACE_LOCATION str "C27R12.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0589|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7] PCK_LOCATION str "C23R12.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7] PLACE_LOCATION str "C23R12.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sr_out []
term di [] ii0608|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf PCK_LOCATION str "C23R12.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf PLACE_LOCATION str "C23R12.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0589|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0] PCK_LOCATION str "C35R11.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0] PLACE_LOCATION str "C35R11.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_start_xfer__reg.sr_out []
term di [] ii0628|dx_net []
term mclk_b [] u_sdram_to_RGB_dma_start_xfer__reg.mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_dma_start_xfer__reg.sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1] PCK_LOCATION str "C35R11.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1] PLACE_LOCATION str "C35R11.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_start_xfer__reg.sr_out []
term di [] ii0630|dx_net []
term mclk_b [] u_sdram_to_RGB_dma_start_xfer__reg.mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_dma_start_xfer__reg.sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2] PCK_LOCATION str "C35R11.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2] PLACE_LOCATION str "C35R11.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_start_xfer__reg.sr_out []
term di [] ii0632|dx_net []
term mclk_b [] u_sdram_to_RGB_dma_start_xfer__reg.mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_dma_start_xfer__reg.sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg PCK_LOCATION str "C39R15.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg PLACE_LOCATION str "C39R15.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_v_valid_r__reg[0].sr_out []
term di [] ii0633|dx_net []
term mclk_b [] u_sdram_to_RGB_v_valid_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|qx_net []
term sclk [] u_sdram_to_RGB_v_valid_r__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0] PCK_LOCATION str "C33R7.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0] PLACE_LOCATION str "C33R7.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[0]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10] PCK_LOCATION str "C33R7.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10] PLACE_LOCATION str "C33R7.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[10]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11] PCK_LOCATION str "C33R8.lp3.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11] PLACE_LOCATION str "C33R8.le_tile.le_guts.lp3.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[11]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12] PCK_LOCATION str "C33R7.lp3.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12] PLACE_LOCATION str "C33R7.le_tile.le_guts.lp3.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[12]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13] PCK_LOCATION str "C33R7.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13] PLACE_LOCATION str "C33R7.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[13]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14] PCK_LOCATION str "C37R7.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14] PLACE_LOCATION str "C37R7.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[14]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15] PCK_LOCATION str "C33R8.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15] PLACE_LOCATION str "C33R8.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[15]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16] PCK_LOCATION str "C33R7.lp2.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16] PLACE_LOCATION str "C33R7.le_tile.le_guts.lp2.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[16]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17] PCK_LOCATION str "C37R9.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17] PLACE_LOCATION str "C37R9.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[17]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18] PCK_LOCATION str "C37R7.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18] PLACE_LOCATION str "C37R7.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[18]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf PCK_LOCATION str "C37R7.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf PLACE_LOCATION str "C37R7.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0633|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19] PCK_LOCATION str "C33R8.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19] PLACE_LOCATION str "C33R8.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[19]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1] PCK_LOCATION str "C35R7.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1] PLACE_LOCATION str "C35R7.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[1]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20] PCK_LOCATION str "C33R7.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20] PLACE_LOCATION str "C33R7.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[20]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].lbuf PCK_LOCATION str "C33R7.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].lbuf PLACE_LOCATION str "C33R7.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0633|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21] PCK_LOCATION str "C37R9.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21] PLACE_LOCATION str "C37R9.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[21]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22] PCK_LOCATION str "C35R7.lp1.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22] PLACE_LOCATION str "C35R7.le_tile.le_guts.lp1.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[22]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23] PCK_LOCATION str "C33R8.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23] PLACE_LOCATION str "C33R8.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[23]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24] PCK_LOCATION str "C35R7.lp2.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24] PLACE_LOCATION str "C35R7.le_tile.le_guts.lp2.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[24]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25] PCK_LOCATION str "C39R7.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25] PLACE_LOCATION str "C39R7.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[25]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].lbuf PCK_LOCATION str "C39R7.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].lbuf PLACE_LOCATION str "C39R7.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0633|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26] PCK_LOCATION str "C37R9.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26] PLACE_LOCATION str "C37R9.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[26]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].lbuf PCK_LOCATION str "C37R9.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].lbuf PLACE_LOCATION str "C37R9.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0633|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27] PCK_LOCATION str "C35R7.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27] PLACE_LOCATION str "C35R7.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[27]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28] PCK_LOCATION str "C33R8.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28] PLACE_LOCATION str "C33R8.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[28]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29] PCK_LOCATION str "C33R8.lp1.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29] PLACE_LOCATION str "C33R8.le_tile.le_guts.lp1.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[29]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2] PCK_LOCATION str "C35R7.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2] PLACE_LOCATION str "C35R7.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[2]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30] PCK_LOCATION str "C35R7.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30] PLACE_LOCATION str "C35R7.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[30]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf PCK_LOCATION str "C35R7.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf PLACE_LOCATION str "C35R7.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0633|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31] PCK_LOCATION str "C33R8.lp2.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31] PLACE_LOCATION str "C33R8.le_tile.le_guts.lp2.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[31]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf PCK_LOCATION str "C33R8.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf PLACE_LOCATION str "C33R8.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0633|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf_sh [0]
term sh [1] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3] PCK_LOCATION str "C35R7.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3] PLACE_LOCATION str "C35R7.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[3]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4] PCK_LOCATION str "C33R7.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4] PLACE_LOCATION str "C33R7.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[4]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5] PCK_LOCATION str "C35R7.lp3.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5] PLACE_LOCATION str "C35R7.le_tile.le_guts.lp3.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[5]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6] PCK_LOCATION str "C37R8.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6] PLACE_LOCATION str "C37R8.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[6]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].lbuf PCK_LOCATION str "C37R8.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].lbuf PLACE_LOCATION str "C37R8.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0633|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7] PCK_LOCATION str "C37R7.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7] PLACE_LOCATION str "C37R7.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[7]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8] PCK_LOCATION str "C33R7.lp1.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8] PLACE_LOCATION str "C33R7.le_tile.le_guts.lp1.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[8]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9] PCK_LOCATION str "C33R8.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9] PLACE_LOCATION str "C33R8.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[9]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg
attr inst u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg PCK_LOCATION str "C45R13.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg PLACE_LOCATION str "C45R13.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_other_1_beat_valid__reg.sr_out []
term di [] ii0634|dx_net []
term mclk_b [] u_sdram_to_RGB_other_1_beat_valid__reg.mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg|qx_net []
term sclk [] u_sdram_to_RGB_other_1_beat_valid__reg.sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]
attr inst u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0] PCK_LOCATION str "C37R12.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0] PLACE_LOCATION str "C37R12.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sr_out []
term di [] ii0636|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]
attr inst u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1] PCK_LOCATION str "C37R14.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1] PLACE_LOCATION str "C37R14.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[7].sr_out []
term di [] ii0637|dx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg PCK_LOCATION str "C37R12.lp2.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg PLACE_LOCATION str "C37R12.le_tile.le_guts.lp2.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sr_out []
term di [] ii0638|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf PCK_LOCATION str "C37R12.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf PLACE_LOCATION str "C37R12.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf_sh [0]
term sh [1] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0] PCK_LOCATION str "C39R12.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0] PLACE_LOCATION str "C39R12.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].sr_out []
term di [] ii0639|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10] PCK_LOCATION str "C39R10.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10] PLACE_LOCATION str "C39R10.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sr_out []
term di [] ii0646|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11] PCK_LOCATION str "C29R11.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11] PLACE_LOCATION str "C29R11.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sr_out []
term di [] ii0648|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12] PCK_LOCATION str "C37R13.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12] PLACE_LOCATION str "C37R13.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].sr_out []
term di [] ii0650|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13] PCK_LOCATION str "C35R8.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13] PLACE_LOCATION str "C35R8.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].sr_out []
term di [] ii0652|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].lbuf PCK_LOCATION str "C35R8.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].lbuf PLACE_LOCATION str "C35R8.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0642|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14] PCK_LOCATION str "C37R13.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14] PLACE_LOCATION str "C37R13.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].sr_out []
term di [] ii0654|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].lbuf PCK_LOCATION str "C37R13.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].lbuf PLACE_LOCATION str "C37R13.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0642|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15] PCK_LOCATION str "C39R14.lp1.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15] PLACE_LOCATION str "C39R14.le_tile.le_guts.lp1.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sr_out []
term di [] ii0656|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16] PCK_LOCATION str "C37R10.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16] PLACE_LOCATION str "C37R10.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].sr_out []
term di [] ii0658|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].lbuf PCK_LOCATION str "C37R10.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].lbuf PLACE_LOCATION str "C37R10.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0642|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17] PCK_LOCATION str "C39R13.lp2.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17] PLACE_LOCATION str "C39R13.le_tile.le_guts.lp2.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].sr_out []
term di [] ii0661|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].lbuf PCK_LOCATION str "C39R13.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].lbuf PLACE_LOCATION str "C39R13.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0642|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].lbuf_sh [0]
term sh [1] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18] PCK_LOCATION str "C33R10.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18] PLACE_LOCATION str "C33R10.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sr_out []
term di [] ii0663|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf PCK_LOCATION str "C33R10.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf PLACE_LOCATION str "C33R10.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0642|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19] PCK_LOCATION str "C29R11.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19] PLACE_LOCATION str "C29R11.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sr_out []
term di [] ii0666|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf PCK_LOCATION str "C29R11.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf PLACE_LOCATION str "C29R11.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0642|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1] PCK_LOCATION str "C39R9.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1] PLACE_LOCATION str "C39R9.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].sr_out []
term di [] ii0667|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].lbuf PCK_LOCATION str "C39R9.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].lbuf PLACE_LOCATION str "C39R9.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0642|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20] PCK_LOCATION str "C39R14.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20] PLACE_LOCATION str "C39R14.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sr_out []
term di [] ii0669|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf PCK_LOCATION str "C39R14.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf PLACE_LOCATION str "C39R14.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0642|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21] PCK_LOCATION str "C39R10.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21] PLACE_LOCATION str "C39R10.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sr_out []
term di [] ii0671|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf PCK_LOCATION str "C39R10.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf PLACE_LOCATION str "C39R10.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0642|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2] PCK_LOCATION str "C39R10.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2] PLACE_LOCATION str "C39R10.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sr_out []
term di [] ii0673|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3] PCK_LOCATION str "C39R12.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3] PLACE_LOCATION str "C39R12.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].sr_out []
term di [] C39R12_mux0_ble0_out_1 []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4] PCK_LOCATION str "C39R10.lp1.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4] PLACE_LOCATION str "C39R10.le_tile.le_guts.lp1.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sr_out []
term di [] ii0676|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5] PCK_LOCATION str "C39R12.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5] PLACE_LOCATION str "C39R12.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].sr_out []
term di [] ii0678|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6] PCK_LOCATION str "C39R11.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6] PLACE_LOCATION str "C39R11.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].sr_out []
term di [] C39R11_mux0_ble0_out_0 []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].lbuf PCK_LOCATION str "C39R11.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].lbuf PLACE_LOCATION str "C39R11.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0642|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7] PCK_LOCATION str "C39R12.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7] PLACE_LOCATION str "C39R12.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].sr_out []
term di [] ii0682|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].lbuf PCK_LOCATION str "C39R12.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].lbuf PLACE_LOCATION str "C39R12.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0642|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8] PCK_LOCATION str "C39R10.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8] PLACE_LOCATION str "C39R10.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sr_out []
term di [] ii0684|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9] PCK_LOCATION str "C43R12.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9] PLACE_LOCATION str "C43R12.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sr_out []
term di [] ii0686|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf PCK_LOCATION str "C43R12.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf PLACE_LOCATION str "C43R12.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0642|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0] PCK_LOCATION str "C25R13.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0] PLACE_LOCATION str "C25R13.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].sr_out []
term di [] ii0687|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].lbuf PCK_LOCATION str "C25R13.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].lbuf PLACE_LOCATION str "C25R13.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0589|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1] PCK_LOCATION str "C27R9.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1] PLACE_LOCATION str "C27R9.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].sr_out []
term di [] ii0688|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].lbuf PCK_LOCATION str "C27R9.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].lbuf PLACE_LOCATION str "C27R9.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0589|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2] PCK_LOCATION str "C27R13.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2] PLACE_LOCATION str "C27R13.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].sr_out []
term di [] ii0690|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3] PCK_LOCATION str "C25R9.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3] PLACE_LOCATION str "C25R9.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].sr_out []
term di [] ii0692|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].lbuf PCK_LOCATION str "C25R9.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].lbuf PLACE_LOCATION str "C25R9.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0589|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4] PCK_LOCATION str "C27R10.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4] PLACE_LOCATION str "C27R10.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].sr_out []
term di [] ii0693|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].lbuf PCK_LOCATION str "C27R10.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].lbuf PLACE_LOCATION str "C27R10.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0589|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5] PCK_LOCATION str "C25R10.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5] PLACE_LOCATION str "C25R10.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sr_out []
term di [] C25R10_mux0_ble0_out_0 []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf PCK_LOCATION str "C25R10.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf PLACE_LOCATION str "C25R10.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0589|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6] PCK_LOCATION str "C27R13.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6] PLACE_LOCATION str "C27R13.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].sr_out []
term di [] ii0697|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].lbuf PCK_LOCATION str "C27R13.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].lbuf PLACE_LOCATION str "C27R13.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0589|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7] PCK_LOCATION str "C35R14.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7] PLACE_LOCATION str "C35R14.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sr_out []
term di [] ii0698|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf PCK_LOCATION str "C35R14.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf PLACE_LOCATION str "C35R14.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0589|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0] PCK_LOCATION str "C29R10.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0] PLACE_LOCATION str "C29R10.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sr_out []
term di [] ii0699|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf PCK_LOCATION str "C29R10.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf PLACE_LOCATION str "C29R10.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1] PCK_LOCATION str "C33R11.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1] PLACE_LOCATION str "C33R11.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sr_out []
term di [] ii0701|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf PCK_LOCATION str "C33R11.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf PLACE_LOCATION str "C33R11.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2] PCK_LOCATION str "C33R12.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2] PLACE_LOCATION str "C33R12.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr_r__reg[0].sr_out []
term di [] ii0702|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr_r__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]
attr inst u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0] PCK_LOCATION str "C33R9.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0] PLACE_LOCATION str "C33R9.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[28].sr_out []
term di [] ii0705|dx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[28].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[28].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]
attr inst u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1] PCK_LOCATION str "C33R9.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1] PLACE_LOCATION str "C33R9.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[28].sr_out []
term di [] ii0706|dx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[28].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[28].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0] PCK_LOCATION str "C39R4.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0] PLACE_LOCATION str "C39R4.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf PCK_LOCATION str "C39R4.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf PLACE_LOCATION str "C39R4.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10] PCK_LOCATION str "C39R4.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10] PLACE_LOCATION str "C39R4.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11] PCK_LOCATION str "C39R4.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11] PLACE_LOCATION str "C39R4.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12] PCK_LOCATION str "C39R4.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12] PLACE_LOCATION str "C39R4.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13] PCK_LOCATION str "C39R4.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13] PLACE_LOCATION str "C39R4.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14] PCK_LOCATION str "C49R4.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14] PLACE_LOCATION str "C49R4.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15] PCK_LOCATION str "C49R4.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15] PLACE_LOCATION str "C49R4.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16] PCK_LOCATION str "C49R4.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16] PLACE_LOCATION str "C49R4.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17] PCK_LOCATION str "C49R4.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17] PLACE_LOCATION str "C49R4.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18] PCK_LOCATION str "C49R4.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18] PLACE_LOCATION str "C49R4.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19] PCK_LOCATION str "C49R4.lp1.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19] PLACE_LOCATION str "C49R4.le_tile.le_guts.lp1.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1] PCK_LOCATION str "C49R4.lp2.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1] PLACE_LOCATION str "C49R4.le_tile.le_guts.lp2.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].lbuf PCK_LOCATION str "C49R4.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].lbuf PLACE_LOCATION str "C49R4.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].lbuf_sh [0]
term sh [1] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20] PCK_LOCATION str "C49R4.lp3.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20] PLACE_LOCATION str "C49R4.le_tile.le_guts.lp3.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21] PCK_LOCATION str "C49R5.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21] PLACE_LOCATION str "C49R5.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22] PCK_LOCATION str "C49R5.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22] PLACE_LOCATION str "C49R5.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23] PCK_LOCATION str "C49R5.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23] PLACE_LOCATION str "C49R5.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24] PCK_LOCATION str "C49R5.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24] PLACE_LOCATION str "C49R5.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25] PCK_LOCATION str "C47R4.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25] PLACE_LOCATION str "C47R4.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26] PCK_LOCATION str "C47R4.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26] PLACE_LOCATION str "C47R4.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27] PCK_LOCATION str "C47R4.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27] PLACE_LOCATION str "C47R4.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28] PCK_LOCATION str "C47R4.lp1.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28] PLACE_LOCATION str "C47R4.le_tile.le_guts.lp1.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29] PCK_LOCATION str "C39R4.lp1.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29] PLACE_LOCATION str "C39R4.le_tile.le_guts.lp1.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2] PCK_LOCATION str "C49R5.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2] PLACE_LOCATION str "C49R5.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30] PCK_LOCATION str "C39R4.lp2.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30] PLACE_LOCATION str "C39R4.le_tile.le_guts.lp2.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31] PCK_LOCATION str "C39R4.lp3.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31] PLACE_LOCATION str "C39R4.le_tile.le_guts.lp3.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3] PCK_LOCATION str "C49R5.lp1.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3] PLACE_LOCATION str "C49R5.le_tile.le_guts.lp1.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4] PCK_LOCATION str "C49R5.lp2.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4] PLACE_LOCATION str "C49R5.le_tile.le_guts.lp2.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5] PCK_LOCATION str "C49R5.lp3.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5] PLACE_LOCATION str "C49R5.le_tile.le_guts.lp3.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].lbuf PCK_LOCATION str "C49R5.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].lbuf PLACE_LOCATION str "C49R5.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].lbuf_sh [0]
term sh [1] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6] PCK_LOCATION str "C47R4.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6] PLACE_LOCATION str "C47R4.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7] PCK_LOCATION str "C47R4.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7] PLACE_LOCATION str "C47R4.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8] PCK_LOCATION str "C47R4.lp2.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8] PLACE_LOCATION str "C47R4.le_tile.le_guts.lp2.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9] PCK_LOCATION str "C47R4.lp3.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9] PLACE_LOCATION str "C47R4.le_tile.le_guts.lp3.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf PCK_LOCATION str "C47R4.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf PLACE_LOCATION str "C47R4.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf_sh [0]
term sh [1] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwrite_o__reg
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg PCK_LOCATION str "C45R11.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg PLACE_LOCATION str "C45R11.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sr_out []
term di [] ii0707|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf PCK_LOCATION str "C45R11.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf PLACE_LOCATION str "C45R11.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10] PCK_LOCATION str "C33R14.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10] PLACE_LOCATION str "C33R14.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].sr_out []
term di [] ii0708|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11] PCK_LOCATION str "C33R13.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11] PLACE_LOCATION str "C33R13.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].sr_out []
term di [] ii0710|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12] PCK_LOCATION str "C33R14.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12] PLACE_LOCATION str "C33R14.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].sr_out []
term di [] ii0711|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13] PCK_LOCATION str "C33R13.lp1.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13] PLACE_LOCATION str "C33R13.le_tile.le_guts.lp1.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].sr_out []
term di [] ii0712|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14] PCK_LOCATION str "C37R15.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14] PLACE_LOCATION str "C37R15.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sr_out []
term di [] C37R15_mux0_ble1_out_0 []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15] PCK_LOCATION str "C33R14.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15] PLACE_LOCATION str "C33R14.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].sr_out []
term di [] ii0714|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16] PCK_LOCATION str "C37R15.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16] PLACE_LOCATION str "C37R15.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sr_out []
term di [] ii0715|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17] PCK_LOCATION str "C45R12.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17] PLACE_LOCATION str "C45R12.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].sr_out []
term di [] ii0716|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].lbuf PCK_LOCATION str "C45R12.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].lbuf PLACE_LOCATION str "C45R12.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0709|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18] PCK_LOCATION str "C37R15.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18] PLACE_LOCATION str "C37R15.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sr_out []
term di [] ii0717|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19] PCK_LOCATION str "C43R15.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19] PLACE_LOCATION str "C43R15.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].sr_out []
term di [] ii0718|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20] PCK_LOCATION str "C33R14.lp1.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20] PLACE_LOCATION str "C33R14.le_tile.le_guts.lp1.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].sr_out []
term di [] ii0719|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21] PCK_LOCATION str "C37R15.lp1.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21] PLACE_LOCATION str "C37R15.le_tile.le_guts.lp1.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sr_out []
term di [] ii0720|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22] PCK_LOCATION str "C43R14.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22] PLACE_LOCATION str "C43R14.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].sr_out []
term di [] C37R14_mux0_ble0_out_0 []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].lbuf PCK_LOCATION str "C43R14.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].lbuf PLACE_LOCATION str "C43R14.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0709|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23] PCK_LOCATION str "C33R14.lp3.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23] PLACE_LOCATION str "C33R14.le_tile.le_guts.lp3.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].sr_out []
term di [] ii0722|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24] PCK_LOCATION str "C33R14.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24] PLACE_LOCATION str "C33R14.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].sr_out []
term di [] ii0723|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25] PCK_LOCATION str "C43R15.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25] PLACE_LOCATION str "C43R15.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].sr_out []
term di [] ii0724|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26] PCK_LOCATION str "C37R15.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26] PLACE_LOCATION str "C37R15.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sr_out []
term di [] C37R15_mux0_ble0_out_0 []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27] PCK_LOCATION str "C43R15.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27] PLACE_LOCATION str "C43R15.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].sr_out []
term di [] ii0726|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].lbuf PCK_LOCATION str "C43R15.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].lbuf PLACE_LOCATION str "C43R15.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0709|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28] PCK_LOCATION str "C33R14.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28] PLACE_LOCATION str "C33R14.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].sr_out []
term di [] ii0727|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29] PCK_LOCATION str "C29R15.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29] PLACE_LOCATION str "C29R15.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].sr_out []
term di [] ii0728|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].lbuf PCK_LOCATION str "C29R15.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].lbuf PLACE_LOCATION str "C29R15.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0709|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2] PCK_LOCATION str "C33R13.lp2.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2] PLACE_LOCATION str "C33R13.le_tile.le_guts.lp2.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].sr_out []
term di [] C27R15_mux0_ble0_out_0 []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30] PCK_LOCATION str "C37R15.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30] PLACE_LOCATION str "C37R15.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sr_out []
term di [] ii0730|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf PCK_LOCATION str "C37R15.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf PLACE_LOCATION str "C37R15.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0709|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31] PCK_LOCATION str "C33R14.lp2.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31] PLACE_LOCATION str "C33R14.le_tile.le_guts.lp2.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].sr_out []
term di [] ii0731|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].lbuf PCK_LOCATION str "C33R14.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].lbuf PLACE_LOCATION str "C33R14.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0709|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].lbuf_sh [0]
term sh [1] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3] PCK_LOCATION str "C33R13.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3] PLACE_LOCATION str "C33R13.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].sr_out []
term di [] ii0732|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].lbuf PCK_LOCATION str "C33R13.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].lbuf PLACE_LOCATION str "C33R13.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0709|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4] PCK_LOCATION str "C29R13.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4] PLACE_LOCATION str "C29R13.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sr_out []
term di [] ii0733|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5] PCK_LOCATION str "C29R13.lp1.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5] PLACE_LOCATION str "C29R13.le_tile.le_guts.lp1.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sr_out []
term di [] ii0734|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6] PCK_LOCATION str "C29R12.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6] PLACE_LOCATION str "C29R12.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sr_out []
term di [] ii0735|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7] PCK_LOCATION str "C29R13.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7] PLACE_LOCATION str "C29R13.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sr_out []
term di [] ii0736|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8] PCK_LOCATION str "C29R13.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8] PLACE_LOCATION str "C29R13.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sr_out []
term di [] ii0737|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf PCK_LOCATION str "C29R13.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf PLACE_LOCATION str "C29R13.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0709|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9] PCK_LOCATION str "C29R12.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9] PLACE_LOCATION str "C29R12.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sr_out []
term di [] ii0738|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf PCK_LOCATION str "C29R12.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf PLACE_LOCATION str "C29R12.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0709|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_done_r__reg
attr inst u_sdram_to_RGB_u_ahb_master_mx_done_r__reg PCK_LOCATION str "C33R12.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_mx_done_r__reg PLACE_LOCATION str "C33R12.le_tile.le_guts.lp0.reg1"
attr inst u_sdram_to_RGB_u_ahb_master_mx_done_r__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_done_r__reg preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_done_r__reg shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_done_r__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr_r__reg[0].sr_out []
term di [] ii0631|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_done_r__reg|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr_r__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0] PCK_LOCATION str "C29R14.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0] PLACE_LOCATION str "C29R14.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].sr_out []
term di [] ii0741|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1] PCK_LOCATION str "C29R14.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1] PLACE_LOCATION str "C29R14.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].sr_out []
term di [] ii0761|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].lbuf PCK_LOCATION str "C29R14.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].lbuf PLACE_LOCATION str "C29R14.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0742|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2] PCK_LOCATION str "C37R11.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2] PLACE_LOCATION str "C37R11.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sr_out []
term di [] ii0762|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3] PCK_LOCATION str "C37R11.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3] PLACE_LOCATION str "C37R11.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sr_out []
term di [] C37R11_mux0_ble0_out_0 []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf PCK_LOCATION str "C37R11.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf PLACE_LOCATION str "C37R11.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0742|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4] PCK_LOCATION str "C35R12.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4] PLACE_LOCATION str "C35R12.le_tile.le_guts.lp1.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sr_out []
term di [] ii0764|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5] PCK_LOCATION str "C35R12.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5] PLACE_LOCATION str "C35R12.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sr_out []
term di [] C35R15_mux0_ble0_out_0 []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6] PCK_LOCATION str "C35R12.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6] PLACE_LOCATION str "C35R12.le_tile.le_guts.lp0.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sr_out []
term di [] ii0766|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7] PCK_LOCATION str "C35R12.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7] PLACE_LOCATION str "C35R12.le_tile.le_guts.lp3.reg0"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sr_out []
term di [] C35R12_mux0_ble0_out_1 []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf PCK_LOCATION str "C35R12.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf PLACE_LOCATION str "C35R12.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0742|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].mclk_out []
term rc [0] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sh0 []
term sh [1] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_v_valid_r__reg[0]
attr inst u_sdram_to_RGB_v_valid_r__reg[0] PCK_LOCATION str "C39R15.lp1.reg1"
attr inst u_sdram_to_RGB_v_valid_r__reg[0] PLACE_LOCATION str "C39R15.le_tile.le_guts.lp1.reg1"
attr inst u_sdram_to_RGB_v_valid_r__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_v_valid_r__reg[0] preset uint 0
attr inst u_sdram_to_RGB_v_valid_r__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_v_valid_r__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_v_valid_r__reg[0].sr_out []
term di [] u_colorgen_v_valid__reg|qx_net []
term mclk_b [] u_sdram_to_RGB_v_valid_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_v_valid_r__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_v_valid_r__reg[0].sclk_out []
term shift [] u_sdram_to_RGB_v_valid_r__reg[0].sh0 []
endinst
inst LBUF u_sdram_to_RGB_v_valid_r__reg[0].lbuf
attr inst u_sdram_to_RGB_v_valid_r__reg[0].lbuf PCK_LOCATION str "C39R15.lbuf"
attr inst u_sdram_to_RGB_v_valid_r__reg[0].lbuf PLACE_LOCATION str "C39R15.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_v_valid_r__reg[0].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_v_valid_r__reg[0].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_v_valid_r__reg[0].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_v_valid_r__reg[0].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_v_valid_r__reg[0].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_v_valid_r__reg[0].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_v_valid_r__reg[0].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_v_valid_r__reg[0].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_v_valid_r__reg[0].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_v_valid_r__reg[0].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_v_valid_r__reg[0].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_v_valid_r__reg[0].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_v_valid_r__reg[0].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_v_valid_r__reg[0].mclk_out []
term rc [0] u_sdram_to_RGB_v_valid_r__reg[0].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_v_valid_r__reg[0].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_v_valid_r__reg[0].sclk_out []
term sh [0] u_sdram_to_RGB_v_valid_r__reg[0].lbuf_sh [0]
term sh [1] u_sdram_to_RGB_v_valid_r__reg[0].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_v_valid_r__reg[1]
attr inst u_sdram_to_RGB_v_valid_r__reg[1] PCK_LOCATION str "C45R15.lp2.reg0"
attr inst u_sdram_to_RGB_v_valid_r__reg[1] PLACE_LOCATION str "C45R15.le_tile.le_guts.lp2.reg0"
attr inst u_sdram_to_RGB_v_valid_r__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_v_valid_r__reg[1] preset uint 0
attr inst u_sdram_to_RGB_v_valid_r__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_v_valid_r__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_v_valid_r__reg[1].sr_out []
term di [] u_sdram_to_RGB_v_valid_r__reg[0]|qx_net []
term mclk_b [] u_sdram_to_RGB_v_valid_r__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_v_valid_r__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_v_valid_r__reg[1].sclk_out []
term shift [] u_sdram_to_RGB_v_valid_r__reg[1].sh0 []
endinst
inst LBUF u_sdram_to_RGB_v_valid_r__reg[1].lbuf
attr inst u_sdram_to_RGB_v_valid_r__reg[1].lbuf PCK_LOCATION str "C45R15.lbuf"
attr inst u_sdram_to_RGB_v_valid_r__reg[1].lbuf PLACE_LOCATION str "C45R15.le_tile.le_guts.lbuf"
attr inst u_sdram_to_RGB_v_valid_r__reg[1].lbuf REG_CTL_CFG uint 8
attr inst u_sdram_to_RGB_v_valid_r__reg[1].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_v_valid_r__reg[1].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_v_valid_r__reg[1].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_v_valid_r__reg[1].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_v_valid_r__reg[1].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_v_valid_r__reg[1].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_v_valid_r__reg[1].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_v_valid_r__reg[1].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_v_valid_r__reg[1].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_v_valid_r__reg[1].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_v_valid_r__reg[1].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_v_valid_r__reg[1].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_v_valid_r__reg[1].mclk_out []
term rc [0] u_sdram_to_RGB_v_valid_r__reg[1].lbuf_rc [0]
term rc [1] u_sdram_to_RGB_v_valid_r__reg[1].lbuf_rc [1]
term sclk [] u_sdram_to_RGB_v_valid_r__reg[1].sclk_out []
term sh [0] u_sdram_to_RGB_v_valid_r__reg[1].sh0 []
term sh [1] u_sdram_to_RGB_v_valid_r__reg[1].lbuf_sh [0]
term sr [] rstn_final__reg|qx_net []
endinst
rout u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net []
{ C33R16.le_tile.le_guts.lp1.reg1 "qx" 15 15 0 U N
{ C32R16_xbar_tile.xbar_0.oxbar "d [8]" 15 15 0 U N
{ C32R16_xbar_tile.xbar_0.oxbar "xy [16]" 15 15 165.28 U N
{ C32R17_xbar_tile.xbar_0.ixbar1 "i1 [13]" 15 16 165.28 U N
{ C32R17_xbar_tile.xbar_0.ixbar1 "z6 [2]" 15 16 250.115 U N
{ C30R17_xbar_tile.xbar_0.ixbar1 "i3 [13]" 14 16 250.115 U N
{ C30R17_xbar_tile.xbar_0.ixbar1 "z5 [3]" 14 16 419.664 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_ab [8]" 14 16 552.664 U N
}
}
}
}
}
}
}
{ C32R16_xbar_tile.xbar_0.ixbar1 "i2 [13]" 15 15 0 U N
{ C32R16_xbar_tile.xbar_0.ixbar1 "z6 [2]" 15 15 108.28 U N
{ C30R16_xbar_tile.xbar_0.ixbar1 "i3 [13]" 14 15 108.28 U N
{ C30R16_xbar_tile.xbar_0.ixbar1 "z5 [3]" 14 15 277.829 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_ab [8]" 14 15 410.829 U N
}
}
}
}
{ C32R16_xbar_tile.xbar_0.ixbar1 "z2 [2]" 15 15 108.28 U N
{ C32R14_xbar_tile.xbar_0.ixbar1 "i2 [11]" 15 13 108.28 U N
{ C32R14_xbar_tile.xbar_0.ixbar1 "z6 [2]" 15 13 277.535 U N
{ C30R14_xbar_tile.xbar_0.ixbar1 "i3 [13]" 14 13 277.535 U N
{ C30R14_xbar_tile.xbar_0.ixbar1 "z5 [3]" 14 13 449.676 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_ab [8]" 14 13 582.676 U N
}
}
{ C30R14_xbar_tile.xbar_0.ixbar1 "z2 [1]" 14 13 449.676 U N
{ C30R13_xbar_tile.xbar_0.ixbar1 "i1 [3]" 14 12 449.676 U N
{ C30R13_xbar_tile.xbar_0.ixbar1 "z5 [3]" 14 12 624.061 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_ab [8]" 14 12 757.061 U N
}
}
{ C30R13_xbar_tile.xbar_0.ixbar1 "z0 [1]" 14 12 624.061 U N
{ C30R15_xbar_tile.xbar_0.ixbar1 "i2 [0]" 14 14 624.061 U N
{ C30R15_xbar_tile.xbar_0.ixbar1 "z5 [3]" 14 14 792.483 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_ab [8]" 14 14 925.483 U N
}
}
}
}
}
{ C30R12_xbar_tile.xbar_0.ixbar1 "i2 [8]" 14 11 449.676 U N
{ C30R12_xbar_tile.xbar_0.ixbar1 "z1 [0]" 14 11 625.572 U N
{ C30R20_xbar_tile.xbar_0.ixbar1 "i2 [14]" 14 19 625.572 U N
{ C30R20_xbar_tile.xbar_0.ixbar1 "z5 [3]" 14 19 858.787 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_ab [8]" 14 19 991.787 U N
}
}
}
}
}
}
}
}
}
}
{ C32R16_xbar_tile.xbar_0.ixbar1 "z1 [1]" 15 15 108.28 U N
{ C32R18_xbar_tile.xbar_0.ixbar1 "i1 [4]" 15 17 108.28 U N
{ C32R18_xbar_tile.xbar_0.ixbar1 "z4 [0]" 15 17 277.535 U N
{ C32R18_xbar_tile.xbar_0.oxbar "d [22]" 15 17 277.535 U N
{ C32R18_xbar_tile.xbar_0.oxbar "xy [4]" 15 17 564.535 U N
{ C30R18_xbar_tile.xbar_0.ixbar1 "i3 [12]" 14 17 564.535 U N
{ C30R18_xbar_tile.xbar_0.ixbar1 "z5 [3]" 14 17 646.265 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_ab [8]" 14 17 779.265 U N
}
}
}
}
{ C32R18_xbar_tile.xbar_0.oxbar "xy [21]" 15 17 564.535 U N
{ C30R19_xbar_tile.xbar_0.ixbar1 "i0 [6]" 14 18 564.535 U N
{ C30R19_xbar_tile.xbar_0.ixbar1 "z5 [3]" 14 18 650.652 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_ab [8]" 14 18 783.652 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|qx_net []
{ C29R13.le_tile.le_guts.lp1.reg1 "qx" 13 12 0 U N
{ C28R13_xbar_tile.xbar_0.oxbar "d [8]" 13 12 0 U N
{ C28R13_xbar_tile.xbar_0.oxbar "xy [9]" 13 12 165.28 U N
{ C26R12_xbar_tile.xbar_0.ixbar3 "i1 [12]" 12 11 165.28 U N
{ C26R12_xbar_tile.xbar_0.ixbar3 "z2 [1]" 12 11 251.712 U N
{ C26R9_xbar_tile.xbar_0.ixbar3 "i1 [2]" 12 8 251.712 U N
{ C26R9_xbar_tile.xbar_0.ixbar3 "z6 [2]" 12 8 429.203 U N
{ C24R9_xbar_tile.xbar_0.ixbar3 "i3 [13]" 11 8 429.203 U N
{ C24R9_xbar_tile.xbar_0.ixbar3 "z5 [3]" 11 8 649.974 U N
{ C25R9.le_tile.le_guts.lp0.lut0 "f1" 11 8 782.974 U N
}
}
}
}
}
}
}
}
{ C28R13_xbar_tile.xbar_0.oxbar "xy [4]" 13 12 165.28 U N
{ C28R13_xbar_tile.xbar_0.ixbar1 "i3 [9]" 13 12 165.28 U N
{ C28R13_xbar_tile.xbar_0.ixbar1 "z5 [0]" 13 12 247.185 U N
{ C29R13.le_tile.le_guts.lp1.lut41 "f0" 13 12 380.185 U N
}
}
}
}
{ C28R13_xbar_tile.xbar_0.oxbar "xy [14]" 13 12 165.28 U N
{ C28R13_xbar_tile.xbar_0.ixbar2 "i0 [7]" 13 12 165.28 U N
{ C28R13_xbar_tile.xbar_0.ixbar2 "z1 [2]" 13 12 247.185 U N
{ C29R13.le_tile.le_guts.lp2.muxf3_l0 "in0" 13 12 247.185 U N
{ C29R13.le_tile.le_guts.lp2.muxf3_l0 "out" 13 12 411.505 U N
{ C29R13.le_tile.le_guts.lp2.lut0 "f3" 13 12 411.505 U N
}
}
}
}
}
}
}
{ C28R13_xbar_tile.xbar_0.ixbar1 "i2 [13]" 13 12 0 U N
{ C28R13_xbar_tile.xbar_0.ixbar1 "z2 [0]" 13 12 108.28 U N
{ C29R13.le_tile.le_guts.lp0.lut41 "f1" 13 12 241.28 U N
}
}
}
}
rout ii0551|dx_net []
{ C37R17.le_tile.le_guts.lp0.lut0 "dx" 17 16 0 U N
{ C37R17.le_tile.le_guts.lp0.mux_di0 "in2" 17 16 0 U N
{ C37R17.le_tile.le_guts.lp0.mux_di0 "out" 17 16 60.2 U N
{ C37R17.le_tile.le_guts.lp0.reg0 "di" 17 16 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [15]
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_15 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_db [15]" 14 16 0 U N
}
}
rout ii0662|dx_net []
{ C33R11.le_tile.le_guts.lp2.lut0 "dx" 15 10 0 U N
{ C32R11_xbar_tile.xbar_0.oxbar "d [10]" 15 10 0 U N
{ C32R11_xbar_tile.xbar_0.oxbar "xy [0]" 15 10 144.2 U N
{ C32R10_xbar_tile.xbar_0.ixbar1 "i2 [7]" 15 9 144.2 U N
{ C32R10_xbar_tile.xbar_0.ixbar1 "z5 [3]" 15 9 229.035 U N
{ C33R10.le_tile.le_guts.lp2.lut0 "f1" 15 9 362.034 U N
}
}
}
}
}
}
rout C9R16_ble2_out_to_muxdx []
{ C9R16.le_tile.le_guts.lp2.mux_f5 "out" 3 15 0 U N
{ C9R16.le_tile.le_guts.lp2.SC_mux_dx4_0 "sel" 3 15 0 U N
}
}
rout u_sdram_to_RGB_bmp_fig_cnt__reg[2]|qx_net []
{ C37R23.le_tile.le_guts.lp0.reg0 "qx" 17 22 0 U N
{ C36R23_xbar_tile.xbar_0.oxbar "d [1]" 17 22 0 U N
{ C36R23_xbar_tile.xbar_0.oxbar "xy [8]" 17 22 158.21 U N
{ C36R23_xbar_tile.xbar_0.ixbar1 "i2 [2]" 17 22 158.21 U N
{ C36R23_xbar_tile.xbar_0.ixbar1 "z1 [2]" 17 22 242.631 U N
{ C37R23.le_tile.le_guts.lp1.muxf3_l0 "in0" 17 22 242.631 U N
{ C37R23.le_tile.le_guts.lp1.muxf3_l0 "out" 17 22 406.951 U N
{ C37R23.le_tile.le_guts.lp1.lut0 "f3" 17 22 406.951 U N
}
}
}
}
}
}
}
{ C36R23_xbar_tile.xbar_0.ixbar0 "i3 [6]" 17 22 0 U N
{ C36R23_xbar_tile.xbar_0.ixbar0 "z4 [1]" 17 22 101.21 U N
{ C32R23_xbar_tile.xbar_0.ixbar0 "i3 [0]" 15 22 101.21 U N
{ C32R23_xbar_tile.xbar_0.ixbar0 "z5 [0]" 15 22 281.979 U N
{ C32R24_xbar_tile.xbar_0.ixbar0 "i2 [12]" 15 23 281.979 U N
{ C32R24_xbar_tile.xbar_0.ixbar0 "z7 [0]" 15 23 451.4 U N
{ C33R24.le_tile.le_guts.lp0.lut0 "f0" 15 23 584.4 U N
}
}
}
}
}
}
{ C36R23_xbar_tile.xbar_0.ixbar0 "z2 [2]" 17 22 101.21 U N
{ C36R22_xbar_tile.xbar_0.ixbar0 "i2 [9]" 17 21 101.21 U N
{ C36R22_xbar_tile.xbar_0.ixbar0 "z4 [0]" 17 21 270.632 U N
{ C37R22.le_tile.le_guts.lp0.muxf3_l0 "in0" 17 21 270.632 U N
{ C37R22.le_tile.le_guts.lp0.muxf3_l0 "out" 17 21 434.952 U N
{ C37R22.le_tile.le_guts.lp0.lut0 "f3" 17 21 434.952 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[2]|qx_net []
{ C29R31.le_tile.le_guts.lp1.reg0 "qx" 13 30 0 U N
{ C28R31_xbar_tile.xbar_0.oxbar "d [6]" 13 30 0 U N
{ C28R31_xbar_tile.xbar_0.oxbar "xy [13]" 13 30 144.07 U N
{ C26R32_xbar_tile.xbar_0.ixbar0 "i2 [6]" 12 31 144.07 U N
{ C26R32_xbar_tile.xbar_0.ixbar0 "z1 [0]" 12 31 230.502 U N
{ C26R40_xbar_tile.xbar_0.ixbar0 "i2 [14]" 12 39 230.502 U N
{ C26R40_xbar_tile.xbar_0.ixbar0 "z0 [0]" 12 39 463.716 U N
{ C26R48_xbar_tile.xbar_0.ixbar0 "i1 [10]" 12 47 463.716 U N
{ C26R48_xbar_tile.xbar_0.ixbar0 "z7 [3]" 12 47 696.932 U N
{ C26R48_xbar_tile.xbar_0.ixbar2 "i1 [12]" 12 47 696.932 U N
{ C26R48_xbar_tile.xbar_0.ixbar2 "z1 [1]" 12 47 914.292 U N
{ C27R49.io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS "od_d_0 [3]" 12 47 914.292 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].mclk_out []
{ C29R12.le_tile.le_guts.lbuf "mclk_b" 13 11 0 U N
{ C29R12.le_tile.le_guts.lp1.reg0 "mclk_b" 13 11 0 U N
}
{ C29R12.le_tile.le_guts.lp0.reg0 "mclk_b" 13 11 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[13].sclk_out []
{ C29R19.le_tile.le_guts.lbuf "sclk" 13 18 0 U N
{ C29R19.le_tile.le_guts.lp2.reg0 "sclk" 13 18 0 U N
}
{ C29R19.le_tile.le_guts.lp1.reg0 "sclk" 13 18 0 U N
}
{ C29R19.le_tile.le_guts.lp0.reg1 "sclk" 13 18 0 U N
}
{ C29R19.le_tile.le_guts.lp0.reg0 "sclk" 13 18 0 U N
}
}
rout u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
{ C33R18.le_tile.le_guts.lp3.reg0 "qx" 15 17 0 U N
{ C32R18_xbar_tile.xbar_0.oxbar "d [16]" 15 17 0 U N
{ C32R18_xbar_tile.xbar_0.oxbar "xy [23]" 15 17 193.56 U N
{ C34R18_xbar_tile.xbar_0.ixbar3 "i1 [9]" 16 17 193.56 U N
{ C34R18_xbar_tile.xbar_0.ixbar3 "z6 [0]" 16 17 278.938 U N
{ C35R18.le_tile.le_guts.lp1.muxf2_l0 "in0" 16 17 278.938 U N
{ C35R18.le_tile.le_guts.lp1.muxf2_l0 "out" 16 17 440.938 U N
{ C35R18.le_tile.le_guts.lp1.lut0 "f2" 16 17 440.938 U N
}
}
}
}
}
}
{ C32R18_xbar_tile.xbar_0.oxbar "xy [22]" 15 17 193.56 U N
{ C32R19_xbar_tile.xbar_0.ixbar2 "i1 [9]" 15 18 193.56 U N
{ C32R19_xbar_tile.xbar_0.ixbar2 "z4 [1]" 15 18 283.268 U N
{ C28R19_xbar_tile.xbar_0.ixbar2 "i3 [0]" 13 18 283.268 U N
{ C28R19_xbar_tile.xbar_0.ixbar2 "z2 [0]" 13 18 454.409 U N
{ C29R19.le_tile.le_guts.lp0.lut41 "f2" 13 18 587.409 U N
}
}
{ C28R19_xbar_tile.xbar_0.ixbar2 "z1 [2]" 13 18 454.409 U N
{ C29R19.le_tile.le_guts.lp2.muxf3_l0 "in0" 13 18 454.409 U N
{ C29R19.le_tile.le_guts.lp2.muxf3_l0 "out" 13 18 618.729 U N
{ C29R19.le_tile.le_guts.lp2.lut0 "f3" 13 18 618.729 U N
}
}
}
}
}
}
{ C32R19_xbar_tile.xbar_0.ixbar2 "z1 [2]" 15 18 283.268 U N
{ C33R19.le_tile.le_guts.lp2.muxf3_l0 "in0" 15 18 283.268 U N
{ C33R19.le_tile.le_guts.lp2.muxf3_l0 "out" 15 18 447.588 U N
{ C33R19.le_tile.le_guts.lp2.lut0 "f3" 15 18 447.588 U N
}
}
}
}
}
}
{ C32R18_xbar_tile.xbar_0.oxbar "xy [17]" 15 17 193.56 U N
{ C34R18_xbar_tile.xbar_0.ixbar2 "i2 [2]" 16 17 193.56 U N
{ C34R18_xbar_tile.xbar_0.ixbar2 "z0 [1]" 16 17 278.938 U N
{ C34R21_xbar_tile.xbar_0.ixbar2 "i1 [11]" 16 20 278.938 U N
{ C34R21_xbar_tile.xbar_0.ixbar2 "z6 [0]" 16 20 456.192 U N
{ C35R21.le_tile.le_guts.lp0.muxf2_l0 "in0" 16 20 456.192 U N
{ C35R21.le_tile.le_guts.lp0.muxf2_l0 "out" 16 20 618.192 U N
{ C35R21.le_tile.le_guts.lp0.lut0 "f2" 16 20 618.192 U N
}
}
}
}
}
}
}
}
{ C32R18_xbar_tile.xbar_0.oxbar "xy [15]" 15 17 193.56 U N
{ C34R19_xbar_tile.xbar_0.ixbar0 "i1 [2]" 16 18 193.56 U N
{ C34R19_xbar_tile.xbar_0.ixbar0 "z4 [0]" 16 18 279.677 U N
{ C35R19.le_tile.le_guts.lp0.muxf3_l0 "in0" 16 18 279.677 U N
{ C35R19.le_tile.le_guts.lp0.muxf3_l0 "out" 16 18 443.997 U N
{ C35R19.le_tile.le_guts.lp0.lut0 "f3" 16 18 443.997 U N
}
}
}
}
}
}
}
{ C32R18_xbar_tile.xbar_0.ixbar3 "i0 [8]" 15 17 0 U N
{ C32R18_xbar_tile.xbar_0.ixbar3 "z5 [3]" 15 17 136.56 U N
{ C33R18.le_tile.le_guts.lp0.lut0 "f1" 15 17 269.56 U N
}
}
{ C32R18_xbar_tile.xbar_0.ixbar3 "z5 [0]" 15 17 136.56 U N
{ C33R18.le_tile.le_guts.lp3.muxf3_l0 "in0" 15 17 136.56 U N
{ C33R18.le_tile.le_guts.lp3.muxf3_l0 "out" 15 17 300.88 U N
{ C33R18.le_tile.le_guts.lp3.lut0 "f3" 15 17 300.88 U N
}
}
}
}
{ C32R18_xbar_tile.xbar_0.ixbar3 "z4 [1]" 15 17 136.56 U N
{ C28R18_xbar_tile.xbar_0.ixbar3 "i3 [0]" 13 17 136.56 U N
{ C28R18_xbar_tile.xbar_0.ixbar3 "z0 [1]" 13 17 305.109 U N
{ C28R21_xbar_tile.xbar_0.ixbar3 "i1 [11]" 13 20 305.109 U N
{ C28R21_xbar_tile.xbar_0.ixbar3 "z5 [3]" 13 20 485.663 U N
{ C29R21.le_tile.le_guts.lp0.lut0 "f1" 13 20 618.663 U N
}
}
}
{ C28R20_xbar_tile.xbar_0.ixbar3 "i2 [0]" 13 19 305.109 U N
{ C28R20_xbar_tile.xbar_0.ixbar3 "z7 [3]" 13 19 475.993 U N
{ C28R20_xbar_tile.xbar_0.ixbar1 "i1 [8]" 13 19 475.993 U N
{ C28R20_xbar_tile.xbar_0.ixbar1 "z5 [3]" 13 19 693.353 U N
{ C29R20.le_tile.le_guts.lp2.lut0 "f1" 13 19 826.353 U N
}
}
}
}
}
}
}
}
{ C32R18_xbar_tile.xbar_0.ixbar3 "z1 [1]" 15 17 136.56 U N
{ C32R20_xbar_tile.xbar_0.ixbar3 "i1 [4]" 15 19 136.56 U N
{ C32R20_xbar_tile.xbar_0.ixbar3 "z5 [1]" 15 19 309.114 U N
{ C34R20_xbar_tile.xbar_0.ixbar3 "i0 [2]" 16 19 309.114 U N
{ C34R20_xbar_tile.xbar_0.ixbar3 "z6 [0]" 16 19 478.663 U N
{ C35R20.le_tile.le_guts.lp1.muxf2_l0 "in0" 16 19 478.663 U N
{ C35R20.le_tile.le_guts.lp1.muxf2_l0 "out" 16 19 640.663 U N
{ C35R20.le_tile.le_guts.lp1.lut0 "f2" 16 19 640.663 U N
}
}
}
}
}
}
}
{ C32R19_xbar_tile.xbar_0.ixbar3 "i1 [6]" 15 18 136.56 U N
{ C32R19_xbar_tile.xbar_0.ixbar3 "z5 [3]" 15 18 308.444 U N
{ C33R19.le_tile.le_guts.lp0.lut0 "f1" 15 18 441.444 U N
}
}
}
}
{ C32R18_xbar_tile.xbar_0.ixbar3 "z0 [2]" 15 17 136.56 U N
{ C28R18_xbar_tile.xbar_0.ixbar3 "i3 [2]" 13 17 136.56 U N
{ C28R18_xbar_tile.xbar_0.ixbar3 "z1 [2]" 13 17 305.986 U N
{ C28R18_xbar_tile.xbar_0.ixbar2 "i3 [8]" 13 17 305.986 U N
{ C28R18_xbar_tile.xbar_0.ixbar2 "z6 [0]" 13 17 527.746 U N
{ C29R18.le_tile.le_guts.lp0.muxf2_l0 "in0" 13 17 527.746 U N
{ C29R18.le_tile.le_guts.lp0.muxf2_l0 "out" 13 17 689.746 U N
{ C29R18.le_tile.le_guts.lp0.lut0 "f2" 13 17 689.746 U N
}
}
}
}
{ C28R18_xbar_tile.xbar_0.ixbar2 "z1 [2]" 13 17 527.746 U N
{ C29R18.le_tile.le_guts.lp2.muxf3_l0 "in0" 13 17 527.746 U N
{ C29R18.le_tile.le_guts.lp2.muxf3_l0 "out" 13 17 692.066 U N
{ C29R18.le_tile.le_guts.lp2.lut0 "f3" 13 17 692.066 U N
}
}
}
}
}
}
}
}
{ C32R18_xbar_tile.xbar_0.ixbar3 "z0 [1]" 15 17 136.56 U N
{ C32R21_xbar_tile.xbar_0.ixbar3 "i1 [11]" 15 20 136.56 U N
{ C32R21_xbar_tile.xbar_0.ixbar3 "z5 [3]" 15 20 317.114 U N
{ C33R21.le_tile.le_guts.lp0.lut0 "f1" 15 20 450.114 U N
}
}
}
{ C32R20_xbar_tile.xbar_0.ixbar3 "i2 [0]" 15 19 136.56 U N
{ C32R20_xbar_tile.xbar_0.ixbar3 "z5 [3]" 15 19 307.444 U N
{ C33R20.le_tile.le_guts.lp0.lut0 "f1" 15 19 440.444 U N
}
}
}
}
}
}
rout u_colorgen_v_cnt__reg[9].sh0 []
{ C13R16.le_tile.le_guts.lbuf "sh [1]" 5 15 0 U N
{ C13R16.le_tile.le_guts.lp0.reg1 "shift" 5 15 0 U N
}
}
rout ii0498|dx_net []
{ C37R16.le_tile.le_guts.lp1.lut41 "dx" 17 15 0 U N
{ C37R16.le_tile.le_guts.lp1.SC_mux_dx4_0 "in1" 17 15 0 U N
}
}
rout ii0508|dx_net []
{ C37R19.le_tile.le_guts.lp0.lut0 "dx" 17 18 0 U N
{ C37R19.le_tile.le_guts.lp0.mux_di0 "in2" 17 18 0 U N
{ C37R19.le_tile.le_guts.lp0.mux_di0 "out" 17 18 60.2 U N
{ C37R19.le_tile.le_guts.lp0.reg0 "di" 17 18 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [16]
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_16 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_db [16]" 14 16 0 U N
}
}
rout C39R10_ble0_out_to_mux []
{ C39R10.le_tile.le_guts.lp0.const_f5 "out" 18 9 0 U N
{ C39R10.le_tile.le_guts.lp0.mux_f5 "in1" 18 9 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net []
{ C37R14.le_tile.le_guts.lp0.reg0 "qx" 17 13 0 U N
{ C36R14_xbar_tile.xbar_0.oxbar "d [1]" 17 13 0 U N
{ C36R14_xbar_tile.xbar_0.oxbar "xy [19]" 17 13 151.14 U N
{ C34R15_xbar_tile.xbar_0.ixbar1 "i0 [13]" 16 14 151.14 U N
{ C34R15_xbar_tile.xbar_0.ixbar1 "z0 [2]" 16 14 237.325 U N
{ C30R15_xbar_tile.xbar_0.ixbar1 "i3 [2]" 14 14 237.325 U N
{ C30R15_xbar_tile.xbar_0.ixbar1 "z1 [3]" 14 14 418.819 U N
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_6 "in1" 14 14 551.819 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_14 "in1" 14 14 551.819 U N
}
}
}
}
}
}
}
{ C36R14_xbar_tile.xbar_0.ixbar0 "i3 [6]" 17 13 0 U N
{ C36R14_xbar_tile.xbar_0.ixbar0 "z1 [0]" 17 13 94.14 U N
{ C36R18_xbar_tile.xbar_0.ixbar0 "i1 [5]" 17 17 94.14 U N
{ C36R18_xbar_tile.xbar_0.ixbar0 "z6 [3]" 17 17 321.942 U N
{ C36R18_xbar_tile.xbar_0.ixbar1 "i2 [6]" 17 17 321.942 U N
{ C36R18_xbar_tile.xbar_0.ixbar1 "z4 [1]" 17 17 539.302 U N
{ C30R18_xbar_tile.xbar_0.ixbar1 "i3 [4]" 14 17 539.302 U N
{ C30R18_xbar_tile.xbar_0.ixbar1 "z1 [3]" 14 17 728.796 U N
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_6 "in1" 14 17 861.796 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_14 "in1" 14 17 861.796 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]|qx_net []
{ C49R4.le_tile.le_guts.lp2.reg1 "qx" 23 3 0 U N
{ C48R4_xbar_tile.xbar_0.ixbar2 "i1 [3]" 23 3 0 U N
{ C48R4_xbar_tile.xbar_0.ixbar2 "z1 [0]" 23 3 94.14 U N
{ C48R12_xbar_tile.xbar_0.ixbar2 "i2 [14]" 23 11 94.14 U N
{ C48R12_xbar_tile.xbar_0.ixbar2 "z0 [0]" 23 11 327.355 U N
{ C48R20_xbar_tile.xbar_0.ixbar2 "i1 [10]" 23 19 327.355 U N
{ C48R20_xbar_tile.xbar_0.ixbar2 "z0 [0]" 23 19 560.57 U N
{ C48R28_xbar_tile.xbar_0.ixbar2 "i1 [10]" 23 27 560.57 U N
{ C48R28_xbar_tile.xbar_0.ixbar2 "z7 [2]" 23 27 793.785 U N
{ C52R28.xbar_tile.xbar_0.ixbar2 "i3 [4]" 25 27 793.785 U N
{ C52R28.xbar_tile.xbar_0.ixbar2 "z0 [2]" 25 27 1021.58 U N
{ C52R28.xbar_tile.xbar_0.ixbar1 "i3 [3]" 25 27 1021.58 U N
{ C52R28.xbar_tile.xbar_0.ixbar1 "z1 [3]" 25 27 1238.94 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [1]" 25 27 1371.94 U N
}
}
}
}
}
}
}
}
}
}
}
}
{ C48R4_xbar_tile.xbar_0.ixbar2 "z0 [2]" 23 3 94.14 U N
{ C49R4.le_tile.le_guts.lp2.mux_di4 "in1" 23 3 94.14 U N
{ C49R4.le_tile.le_guts.lp2.mux_di4 "out" 23 3 291.46 U N
{ C49R4.le_tile.le_guts.lp2.reg1 "di" 23 3 291.46 U N
}
}
}
}
}
}
rout ii0619|dx_net []
{ C37R11.le_tile.le_guts.lp0.lut40 "dx" 17 10 0 U N
{ C37R11.le_tile.le_guts.lp0.SC_mux_dx4_1 "in1" 17 10 0 U N
}
}
rout ii0620|dx_net []
{ C37R11.le_tile.le_guts.lp1.lut0 "dx" 17 10 0 U N
{ C36R11_xbar_tile.xbar_0.oxbar "d [5]" 17 10 0 U N
{ C36R11_xbar_tile.xbar_0.oxbar "xy [13]" 17 10 144.2 U N
{ C34R12_xbar_tile.xbar_0.ixbar0 "i2 [6]" 16 11 144.2 U N
{ C34R12_xbar_tile.xbar_0.ixbar0 "z2 [2]" 16 11 230.385 U N
{ C34R11_xbar_tile.xbar_0.ixbar0 "i2 [9]" 16 10 230.385 U N
{ C34R11_xbar_tile.xbar_0.ixbar0 "z6 [3]" 16 10 399.807 U N
{ C35R11.le_tile.le_guts.lp0.muxf3_l40 "in0" 16 10 399.807 U N
{ C35R11.le_tile.le_guts.lp0.muxf3_l40 "out" 16 10 567.127 U N
{ C35R11.le_tile.le_guts.lp0.lut40 "f3" 16 10 567.127 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[11].mclk_out []
{ C29R21.le_tile.le_guts.lbuf "mclk_b" 13 20 0 U N
{ C29R21.le_tile.le_guts.lp1.reg0 "mclk_b" 13 20 0 U N
}
{ C29R21.le_tile.le_guts.lp0.reg0 "mclk_b" 13 20 0 U N
}
}
rout C33R10_ble1_out_to_mux []
{ C33R10.le_tile.le_guts.lp1.const_f5 "out" 15 9 0 U N
{ C33R10.le_tile.le_guts.lp1.mux_f5 "in1" 15 9 0 U N
}
}
rout u_arm_u_soc|gpio_0_out_o[0]_net []
{ C53R4.M7S_SOC "gpio_0_out_o [0]" 25 39 0 U N
{ C52R40.xbar_tile.xbar_0.ixbar2 "i0 [12]" 25 39 0 U N
{ C52R40.xbar_tile.xbar_0.ixbar2 "z7 [1]" 25 39 87.74 U N
{ C38R40_xbar_tile.xbar_0.ixbar2 "i3 [14]" 18 39 87.74 U N
{ C38R40_xbar_tile.xbar_0.ixbar2 "z3 [3]" 18 39 378.242 U N
{ C38R32_xbar_tile.xbar_0.ixbar2 "i2 [5]" 18 31 378.242 U N
{ C38R32_xbar_tile.xbar_0.ixbar2 "z3 [3]" 18 31 611.95 U N
{ C38R24_xbar_tile.xbar_0.ixbar2 "i2 [5]" 18 23 611.95 U N
{ C38R24_xbar_tile.xbar_0.ixbar2 "z2 [2]" 18 23 845.657 U N
{ C38R23_xbar_tile.xbar_0.ixbar2 "i2 [9]" 18 22 845.657 U N
{ C38R23_xbar_tile.xbar_0.ixbar2 "z7 [3]" 18 22 1015.08 U N
{ C38R23_xbar_tile.xbar_0.ixbar0 "i2 [3]" 18 22 1015.08 U N
{ C38R23_xbar_tile.xbar_0.ixbar0 "z3 [3]" 18 22 1232.44 U N
{ C38R15_xbar_tile.xbar_0.ixbar0 "i2 [5]" 18 14 1232.44 U N
{ C38R15_xbar_tile.xbar_0.ixbar0 "z2 [0]" 18 14 1466.15 U N
{ C39R15.le_tile.le_guts.lp1.lut41 "f2" 18 14 1599.15 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0731|dx_net []
{ C33R14.le_tile.le_guts.lp2.lut0 "dx" 15 13 0 U N
{ C33R14.le_tile.le_guts.lp2.mux_di4 "in2" 15 13 0 U N
{ C33R14.le_tile.le_guts.lp2.mux_di4 "out" 15 13 55.2 U N
{ C33R14.le_tile.le_guts.lp2.reg1 "di" 15 13 55.2 U N
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].sr_out []
{ C37R13.le_tile.le_guts.lbuf "a_sr" 17 12 0 U N
{ C37R13.le_tile.le_guts.lp1.reg0 "a_sr" 17 12 0 U N
}
{ C37R13.le_tile.le_guts.lp0.reg0 "a_sr" 17 12 0 U N
}
}
rout C37R15_ble1_out_to_muxdx []
{ C37R15.le_tile.le_guts.lp1.mux_f5 "out" 17 14 0 U N
{ C37R15.le_tile.le_guts.lp1.SC_mux_dx4_0 "sel" 17 14 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [17]
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_17 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_db [17]" 14 16 0 U N
}
}
rout u_colorgen_h_cnt__reg[9].sclk_out []
{ C19R16.le_tile.le_guts.lbuf "sclk" 8 15 0 U N
{ C19R16.le_tile.le_guts.lp2.reg0 "sclk" 8 15 0 U N
}
{ C19R16.le_tile.le_guts.lp0.reg0 "sclk" 8 15 0 U N
}
}
rout u_sdram_to_RGB_addr_cnt__reg[6].sh0 []
{ C37R16.le_tile.le_guts.lbuf "sh [1]" 17 15 0 U N
{ C37R16.le_tile.le_guts.lp1.reg1 "shift" 17 15 0 U N
}
}
rout ii0567|dx_net []
{ C33R19.le_tile.le_guts.lp2.lut0 "dx" 15 18 0 U N
{ C32R19_xbar_tile.xbar_0.oxbar "d [10]" 15 18 0 U N
{ C32R19_xbar_tile.xbar_0.oxbar "xy [8]" 15 18 144.2 U N
{ C32R20_xbar_tile.xbar_0.ixbar0 "i1 [9]" 15 19 144.2 U N
{ C32R20_xbar_tile.xbar_0.ixbar0 "z1 [0]" 15 19 229.035 U N
{ C32R28_xbar_tile.xbar_0.ixbar0 "i2 [14]" 15 27 229.035 U N
{ C32R28_xbar_tile.xbar_0.ixbar0 "z1 [0]" 15 27 462.25 U N
{ C32R32_xbar_tile.xbar_0.ixbar0 "i1 [5]" 15 31 462.25 U N
{ C32R32_xbar_tile.xbar_0.ixbar0 "z1 [2]" 15 31 690.051 U N
{ C33R32.le_tile.le_guts.lp0.mux_di0 "in1" 15 31 690.051 U N
{ C33R32.le_tile.le_guts.lp0.mux_di0 "out" 15 31 866.371 U N
{ C33R32.le_tile.le_guts.lp0.reg0 "di" 15 31 866.371 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].mclk_out []
{ C43R14.le_tile.le_guts.lbuf "mclk_b" 20 13 0 U N
{ C43R14.le_tile.le_guts.lp0.reg0 "mclk_b" 20 13 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|qx_net []
{ C43R12.le_tile.le_guts.lp0.reg0 "qx" 20 11 0 U N
{ C42R12_xbar_tile.xbar_0.oxbar "d [1]" 20 11 0 U N
{ C42R12_xbar_tile.xbar_0.oxbar "xy [23]" 20 11 165.28 U N
{ C44R13_xbar_tile.xbar_0.ixbar1 "i0 [9]" 21 12 165.28 U N
{ C44R13_xbar_tile.xbar_0.ixbar1 "z5 [1]" 21 12 251.397 U N
{ C50R13_xbar_tile.xbar_0.ixbar1 "i0 [0]" 24 12 251.397 U N
{ C50R13_xbar_tile.xbar_0.ixbar1 "z0 [1]" 24 12 475.508 U N
{ C50R16_xbar_tile.xbar_0.ixbar1 "i1 [11]" 24 15 475.508 U N
{ C50R16_xbar_tile.xbar_0.ixbar1 "z0 [0]" 24 15 652.763 U N
{ C50R24_xbar_tile.xbar_0.ixbar1 "i1 [10]" 24 23 652.763 U N
{ C50R24_xbar_tile.xbar_0.ixbar1 "z0 [0]" 24 23 885.978 U N
{ C50R32_xbar_tile.xbar_0.ixbar1 "i1 [10]" 24 31 885.978 U N
{ C50R32_xbar_tile.xbar_0.ixbar1 "z4 [0]" 24 31 1119.19 U N
{ C50R32_xbar_tile.xbar_0.oxbar "d [22]" 24 31 1119.19 U N
{ C50R32_xbar_tile.xbar_0.oxbar "xy [15]" 24 31 1397.68 U N
{ C52R33.xbar_tile.xbar_0.ixbar0 "i1 [2]" 25 32 1397.68 U N
{ C52R33.xbar_tile.xbar_0.ixbar0 "z5 [0]" 25 32 1484.11 U N
{ C52R34.xbar_tile.xbar_0.ixbar0 "i2 [12]" 25 33 1484.11 U N
{ C52R34.xbar_tile.xbar_0.ixbar0 "z4 [3]" 25 33 1653.54 U N
{ C53R4.M7S_SOC "fp0_m_ahb_addr [19]" 25 33 1786.54 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C42R12_xbar_tile.xbar_0.oxbar "xy [20]" 20 11 165.28 U N
{ C42R12_xbar_tile.xbar_0.ixbar3 "i3 [9]" 20 11 165.28 U N
{ C42R12_xbar_tile.xbar_0.ixbar3 "z5 [3]" 20 11 246.575 U N
{ C43R12.le_tile.le_guts.lp0.lut0 "f1" 20 11 379.575 U N
}
}
}
}
}
{ C42R12_xbar_tile.xbar_0.ixbar0 "i3 [6]" 20 11 0 U N
{ C42R12_xbar_tile.xbar_0.ixbar0 "z6 [2]" 20 11 108.28 U N
{ C38R12_xbar_tile.xbar_0.ixbar0 "i3 [11]" 18 11 108.28 U N
{ C38R12_xbar_tile.xbar_0.ixbar0 "z4 [0]" 18 11 277.706 U N
{ C39R12.le_tile.le_guts.lp0.muxf3_l0 "in0" 18 11 277.706 U N
{ C39R12.le_tile.le_guts.lp0.muxf3_l0 "out" 18 11 442.026 U N
{ C39R12.le_tile.le_guts.lp0.lut0 "f3" 18 11 442.026 U N
}
}
}
}
}
}
{ C42R12_xbar_tile.xbar_0.ixbar0 "z0 [1]" 20 11 108.28 U N
{ C42R15_xbar_tile.xbar_0.ixbar0 "i1 [11]" 20 14 108.28 U N
{ C42R15_xbar_tile.xbar_0.ixbar0 "z4 [0]" 20 14 285.535 U N
{ C43R15.le_tile.le_guts.lp0.muxf3_l0 "in0" 20 14 285.535 U N
{ C43R15.le_tile.le_guts.lp0.muxf3_l0 "out" 20 14 449.855 U N
{ C43R15.le_tile.le_guts.lp0.lut0 "f3" 20 14 449.855 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|qx_net []
{ C33R10.le_tile.le_guts.lp0.reg0 "qx" 15 9 0 U N
{ C32R10_xbar_tile.xbar_0.oxbar "d [1]" 15 9 0 U N
{ C32R10_xbar_tile.xbar_0.oxbar "xy [17]" 15 9 165.28 U N
{ C34R11_xbar_tile.xbar_0.ixbar0 "i3 [9]" 16 10 165.28 U N
{ C34R11_xbar_tile.xbar_0.ixbar0 "z7 [1]" 16 10 251.397 U N
{ C50R11_xbar_tile.xbar_0.ixbar0 "i0 [10]" 24 10 251.397 U N
{ C50R11_xbar_tile.xbar_0.ixbar0 "z0 [0]" 24 10 575.375 U N
{ C50R19_xbar_tile.xbar_0.ixbar0 "i1 [10]" 24 18 575.375 U N
{ C50R19_xbar_tile.xbar_0.ixbar0 "z0 [0]" 24 18 808.59 U N
{ C50R27_xbar_tile.xbar_0.ixbar0 "i1 [10]" 24 26 808.59 U N
{ C50R27_xbar_tile.xbar_0.ixbar0 "z0 [0]" 24 26 1041.81 U N
{ C50R35_xbar_tile.xbar_0.ixbar0 "i1 [10]" 24 34 1041.81 U N
{ C50R35_xbar_tile.xbar_0.ixbar0 "z2 [1]" 24 34 1275.02 U N
{ C50R35_xbar_tile.xbar_0.oxbar "d [23]" 24 34 1275.02 U N
{ C50R35_xbar_tile.xbar_0.oxbar "xy [18]" 24 34 1553.51 U N
{ C52R35.xbar_tile.xbar_0.ixbar1 "i0 [3]" 25 34 1553.51 U N
{ C52R35.xbar_tile.xbar_0.ixbar1 "z6 [0]" 25 34 1635.43 U N
{ C53R4.M7S_SOC "fp0_m_ahb_addr [28]" 25 34 1768.43 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C32R10_xbar_tile.xbar_0.ixbar0 "i3 [6]" 15 9 0 U N
{ C32R10_xbar_tile.xbar_0.ixbar0 "z7 [0]" 15 9 108.28 U N
{ C33R10.le_tile.le_guts.lp0.lut0 "f0" 15 9 241.28 U N
}
}
{ C32R10_xbar_tile.xbar_0.ixbar0 "z6 [2]" 15 9 108.28 U N
{ C26R10_xbar_tile.xbar_0.ixbar0 "i3 [15]" 12 9 108.28 U N
{ C26R10_xbar_tile.xbar_0.ixbar0 "z0 [0]" 12 9 285.955 U N
{ C26R14_xbar_tile.xbar_0.ixbar0 "i2 [1]" 12 13 285.955 U N
{ C26R14_xbar_tile.xbar_0.ixbar0 "z6 [0]" 12 13 513.757 U N
{ C27R14.le_tile.le_guts.lp2.muxf2_l0 "in0" 12 13 513.757 U N
{ C27R14.le_tile.le_guts.lp2.muxf2_l0 "out" 12 13 675.757 U N
{ C27R14.le_tile.le_guts.lp2.lut0 "f2" 12 13 675.757 U N
}
}
}
}
}
}
}
}
{ C32R10_xbar_tile.xbar_0.ixbar0 "z5 [0]" 15 9 108.28 U N
{ C32R11_xbar_tile.xbar_0.ixbar0 "i2 [12]" 15 10 108.28 U N
{ C32R11_xbar_tile.xbar_0.ixbar0 "z6 [0]" 15 10 277.702 U N
{ C33R11.le_tile.le_guts.lp2.muxf2_l0 "in0" 15 10 277.702 U N
{ C33R11.le_tile.le_guts.lp2.muxf2_l0 "out" 15 10 439.702 U N
{ C33R11.le_tile.le_guts.lp2.lut0 "f2" 15 10 439.702 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sclk_out []
{ C29R10.le_tile.le_guts.lbuf "sclk" 13 9 0 U N
{ C29R10.le_tile.le_guts.lp2.reg0 "sclk" 13 9 0 U N
}
}
rout ii0678|dx_net []
{ C39R12.le_tile.le_guts.lp2.lut0 "dx" 18 11 0 U N
{ C38R12_xbar_tile.xbar_0.ixbar2 "i2 [7]" 18 11 0 U N
{ C38R12_xbar_tile.xbar_0.ixbar2 "z0 [2]" 18 11 87.2 U N
{ C38R12_xbar_tile.xbar_0.ixbar1 "i3 [3]" 18 11 87.2 U N
{ C38R12_xbar_tile.xbar_0.ixbar1 "z3 [1]" 18 11 304.56 U N
{ C39R12.le_tile.le_guts.lp1.mux_di0 "in1" 18 11 304.56 U N
{ C39R12.le_tile.le_guts.lp1.mux_di0 "out" 18 11 480.88 U N
{ C39R12.le_tile.le_guts.lp1.reg0 "di" 18 11 480.88 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_addr_cnt__reg[3].sh0 []
{ C39R16.le_tile.le_guts.lbuf "sh [0]" 18 15 0 U N
{ C39R16.le_tile.le_guts.lp3.reg0 "shift" 18 15 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[4]|qx_net []
{ C27R14.le_tile.le_guts.lp0.reg0 "qx" 12 13 0 U N
{ C26R14_xbar_tile.xbar_0.oxbar "d [1]" 12 13 0 U N
{ C26R14_xbar_tile.xbar_0.oxbar "xy [2]" 12 13 144.07 U N
{ C28R14_xbar_tile.xbar_0.ixbar0 "i0 [3]" 13 13 144.07 U N
{ C28R14_xbar_tile.xbar_0.ixbar0 "z4 [0]" 13 13 225.985 U N
{ C29R14.le_tile.le_guts.lp0.muxf3_l0 "in0" 13 13 225.985 U N
{ C29R14.le_tile.le_guts.lp0.muxf3_l0 "out" 13 13 390.305 U N
{ C29R14.le_tile.le_guts.lp0.lut0 "f3" 13 13 390.305 U N
}
}
}
}
}
}
}
}
rout C9R16_ble1_out_to_muxdx []
{ C9R16.le_tile.le_guts.lp1.mux_f5 "out" 3 15 0 U N
{ C9R16.le_tile.le_guts.lp1.SC_mux_dx4_0 "sel" 3 15 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net []
{ C27R17.le_tile.le_guts.lp1.reg0 "qx" 12 16 0 U N
{ C26R17_xbar_tile.xbar_0.oxbar "d [6]" 12 16 0 U N
{ C26R17_xbar_tile.xbar_0.oxbar "xy [20]" 12 16 186.49 U N
{ C26R17_xbar_tile.xbar_0.ixbar3 "i3 [9]" 12 16 186.49 U N
{ C26R17_xbar_tile.xbar_0.ixbar3 "z5 [3]" 12 16 268.395 U N
{ C27R17.le_tile.le_guts.lp0.lut0 "f1" 12 16 401.395 U N
}
}
}
}
{ C26R17_xbar_tile.xbar_0.oxbar "xy [17]" 12 16 186.49 U N
{ C28R18_xbar_tile.xbar_0.ixbar0 "i3 [9]" 13 17 186.49 U N
{ C28R18_xbar_tile.xbar_0.ixbar0 "z2 [3]" 13 17 272.922 U N
{ C28R14_xbar_tile.xbar_0.ixbar0 "i2 [10]" 13 13 272.922 U N
{ C28R14_xbar_tile.xbar_0.ixbar0 "z3 [1]" 13 13 501.18 U N
{ C30R14_xbar_tile.xbar_0.ixbar0 "i0 [8]" 14 13 501.18 U N
{ C30R14_xbar_tile.xbar_0.ixbar0 "z5 [3]" 14 13 721.951 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_aa [8]" 14 13 854.951 U N
}
}
}
}
}
}
}
}
{ C26R17_xbar_tile.xbar_0.oxbar "xy [15]" 12 16 186.49 U N
{ C26R18_xbar_tile.xbar_0.ixbar0 "i0 [12]" 12 17 186.49 U N
{ C26R18_xbar_tile.xbar_0.ixbar0 "z7 [2]" 12 17 272.905 U N
{ C30R18_xbar_tile.xbar_0.ixbar0 "i0 [15]" 14 17 272.905 U N
{ C30R18_xbar_tile.xbar_0.ixbar0 "z5 [3]" 14 17 492.676 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_aa [8]" 14 17 625.676 U N
}
}
}
}
}
}
{ C26R17_xbar_tile.xbar_0.oxbar "xy [0]" 12 16 186.49 U N
{ C26R17_xbar_tile.xbar_0.ixbar0 "i1 [13]" 12 16 186.49 U N
{ C26R17_xbar_tile.xbar_0.ixbar0 "z5 [1]" 12 16 270.911 U N
{ C30R17_xbar_tile.xbar_0.ixbar0 "i0 [4]" 14 16 270.911 U N
{ C30R17_xbar_tile.xbar_0.ixbar0 "z5 [3]" 14 16 490.705 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_aa [8]" 14 16 623.705 U N
}
}
}
}
}
}
}
{ C26R17_xbar_tile.xbar_0.ixbar1 "i2 [12]" 12 16 0 U N
{ C26R17_xbar_tile.xbar_0.ixbar1 "z5 [1]" 12 16 129.49 U N
{ C30R17_xbar_tile.xbar_0.ixbar1 "i0 [4]" 14 16 129.49 U N
{ C30R17_xbar_tile.xbar_0.ixbar1 "z2 [3]" 14 16 349.284 U N
{ C30R13_xbar_tile.xbar_0.ixbar1 "i2 [10]" 14 12 349.284 U N
{ C30R13_xbar_tile.xbar_0.ixbar1 "z1 [2]" 14 12 577.542 U N
{ C30R13_xbar_tile.xbar_0.ixbar0 "i3 [12]" 14 12 577.542 U N
{ C30R13_xbar_tile.xbar_0.ixbar0 "z5 [3]" 14 12 799.302 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_aa [8]" 14 12 932.302 U N
}
}
{ C30R13_xbar_tile.xbar_0.ixbar0 "z0 [1]" 14 12 799.302 U N
{ C30R16_xbar_tile.xbar_0.ixbar0 "i1 [11]" 14 15 799.302 U N
{ C30R16_xbar_tile.xbar_0.ixbar0 "z5 [3]" 14 15 983.199 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_aa [8]" 14 15 1116.2 U N
}
}
}
{ C30R15_xbar_tile.xbar_0.ixbar0 "i2 [0]" 14 14 799.302 U N
{ C30R15_xbar_tile.xbar_0.ixbar0 "z5 [3]" 14 14 972.688 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_aa [8]" 14 14 1105.69 U N
}
}
{ C30R15_xbar_tile.xbar_0.ixbar0 "z1 [0]" 14 14 972.688 U N
{ C30R19_xbar_tile.xbar_0.ixbar0 "i1 [5]" 14 18 972.688 U N
{ C30R19_xbar_tile.xbar_0.ixbar0 "z5 [3]" 14 18 1200.49 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_aa [8]" 14 18 1333.49 U N
}
}
}
}
}
}
}
}
}
}
}
}
{ C26R17_xbar_tile.xbar_0.ixbar1 "z2 [2]" 12 16 129.49 U N
{ C26R16_xbar_tile.xbar_0.ixbar1 "i2 [9]" 12 15 129.49 U N
{ C26R16_xbar_tile.xbar_0.ixbar1 "z0 [3]" 12 15 298.912 U N
{ C27R16.le_tile.le_guts.lp2.muxf3_l40 "in1" 12 15 298.912 U N
{ C27R16.le_tile.le_guts.lp2.muxf3_l40 "out" 12 15 459.912 U N
{ C27R16.le_tile.le_guts.lp2.lut40 "f3" 12 15 459.912 U N
}
}
}
}
}
}
{ C26R17_xbar_tile.xbar_0.ixbar1 "z0 [1]" 12 16 129.49 U N
{ C26R20_xbar_tile.xbar_0.ixbar1 "i1 [11]" 12 19 129.49 U N
{ C26R20_xbar_tile.xbar_0.ixbar1 "z7 [2]" 12 19 306.745 U N
{ C30R20_xbar_tile.xbar_0.ixbar1 "i0 [15]" 14 19 306.745 U N
{ C30R20_xbar_tile.xbar_0.ixbar1 "z1 [2]" 14 19 526.516 U N
{ C30R20_xbar_tile.xbar_0.ixbar0 "i3 [12]" 14 19 526.516 U N
{ C30R20_xbar_tile.xbar_0.ixbar0 "z5 [3]" 14 19 743.876 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_aa [8]" 14 19 876.876 U N
}
}
}
}
}
}
}
}
}
}
rout u_colorgen_v_valid__reg.sclk_out []
{ C25R16.le_tile.le_guts.lbuf "sclk" 11 15 0 U N
{ C25R16.le_tile.le_guts.lp1.reg0 "sclk" 11 15 0 U N
}
{ C25R16.le_tile.le_guts.lp0.reg0 "sclk" 11 15 0 U N
}
}
rout u_colorgen_h_cnt__reg[9]|qx_net []
{ C19R16.le_tile.le_guts.lp2.reg0 "qx" 8 15 0 U N
{ C18R16_xbar_tile.xbar_0.oxbar "d [11]" 8 15 0 U N
{ C18R16_xbar_tile.xbar_0.oxbar "xy [8]" 8 15 165.28 U N
{ C18R17_xbar_tile.xbar_0.ixbar0 "i1 [9]" 8 16 165.28 U N
{ C18R17_xbar_tile.xbar_0.ixbar0 "z2 [1]" 8 16 250.115 U N
{ C18R17_xbar_tile.xbar_0.ixbar3 "i3 [3]" 8 16 250.115 U N
{ C18R17_xbar_tile.xbar_0.ixbar3 "z6 [0]" 8 16 467.474 U N
{ C19R17.le_tile.le_guts.lp1.muxf2_l0 "in0" 8 16 467.474 U N
{ C19R17.le_tile.le_guts.lp1.muxf2_l0 "out" 8 16 629.474 U N
{ C19R17.le_tile.le_guts.lp1.lut0 "f2" 8 16 629.474 U N
}
}
}
}
}
}
}
}
{ C18R16_xbar_tile.xbar_0.oxbar "xy [4]" 8 15 165.28 U N
{ C16R16_xbar_tile.xbar_0.ixbar1 "i3 [12]" 7 15 165.28 U N
{ C16R16_xbar_tile.xbar_0.ixbar1 "z3 [0]" 7 15 247.05 U N
{ C17R16.le_tile.le_guts.lp2.muxf0_l40 "in0" 7 15 247.05 U N
{ C17R16.le_tile.le_guts.lp2.muxf0_l40 "out" 7 15 440.05 U N
{ C17R16.le_tile.le_guts.lp2.lut40 "f0" 7 15 440.05 U N
}
}
}
}
}
}
{ C18R16_xbar_tile.xbar_0.oxbar "xy [20]" 8 15 165.28 U N
{ C16R16_xbar_tile.xbar_0.ixbar3 "i3 [12]" 7 15 165.28 U N
{ C16R16_xbar_tile.xbar_0.ixbar3 "z7 [0]" 7 15 247.05 U N
{ C17R16.le_tile.le_guts.lp3.lut0 "f0" 7 15 380.05 U N
}
}
}
}
}
{ C18R16_xbar_tile.xbar_0.ixbar2 "i1 [2]" 8 15 0 U N
{ C18R16_xbar_tile.xbar_0.ixbar2 "z1 [2]" 8 15 108.28 U N
{ C19R16.le_tile.le_guts.lp2.muxf3_l0 "in0" 8 15 108.28 U N
{ C19R16.le_tile.le_guts.lp2.muxf3_l0 "out" 8 15 272.6 U N
{ C19R16.le_tile.le_guts.lp2.lut0 "f3" 8 15 272.6 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[16]|qx_net []
{ C39R19.le_tile.le_guts.lp2.reg0 "qx" 18 18 0 U N
{ C38R19_xbar_tile.xbar_0.oxbar "d [11]" 18 18 0 U N
{ C38R19_xbar_tile.xbar_0.oxbar "xy [10]" 18 18 144.07 U N
{ C38R18_xbar_tile.xbar_0.ixbar3 "i2 [7]" 18 17 144.07 U N
{ C38R18_xbar_tile.xbar_0.ixbar3 "z5 [3]" 18 17 228.905 U N
{ C39R18.le_tile.le_guts.lp0.lut0 "f1" 18 17 361.905 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.mclk_out []
{ C45R11.le_tile.le_guts.lbuf "mclk_b" 21 10 0 U N
{ C45R11.le_tile.le_guts.lp2.reg0 "mclk_b" 21 10 0 U N
}
{ C45R11.le_tile.le_guts.lp1.reg0 "mclk_b" 21 10 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sh0 []
{ C35R14.le_tile.le_guts.lbuf "sh [0]" 16 13 0 U N
{ C35R14.le_tile.le_guts.lp0.reg0 "shift" 16 13 0 U N
}
}
rout C39R15_mux0_ble1_out_0 []
{ C39R15.le_tile.le_guts.lp1.SC_mux_dx4_0 "out" 18 14 0 U N
{ C38R15_xbar_tile.xbar_0.ixbar1 "i0 [12]" 18 14 0 U N
{ C38R15_xbar_tile.xbar_0.ixbar1 "z0 [1]" 18 14 87.2 U N
{ C38R17_xbar_tile.xbar_0.ixbar1 "i2 [0]" 18 16 87.2 U N
{ C38R17_xbar_tile.xbar_0.ixbar1 "z3 [1]" 18 16 255.622 U N
{ C39R17.le_tile.le_guts.lp1.mux_di0 "in1" 18 16 255.622 U N
{ C39R17.le_tile.le_guts.lp1.mux_di0 "out" 18 16 431.942 U N
{ C39R17.le_tile.le_guts.lp1.reg0 "di" 18 16 431.942 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]|qx_net []
{ C33R13.le_tile.le_guts.lp1.reg1 "qx" 15 12 0 U N
{ C32R13_xbar_tile.xbar_0.oxbar "d [8]" 15 12 0 U N
{ C32R13_xbar_tile.xbar_0.oxbar "xy [11]" 15 12 144.07 U N
{ C32R12_xbar_tile.xbar_0.ixbar3 "i0 [7]" 15 11 144.07 U N
{ C32R12_xbar_tile.xbar_0.ixbar3 "z7 [2]" 15 11 229.448 U N
{ C38R12_xbar_tile.xbar_0.ixbar3 "i0 [11]" 18 11 229.448 U N
{ C38R12_xbar_tile.xbar_0.ixbar3 "z3 [0]" 18 11 406.874 U N
{ C39R12.le_tile.le_guts.lp0.muxf0_l40 "in0" 18 11 406.874 U N
{ C39R12.le_tile.le_guts.lp0.muxf0_l40 "out" 18 11 599.874 U N
{ C39R12.le_tile.le_guts.lp0.lut40 "f0" 18 11 599.874 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].sclk_out []
{ C27R9.le_tile.le_guts.lbuf "sclk" 12 8 0 U N
{ C27R9.le_tile.le_guts.lp0.reg0 "sclk" 12 8 0 U N
}
}
rout ii0525|dx_net []
{ C37R21.le_tile.le_guts.lp0.lut0 "dx" 17 20 0 U N
{ C36R21_xbar_tile.xbar_0.oxbar "d [0]" 17 20 0 U N
{ C36R21_xbar_tile.xbar_0.oxbar "xy [14]" 17 20 144.2 U N
{ C38R21_xbar_tile.xbar_0.ixbar2 "i0 [3]" 18 20 144.2 U N
{ C38R21_xbar_tile.xbar_0.ixbar2 "z3 [2]" 18 20 225.97 U N
{ C38R19_xbar_tile.xbar_0.ixbar2 "i1 [15]" 18 18 225.97 U N
{ C38R19_xbar_tile.xbar_0.ixbar2 "z4 [0]" 18 18 394.392 U N
{ C39R19.le_tile.le_guts.lp2.mux_di0 "in1" 18 18 394.392 U N
{ C39R19.le_tile.le_guts.lp2.mux_di0 "out" 18 18 570.712 U N
{ C39R19.le_tile.le_guts.lp2.reg0 "di" 18 18 570.712 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out []
{ C33R16.le_tile.le_guts.lbuf "mclk_b" 15 15 0 U N
{ C33R16.le_tile.le_guts.lp3.reg1 "mclk_b" 15 15 0 U N
}
{ C33R16.le_tile.le_guts.lp3.reg0 "mclk_b" 15 15 0 U N
}
{ C33R16.le_tile.le_guts.lp2.reg1 "mclk_b" 15 15 0 U N
}
{ C33R16.le_tile.le_guts.lp2.reg0 "mclk_b" 15 15 0 U N
}
{ C33R16.le_tile.le_guts.lp1.reg1 "mclk_b" 15 15 0 U N
}
{ C33R16.le_tile.le_guts.lp1.reg0 "mclk_b" 15 15 0 U N
}
{ C33R16.le_tile.le_guts.lp0.reg1 "mclk_b" 15 15 0 U N
}
{ C33R16.le_tile.le_guts.lp0.reg0 "mclk_b" 15 15 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].sh0 []
{ C27R10.le_tile.le_guts.lbuf "sh [0]" 12 9 0 U N
{ C27R10.le_tile.le_guts.lp1.reg0 "shift" 12 9 0 U N
}
}
rout u_sdram_to_RGB_addr_cnt__reg[2]|qx_net []
{ C39R16.le_tile.le_guts.lp2.reg0 "qx" 18 15 0 U N
{ C38R16_xbar_tile.xbar_0.oxbar "d [11]" 18 15 0 U N
{ C38R16_xbar_tile.xbar_0.oxbar "xy [9]" 18 15 165.28 U N
{ C36R15_xbar_tile.xbar_0.ixbar3 "i1 [12]" 17 14 165.28 U N
{ C36R15_xbar_tile.xbar_0.ixbar3 "z1 [2]" 17 14 251.465 U N
{ C36R15_xbar_tile.xbar_0.oxbar "d [20]" 17 14 251.465 U N
{ C36R15_xbar_tile.xbar_0.oxbar "xy [6]" 17 14 529.955 U N
{ C36R14_xbar_tile.xbar_0.ixbar2 "i2 [3]" 17 13 529.955 U N
{ C36R14_xbar_tile.xbar_0.ixbar2 "z0 [2]" 17 13 614.789 U N
{ C37R14.le_tile.le_guts.lp2.mux_di4 "in1" 17 13 614.789 U N
{ C37R14.le_tile.le_guts.lp2.mux_di4 "out" 17 13 812.109 U N
{ C37R14.le_tile.le_guts.lp2.reg1 "di" 17 13 812.109 U N
}
}
}
}
}
}
}
}
}
}
{ C38R16_xbar_tile.xbar_0.oxbar "xy [0]" 18 15 165.28 U N
{ C38R16_xbar_tile.xbar_0.ixbar0 "i1 [13]" 18 15 165.28 U N
{ C38R16_xbar_tile.xbar_0.ixbar0 "z7 [0]" 18 15 249.701 U N
{ C39R16.le_tile.le_guts.lp0.lut0 "f0" 18 15 382.701 U N
}
}
}
}
}
{ C38R16_xbar_tile.xbar_0.ixbar2 "i1 [2]" 18 15 0 U N
{ C38R16_xbar_tile.xbar_0.ixbar2 "z7 [0]" 18 15 108.28 U N
{ C39R16.le_tile.le_guts.lp2.lut0 "f0" 18 15 241.28 U N
}
}
{ C38R16_xbar_tile.xbar_0.ixbar2 "z2 [0]" 18 15 108.28 U N
{ C39R16.le_tile.le_guts.lp0.lut41 "f2" 18 15 241.28 U N
}
}
}
}
rout C39R10_ble1_out_to_mux []
{ C39R10.le_tile.le_guts.lp1.const_f5 "out" 18 9 0 U N
{ C39R10.le_tile.le_guts.lp1.mux_f5 "in1" 18 9 0 U N
}
}
rout ii0636|dx_net []
{ C37R12.le_tile.le_guts.lp2.lut0 "dx" 17 11 0 U N
{ C36R12_xbar_tile.xbar_0.oxbar "d [10]" 17 11 0 U N
{ C36R12_xbar_tile.xbar_0.oxbar "xy [0]" 17 11 144.2 U N
{ C36R12_xbar_tile.xbar_0.ixbar0 "i1 [13]" 17 11 144.2 U N
{ C36R12_xbar_tile.xbar_0.ixbar0 "z1 [2]" 17 11 228.621 U N
{ C37R12.le_tile.le_guts.lp0.mux_di0 "in1" 17 11 228.621 U N
{ C37R12.le_tile.le_guts.lp0.mux_di0 "out" 17 11 404.941 U N
{ C37R12.le_tile.le_guts.lp0.reg0 "di" 17 11 404.941 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[13]|qx_net []
{ C29R30.le_tile.le_guts.lp1.reg0 "qx" 13 29 0 U N
{ C28R30_xbar_tile.xbar_0.ixbar1 "i2 [12]" 13 29 0 U N
{ C28R30_xbar_tile.xbar_0.ixbar1 "z0 [2]" 13 29 87.07 U N
{ C24R30_xbar_tile.xbar_0.ixbar1 "i3 [2]" 11 29 87.07 U N
{ C24R30_xbar_tile.xbar_0.ixbar1 "z1 [0]" 11 29 306.864 U N
{ C24R38_xbar_tile.xbar_0.ixbar1 "i2 [14]" 11 37 306.864 U N
{ C24R38_xbar_tile.xbar_0.ixbar1 "z0 [0]" 11 37 540.079 U N
{ C24R46_xbar_tile.xbar_0.ixbar1 "i1 [10]" 11 45 540.079 U N
{ C24R46_xbar_tile.xbar_0.ixbar1 "z4 [0]" 11 45 773.294 U N
{ C24R46_xbar_tile.xbar_0.ixbar0 "i1 [3]" 11 45 773.294 U N
{ C24R46_xbar_tile.xbar_0.ixbar0 "z2 [2]" 11 45 990.654 U N
{ C24R45_xbar_tile.xbar_0.ixbar0 "i2 [9]" 11 44 990.654 U N
{ C24R45_xbar_tile.xbar_0.ixbar0 "z1 [0]" 11 44 1160.08 U N
{ C25R49.io_top.u0_bank11_mux.u0_bank11.u393.u0_M7A_IO_LVDS "od_d_0 [1]" 11 44 1160.08 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|qx_net []
{ C25R11.le_tile.le_guts.lp0.reg0 "qx" 11 10 0 U N
{ C24R11_xbar_tile.xbar_0.oxbar "d [1]" 11 10 0 U N
{ C24R11_xbar_tile.xbar_0.oxbar "xy [4]" 11 10 179.42 U N
{ C24R11_xbar_tile.xbar_0.ixbar1 "i3 [9]" 11 10 179.42 U N
{ C24R11_xbar_tile.xbar_0.ixbar1 "z5 [3]" 11 10 260.715 U N
{ C25R11.le_tile.le_guts.lp2.lut0 "f1" 11 10 393.715 U N
}
}
}
}
{ C24R11_xbar_tile.xbar_0.oxbar "xy [2]" 11 10 179.42 U N
{ C26R11_xbar_tile.xbar_0.ixbar0 "i0 [3]" 12 10 179.42 U N
{ C26R11_xbar_tile.xbar_0.ixbar0 "z5 [3]" 12 10 261.15 U N
{ C27R11.le_tile.le_guts.lp1.lut0 "f1" 12 10 394.15 U N
}
}
}
}
{ C24R11_xbar_tile.xbar_0.oxbar "xy [20]" 11 10 179.42 U N
{ C22R11_xbar_tile.xbar_0.ixbar3 "i3 [12]" 10 10 179.42 U N
{ C22R11_xbar_tile.xbar_0.ixbar3 "z5 [3]" 10 10 261.15 U N
{ C23R11.le_tile.le_guts.lp0.lut0 "f1" 10 10 394.15 U N
}
}
}
}
{ C24R11_xbar_tile.xbar_0.oxbar "xy [17]" 11 10 179.42 U N
{ C26R12_xbar_tile.xbar_0.ixbar0 "i3 [9]" 12 11 179.42 U N
{ C26R12_xbar_tile.xbar_0.ixbar0 "z4 [0]" 12 11 265.537 U N
{ C27R12.le_tile.le_guts.lp0.muxf3_l0 "in0" 12 11 265.537 U N
{ C27R12.le_tile.le_guts.lp0.muxf3_l0 "out" 12 11 429.857 U N
{ C27R12.le_tile.le_guts.lp0.lut0 "f3" 12 11 429.857 U N
}
}
}
}
}
}
{ C24R11_xbar_tile.xbar_0.oxbar "xy [16]" 11 10 179.42 U N
{ C24R12_xbar_tile.xbar_0.ixbar1 "i1 [13]" 11 11 179.42 U N
{ C24R12_xbar_tile.xbar_0.ixbar1 "z4 [0]" 11 11 264.255 U N
{ C24R12_xbar_tile.xbar_0.oxbar "d [22]" 11 11 264.255 U N
{ C24R12_xbar_tile.xbar_0.oxbar "xy [23]" 11 11 542.745 U N
{ C26R12_xbar_tile.xbar_0.ixbar3 "i1 [9]" 12 11 542.745 U N
{ C26R12_xbar_tile.xbar_0.ixbar3 "z2 [0]" 12 11 628.122 U N
{ C27R12.le_tile.le_guts.lp1.lut41 "f1" 12 11 761.122 U N
}
}
}
}
}
}
}
}
}
{ C24R11_xbar_tile.xbar_0.ixbar0 "i3 [6]" 11 10 0 U N
{ C24R11_xbar_tile.xbar_0.ixbar0 "z4 [0]" 11 10 122.42 U N
{ C25R11.le_tile.le_guts.lp0.muxf3_l0 "in0" 11 10 122.42 U N
{ C25R11.le_tile.le_guts.lp0.muxf3_l0 "out" 11 10 286.74 U N
{ C25R11.le_tile.le_guts.lp0.lut0 "f3" 11 10 286.74 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[1]_net []
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_q [1]" 14 19 0 U N
{ C31R17.emb_guts.mux_4_dx_4_ "in0" 14 19 0 U N
{ C31R17.emb_guts.mux_4_dx_4_ "out" 14 19 0.002 U N
{ C30R20_xbar_tile.xbar_0.oxbar "d [2]" 14 19 0.002 U N
{ C30R20_xbar_tile.xbar_0.oxbar "xy [11]" 14 19 144.742 U N
{ C32R19_xbar_tile.xbar_0.ixbar3 "i0 [3]" 15 18 144.742 U N
{ C32R19_xbar_tile.xbar_0.ixbar3 "z3 [2]" 15 18 231.174 U N
{ C32R17_xbar_tile.xbar_0.ixbar3 "i1 [15]" 15 16 231.174 U N
{ C32R17_xbar_tile.xbar_0.ixbar3 "z4 [0]" 15 16 399.595 U N
{ C33R17.le_tile.le_guts.lp3.mux_di0 "in1" 15 16 399.595 U N
{ C33R17.le_tile.le_guts.lp3.mux_di0 "out" 15 16 575.915 U N
{ C33R17.le_tile.le_guts.lp3.reg0 "di" 15 16 575.915 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_addr_wr__reg[8].sclk_out []
{ C35R16.le_tile.le_guts.lbuf "sclk" 16 15 0 U N
{ C35R16.le_tile.le_guts.lp3.reg1 "sclk" 16 15 0 U N
}
{ C35R16.le_tile.le_guts.lp3.reg0 "sclk" 16 15 0 U N
}
{ C35R16.le_tile.le_guts.lp2.reg1 "sclk" 16 15 0 U N
}
{ C35R16.le_tile.le_guts.lp1.reg1 "sclk" 16 15 0 U N
}
{ C35R16.le_tile.le_guts.lp0.reg0 "sclk" 16 15 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].sh0 []
{ C27R9.le_tile.le_guts.lbuf "sh [0]" 12 8 0 U N
{ C27R9.le_tile.le_guts.lp0.reg0 "shift" 12 8 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[29].sr_out []
{ C35R15.le_tile.le_guts.lbuf "a_sr" 16 14 0 U N
{ C35R15.le_tile.le_guts.lp1.reg0 "a_sr" 16 14 0 U N
}
{ C35R15.le_tile.le_guts.lp0.reg0 "a_sr" 16 14 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[30].sr_out []
{ C35R25.le_tile.le_guts.lbuf "a_sr" 16 24 0 U N
{ C35R25.le_tile.le_guts.lp0.reg0 "a_sr" 16 24 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[2]_net []
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_q [2]" 14 12 0 U N
{ C31R13.emb_guts.mux_1_qx_4_ "in0" 14 12 0 U N
{ C31R13.emb_guts.mux_1_qx_4_ "out" 14 12 0.002 U N
{ C30R13_xbar_tile.xbar_0.oxbar "d [3]" 14 12 0.002 U N
{ C30R13_xbar_tile.xbar_0.oxbar "xy [7]" 14 12 144.072 U N
{ C28R13_xbar_tile.xbar_0.ixbar1 "i1 [12]" 13 12 144.072 U N
{ C28R13_xbar_tile.xbar_0.ixbar1 "z1 [0]" 13 12 230.487 U N
{ C28R21_xbar_tile.xbar_0.ixbar1 "i2 [14]" 13 20 230.487 U N
{ C28R21_xbar_tile.xbar_0.ixbar1 "z3 [1]" 13 20 463.702 U N
{ C29R21.le_tile.le_guts.lp1.mux_di0 "in1" 13 20 463.702 U N
{ C29R21.le_tile.le_guts.lp1.mux_di0 "out" 13 20 640.021 U N
{ C29R21.le_tile.le_guts.lp1.reg0 "di" 13 20 640.021 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout C37R15_ble0_out_to_muxdx []
{ C37R15.le_tile.le_guts.lp0.mux_f5 "out" 17 14 0 U N
{ C37R15.le_tile.le_guts.lp0.SC_mux_dx4_0 "sel" 17 14 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]|qx_net []
{ C37R7.le_tile.le_guts.lp0.reg0 "qx" 17 6 0 U N
{ C36R7_xbar_tile.xbar_0.oxbar "d [1]" 17 6 0 U N
{ C36R7_xbar_tile.xbar_0.oxbar "xy [13]" 17 6 144.07 U N
{ C34R8_xbar_tile.xbar_0.ixbar0 "i2 [6]" 16 7 144.07 U N
{ C34R8_xbar_tile.xbar_0.ixbar0 "z5 [0]" 16 7 230.255 U N
{ C34R10_xbar_tile.xbar_0.ixbar0 "i1 [7]" 16 9 230.255 U N
{ C34R10_xbar_tile.xbar_0.ixbar0 "z2 [1]" 16 9 399.51 U N
{ C35R10.le_tile.le_guts.lp0.mux_di4 "in1" 16 9 399.51 U N
{ C35R10.le_tile.le_guts.lp0.mux_di4 "out" 16 9 596.83 U N
{ C35R10.le_tile.le_guts.lp0.reg1 "di" 16 9 596.83 U N
}
}
}
}
}
}
}
}
}
}
rout C33R11_ble1_out_to_muxdx []
{ C33R11.le_tile.le_guts.lp1.mux_f5 "out" 15 10 0 U N
{ C33R11.le_tile.le_guts.lp1.SC_mux_dx4_0 "sel" 15 10 0 U N
}
}
rout ii0473|dx_net []
{ C19R17.le_tile.le_guts.lp2.lut0 "dx" 8 16 0 U N
{ C18R17_xbar_tile.xbar_0.oxbar "d [10]" 8 16 0 U N
{ C18R17_xbar_tile.xbar_0.oxbar "xy [5]" 8 16 144.2 U N
{ C18R16_xbar_tile.xbar_0.ixbar2 "i0 [6]" 8 15 144.2 U N
{ C18R16_xbar_tile.xbar_0.ixbar2 "z7 [3]" 8 15 229.764 U N
{ C18R16_xbar_tile.xbar_0.ixbar0 "i2 [3]" 8 15 229.764 U N
{ C18R16_xbar_tile.xbar_0.ixbar0 "z4 [0]" 8 15 447.125 U N
{ C19R16.le_tile.le_guts.lp0.muxf3_l0 "in0" 8 15 447.125 U N
{ C19R16.le_tile.le_guts.lp0.muxf3_l0 "out" 8 15 611.445 U N
{ C19R16.le_tile.le_guts.lp0.lut0 "f3" 8 15 611.445 U N
}
}
}
}
}
}
}
}
}
}
rout ii0584|dx_net []
{ C35R15.le_tile.le_guts.lp1.lut41 "dx" 16 14 0 U N
{ C35R15.le_tile.le_guts.lp1.SC_mux_dx4_0 "in1" 16 14 0 U N
}
}
rout u_sdram_to_RGB_bmp_fig_chg__reg[1].sh0 []
{ C39R21.le_tile.le_guts.lbuf "sh [0]" 18 20 0 U N
{ C39R21.le_tile.le_guts.lp2.reg0 "shift" 18 20 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]|qx_net []
{ C33R14.le_tile.le_guts.lp2.reg1 "qx" 15 13 0 U N
{ C32R14_xbar_tile.xbar_0.ixbar2 "i1 [3]" 15 13 0 U N
{ C32R14_xbar_tile.xbar_0.ixbar2 "z3 [1]" 15 13 87.07 U N
{ C38R14_xbar_tile.xbar_0.ixbar2 "i0 [9]" 18 13 87.07 U N
{ C38R14_xbar_tile.xbar_0.ixbar2 "z2 [3]" 18 13 261.116 U N
{ C38R10_xbar_tile.xbar_0.ixbar2 "i2 [10]" 18 9 261.116 U N
{ C38R10_xbar_tile.xbar_0.ixbar2 "z6 [3]" 18 9 489.375 U N
{ C38R10_xbar_tile.xbar_0.ixbar3 "i1 [13]" 18 9 489.375 U N
{ C38R10_xbar_tile.xbar_0.ixbar3 "z5 [3]" 18 9 706.735 U N
{ C39R10.le_tile.le_guts.lp0.lut0 "f1" 18 9 839.735 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[3]_net []
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_q [3]" 14 18 0 U N
{ C31R17.emb_guts.mux_3_dx_0_ "in0" 14 18 0 U N
{ C31R17.emb_guts.mux_3_dx_0_ "out" 14 18 0.002 U N
{ C30R19_xbar_tile.xbar_0.ixbar0 "i3 [3]" 14 18 0.002 U N
{ C30R19_xbar_tile.xbar_0.ixbar0 "z5 [1]" 14 18 87.202 U N
{ C34R19_xbar_tile.xbar_0.ixbar0 "i0 [4]" 16 18 87.202 U N
{ C34R19_xbar_tile.xbar_0.ixbar0 "z6 [3]" 16 18 306.996 U N
{ C34R19_xbar_tile.xbar_0.ixbar1 "i2 [6]" 16 18 306.996 U N
{ C34R19_xbar_tile.xbar_0.ixbar1 "z3 [1]" 16 18 524.356 U N
{ C35R19.le_tile.le_guts.lp1.mux_di0 "in1" 16 18 524.356 U N
{ C35R19.le_tile.le_guts.lp1.mux_di0 "out" 16 18 700.676 U N
{ C35R19.le_tile.le_guts.lp1.reg0 "di" 16 18 700.676 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]|qx_net []
{ C49R4.le_tile.le_guts.lp1.reg0 "qx" 23 3 0 U N
{ C48R4_xbar_tile.xbar_0.oxbar "d [6]" 23 3 0 U N
{ C48R4_xbar_tile.xbar_0.oxbar "xy [18]" 23 3 151.14 U N
{ C50R4_xbar_tile.xbar_0.ixbar1 "i0 [3]" 24 3 151.14 U N
{ C50R4_xbar_tile.xbar_0.ixbar1 "z1 [0]" 24 3 233.055 U N
{ C50R12_xbar_tile.xbar_0.ixbar1 "i2 [14]" 24 11 233.055 U N
{ C50R12_xbar_tile.xbar_0.ixbar1 "z0 [0]" 24 11 466.27 U N
{ C50R20_xbar_tile.xbar_0.ixbar1 "i1 [10]" 24 19 466.27 U N
{ C50R20_xbar_tile.xbar_0.ixbar1 "z0 [0]" 24 19 699.485 U N
{ C50R28_xbar_tile.xbar_0.ixbar1 "i1 [10]" 24 27 699.485 U N
{ C50R28_xbar_tile.xbar_0.ixbar1 "z4 [0]" 24 27 932.7 U N
{ C50R28_xbar_tile.xbar_0.oxbar "d [22]" 24 27 932.7 U N
{ C50R28_xbar_tile.xbar_0.oxbar "xy [11]" 24 27 1211.19 U N
{ C52R27.xbar_tile.xbar_0.ixbar3 "i0 [3]" 25 26 1211.19 U N
{ C52R27.xbar_tile.xbar_0.ixbar3 "z0 [1]" 25 26 1297.62 U N
{ C52R29.xbar_tile.xbar_0.ixbar3 "i2 [0]" 25 28 1297.62 U N
{ C52R29.xbar_tile.xbar_0.ixbar3 "z7 [0]" 25 28 1466.04 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [15]" 25 28 1599.04 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C48R4_xbar_tile.xbar_0.ixbar1 "i2 [12]" 23 3 0 U N
{ C48R4_xbar_tile.xbar_0.ixbar1 "z3 [1]" 23 3 94.14 U N
{ C49R4.le_tile.le_guts.lp1.mux_di0 "in1" 23 3 94.14 U N
{ C49R4.le_tile.le_guts.lp1.mux_di0 "out" 23 3 270.46 U N
{ C49R4.le_tile.le_guts.lp1.reg0 "di" 23 3 270.46 U N
}
}
}
}
}
}
rout ii0695|dx_net []
{ C25R10.le_tile.le_guts.lp0.lut40 "dx" 11 9 0 U N
{ C25R10.le_tile.le_guts.lp0.SC_mux_dx4_0 "in0" 11 9 0 U N
}
}
rout ii0705|dx_net []
{ C33R9.le_tile.le_guts.lp2.lut0 "dx" 15 8 0 U N
{ C33R9.le_tile.le_guts.lp2.mux_di0 "in2" 15 8 0 U N
{ C33R9.le_tile.le_guts.lp2.mux_di0 "out" 15 8 60.2 U N
{ C33R9.le_tile.le_guts.lp2.reg0 "di" 15 8 60.2 U N
}
}
}
}
rout C9R16_ble0_out_to_muxdx []
{ C9R16.le_tile.le_guts.lp0.mux_f5 "out" 3 15 0 U N
{ C9R16.le_tile.le_guts.lp0.SC_mux_dx4_0 "sel" 3 15 0 U N
}
}
rout u_colorgen_v_cnt__reg[2]|qx_net []
{ C15R17.le_tile.le_guts.lp1.reg0 "qx" 6 16 0 U N
{ C14R17_xbar_tile.xbar_0.oxbar "d [6]" 6 16 0 U N
{ C14R17_xbar_tile.xbar_0.oxbar "xy [7]" 6 16 165.28 U N
{ C12R16_xbar_tile.xbar_0.ixbar3 "i2 [6]" 5 15 165.28 U N
{ C12R16_xbar_tile.xbar_0.ixbar3 "z4 [1]" 5 15 251.397 U N
{ C8R16_xbar_tile.xbar_0.ixbar3 "i3 [0]" 3 15 251.397 U N
{ C8R16_xbar_tile.xbar_0.ixbar3 "z6 [3]" 3 15 422.538 U N
{ C8R16_xbar_tile.xbar_0.ixbar0 "i2 [7]" 3 15 422.538 U N
{ C8R16_xbar_tile.xbar_0.ixbar0 "z2 [0]" 3 15 639.898 U N
{ C9R16.le_tile.le_guts.lp1.lut41 "f2" 3 15 772.898 U N
}
}
}
}
{ C8R16_xbar_tile.xbar_0.ixbar3 "z5 [0]" 3 15 422.538 U N
{ C9R16.le_tile.le_guts.lp3.muxf3_l0 "in0" 3 15 422.538 U N
{ C9R16.le_tile.le_guts.lp3.muxf3_l0 "out" 3 15 586.858 U N
{ C9R16.le_tile.le_guts.lp3.lut0 "f3" 3 15 586.858 U N
}
}
}
}
}
}
}
}
{ C14R17_xbar_tile.xbar_0.oxbar "xy [12]" 6 16 165.28 U N
{ C12R17_xbar_tile.xbar_0.ixbar0 "i0 [6]" 5 16 165.28 U N
{ C12R17_xbar_tile.xbar_0.ixbar0 "z6 [0]" 5 16 247.01 U N
{ C13R17.le_tile.le_guts.lp2.muxf2_l0 "in0" 5 16 247.01 U N
{ C13R17.le_tile.le_guts.lp2.muxf2_l0 "out" 5 16 409.01 U N
{ C13R17.le_tile.le_guts.lp2.lut0 "f2" 5 16 409.01 U N
}
}
}
}
}
}
}
{ C14R17_xbar_tile.xbar_0.ixbar1 "i2 [12]" 6 16 0 U N
{ C14R17_xbar_tile.xbar_0.ixbar1 "z4 [1]" 6 16 108.28 U N
{ C8R17_xbar_tile.xbar_0.ixbar1 "i3 [4]" 3 16 108.28 U N
{ C8R17_xbar_tile.xbar_0.ixbar1 "z6 [3]" 3 16 297.774 U N
{ C8R17_xbar_tile.xbar_0.ixbar2 "i3 [7]" 3 16 297.774 U N
{ C8R17_xbar_tile.xbar_0.ixbar2 "z1 [2]" 3 16 515.134 U N
{ C9R17.le_tile.le_guts.lp2.muxf3_l0 "in0" 3 16 515.134 U N
{ C9R17.le_tile.le_guts.lp2.muxf3_l0 "out" 3 16 679.454 U N
{ C9R17.le_tile.le_guts.lp2.lut0 "f3" 3 16 679.454 U N
}
}
}
}
}
}
}
}
{ C14R17_xbar_tile.xbar_0.ixbar1 "z2 [2]" 6 16 108.28 U N
{ C14R16_xbar_tile.xbar_0.ixbar1 "i2 [9]" 6 15 108.28 U N
{ C14R16_xbar_tile.xbar_0.ixbar1 "z4 [3]" 6 15 277.702 U N
{ C15R16.le_tile.le_guts.lp0.muxf2_l40 "in0" 6 15 277.702 U N
{ C15R16.le_tile.le_guts.lp0.muxf2_l40 "out" 6 15 441.702 U N
{ C15R16.le_tile.le_guts.lp0.lut40 "f2" 6 15 441.702 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[0]_net []
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_q [0]" 14 18 0 U N
{ C31R17.emb_guts.mux_3_sfb_dy_0_ "in0" 14 18 0 U N
{ C31R17.emb_guts.mux_3_sfb_dy_0_ "out" 14 18 0.002 U N
{ C30R19_xbar_tile.xbar_0.oxbar "d [4]" 14 18 0.002 U N
{ C30R19_xbar_tile.xbar_0.oxbar "xy [18]" 14 18 142.912 U N
{ C32R19_xbar_tile.xbar_0.ixbar1 "i0 [3]" 15 18 142.912 U N
{ C32R19_xbar_tile.xbar_0.ixbar1 "z3 [2]" 15 18 224.827 U N
{ C32R17_xbar_tile.xbar_0.ixbar1 "i1 [15]" 15 16 224.827 U N
{ C32R17_xbar_tile.xbar_0.ixbar1 "z4 [0]" 15 16 393.249 U N
{ C33R17.le_tile.le_guts.lp1.mux_di4 "in1" 15 16 393.249 U N
{ C33R17.le_tile.le_guts.lp1.mux_di4 "out" 15 16 590.569 U N
{ C33R17.le_tile.le_guts.lp1.reg1 "di" 15 16 590.569 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[24].mclk_out []
{ C35R23.le_tile.le_guts.lbuf "mclk_b" 16 22 0 U N
{ C35R23.le_tile.le_guts.lp1.reg0 "mclk_b" 16 22 0 U N
}
{ C35R23.le_tile.le_guts.lp0.reg0 "mclk_b" 16 22 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]|qx_net []
{ C33R8.le_tile.le_guts.lp0.reg1 "qx" 15 7 0 U N
{ C32R8_xbar_tile.xbar_0.ixbar0 "i3 [7]" 15 7 0 U N
{ C32R8_xbar_tile.xbar_0.ixbar0 "z4 [1]" 15 7 87.07 U N
{ C28R8_xbar_tile.xbar_0.ixbar0 "i3 [0]" 13 7 87.07 U N
{ C28R8_xbar_tile.xbar_0.ixbar0 "z1 [2]" 13 7 255.619 U N
{ C29R8.le_tile.le_guts.lp0.mux_di0 "in1" 13 7 255.619 U N
{ C29R8.le_tile.le_guts.lp0.mux_di0 "out" 13 7 431.939 U N
{ C29R8.le_tile.le_guts.lp0.reg0 "di" 13 7 431.939 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[1]_net []
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_q [1]" 14 13 0 U N
{ C31R13.emb_guts.mux_2_dx_4_ "in0" 14 13 0 U N
{ C31R13.emb_guts.mux_2_dx_4_ "out" 14 13 0.002 U N
{ C30R14_xbar_tile.xbar_0.oxbar "d [2]" 14 13 0.002 U N
{ C30R14_xbar_tile.xbar_0.oxbar "xy [13]" 14 13 144.742 U N
{ C28R15_xbar_tile.xbar_0.ixbar0 "i2 [6]" 13 14 144.742 U N
{ C28R15_xbar_tile.xbar_0.ixbar0 "z1 [0]" 13 14 231.174 U N
{ C28R19_xbar_tile.xbar_0.ixbar0 "i1 [5]" 13 18 231.174 U N
{ C28R19_xbar_tile.xbar_0.ixbar0 "z5 [0]" 13 18 458.975 U N
{ C28R20_xbar_tile.xbar_0.ixbar0 "i2 [12]" 13 19 458.975 U N
{ C28R20_xbar_tile.xbar_0.ixbar0 "z1 [2]" 13 19 628.397 U N
{ C29R20.le_tile.le_guts.lp0.mux_di0 "in1" 13 19 628.397 U N
{ C29R20.le_tile.le_guts.lp0.mux_di0 "out" 13 19 804.717 U N
{ C29R20.le_tile.le_guts.lp0.reg0 "di" 13 19 804.717 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0542|dx_net []
{ C27R16.le_tile.le_guts.lp2.lut0 "dx" 12 15 0 U N
{ C27R16.le_tile.le_guts.lp2.muxf0_l40 "in1" 12 15 0 U N
{ C27R16.le_tile.le_guts.lp2.muxf0_l40 "out" 12 15 72.18 U N
{ C27R16.le_tile.le_guts.lp2.lut40 "f0" 12 15 72.18 U N
}
}
}
{ C26R16_xbar_tile.xbar_0.oxbar "d [10]" 12 15 0 U N
{ C26R16_xbar_tile.xbar_0.oxbar "xy [22]" 12 15 157.94 U N
{ C26R17_xbar_tile.xbar_0.ixbar2 "i1 [9]" 12 16 157.94 U N
{ C26R17_xbar_tile.xbar_0.ixbar2 "z6 [0]" 12 16 242.775 U N
{ C27R17.le_tile.le_guts.lp0.muxf2_l0 "in0" 12 16 242.775 U N
{ C27R17.le_tile.le_guts.lp0.muxf2_l0 "out" 12 16 404.775 U N
{ C27R17.le_tile.le_guts.lp0.lut0 "f2" 12 16 404.775 U N
}
}
}
}
}
}
{ C26R16_xbar_tile.xbar_0.oxbar "xy [16]" 12 15 157.94 U N
{ C26R17_xbar_tile.xbar_0.ixbar1 "i1 [13]" 12 16 157.94 U N
{ C26R17_xbar_tile.xbar_0.ixbar1 "z1 [2]" 12 16 242.775 U N
{ C27R17.le_tile.le_guts.lp1.muxf3_l0 "in0" 12 16 242.775 U N
{ C27R17.le_tile.le_guts.lp1.muxf3_l0 "out" 12 16 407.095 U N
{ C27R17.le_tile.le_guts.lp1.lut0 "f3" 12 16 407.095 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net []
{ C39R15.le_tile.le_guts.lp1.reg0 "qx" 18 14 0 U N
{ C38R15_xbar_tile.xbar_0.oxbar "d [6]" 18 14 0 U N
{ C38R15_xbar_tile.xbar_0.oxbar "xy [13]" 18 14 144.07 U N
{ C36R16_xbar_tile.xbar_0.ixbar0 "i2 [6]" 17 15 144.07 U N
{ C36R16_xbar_tile.xbar_0.ixbar0 "z0 [0]" 17 15 230.255 U N
{ C36R20_xbar_tile.xbar_0.ixbar0 "i2 [1]" 17 19 230.255 U N
{ C36R20_xbar_tile.xbar_0.ixbar0 "z6 [2]" 17 19 458.057 U N
{ C32R20_xbar_tile.xbar_0.ixbar0 "i3 [11]" 15 19 458.057 U N
{ C32R20_xbar_tile.xbar_0.ixbar0 "z2 [1]" 15 19 643.083 U N
{ C32R20_xbar_tile.xbar_0.oxbar "d [23]" 15 19 643.083 U N
{ C32R20_xbar_tile.xbar_0.oxbar "xy [9]" 15 19 921.573 U N
{ C30R19_xbar_tile.xbar_0.ixbar3 "i1 [12]" 14 18 921.573 U N
{ C30R19_xbar_tile.xbar_0.ixbar3 "z2 [2]" 14 18 1013.86 U N
{ C30R18_xbar_tile.xbar_0.ixbar3 "i2 [9]" 14 17 1013.86 U N
{ C30R18_xbar_tile.xbar_0.ixbar3 "z1 [2]" 14 17 1185.74 U N
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_ceb "in1" 14 17 1185.74 U N
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_ceb "out" 14 17 1319.07 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_ceb" 14 17 1319.07 U N
}
}
}
}
}
{ C30R17_xbar_tile.xbar_0.ixbar3 "i2 [11]" 14 16 1013.86 U N
{ C30R17_xbar_tile.xbar_0.ixbar3 "z1 [2]" 14 16 1186.41 U N
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_ceb "in1" 14 16 1186.41 U N
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_ceb "out" 14 16 1319.74 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_ceb" 14 16 1319.74 U N
}
}
}
}
}
}
{ C30R19_xbar_tile.xbar_0.ixbar3 "z1 [2]" 14 18 1013.86 U N
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_ceb "in1" 14 18 1013.86 U N
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_ceb "out" 14 18 1147.18 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_ceb" 14 18 1147.18 U N
}
}
}
}
}
}
}
}
}
{ C30R20_xbar_tile.xbar_0.ixbar0 "i3 [15]" 14 19 458.057 U N
{ C30R20_xbar_tile.xbar_0.ixbar0 "z4 [0]" 14 19 651.624 U N
{ C30R20_xbar_tile.xbar_0.ixbar3 "i1 [7]" 14 19 651.624 U N
{ C30R20_xbar_tile.xbar_0.ixbar3 "z1 [2]" 14 19 868.984 U N
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_ceb "in1" 14 19 868.984 U N
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_ceb "out" 14 19 1002.31 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_ceb" 14 19 1002.31 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[10].sclk_out []
{ C33R33.le_tile.le_guts.lbuf "sclk" 15 32 0 U N
{ C33R33.le_tile.le_guts.lp0.reg0 "sclk" 15 32 0 U N
}
}
rout ii0653|dx_net []
{ C33R13.le_tile.le_guts.lp1.lut40 "dx" 15 12 0 U N
{ C33R13.le_tile.le_guts.lp1.SC_mux_dx4_0 "in0" 15 12 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[11].sr_out []
{ C29R21.le_tile.le_guts.lbuf "a_sr" 13 20 0 U N
{ C29R21.le_tile.le_guts.lp1.reg0 "a_sr" 13 20 0 U N
}
{ C29R21.le_tile.le_guts.lp0.reg0 "a_sr" 13 20 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_wr__reg[4]|qx_net []
{ C35R16.le_tile.le_guts.lp2.reg1 "qx" 16 15 0 U N
{ C34R16_xbar_tile.xbar_0.oxbar "d [13]" 16 15 0 U N
{ C34R16_xbar_tile.xbar_0.oxbar "xy [8]" 16 15 172.35 U N
{ C34R16_xbar_tile.xbar_0.ixbar1 "i2 [2]" 16 15 172.35 U N
{ C34R16_xbar_tile.xbar_0.ixbar1 "z0 [3]" 16 15 256.771 U N
{ C35R16.le_tile.le_guts.lp2.lut41 "f2" 16 15 389.771 U N
}
}
}
}
{ C34R16_xbar_tile.xbar_0.oxbar "xy [7]" 16 15 172.35 U N
{ C32R16_xbar_tile.xbar_0.ixbar1 "i1 [12]" 15 15 172.35 U N
{ C32R16_xbar_tile.xbar_0.ixbar1 "z3 [1]" 15 15 257.728 U N
{ C33R16.le_tile.le_guts.lp1.mux_di0 "in1" 15 15 257.728 U N
{ C33R16.le_tile.le_guts.lp1.mux_di0 "out" 15 15 434.048 U N
{ C33R16.le_tile.le_guts.lp1.reg0 "di" 15 15 434.048 U N
}
}
}
}
}
}
{ C34R16_xbar_tile.xbar_0.oxbar "xy [6]" 16 15 172.35 U N
{ C34R16_xbar_tile.xbar_0.ixbar1 "i1 [9]" 16 15 172.35 U N
{ C34R16_xbar_tile.xbar_0.ixbar1 "z6 [0]" 16 15 256.771 U N
{ C35R16.le_tile.le_guts.lp3.muxf2_l0 "in0" 16 15 256.771 U N
{ C35R16.le_tile.le_guts.lp3.muxf2_l0 "out" 16 15 418.771 U N
{ C35R16.le_tile.le_guts.lp3.lut0 "f2" 16 15 418.771 U N
}
}
}
}
}
}
}
{ C34R16_xbar_tile.xbar_0.ixbar2 "i1 [3]" 16 15 0 U N
{ C34R16_xbar_tile.xbar_0.ixbar2 "z7 [0]" 16 15 115.35 U N
{ C35R16.le_tile.le_guts.lp2.lut0 "f0" 16 15 248.35 U N
}
}
{ C34R16_xbar_tile.xbar_0.ixbar2 "z0 [3]" 16 15 115.35 U N
{ C35R16.le_tile.le_guts.lp3.lut41 "f1" 16 15 248.35 U N
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[2]_net []
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_q [2]" 14 17 0 U N
{ C31R17.emb_guts.mux_2_qx_4_ "in0" 14 17 0 U N
{ C31R17.emb_guts.mux_2_qx_4_ "out" 14 17 0.002 U N
{ C30R18_xbar_tile.xbar_0.oxbar "d [3]" 14 17 0.002 U N
{ C30R18_xbar_tile.xbar_0.oxbar "xy [17]" 14 17 144.072 U N
{ C32R19_xbar_tile.xbar_0.ixbar0 "i3 [9]" 15 18 144.072 U N
{ C32R19_xbar_tile.xbar_0.ixbar0 "z1 [2]" 15 18 230.504 U N
{ C33R19.le_tile.le_guts.lp0.mux_di0 "in1" 15 18 230.504 U N
{ C33R19.le_tile.le_guts.lp0.mux_di0 "out" 15 18 406.824 U N
{ C33R19.le_tile.le_guts.lp0.reg0 "di" 15 18 406.824 U N
}
}
}
}
}
}
}
}
}
}
rout ii0764|dx_net []
{ C35R15.le_tile.le_guts.lp0.lut0 "dx" 16 14 0 U N
{ C34R15_xbar_tile.xbar_0.oxbar "d [0]" 16 14 0 U N
{ C34R15_xbar_tile.xbar_0.oxbar "xy [4]" 16 14 144.2 U N
{ C34R15_xbar_tile.xbar_0.ixbar1 "i3 [9]" 16 14 144.2 U N
{ C34R15_xbar_tile.xbar_0.ixbar1 "z2 [2]" 16 14 225.495 U N
{ C34R12_xbar_tile.xbar_0.ixbar1 "i1 [0]" 16 11 225.495 U N
{ C34R12_xbar_tile.xbar_0.ixbar1 "z3 [1]" 16 11 402.986 U N
{ C35R12.le_tile.le_guts.lp1.mux_di0 "in1" 16 11 402.986 U N
{ C35R12.le_tile.le_guts.lp1.mux_di0 "out" 16 11 579.306 U N
{ C35R12.le_tile.le_guts.lp1.reg0 "di" 16 11 579.306 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_addr_cnt__reg[6].sclk_out []
{ C37R16.le_tile.le_guts.lbuf "sclk" 17 15 0 U N
{ C37R16.le_tile.le_guts.lp3.reg0 "sclk" 17 15 0 U N
}
{ C37R16.le_tile.le_guts.lp1.reg1 "sclk" 17 15 0 U N
}
{ C37R16.le_tile.le_guts.lp0.reg1 "sclk" 17 15 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [0]
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_0 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_db [0]" 14 12 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[28].mclk_out []
{ C33R9.le_tile.le_guts.lbuf "mclk_b" 15 8 0 U N
{ C33R9.le_tile.le_guts.lp2.reg0 "mclk_b" 15 8 0 U N
}
{ C33R9.le_tile.le_guts.lp1.reg0 "mclk_b" 15 8 0 U N
}
{ C33R9.le_tile.le_guts.lp0.reg0 "mclk_b" 15 8 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[3]_net []
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_q [3]" 14 14 0 U N
{ C31R13.emb_guts.mux_3_dx_0_ "in0" 14 14 0 U N
{ C31R13.emb_guts.mux_3_dx_0_ "out" 14 14 0.002 U N
{ C30R15_xbar_tile.xbar_0.oxbar "d [0]" 14 14 0.002 U N
{ C30R15_xbar_tile.xbar_0.oxbar "xy [13]" 14 14 144.202 U N
{ C28R16_xbar_tile.xbar_0.ixbar0 "i2 [6]" 13 15 144.202 U N
{ C28R16_xbar_tile.xbar_0.ixbar0 "z1 [1]" 13 15 230.633 U N
{ C28R19_xbar_tile.xbar_0.ixbar0 "i2 [15]" 13 18 230.633 U N
{ C28R19_xbar_tile.xbar_0.ixbar0 "z2 [1]" 13 18 408.125 U N
{ C29R19.le_tile.le_guts.lp0.mux_di4 "in1" 13 18 408.125 U N
{ C29R19.le_tile.le_guts.lp0.mux_di4 "out" 13 18 605.445 U N
{ C29R19.le_tile.le_guts.lp0.reg1 "di" 13 18 605.445 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net []
{ C29R8.le_tile.le_guts.lp3.reg0 "qx" 13 7 0 U N
{ C28R8_xbar_tile.xbar_0.oxbar "d [16]" 13 7 0 U N
{ C28R8_xbar_tile.xbar_0.oxbar "xy [2]" 13 7 151.14 U N
{ C30R8_xbar_tile.xbar_0.ixbar0 "i0 [3]" 14 7 151.14 U N
{ C30R8_xbar_tile.xbar_0.ixbar0 "z0 [0]" 14 7 233.055 U N
{ C30R16_xbar_tile.xbar_0.ixbar0 "i1 [10]" 14 15 233.055 U N
{ C30R16_xbar_tile.xbar_0.ixbar0 "z1 [1]" 14 15 466.27 U N
{ C30R18_xbar_tile.xbar_0.ixbar0 "i1 [4]" 14 17 466.27 U N
{ C30R18_xbar_tile.xbar_0.ixbar0 "z6 [3]" 14 17 635.525 U N
{ C30R18_xbar_tile.xbar_0.ixbar1 "i2 [6]" 14 17 635.525 U N
{ C30R18_xbar_tile.xbar_0.ixbar1 "z6 [0]" 14 17 852.885 U N
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_3 "in1" 14 17 985.885 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_11 "in1" 14 17 985.885 U N
}
}
}
}
}
}
}
}
}
}
{ C28R8_xbar_tile.xbar_0.oxbar "xy [18]" 13 7 151.14 U N
{ C30R8_xbar_tile.xbar_0.ixbar1 "i0 [3]" 14 7 151.14 U N
{ C30R8_xbar_tile.xbar_0.ixbar1 "z1 [0]" 14 7 233.055 U N
{ C30R12_xbar_tile.xbar_0.ixbar1 "i1 [5]" 14 11 233.055 U N
{ C30R12_xbar_tile.xbar_0.ixbar1 "z0 [1]" 14 11 460.857 U N
{ C30R15_xbar_tile.xbar_0.ixbar1 "i1 [11]" 14 14 460.857 U N
{ C30R15_xbar_tile.xbar_0.ixbar1 "z6 [0]" 14 14 638.112 U N
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_3 "in1" 14 14 771.112 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_11 "in1" 14 14 771.112 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[15]|qx_net []
{ C33R19.le_tile.le_guts.lp2.reg0 "qx" 15 18 0 U N
{ C32R19_xbar_tile.xbar_0.ixbar2 "i1 [2]" 15 18 0 U N
{ C32R19_xbar_tile.xbar_0.ixbar2 "z7 [0]" 15 18 87.07 U N
{ C33R19.le_tile.le_guts.lp2.lut0 "f0" 15 18 220.07 U N
}
}
}
}
rout u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net []
{ C29R17.le_tile.le_guts.lp0.reg0 "qx" 13 16 0 U N
{ C28R17_xbar_tile.xbar_0.oxbar "d [1]" 13 16 0 U N
{ C28R17_xbar_tile.xbar_0.oxbar "xy [9]" 13 16 228.91 U N
{ C28R16_xbar_tile.xbar_0.ixbar3 "i3 [8]" 13 15 228.91 U N
{ C28R16_xbar_tile.xbar_0.ixbar3 "z1 [2]" 13 15 315.324 U N
{ C28R16_xbar_tile.xbar_0.ixbar2 "i3 [8]" 13 15 315.324 U N
{ C28R16_xbar_tile.xbar_0.ixbar2 "z2 [0]" 13 15 532.685 U N
{ C29R16.le_tile.le_guts.lp0.lut41 "f2" 13 15 665.685 U N
}
}
}
}
}
}
{ C28R17_xbar_tile.xbar_0.oxbar "xy [7]" 13 16 228.91 U N
{ C26R17_xbar_tile.xbar_0.ixbar1 "i1 [12]" 12 16 228.91 U N
{ C26R17_xbar_tile.xbar_0.ixbar1 "z6 [3]" 12 16 315.324 U N
{ C26R17_xbar_tile.xbar_0.ixbar2 "i3 [7]" 12 16 315.324 U N
{ C26R17_xbar_tile.xbar_0.ixbar2 "z1 [2]" 12 16 532.685 U N
{ C27R17.le_tile.le_guts.lp2.muxf3_l0 "in0" 12 16 532.685 U N
{ C27R17.le_tile.le_guts.lp2.muxf3_l0 "out" 12 16 697.005 U N
{ C27R17.le_tile.le_guts.lp2.lut0 "f3" 12 16 697.005 U N
}
}
}
}
}
}
}
}
{ C28R17_xbar_tile.xbar_0.oxbar "xy [4]" 13 16 228.91 U N
{ C26R17_xbar_tile.xbar_0.ixbar1 "i3 [12]" 12 16 228.91 U N
{ C26R17_xbar_tile.xbar_0.ixbar1 "z7 [0]" 12 16 310.825 U N
{ C27R17.le_tile.le_guts.lp1.lut0 "f0" 12 16 443.825 U N
}
}
}
}
{ C28R17_xbar_tile.xbar_0.oxbar "xy [1]" 13 16 228.91 U N
{ C26R17_xbar_tile.xbar_0.ixbar0 "i1 [12]" 12 16 228.91 U N
{ C26R17_xbar_tile.xbar_0.ixbar0 "z7 [0]" 12 16 315.324 U N
{ C27R17.le_tile.le_guts.lp0.lut0 "f0" 12 16 448.324 U N
}
}
}
}
{ C28R17_xbar_tile.xbar_0.oxbar "xy [16]" 13 16 228.91 U N
{ C28R17_xbar_tile.xbar_0.ixbar2 "i2 [6]" 13 16 228.91 U N
{ C28R17_xbar_tile.xbar_0.ixbar2 "z5 [3]" 13 16 313.331 U N
{ C29R17.le_tile.le_guts.lp3.lut0 "f1" 13 16 446.331 U N
}
}
}
}
{ C28R17_xbar_tile.xbar_0.oxbar "xy [14]" 13 16 228.91 U N
{ C28R17_xbar_tile.xbar_0.ixbar2 "i0 [7]" 13 16 228.91 U N
{ C28R17_xbar_tile.xbar_0.ixbar2 "z1 [2]" 13 16 310.815 U N
{ C29R17.le_tile.le_guts.lp2.muxf3_l0 "in0" 13 16 310.815 U N
{ C29R17.le_tile.le_guts.lp2.muxf3_l0 "out" 13 16 475.135 U N
{ C29R17.le_tile.le_guts.lp2.lut0 "f3" 13 16 475.135 U N
}
}
}
}
}
}
{ C28R17_xbar_tile.xbar_0.oxbar "xy [13]" 13 16 228.91 U N
{ C26R18_xbar_tile.xbar_0.ixbar0 "i2 [6]" 12 17 228.91 U N
{ C26R18_xbar_tile.xbar_0.ixbar0 "z3 [2]" 12 17 315.341 U N
{ C26R16_xbar_tile.xbar_0.ixbar0 "i1 [15]" 12 15 315.341 U N
{ C26R16_xbar_tile.xbar_0.ixbar0 "z5 [3]" 12 15 483.763 U N
{ C27R16.le_tile.le_guts.lp1.lut0 "f1" 12 15 616.763 U N
}
}
}
}
}
}
{ C28R17_xbar_tile.xbar_0.oxbar "xy [10]" 13 16 228.91 U N
{ C28R16_xbar_tile.xbar_0.ixbar3 "i2 [7]" 13 15 228.91 U N
{ C28R16_xbar_tile.xbar_0.ixbar3 "z7 [2]" 13 15 313.745 U N
{ C32R16_xbar_tile.xbar_0.ixbar3 "i0 [15]" 15 15 313.745 U N
{ C32R16_xbar_tile.xbar_0.ixbar3 "z6 [0]" 15 15 533.516 U N
{ C33R16.le_tile.le_guts.lp1.muxf2_l0 "in0" 15 15 533.516 U N
{ C33R16.le_tile.le_guts.lp1.muxf2_l0 "out" 15 15 695.516 U N
{ C33R16.le_tile.le_guts.lp1.lut0 "f2" 15 15 695.516 U N
}
}
}
}
}
}
}
}
}
{ C28R17_xbar_tile.xbar_0.ixbar0 "i3 [6]" 13 16 0 U N
{ C28R17_xbar_tile.xbar_0.ixbar0 "z7 [2]" 13 16 171.91 U N
{ C32R17_xbar_tile.xbar_0.ixbar0 "i0 [15]" 15 16 171.91 U N
{ C32R17_xbar_tile.xbar_0.ixbar0 "z4 [0]" 15 16 391.681 U N
{ C33R17.le_tile.le_guts.lp0.muxf3_l0 "in0" 15 16 391.681 U N
{ C33R17.le_tile.le_guts.lp0.muxf3_l0 "out" 15 16 556.001 U N
{ C33R17.le_tile.le_guts.lp0.lut0 "f3" 15 16 556.001 U N
}
}
}
}
}
}
{ C28R17_xbar_tile.xbar_0.ixbar0 "z5 [1]" 13 16 171.91 U N
{ C32R17_xbar_tile.xbar_0.ixbar0 "i0 [4]" 15 16 171.91 U N
{ C32R17_xbar_tile.xbar_0.ixbar0 "z6 [3]" 15 16 391.704 U N
{ C32R17_xbar_tile.xbar_0.ixbar1 "i2 [6]" 15 16 391.704 U N
{ C32R17_xbar_tile.xbar_0.ixbar1 "z7 [0]" 15 16 613.464 U N
{ C33R17.le_tile.le_guts.lp1.lut0 "f0" 15 16 746.464 U N
}
}
{ C32R17_xbar_tile.xbar_0.ixbar1 "z3 [1]" 15 16 613.464 U N
{ C33R17.le_tile.le_guts.lp1.mux_di0 "in1" 15 16 613.464 U N
{ C33R17.le_tile.le_guts.lp1.mux_di0 "out" 15 16 789.784 U N
{ C33R17.le_tile.le_guts.lp1.reg0 "di" 15 16 789.784 U N
}
}
}
}
}
}
}
}
{ C28R17_xbar_tile.xbar_0.ixbar0 "z4 [0]" 13 16 171.91 U N
{ C29R17.le_tile.le_guts.lp0.muxf3_l0 "in0" 13 16 171.91 U N
{ C29R17.le_tile.le_guts.lp0.muxf3_l0 "out" 13 16 336.23 U N
{ C29R17.le_tile.le_guts.lp0.lut0 "f3" 13 16 336.23 U N
}
}
}
}
{ C28R17_xbar_tile.xbar_0.ixbar0 "z3 [2]" 13 16 171.91 U N
{ C28R15_xbar_tile.xbar_0.ixbar0 "i1 [15]" 13 14 171.91 U N
{ C28R15_xbar_tile.xbar_0.ixbar0 "z5 [3]" 13 14 340.332 U N
{ C29R15.le_tile.le_guts.lp1.lut0 "f1" 13 14 473.332 U N
}
}
}
}
{ C28R17_xbar_tile.xbar_0.ixbar0 "z2 [2]" 13 16 171.91 U N
{ C28R16_xbar_tile.xbar_0.ixbar0 "i2 [9]" 13 15 171.91 U N
{ C28R16_xbar_tile.xbar_0.ixbar0 "z6 [3]" 13 15 341.332 U N
{ C28R16_xbar_tile.xbar_0.ixbar1 "i2 [6]" 13 15 341.332 U N
{ C28R16_xbar_tile.xbar_0.ixbar1 "z1 [2]" 13 15 558.692 U N
{ C29R16.le_tile.le_guts.lp1.muxf3_l0 "in0" 13 15 558.692 U N
{ C29R16.le_tile.le_guts.lp1.muxf3_l0 "out" 13 15 723.012 U N
{ C29R16.le_tile.le_guts.lp1.lut0 "f3" 13 15 723.012 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].sh0 []
{ C37R8.le_tile.le_guts.lbuf "sh [0]" 17 7 0 U N
{ C37R8.le_tile.le_guts.lp0.reg0 "shift" 17 7 0 U N
}
}
rout ii0489|dx_net []
{ C13R16.le_tile.le_guts.lp0.lut0 "dx" 5 15 0 U N
{ C12R16_xbar_tile.xbar_0.oxbar "d [0]" 5 15 0 U N
{ C12R16_xbar_tile.xbar_0.oxbar "xy [11]" 5 15 144.2 U N
{ C12R15_xbar_tile.xbar_0.ixbar3 "i0 [7]" 5 14 144.2 U N
{ C12R15_xbar_tile.xbar_0.ixbar3 "z1 [1]" 5 14 229.577 U N
{ C12R16_xbar_tile.xbar_0.ixbar3 "i1 [6]" 5 15 229.577 U N
{ C12R16_xbar_tile.xbar_0.ixbar3 "z1 [2]" 5 15 398.999 U N
{ C13R16.le_tile.le_guts.lp3.mux_di4 "in1" 5 15 398.999 U N
{ C13R16.le_tile.le_guts.lp3.mux_di4 "out" 5 15 596.319 U N
{ C13R16.le_tile.le_guts.lp3.reg1 "di" 5 15 596.319 U N
}
}
}
}
}
}
}
}
}
}
rout ii0490|dx_net []
{ C13R17.le_tile.le_guts.lp0.lut0 "dx" 5 16 0 U N
{ C12R17_xbar_tile.xbar_0.oxbar "d [0]" 5 16 0 U N
{ C12R17_xbar_tile.xbar_0.oxbar "xy [22]" 5 16 144.2 U N
{ C12R18_xbar_tile.xbar_0.ixbar2 "i1 [9]" 5 17 144.2 U N
{ C12R18_xbar_tile.xbar_0.ixbar2 "z3 [2]" 5 17 229.035 U N
{ C12R16_xbar_tile.xbar_0.ixbar2 "i1 [15]" 5 15 229.035 U N
{ C12R16_xbar_tile.xbar_0.ixbar2 "z4 [0]" 5 15 397.456 U N
{ C13R16.le_tile.le_guts.lp2.mux_di0 "in1" 5 15 397.456 U N
{ C13R16.le_tile.le_guts.lp2.mux_di0 "out" 5 15 573.776 U N
{ C13R16.le_tile.le_guts.lp2.reg0 "di" 5 15 573.776 U N
}
}
}
}
}
}
}
}
}
}
rout ii0500|dx_net []
{ C39R20.le_tile.le_guts.lp3.lut0 "dx" 18 19 0 U N
{ C39R20.le_tile.le_guts.lp3.mux_di0 "in2" 18 19 0 U N
{ C39R20.le_tile.le_guts.lp3.mux_di0 "out" 18 19 60.2 U N
{ C39R20.le_tile.le_guts.lp3.reg0 "di" 18 19 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg|qx_net []
{ C45R13.le_tile.le_guts.lp2.reg0 "qx" 21 12 0 U N
{ C44R13_xbar_tile.xbar_0.oxbar "d [11]" 21 12 0 U N
{ C44R13_xbar_tile.xbar_0.oxbar "xy [22]" 21 12 151.14 U N
{ C44R14_xbar_tile.xbar_0.ixbar2 "i1 [9]" 21 13 151.14 U N
{ C44R14_xbar_tile.xbar_0.ixbar2 "z6 [0]" 21 13 235.975 U N
{ C45R14.le_tile.le_guts.lp0.muxf2_l0 "in0" 21 13 235.975 U N
{ C45R14.le_tile.le_guts.lp0.muxf2_l0 "out" 21 13 397.974 U N
{ C45R14.le_tile.le_guts.lp0.lut0 "f2" 21 13 397.974 U N
}
}
}
}
}
}
}
{ C44R13_xbar_tile.xbar_0.ixbar2 "i1 [2]" 21 12 0 U N
{ C44R13_xbar_tile.xbar_0.ixbar2 "z1 [2]" 21 12 94.14 U N
{ C45R13.le_tile.le_guts.lp2.muxf3_l0 "in0" 21 12 94.14 U N
{ C45R13.le_tile.le_guts.lp2.muxf3_l0 "out" 21 12 258.46 U N
{ C45R13.le_tile.le_guts.lp2.lut0 "f3" 21 12 258.46 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [10]
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_10 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_db [10]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_bmp_fig_cnt__reg[3].sr_out []
{ C37R23.le_tile.le_guts.lbuf "a_sr" 17 22 0 U N
{ C37R23.le_tile.le_guts.lp2.reg0 "a_sr" 17 22 0 U N
}
{ C37R23.le_tile.le_guts.lp1.reg0 "a_sr" 17 22 0 U N
}
{ C37R23.le_tile.le_guts.lp0.reg0 "a_sr" 17 22 0 U N
}
}
rout u_sdram_to_RGB_dma_start_xfer__reg.sr_out []
{ C35R11.le_tile.le_guts.lbuf "a_sr" 16 10 0 U N
{ C35R11.le_tile.le_guts.lp2.reg0 "a_sr" 16 10 0 U N
}
{ C35R11.le_tile.le_guts.lp1.reg0 "a_sr" 16 10 0 U N
}
{ C35R11.le_tile.le_guts.lp0.reg1 "a_sr" 16 10 0 U N
}
{ C35R11.le_tile.le_guts.lp0.reg0 "a_sr" 16 10 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[3].sr_out []
{ C35R32.le_tile.le_guts.lbuf "a_sr" 16 31 0 U N
{ C35R32.le_tile.le_guts.lp0.reg0 "a_sr" 16 31 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[0]_net []
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_q [0]" 14 14 0 U N
{ C31R13.emb_guts.mux_3_sfb_dy_0_ "in0" 14 14 0 U N
{ C31R13.emb_guts.mux_3_sfb_dy_0_ "out" 14 14 0.002 U N
{ C30R15_xbar_tile.xbar_0.oxbar "d [4]" 14 14 0.002 U N
{ C30R15_xbar_tile.xbar_0.oxbar "xy [23]" 14 14 142.912 U N
{ C32R16_xbar_tile.xbar_0.ixbar1 "i0 [9]" 15 15 142.912 U N
{ C32R16_xbar_tile.xbar_0.ixbar1 "z1 [0]" 15 15 229.344 U N
{ C32R20_xbar_tile.xbar_0.ixbar1 "i1 [5]" 15 19 229.344 U N
{ C32R20_xbar_tile.xbar_0.ixbar1 "z5 [1]" 15 19 457.145 U N
{ C34R20_xbar_tile.xbar_0.ixbar1 "i0 [2]" 16 19 457.145 U N
{ C34R20_xbar_tile.xbar_0.ixbar1 "z3 [1]" 16 19 626.695 U N
{ C35R20.le_tile.le_guts.lp1.mux_di0 "in1" 16 19 626.695 U N
{ C35R20.le_tile.le_guts.lp1.mux_di0 "out" 16 19 803.015 U N
{ C35R20.le_tile.le_guts.lp1.reg0 "di" 16 19 803.015 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0611|dx_net []
{ C35R12.le_tile.le_guts.lp1.lut0 "dx" 16 11 0 U N
{ C34R12_xbar_tile.xbar_0.oxbar "d [5]" 16 11 0 U N
{ C34R12_xbar_tile.xbar_0.oxbar "xy [0]" 16 11 144.2 U N
{ C34R11_xbar_tile.xbar_0.ixbar1 "i2 [7]" 16 10 144.2 U N
{ C34R11_xbar_tile.xbar_0.ixbar1 "z4 [0]" 16 10 229.035 U N
{ C34R11_xbar_tile.xbar_0.ixbar0 "i1 [3]" 16 10 229.035 U N
{ C34R11_xbar_tile.xbar_0.ixbar0 "z5 [3]" 16 10 446.395 U N
{ C35R11.le_tile.le_guts.lp1.lut0 "f1" 16 10 579.395 U N
}
}
}
}
}
}
}
}
rout u_arm_u_soc|spi0_sck_net []
{ C53R4.M7S_SOC "spi0_sck" 25 38 0 U N
{ C52R39.xbar_tile.xbar_0.ixbar3 "i0 [9]" 25 38 0 U N
{ C52R39.xbar_tile.xbar_0.ixbar3 "z0 [0]" 25 38 87.07 U N
{ C52R47.xbar_tile.xbar_0.ixbar3 "i1 [10]" 25 46 87.07 U N
{ C52R47.xbar_tile.xbar_0.ixbar3 "z5 [2]" 25 46 320.285 U N
{ C38R47_xbar_tile.xbar_0.ixbar3 "i3 [5]" 18 46 320.285 U N
{ C38R47_xbar_tile.xbar_0.ixbar3 "z6 [3]" 18 46 610.787 U N
{ C38R47_xbar_tile.xbar_0.ixbar0 "i2 [7]" 18 46 610.787 U N
{ C38R47_xbar_tile.xbar_0.ixbar0 "z4 [2]" 18 46 828.147 U N
{ C22R47_xbar_tile.xbar_0.ixbar0 "i3 [5]" 10 46 828.147 U N
{ C22R47_xbar_tile.xbar_0.ixbar0 "z1 [1]" 10 46 1152.13 U N
{ C23R49.io_top.u0_bank12_mux.u0_bank12.u403.u0_M7A_IO_LVDS "od_d_1 [0]" 10 46 1152.13 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [1]
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_1 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_db [1]" 14 12 0 U N
}
}
rout ii0722|dx_net []
{ C33R16.le_tile.le_guts.lp0.lut0 "dx" 15 15 0 U N
{ C32R16_xbar_tile.xbar_0.oxbar "d [0]" 15 15 0 U N
{ C32R16_xbar_tile.xbar_0.oxbar "xy [8]" 15 15 144.2 U N
{ C32R16_xbar_tile.xbar_0.ixbar1 "i2 [2]" 15 15 144.2 U N
{ C32R16_xbar_tile.xbar_0.ixbar1 "z3 [2]" 15 15 228.621 U N
{ C32R14_xbar_tile.xbar_0.ixbar1 "i1 [15]" 15 13 228.621 U N
{ C32R14_xbar_tile.xbar_0.ixbar1 "z7 [3]" 15 13 397.043 U N
{ C32R14_xbar_tile.xbar_0.ixbar3 "i0 [6]" 15 13 397.043 U N
{ C32R14_xbar_tile.xbar_0.ixbar3 "z1 [2]" 15 13 614.403 U N
{ C33R14.le_tile.le_guts.lp3.mux_di4 "in1" 15 13 614.403 U N
{ C33R14.le_tile.le_guts.lp3.mux_di4 "out" 15 13 811.723 U N
{ C33R14.le_tile.le_guts.lp3.reg1 "di" 15 13 811.723 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[7]|qx_net []
{ C29R31.le_tile.le_guts.lp3.reg0 "qx" 13 30 0 U N
{ C28R31_xbar_tile.xbar_0.oxbar "d [16]" 13 30 0 U N
{ C28R31_xbar_tile.xbar_0.oxbar "xy [19]" 13 30 144.07 U N
{ C26R32_xbar_tile.xbar_0.ixbar1 "i0 [13]" 12 31 144.07 U N
{ C26R32_xbar_tile.xbar_0.ixbar1 "z1 [0]" 12 31 230.502 U N
{ C26R40_xbar_tile.xbar_0.ixbar1 "i2 [14]" 12 39 230.502 U N
{ C26R40_xbar_tile.xbar_0.ixbar1 "z1 [0]" 12 39 463.716 U N
{ C26R48_xbar_tile.xbar_0.ixbar1 "i2 [14]" 12 47 463.716 U N
{ C26R48_xbar_tile.xbar_0.ixbar1 "z6 [3]" 12 47 696.932 U N
{ C26R48_xbar_tile.xbar_0.ixbar2 "i3 [7]" 12 47 696.932 U N
{ C26R48_xbar_tile.xbar_0.ixbar2 "z6 [2]" 12 47 914.292 U N
{ C24R48_xbar_tile.xbar_0.ixbar2 "i3 [13]" 11 47 914.292 U N
{ C24R48_xbar_tile.xbar_0.ixbar2 "z1 [1]" 11 47 1135.06 U N
{ C25R49.io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS "od_d_0 [3]" 11 47 1135.06 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[26].sr_out []
{ C29R9.le_tile.le_guts.lbuf "a_sr" 13 8 0 U N
{ C29R9.le_tile.le_guts.lp0.reg1 "a_sr" 13 8 0 U N
}
}
rout u_sdram_to_RGB_buffer_rd_sel__reg.sr_out []
{ C33R17.le_tile.le_guts.lbuf "a_sr" 15 16 0 U N
{ C33R17.le_tile.le_guts.lp3.reg1 "a_sr" 15 16 0 U N
}
{ C33R17.le_tile.le_guts.lp3.reg0 "a_sr" 15 16 0 U N
}
{ C33R17.le_tile.le_guts.lp2.reg1 "a_sr" 15 16 0 U N
}
{ C33R17.le_tile.le_guts.lp2.reg0 "a_sr" 15 16 0 U N
}
{ C33R17.le_tile.le_guts.lp1.reg1 "a_sr" 15 16 0 U N
}
{ C33R17.le_tile.le_guts.lp1.reg0 "a_sr" 15 16 0 U N
}
{ C33R17.le_tile.le_guts.lp0.reg1 "a_sr" 15 16 0 U N
}
{ C33R17.le_tile.le_guts.lp0.reg0 "a_sr" 15 16 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sh0 []
{ C23R12.le_tile.le_guts.lbuf "sh [0]" 10 11 0 U N
{ C23R12.le_tile.le_guts.lp0.reg0 "shift" 10 11 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[1]_net []
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_q [1]" 14 16 0 U N
{ C31R17.emb_guts.mux_1_dx_4_ "in0" 14 16 0 U N
{ C31R17.emb_guts.mux_1_dx_4_ "out" 14 16 0.002 U N
{ C30R17_xbar_tile.xbar_0.oxbar "d [2]" 14 16 0.002 U N
{ C30R17_xbar_tile.xbar_0.oxbar "xy [23]" 14 16 144.742 U N
{ C32R18_xbar_tile.xbar_0.ixbar1 "i0 [9]" 15 17 144.742 U N
{ C32R18_xbar_tile.xbar_0.ixbar1 "z0 [1]" 15 17 231.174 U N
{ C32R21_xbar_tile.xbar_0.ixbar1 "i1 [11]" 15 20 231.174 U N
{ C32R21_xbar_tile.xbar_0.ixbar1 "z3 [1]" 15 20 408.428 U N
{ C33R21.le_tile.le_guts.lp1.mux_di0 "in1" 15 20 408.428 U N
{ C33R21.le_tile.le_guts.lp1.mux_di0 "out" 15 20 584.748 U N
{ C33R21.le_tile.le_guts.lp1.reg0 "di" 15 20 584.748 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[4].sclk_out []
{ C33R21.le_tile.le_guts.lbuf "sclk" 15 20 0 U N
{ C33R21.le_tile.le_guts.lp1.reg0 "sclk" 15 20 0 U N
}
{ C33R21.le_tile.le_guts.lp0.reg0 "sclk" 15 20 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [11]
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_11 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_db [11]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_other_1_beat_valid__reg.sr_out []
{ C45R13.le_tile.le_guts.lbuf "a_sr" 21 12 0 U N
{ C45R13.le_tile.le_guts.lp2.reg0 "a_sr" 21 12 0 U N
}
{ C45R13.le_tile.le_guts.lp1.reg0 "a_sr" 21 12 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[2]_net []
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_q [2]" 14 15 0 U N
{ C31R13.emb_guts.mux_4_qx_4_ "in0" 14 15 0 U N
{ C31R13.emb_guts.mux_4_qx_4_ "out" 14 15 0.002 U N
{ C30R16_xbar_tile.xbar_0.oxbar "d [3]" 14 15 0.002 U N
{ C30R16_xbar_tile.xbar_0.oxbar "xy [20]" 14 15 144.072 U N
{ C28R16_xbar_tile.xbar_0.ixbar3 "i3 [12]" 13 15 144.072 U N
{ C28R16_xbar_tile.xbar_0.ixbar3 "z4 [0]" 13 15 225.987 U N
{ C29R16.le_tile.le_guts.lp3.mux_di0 "in1" 13 15 225.987 U N
{ C29R16.le_tile.le_guts.lp3.mux_di0 "out" 13 15 402.307 U N
{ C29R16.le_tile.le_guts.lp3.reg0 "di" 13 15 402.307 U N
}
}
}
}
}
}
}
}
}
}
rout C17R16_ble2_out_to_mux []
{ C17R16.le_tile.le_guts.lp2.const_f5 "out" 7 15 0 U N
{ C17R16.le_tile.le_guts.lp2.mux_f5 "in1" 7 15 0 U N
}
}
rout ii0558|dx_net []
{ C35R16.le_tile.le_guts.lp3.lut0 "dx" 16 15 0 U N
{ C34R16_xbar_tile.xbar_0.oxbar "d [15]" 16 15 0 U N
{ C34R16_xbar_tile.xbar_0.oxbar "xy [16]" 16 15 151.18 U N
{ C34R16_xbar_tile.xbar_0.ixbar2 "i2 [6]" 16 15 151.18 U N
{ C34R16_xbar_tile.xbar_0.ixbar2 "z2 [0]" 16 15 235.601 U N
{ C35R16.le_tile.le_guts.lp0.lut41 "f2" 16 15 368.601 U N
}
}
}
}
{ C34R16_xbar_tile.xbar_0.oxbar "xy [14]" 16 15 151.18 U N
{ C34R16_xbar_tile.xbar_0.ixbar2 "i0 [7]" 16 15 151.18 U N
{ C34R16_xbar_tile.xbar_0.ixbar2 "z4 [3]" 16 15 232.475 U N
{ C35R16.le_tile.le_guts.lp1.muxf3_l41 "in1" 16 15 232.475 U N
{ C35R16.le_tile.le_guts.lp1.muxf3_l41 "out" 16 15 397.475 U N
{ C35R16.le_tile.le_guts.lp1.lut41 "f3" 16 15 397.475 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_v_valid_r__reg[0].sr_out []
{ C39R15.le_tile.le_guts.lbuf "a_sr" 18 14 0 U N
{ C39R15.le_tile.le_guts.lp2.reg1 "a_sr" 18 14 0 U N
}
{ C39R15.le_tile.le_guts.lp2.reg0 "a_sr" 18 14 0 U N
}
{ C39R15.le_tile.le_guts.lp1.reg1 "a_sr" 18 14 0 U N
}
{ C39R15.le_tile.le_guts.lp1.reg0 "a_sr" 18 14 0 U N
}
{ C39R15.le_tile.le_guts.lp0.reg1 "a_sr" 18 14 0 U N
}
{ C39R15.le_tile.le_guts.lp0.reg0 "a_sr" 18 14 0 U N
}
}
rout C39R10_ble1_out_to_muxdx []
{ C39R10.le_tile.le_guts.lp1.mux_f5 "out" 18 9 0 U N
{ C39R10.le_tile.le_guts.lp1.SC_mux_dx4_0 "sel" 18 9 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net []
{ C33R12.le_tile.le_guts.lp1.reg0 "qx" 15 11 0 U N
{ C32R12_xbar_tile.xbar_0.ixbar1 "i2 [12]" 15 11 0 U N
{ C32R12_xbar_tile.xbar_0.ixbar1 "z0 [2]" 15 11 87.07 U N
{ C30R12_xbar_tile.xbar_0.ixbar1 "i3 [7]" 14 11 87.07 U N
{ C30R12_xbar_tile.xbar_0.ixbar1 "z6 [3]" 14 11 256.619 U N
{ C30R12_xbar_tile.xbar_0.ixbar2 "i3 [7]" 14 11 256.619 U N
{ C30R12_xbar_tile.xbar_0.ixbar2 "z1 [1]" 14 11 478.379 U N
{ C30R13_xbar_tile.xbar_0.ixbar2 "i1 [6]" 14 12 478.379 U N
{ C30R13_xbar_tile.xbar_0.ixbar2 "z0 [3]" 14 12 647.801 U N
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_7 "in1" 14 12 780.801 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_15 "in1" 14 12 780.801 U N
}
}
}
}
{ C30R12_xbar_tile.xbar_0.ixbar2 "z0 [0]" 14 11 478.379 U N
{ C30R20_xbar_tile.xbar_0.ixbar2 "i1 [10]" 14 19 478.379 U N
{ C30R20_xbar_tile.xbar_0.ixbar2 "z0 [3]" 14 19 711.594 U N
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_7 "in1" 14 19 844.594 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_15 "in1" 14 19 844.594 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net []
{ C25R14.le_tile.le_guts.lp0.reg1 "qx" 11 13 0 U N
{ C24R14_xbar_tile.xbar_0.ixbar0 "i3 [7]" 11 13 0 U N
{ C24R14_xbar_tile.xbar_0.ixbar0 "z0 [1]" 11 13 87.07 U N
{ C24R17_xbar_tile.xbar_0.ixbar0 "i1 [11]" 11 16 87.07 U N
{ C24R17_xbar_tile.xbar_0.ixbar0 "z7 [3]" 11 16 264.325 U N
{ C24R17_xbar_tile.xbar_0.ixbar2 "i1 [12]" 11 16 264.325 U N
{ C24R17_xbar_tile.xbar_0.ixbar2 "z3 [1]" 11 16 481.685 U N
{ C30R17_xbar_tile.xbar_0.ixbar2 "i0 [9]" 14 16 481.685 U N
{ C30R17_xbar_tile.xbar_0.ixbar2 "z3 [0]" 14 16 706.019 U N
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_9 "in1" 14 16 839.019 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_1 "in1" 14 16 839.019 U N
}
}
{ C30R17_xbar_tile.xbar_0.ixbar2 "z2 [2]" 14 16 706.019 U N
{ C30R16_xbar_tile.xbar_0.ixbar2 "i2 [9]" 14 15 706.019 U N
{ C30R16_xbar_tile.xbar_0.ixbar2 "z3 [0]" 14 15 875.44 U N
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_9 "in1" 14 15 1008.44 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_1 "in1" 14 15 1008.44 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_addr_rd__reg[4].sclk_out []
{ C29R16.le_tile.le_guts.lbuf "sclk" 13 15 0 U N
{ C29R16.le_tile.le_guts.lp3.reg0 "sclk" 13 15 0 U N
}
{ C29R16.le_tile.le_guts.lp2.reg0 "sclk" 13 15 0 U N
}
{ C29R16.le_tile.le_guts.lp1.reg0 "sclk" 13 15 0 U N
}
{ C29R16.le_tile.le_guts.lp0.reg1 "sclk" 13 15 0 U N
}
{ C29R16.le_tile.le_guts.lp0.reg0 "sclk" 13 15 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]|qx_net []
{ C47R4.le_tile.le_guts.lp0.reg0 "qx" 22 3 0 U N
{ C46R4_xbar_tile.xbar_0.oxbar "d [1]" 22 3 0 U N
{ C46R4_xbar_tile.xbar_0.oxbar "xy [0]" 22 3 151.14 U N
{ C46R4_xbar_tile.xbar_0.ixbar0 "i1 [13]" 22 3 151.14 U N
{ C46R4_xbar_tile.xbar_0.ixbar0 "z1 [2]" 22 3 235.561 U N
{ C47R4.le_tile.le_guts.lp0.mux_di0 "in1" 22 3 235.561 U N
{ C47R4.le_tile.le_guts.lp0.mux_di0 "out" 22 3 411.881 U N
{ C47R4.le_tile.le_guts.lp0.reg0 "di" 22 3 411.881 U N
}
}
}
}
}
}
}
{ C46R4_xbar_tile.xbar_0.ixbar0 "i3 [6]" 22 3 0 U N
{ C46R4_xbar_tile.xbar_0.ixbar0 "z1 [0]" 22 3 94.14 U N
{ C46R12_xbar_tile.xbar_0.ixbar0 "i2 [14]" 22 11 94.14 U N
{ C46R12_xbar_tile.xbar_0.ixbar0 "z3 [1]" 22 11 327.355 U N
{ C52R12.xbar_tile.xbar_0.ixbar0 "i0 [9]" 25 11 327.355 U N
{ C52R12.xbar_tile.xbar_0.ixbar0 "z1 [0]" 25 11 551.466 U N
{ C52R20.xbar_tile.xbar_0.ixbar0 "i2 [14]" 25 19 551.466 U N
{ C52R20.xbar_tile.xbar_0.ixbar0 "z7 [3]" 25 19 784.681 U N
{ C52R20.xbar_tile.xbar_0.ixbar2 "i1 [12]" 25 19 784.681 U N
{ C52R20.xbar_tile.xbar_0.ixbar2 "z0 [0]" 25 19 1002.04 U N
{ C52R28.xbar_tile.xbar_0.ixbar2 "i1 [10]" 25 27 1002.04 U N
{ C52R28.xbar_tile.xbar_0.ixbar2 "z3 [0]" 25 27 1235.26 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [6]" 25 27 1368.26 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [2]
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_2 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_db [2]" 14 12 0 U N
}
}
rout ii0669|dx_net []
{ C39R14.le_tile.le_guts.lp2.lut0 "dx" 18 13 0 U N
{ C39R14.le_tile.le_guts.lp2.mux_di0 "in2" 18 13 0 U N
{ C39R14.le_tile.le_guts.lp2.mux_di0 "out" 18 13 60.2 U N
{ C39R14.le_tile.le_guts.lp2.reg0 "di" 18 13 60.2 U N
}
}
}
}
rout ii0670|dx_net []
{ C37R9.le_tile.le_guts.lp0.lut0 "dx" 17 8 0 U N
{ C36R9_xbar_tile.xbar_0.oxbar "d [0]" 17 8 0 U N
{ C36R9_xbar_tile.xbar_0.oxbar "xy [17]" 17 8 144.2 U N
{ C38R10_xbar_tile.xbar_0.ixbar0 "i3 [9]" 18 9 144.2 U N
{ C38R10_xbar_tile.xbar_0.ixbar0 "z4 [0]" 18 9 230.385 U N
{ C39R10.le_tile.le_guts.lp0.muxf3_l0 "in0" 18 9 230.385 U N
{ C39R10.le_tile.le_guts.lp0.muxf3_l0 "out" 18 9 394.705 U N
{ C39R10.le_tile.le_guts.lp0.lut0 "f3" 18 9 394.705 U N
}
}
}
}
}
}
}
}
rout u_colorgen_v_cnt__reg[9].sclk_out []
{ C13R16.le_tile.le_guts.lbuf "sclk" 5 15 0 U N
{ C13R16.le_tile.le_guts.lp3.reg1 "sclk" 5 15 0 U N
}
{ C13R16.le_tile.le_guts.lp2.reg0 "sclk" 5 15 0 U N
}
{ C13R16.le_tile.le_guts.lp0.reg1 "sclk" 5 15 0 U N
}
{ C13R16.le_tile.le_guts.lp0.reg0 "sclk" 5 15 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[2]|qx_net []
{ C33R17.le_tile.le_guts.lp1.reg1 "qx" 15 16 0 U N
{ C32R17_xbar_tile.xbar_0.oxbar "d [8]" 15 16 0 U N
{ C32R17_xbar_tile.xbar_0.oxbar "xy [21]" 15 16 144.07 U N
{ C30R18_xbar_tile.xbar_0.ixbar1 "i0 [6]" 14 17 144.07 U N
{ C30R18_xbar_tile.xbar_0.ixbar1 "z0 [2]" 14 17 230.187 U N
{ C28R18_xbar_tile.xbar_0.ixbar1 "i3 [7]" 13 17 230.187 U N
{ C28R18_xbar_tile.xbar_0.ixbar1 "z5 [3]" 13 17 450.958 U N
{ C29R18.le_tile.le_guts.lp2.lut0 "f1" 13 17 583.958 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].sclk_out []
{ C27R12.le_tile.le_guts.lbuf "sclk" 12 11 0 U N
{ C27R12.le_tile.le_guts.lp2.reg0 "sclk" 12 11 0 U N
}
{ C27R12.le_tile.le_guts.lp1.reg0 "sclk" 12 11 0 U N
}
{ C27R12.le_tile.le_guts.lp0.reg1 "sclk" 12 11 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[14].sh0 []
{ C35R31.le_tile.le_guts.lbuf "sh [0]" 16 30 0 U N
{ C35R31.le_tile.le_guts.lp0.reg0 "shift" 16 30 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [12]
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_12 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_db [12]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].sh0 []
{ C25R11.le_tile.le_guts.lbuf "sh [0]" 11 10 0 U N
{ C25R11.le_tile.le_guts.lp2.reg0 "shift" 11 10 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sr_out []
{ C39R14.le_tile.le_guts.lbuf "a_sr" 18 13 0 U N
{ C39R14.le_tile.le_guts.lp2.reg0 "a_sr" 18 13 0 U N
}
{ C39R14.le_tile.le_guts.lp1.reg1 "a_sr" 18 13 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sr_out []
{ C29R11.le_tile.le_guts.lbuf "a_sr" 13 10 0 U N
{ C29R11.le_tile.le_guts.lp3.reg0 "a_sr" 13 10 0 U N
}
{ C29R11.le_tile.le_guts.lp2.reg0 "a_sr" 13 10 0 U N
}
}
rout u_sdram_to_RGB_bmp_fig_chg__reg[1]|qx_net []
{ C39R21.le_tile.le_guts.lp2.reg0 "qx" 18 20 0 U N
{ C38R21_xbar_tile.xbar_0.oxbar "d [11]" 18 20 0 U N
{ C38R21_xbar_tile.xbar_0.oxbar "xy [2]" 18 20 144.07 U N
{ C38R21_xbar_tile.xbar_0.ixbar0 "i0 [7]" 18 20 144.07 U N
{ C38R21_xbar_tile.xbar_0.ixbar0 "z7 [0]" 18 20 225.465 U N
{ C39R21.le_tile.le_guts.lp0.lut0 "f0" 18 20 358.465 U N
}
}
}
}
}
}
rout ii0516|dx_net []
{ C37R23.le_tile.le_guts.lp1.lut0 "dx" 17 22 0 U N
{ C36R23_xbar_tile.xbar_0.oxbar "d [5]" 17 22 0 U N
{ C36R23_xbar_tile.xbar_0.oxbar "xy [0]" 17 22 144.2 U N
{ C36R23_xbar_tile.xbar_0.ixbar0 "i1 [13]" 17 22 144.2 U N
{ C36R23_xbar_tile.xbar_0.ixbar0 "z1 [2]" 17 22 228.621 U N
{ C37R23.le_tile.le_guts.lp0.mux_di0 "in1" 17 22 228.621 U N
{ C37R23.le_tile.le_guts.lp0.mux_di0 "out" 17 22 404.941 U N
{ C37R23.le_tile.le_guts.lp0.reg0 "di" 17 22 404.941 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].sclk_out []
{ C35R8.le_tile.le_guts.lbuf "sclk" 16 7 0 U N
{ C35R8.le_tile.le_guts.lp0.reg0 "sclk" 16 7 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [3]
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_3 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_db [3]" 14 12 0 U N
}
}
rout rstn_final__reg.sh0 []
{ C39R18.le_tile.le_guts.lbuf "sh [0]" 18 17 0 U N
{ C39R18.le_tile.le_guts.lp0.reg0 "shift" 18 17 0 U N
}
}
rout u_lvds_pll_u0|clkout1_net []
{ C53R48.gclk_ctrl_c1r2.pll "clkout1" 9 32 0 U N
{ C53R48.gclk_ctrl_c1r2.gco0_in_mux_0 "in1" 25 47 0 U N
{ C53R48.gclk_ctrl_c1r2.gco0_in_mux_0 "out" 19 32 153.001 U N
{ C53R48.gclk_ctrl_c1r2.gco0_mux "in0" 25 47 153.001 U N
{ C53R48.gclk_ctrl_c1r2.gco0_mux "out" 19 32 289.002 U N
{ C35R49.u0_bank11_mux.u0_bank11.u369.u0_io_geclk_mux.SC_mux_3 "in0" 16 47 289.002 U N
{ C35R49.u0_bank11_mux.u0_bank11.u369.u0_io_geclk_mux.SC_mux_3 "out" 16 47 289.004 U N
{ C35R49.io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS "geclk" 16 47 289.004 U N
}
}
}
{ C31R49.u0_bank11_mux.u0_bank11.u379.u0_io_geclk_mux.SC_mux_3 "in0" 14 47 289.002 U N
{ C31R49.u0_bank11_mux.u0_bank11.u379.u0_io_geclk_mux.SC_mux_3 "out" 14 47 289.004 U N
{ C31R49.io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS "geclk" 14 47 289.004 U N
}
}
}
{ C27R49.u0_bank11_mux.u0_bank11.u389.u0_io_geclk_mux.SC_mux_3 "in0" 12 47 289.002 U N
{ C27R49.u0_bank11_mux.u0_bank11.u389.u0_io_geclk_mux.SC_mux_3 "out" 12 47 289.004 U N
{ C27R49.io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS "geclk" 12 47 289.004 U N
}
}
}
{ C25R49.u0_bank11_mux.u0_bank11.u395.u0_io_geclk_mux.SC_mux_3 "in0" 11 47 289.002 U N
{ C25R49.u0_bank11_mux.u0_bank11.u395.u0_io_geclk_mux.SC_mux_3 "out" 11 47 289.004 U N
{ C25R49.io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS "geclk" 11 47 289.004 U N
}
}
}
{ C25R49.u0_bank11_mux.u0_bank11.u393.u0_io_geclk_mux.SC_mux_3 "in0" 11 47 289.002 U N
{ C25R49.u0_bank11_mux.u0_bank11.u393.u0_io_geclk_mux.SC_mux_3 "out" 11 47 289.004 U N
{ C25R49.io_top.u0_bank11_mux.u0_bank11.u393.u0_M7A_IO_LVDS "geclk" 11 47 289.004 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[0]|qx_net []
{ C33R19.le_tile.le_guts.lp1.reg0 "qx" 15 18 0 U N
{ C32R19_xbar_tile.xbar_0.oxbar "d [6]" 15 18 0 U N
{ C32R19_xbar_tile.xbar_0.oxbar "xy [11]" 15 18 144.07 U N
{ C34R18_xbar_tile.xbar_0.ixbar3 "i0 [3]" 16 17 144.07 U N
{ C34R18_xbar_tile.xbar_0.ixbar3 "z0 [1]" 16 17 230.187 U N
{ C34R21_xbar_tile.xbar_0.ixbar3 "i1 [11]" 16 20 230.187 U N
{ C34R21_xbar_tile.xbar_0.ixbar3 "z5 [3]" 16 20 407.442 U N
{ C35R21.le_tile.le_guts.lp0.lut0 "f1" 16 20 540.442 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[11].sh0 []
{ C29R31.le_tile.le_guts.lbuf "sh [0]" 13 30 0 U N
{ C29R31.le_tile.le_guts.lp0.reg0 "shift" 13 30 0 U N
}
}
rout C37R13_mux0_ble2_out_0 []
{ C37R13.le_tile.le_guts.lp2.SC_mux_dx4_0 "out" 17 12 0 U N
{ C37R13.le_tile.le_guts.lp3.muxf3_l0 "in1" 17 12 0 U N
{ C37R13.le_tile.le_guts.lp3.muxf3_l0 "out" 17 12 143.18 U N
{ C37R13.le_tile.le_guts.lp3.lut0 "f3" 17 12 143.18 U N
}
}
}
{ C36R13_xbar_tile.xbar_0.oxbar "d [12]" 17 12 0 U N
{ C36R13_xbar_tile.xbar_0.oxbar "xy [6]" 17 12 157.94 U N
{ C36R13_xbar_tile.xbar_0.ixbar1 "i1 [9]" 17 12 157.94 U N
{ C36R13_xbar_tile.xbar_0.ixbar1 "z2 [1]" 17 12 242.361 U N
{ C36R11_xbar_tile.xbar_0.ixbar1 "i2 [8]" 17 10 242.361 U N
{ C36R11_xbar_tile.xbar_0.ixbar1 "z1 [2]" 17 10 411.616 U N
{ C37R11.le_tile.le_guts.lp1.muxf3_l0 "in0" 17 10 411.616 U N
{ C37R11.le_tile.le_guts.lp1.muxf3_l0 "out" 17 10 575.936 U N
{ C37R11.le_tile.le_guts.lp1.lut0 "f3" 17 10 575.936 U N
}
}
}
}
}
}
}
}
{ C36R13_xbar_tile.xbar_0.oxbar "xy [0]" 17 12 157.94 U N
{ C36R12_xbar_tile.xbar_0.ixbar1 "i2 [7]" 17 11 157.94 U N
{ C36R12_xbar_tile.xbar_0.ixbar1 "z1 [2]" 17 11 242.775 U N
{ C36R12_xbar_tile.xbar_0.ixbar0 "i3 [12]" 17 11 242.775 U N
{ C36R12_xbar_tile.xbar_0.ixbar0 "z6 [0]" 17 11 460.135 U N
{ C37R12.le_tile.le_guts.lp2.muxf2_l0 "in0" 17 11 460.135 U N
{ C37R12.le_tile.le_guts.lp2.muxf2_l0 "out" 17 11 622.135 U N
{ C37R12.le_tile.le_guts.lp2.lut0 "f2" 17 11 622.135 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_addr_rd__reg[7].sr_out []
{ C27R17.le_tile.le_guts.lbuf "a_sr" 12 16 0 U N
{ C27R17.le_tile.le_guts.lp2.reg0 "a_sr" 12 16 0 U N
}
{ C27R17.le_tile.le_guts.lp1.reg0 "a_sr" 12 16 0 U N
}
{ C27R17.le_tile.le_guts.lp0.reg0 "a_sr" 12 16 0 U N
}
}
rout C27R16_ble2_out_to_muxdx []
{ C27R16.le_tile.le_guts.lp2.mux_f5 "out" 12 15 0 U N
{ C27R16.le_tile.le_guts.lp2.SC_mux_dx4_0 "sel" 12 15 0 U N
}
}
rout ii0627|dx_net []
{ C35R11.le_tile.le_guts.lp0.lut40 "dx" 16 10 0 U N
{ C35R11.le_tile.le_guts.lp0.SC_mux_dx4_0 "in0" 16 10 0 U N
}
}
rout u_sdram_to_RGB_display_period_align__reg|qx_net []
{ C45R14.le_tile.le_guts.lp2.reg0 "qx" 21 13 0 U N
{ C44R14_xbar_tile.xbar_0.oxbar "d [11]" 21 13 0 U N
{ C44R14_xbar_tile.xbar_0.oxbar "xy [8]" 21 13 165.28 U N
{ C44R15_xbar_tile.xbar_0.ixbar0 "i1 [9]" 21 14 165.28 U N
{ C44R15_xbar_tile.xbar_0.ixbar0 "z6 [0]" 21 14 250.115 U N
{ C45R15.le_tile.le_guts.lp2.muxf2_l0 "in0" 21 14 250.115 U N
{ C45R15.le_tile.le_guts.lp2.muxf2_l0 "out" 21 14 412.115 U N
{ C45R15.le_tile.le_guts.lp2.lut0 "f2" 21 14 412.115 U N
}
}
}
}
}
}
{ C44R14_xbar_tile.xbar_0.oxbar "xy [21]" 21 13 165.28 U N
{ C42R15_xbar_tile.xbar_0.ixbar1 "i0 [6]" 20 14 165.28 U N
{ C42R15_xbar_tile.xbar_0.ixbar1 "z0 [2]" 20 14 251.397 U N
{ C38R15_xbar_tile.xbar_0.ixbar1 "i3 [2]" 18 14 251.397 U N
{ C38R15_xbar_tile.xbar_0.ixbar1 "z1 [2]" 18 14 420.823 U N
{ C39R15.le_tile.le_guts.lp1.muxf3_l0 "in0" 18 14 420.823 U N
{ C39R15.le_tile.le_guts.lp1.muxf3_l0 "out" 18 14 585.143 U N
{ C39R15.le_tile.le_guts.lp1.lut0 "f3" 18 14 585.143 U N
}
}
}
}
}
}
}
}
{ C44R14_xbar_tile.xbar_0.oxbar "xy [20]" 21 13 165.28 U N
{ C44R14_xbar_tile.xbar_0.ixbar3 "i3 [9]" 21 13 165.28 U N
{ C44R14_xbar_tile.xbar_0.ixbar3 "z6 [0]" 21 13 246.575 U N
{ C45R14.le_tile.le_guts.lp1.muxf2_l0 "in0" 21 13 246.575 U N
{ C45R14.le_tile.le_guts.lp1.muxf2_l0 "out" 21 13 408.575 U N
{ C45R14.le_tile.le_guts.lp1.lut0 "f2" 21 13 408.575 U N
}
}
}
}
}
}
{ C44R14_xbar_tile.xbar_0.oxbar "xy [13]" 21 13 165.28 U N
{ C42R15_xbar_tile.xbar_0.ixbar0 "i2 [6]" 20 14 165.28 U N
{ C42R15_xbar_tile.xbar_0.ixbar0 "z4 [1]" 20 14 251.397 U N
{ C38R15_xbar_tile.xbar_0.ixbar0 "i3 [0]" 18 14 251.397 U N
{ C38R15_xbar_tile.xbar_0.ixbar0 "z7 [3]" 18 14 419.946 U N
{ C38R15_xbar_tile.xbar_0.ixbar2 "i1 [12]" 18 14 419.946 U N
{ C38R15_xbar_tile.xbar_0.ixbar2 "z6 [0]" 18 14 637.306 U N
{ C39R15.le_tile.le_guts.lp0.muxf2_l0 "in0" 18 14 637.306 U N
{ C39R15.le_tile.le_guts.lp0.muxf2_l0 "out" 18 14 799.306 U N
{ C39R15.le_tile.le_guts.lp0.lut0 "f2" 18 14 799.306 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout C35R9_mux0_ble1_out_0 []
{ C35R9.le_tile.le_guts.lp1.SC_mux_dx4_0 "out" 16 8 0 U N
{ C35R9.le_tile.le_guts.lp2.muxf3_l0 "in1" 16 8 0 U N
{ C35R9.le_tile.le_guts.lp2.muxf3_l0 "out" 16 8 143.18 U N
{ C35R9.le_tile.le_guts.lp2.lut0 "f3" 16 8 143.18 U N
}
}
}
{ C34R9_xbar_tile.xbar_0.oxbar "d [7]" 16 8 0 U N
{ C34R9_xbar_tile.xbar_0.oxbar "xy [5]" 16 8 151.18 U N
{ C36R8_xbar_tile.xbar_0.ixbar2 "i3 [3]" 17 7 151.18 U N
{ C36R8_xbar_tile.xbar_0.ixbar2 "z6 [0]" 17 7 237.297 U N
{ C37R8.le_tile.le_guts.lp0.muxf2_l0 "in0" 17 7 237.297 U N
{ C37R8.le_tile.le_guts.lp0.muxf2_l0 "out" 17 7 399.297 U N
{ C37R8.le_tile.le_guts.lp0.lut0 "f2" 17 7 399.297 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [13]
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_13 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_db [13]" 14 16 0 U N
}
}
rout C37R16_ble0_out_to_mux []
{ C37R16.le_tile.le_guts.lp0.const_f5 "out" 17 15 0 U N
{ C37R16.le_tile.le_guts.lp0.mux_f5 "in1" 17 15 0 U N
}
}
rout ii0738|dx_net []
{ C35R14.le_tile.le_guts.lp0.lut0 "dx" 16 13 0 U N
{ C34R14_xbar_tile.xbar_0.ixbar0 "i3 [3]" 16 13 0 U N
{ C34R14_xbar_tile.xbar_0.ixbar0 "z6 [2]" 16 13 87.2 U N
{ C28R14_xbar_tile.xbar_0.ixbar0 "i3 [15]" 13 13 87.2 U N
{ C28R14_xbar_tile.xbar_0.ixbar0 "z3 [2]" 13 13 276.965 U N
{ C28R12_xbar_tile.xbar_0.ixbar0 "i1 [15]" 13 11 276.965 U N
{ C28R12_xbar_tile.xbar_0.ixbar0 "z6 [3]" 13 11 445.386 U N
{ C28R12_xbar_tile.xbar_0.ixbar1 "i2 [6]" 13 11 445.386 U N
{ C28R12_xbar_tile.xbar_0.ixbar1 "z3 [1]" 13 11 662.746 U N
{ C29R12.le_tile.le_guts.lp1.mux_di0 "in1" 13 11 662.746 U N
{ C29R12.le_tile.le_guts.lp1.mux_di0 "out" 13 11 839.066 U N
{ C29R12.le_tile.le_guts.lp1.reg0 "di" 13 11 839.066 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[9]|qx_net []
{ C37R14.le_tile.le_guts.lp3.reg0 "qx" 17 13 0 U N
{ C36R14_xbar_tile.xbar_0.oxbar "d [16]" 17 13 0 U N
{ C36R14_xbar_tile.xbar_0.oxbar "xy [21]" 17 13 144.07 U N
{ C34R14_xbar_tile.xbar_0.ixbar3 "i2 [13]" 16 13 144.07 U N
{ C34R14_xbar_tile.xbar_0.ixbar3 "z5 [3]" 16 13 229.635 U N
{ C35R14.le_tile.le_guts.lp0.lut0 "f1" 16 13 362.635 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[22]|qx_net []
{ C37R21.le_tile.le_guts.lp0.reg0 "qx" 17 20 0 U N
{ C36R21_xbar_tile.xbar_0.ixbar0 "i3 [6]" 17 20 0 U N
{ C36R21_xbar_tile.xbar_0.ixbar0 "z2 [3]" 17 20 87.07 U N
{ C36R17_xbar_tile.xbar_0.ixbar0 "i2 [10]" 17 16 87.07 U N
{ C36R17_xbar_tile.xbar_0.ixbar0 "z2 [2]" 17 16 315.329 U N
{ C36R14_xbar_tile.xbar_0.ixbar0 "i1 [0]" 17 13 315.329 U N
{ C36R14_xbar_tile.xbar_0.ixbar0 "z0 [2]" 17 13 492.82 U N
{ C37R14.le_tile.le_guts.lp0.lut41 "f0" 17 13 625.82 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [4]
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_4 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_db [4]" 14 12 0 U N
}
}
rout ii0464|dx_net []
{ C19R16.le_tile.le_guts.lp1.lut0 "dx" 8 15 0 U N
{ C18R16_xbar_tile.xbar_0.oxbar "d [5]" 8 15 0 U N
{ C18R16_xbar_tile.xbar_0.oxbar "xy [2]" 8 15 144.2 U N
{ C18R16_xbar_tile.xbar_0.ixbar0 "i0 [7]" 8 15 144.2 U N
{ C18R16_xbar_tile.xbar_0.ixbar0 "z1 [2]" 8 15 225.595 U N
{ C19R16.le_tile.le_guts.lp0.mux_di0 "in1" 8 15 225.595 U N
{ C19R16.le_tile.le_guts.lp0.mux_di0 "out" 8 15 401.915 U N
{ C19R16.le_tile.le_guts.lp0.reg0 "di" 8 15 401.915 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_addr_cnt__reg[3].sr_out []
{ C39R16.le_tile.le_guts.lbuf "a_sr" 18 15 0 U N
{ C39R16.le_tile.le_guts.lp3.reg0 "a_sr" 18 15 0 U N
}
{ C39R16.le_tile.le_guts.lp2.reg0 "a_sr" 18 15 0 U N
}
{ C39R16.le_tile.le_guts.lp1.reg0 "a_sr" 18 15 0 U N
}
{ C39R16.le_tile.le_guts.lp0.reg0 "a_sr" 18 15 0 U N
}
}
rout u_sdram_to_RGB_bmp_fig_cnt__reg[3].sh0 []
{ C37R23.le_tile.le_guts.lbuf "sh [0]" 17 22 0 U N
{ C37R23.le_tile.le_guts.lp2.reg0 "shift" 17 22 0 U N
}
}
rout u_sdram_to_RGB_dma_start_xfer__reg.sh0 []
{ C35R11.le_tile.le_guts.lbuf "sh [0]" 16 10 0 U N
{ C35R11.le_tile.le_guts.lp2.reg0 "shift" 16 10 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[3].sh0 []
{ C35R32.le_tile.le_guts.lbuf "sh [0]" 16 31 0 U N
{ C35R32.le_tile.le_guts.lp0.reg0 "shift" 16 31 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]|qx_net []
{ C37R15.le_tile.le_guts.lp3.reg0 "qx" 17 14 0 U N
{ C36R15_xbar_tile.xbar_0.oxbar "d [16]" 17 14 0 U N
{ C36R15_xbar_tile.xbar_0.oxbar "xy [10]" 17 14 144.07 U N
{ C36R14_xbar_tile.xbar_0.ixbar3 "i2 [7]" 17 13 144.07 U N
{ C36R14_xbar_tile.xbar_0.ixbar3 "z3 [3]" 17 13 228.905 U N
{ C36R10_xbar_tile.xbar_0.ixbar3 "i1 [14]" 17 9 228.905 U N
{ C36R10_xbar_tile.xbar_0.ixbar3 "z5 [1]" 17 9 457.163 U N
{ C38R10_xbar_tile.xbar_0.ixbar3 "i0 [2]" 18 9 457.163 U N
{ C38R10_xbar_tile.xbar_0.ixbar3 "z6 [0]" 18 9 638.932 U N
{ C39R10.le_tile.le_guts.lp1.muxf2_l0 "in0" 18 9 638.932 U N
{ C39R10.le_tile.le_guts.lp1.muxf2_l0 "out" 18 9 800.932 U N
{ C39R10.le_tile.le_guts.lp1.lut0 "f2" 18 9 800.932 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [0]
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_0 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_db [0]" 14 12 0 U N
}
}
rout C35R16_ble3_out_to_muxdx []
{ C35R16.le_tile.le_guts.lp3.mux_f5 "out" 16 15 0 U N
{ C35R16.le_tile.le_guts.lp3.SC_mux_dx4_1 "sel" 16 15 0 U N
}
}
rout ii0575|dx_net []
{ C29R18.le_tile.le_guts.lp0.lut0 "dx" 13 17 0 U N
{ C28R18_xbar_tile.xbar_0.ixbar0 "i3 [3]" 13 17 0 U N
{ C28R18_xbar_tile.xbar_0.ixbar0 "z0 [0]" 13 17 87.2 U N
{ C28R26_xbar_tile.xbar_0.ixbar0 "i1 [10]" 13 25 87.2 U N
{ C28R26_xbar_tile.xbar_0.ixbar0 "z0 [0]" 13 25 320.415 U N
{ C28R30_xbar_tile.xbar_0.ixbar0 "i2 [1]" 13 29 320.415 U N
{ C28R30_xbar_tile.xbar_0.ixbar0 "z2 [1]" 13 29 548.217 U N
{ C28R30_xbar_tile.xbar_0.ixbar3 "i3 [3]" 13 29 548.217 U N
{ C28R30_xbar_tile.xbar_0.ixbar3 "z4 [0]" 13 29 765.577 U N
{ C29R30.le_tile.le_guts.lp3.mux_di0 "in1" 13 29 765.577 U N
{ C29R30.le_tile.le_guts.lp3.mux_di0 "out" 13 29 941.897 U N
{ C29R30.le_tile.le_guts.lp3.reg0 "di" 13 29 941.897 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[14].sr_out []
{ C35R31.le_tile.le_guts.lbuf "a_sr" 16 30 0 U N
{ C35R31.le_tile.le_guts.lp0.reg0 "a_sr" 16 30 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].sr_out []
{ C25R11.le_tile.le_guts.lbuf "a_sr" 11 10 0 U N
{ C25R11.le_tile.le_guts.lp2.reg0 "a_sr" 11 10 0 U N
}
{ C25R11.le_tile.le_guts.lp0.reg0 "a_sr" 11 10 0 U N
}
}
rout C39R10_ble0_out_to_muxdx []
{ C39R10.le_tile.le_guts.lp0.mux_f5 "out" 18 9 0 U N
{ C39R10.le_tile.le_guts.lp0.SC_mux_dx4_1 "sel" 18 9 0 U N
}
{ C39R10.le_tile.le_guts.lp0.SC_mux_dx4_0 "sel" 18 9 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [14]
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_14 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_db [14]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_addr_cnt__reg[7]|qx_net []
{ C37R19.le_tile.le_guts.lp1.reg0 "qx" 17 18 0 U N
{ C36R19_xbar_tile.xbar_0.oxbar "d [6]" 17 18 0 U N
{ C36R19_xbar_tile.xbar_0.oxbar "xy [2]" 17 18 165.28 U N
{ C36R19_xbar_tile.xbar_0.ixbar0 "i0 [7]" 17 18 165.28 U N
{ C36R19_xbar_tile.xbar_0.ixbar0 "z5 [3]" 17 18 246.675 U N
{ C37R19.le_tile.le_guts.lp1.lut0 "f1" 17 18 379.675 U N
}
}
}
}
{ C36R19_xbar_tile.xbar_0.oxbar "xy [16]" 17 18 165.28 U N
{ C36R20_xbar_tile.xbar_0.ixbar1 "i1 [13]" 17 19 165.28 U N
{ C36R20_xbar_tile.xbar_0.ixbar1 "z1 [2]" 17 19 250.115 U N
{ C37R20.le_tile.le_guts.lp1.muxf3_l0 "in0" 17 19 250.115 U N
{ C37R20.le_tile.le_guts.lp1.muxf3_l0 "out" 17 19 414.435 U N
{ C37R20.le_tile.le_guts.lp1.lut0 "f3" 17 19 414.435 U N
}
}
}
}
}
}
{ C36R19_xbar_tile.xbar_0.oxbar "xy [14]" 17 18 165.28 U N
{ C36R19_xbar_tile.xbar_0.ixbar2 "i0 [7]" 17 18 165.28 U N
{ C36R19_xbar_tile.xbar_0.ixbar2 "z6 [0]" 17 18 246.675 U N
{ C37R19.le_tile.le_guts.lp0.muxf2_l0 "in0" 17 18 246.675 U N
{ C37R19.le_tile.le_guts.lp0.muxf2_l0 "out" 17 18 408.675 U N
{ C37R19.le_tile.le_guts.lp0.lut0 "f2" 17 18 408.675 U N
}
}
}
}
}
}
}
{ C36R19_xbar_tile.xbar_0.ixbar1 "i2 [12]" 17 18 0 U N
{ C36R19_xbar_tile.xbar_0.ixbar1 "z0 [1]" 17 18 108.28 U N
{ C36R21_xbar_tile.xbar_0.ixbar1 "i2 [0]" 17 20 108.28 U N
{ C36R21_xbar_tile.xbar_0.ixbar1 "z7 [0]" 17 20 276.702 U N
{ C37R21.le_tile.le_guts.lp1.lut0 "f0" 17 20 409.702 U N
}
}
}
}
}
}
rout ii0686|dx_net []
{ C43R12.le_tile.le_guts.lp0.lut0 "dx" 20 11 0 U N
{ C43R12.le_tile.le_guts.lp0.mux_di0 "in2" 20 11 0 U N
{ C43R12.le_tile.le_guts.lp0.mux_di0 "out" 20 11 60.2 U N
{ C43R12.le_tile.le_guts.lp0.reg0 "di" 20 11 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|qx_net []
{ C27R9.le_tile.le_guts.lp0.reg0 "qx" 12 8 0 U N
{ C26R9_xbar_tile.xbar_0.oxbar "d [1]" 12 8 0 U N
{ C26R9_xbar_tile.xbar_0.oxbar "xy [3]" 12 8 172.35 U N
{ C28R8_xbar_tile.xbar_0.ixbar2 "i3 [2]" 13 7 172.35 U N
{ C28R8_xbar_tile.xbar_0.ixbar2 "z1 [0]" 13 7 258.781 U N
{ C28R16_xbar_tile.xbar_0.ixbar2 "i2 [14]" 13 15 258.781 U N
{ C28R16_xbar_tile.xbar_0.ixbar2 "z0 [0]" 13 15 496.347 U N
{ C28R24_xbar_tile.xbar_0.ixbar2 "i1 [10]" 13 23 496.347 U N
{ C28R24_xbar_tile.xbar_0.ixbar2 "z0 [0]" 13 23 729.562 U N
{ C28R32_xbar_tile.xbar_0.ixbar2 "i1 [10]" 13 31 729.562 U N
{ C28R32_xbar_tile.xbar_0.ixbar2 "z5 [2]" 13 31 962.777 U N
{ C44R32_xbar_tile.xbar_0.ixbar2 "i0 [1]" 21 31 962.777 U N
{ C44R32_xbar_tile.xbar_0.ixbar2 "z7 [1]" 21 31 1286.76 U N
{ C52R32.xbar_tile.xbar_0.ixbar2 "i0 [14]" 25 31 1286.76 U N
{ C52R32.xbar_tile.xbar_0.ixbar2 "z7 [3]" 25 31 1599.4 U N
{ C52R32.xbar_tile.xbar_0.ixbar0 "i2 [3]" 25 31 1599.4 U N
{ C52R32.xbar_tile.xbar_0.ixbar0 "z4 [3]" 25 31 1816.76 U N
{ C53R4.M7S_SOC "fp0_m_ahb_addr [3]" 25 31 1949.76 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C28R12_xbar_tile.xbar_0.ixbar2 "i1 [5]" 13 11 258.781 U N
{ C28R12_xbar_tile.xbar_0.ixbar2 "z1 [2]" 13 11 490.577 U N
{ C29R12.le_tile.le_guts.lp2.muxf3_l0 "in0" 13 11 490.577 U N
{ C29R12.le_tile.le_guts.lp2.muxf3_l0 "out" 13 11 654.897 U N
{ C29R12.le_tile.le_guts.lp2.lut0 "f3" 13 11 654.897 U N
}
}
}
}
}
}
}
}
{ C26R9_xbar_tile.xbar_0.oxbar "xy [21]" 12 8 172.35 U N
{ C24R9_xbar_tile.xbar_0.ixbar3 "i2 [13]" 11 8 172.35 U N
{ C24R9_xbar_tile.xbar_0.ixbar3 "z1 [0]" 11 8 258.764 U N
{ C24R13_xbar_tile.xbar_0.ixbar3 "i1 [5]" 11 12 258.764 U N
{ C24R13_xbar_tile.xbar_0.ixbar3 "z1 [2]" 11 12 486.566 U N
{ C24R13_xbar_tile.xbar_0.ixbar2 "i3 [8]" 11 12 486.566 U N
{ C24R13_xbar_tile.xbar_0.ixbar2 "z6 [0]" 11 12 703.926 U N
{ C25R13.le_tile.le_guts.lp0.muxf2_l0 "in0" 11 12 703.926 U N
{ C25R13.le_tile.le_guts.lp0.muxf2_l0 "out" 11 12 865.926 U N
{ C25R13.le_tile.le_guts.lp0.lut0 "f2" 11 12 865.926 U N
}
}
}
}
}
}
}
}
}
}
}
{ C26R9_xbar_tile.xbar_0.ixbar0 "i3 [6]" 12 8 0 U N
{ C26R9_xbar_tile.xbar_0.ixbar0 "z4 [0]" 12 8 115.35 U N
{ C27R9.le_tile.le_guts.lp0.muxf3_l0 "in0" 12 8 115.35 U N
{ C27R9.le_tile.le_guts.lp0.muxf3_l0 "out" 12 8 279.67 U N
{ C27R9.le_tile.le_guts.lp0.lut0 "f3" 12 8 279.67 U N
}
}
}
}
{ C26R9_xbar_tile.xbar_0.ixbar0 "z1 [0]" 12 8 115.35 U N
{ C26R13_xbar_tile.xbar_0.ixbar0 "i1 [5]" 12 12 115.35 U N
{ C26R13_xbar_tile.xbar_0.ixbar0 "z4 [0]" 12 12 343.152 U N
{ C27R13.le_tile.le_guts.lp0.muxf3_l0 "in0" 12 12 343.152 U N
{ C27R13.le_tile.le_guts.lp0.muxf3_l0 "out" 12 12 507.472 U N
{ C27R13.le_tile.le_guts.lp0.lut0 "f3" 12 12 507.472 U N
}
}
}
}
}
}
{ C26R9_xbar_tile.xbar_0.ixbar0 "z0 [0]" 12 8 115.35 U N
{ C26R13_xbar_tile.xbar_0.ixbar0 "i2 [1]" 12 12 115.35 U N
{ C26R13_xbar_tile.xbar_0.ixbar0 "z5 [3]" 12 12 343.152 U N
{ C27R13.le_tile.le_guts.lp1.lut0 "f1" 12 12 476.152 U N
}
}
}
}
}
}
rout ii0744|co_net []
{ C35R13.le_tile.le_guts.lp1.lut40 "co" 16 12 0 U N
{ C35R13.le_tile.le_guts.lp2.lut40 "ci" 16 12 0 U N
}
}
rout u_arm_u_soc|fp0_m_ahb_ready_net []
{ C53R4.M7S_SOC "fp0_m_ahb_ready" 25 35 0 U N
{ C52R36.xbar_tile.xbar_0.oxbar "d [16]" 25 35 0 U N
{ C52R36.xbar_tile.xbar_0.oxbar "xy [7]" 25 35 144.07 U N
{ C50R36_xbar_tile.xbar_0.ixbar1 "i1 [12]" 24 35 144.07 U N
{ C50R36_xbar_tile.xbar_0.ixbar1 "z0 [2]" 24 35 229.448 U N
{ C44R36_xbar_tile.xbar_0.ixbar1 "i3 [6]" 21 35 229.448 U N
{ C44R36_xbar_tile.xbar_0.ixbar1 "z3 [3]" 21 35 458.198 U N
{ C44R28_xbar_tile.xbar_0.ixbar1 "i2 [5]" 21 27 458.198 U N
{ C44R28_xbar_tile.xbar_0.ixbar1 "z6 [1]" 21 27 691.906 U N
{ C28R28_xbar_tile.xbar_0.ixbar1 "i3 [14]" 13 27 691.906 U N
{ C28R28_xbar_tile.xbar_0.ixbar1 "z3 [3]" 13 27 1015.88 U N
{ C28R20_xbar_tile.xbar_0.ixbar1 "i2 [5]" 13 19 1015.88 U N
{ C28R20_xbar_tile.xbar_0.ixbar1 "z3 [3]" 13 19 1249.59 U N
{ C28R12_xbar_tile.xbar_0.ixbar1 "i2 [5]" 13 11 1249.59 U N
{ C28R12_xbar_tile.xbar_0.ixbar1 "z2 [1]" 13 11 1483.3 U N
{ C28R10_xbar_tile.xbar_0.ixbar1 "i2 [8]" 13 9 1483.3 U N
{ C28R10_xbar_tile.xbar_0.ixbar1 "z7 [2]" 13 9 1659.2 U N
{ C34R10_xbar_tile.xbar_0.ixbar1 "i0 [11]" 16 9 1659.2 U N
{ C34R10_xbar_tile.xbar_0.ixbar1 "z6 [3]" 16 9 1890.89 U N
{ C34R10_xbar_tile.xbar_0.ixbar2 "i3 [7]" 16 9 1890.89 U N
{ C34R10_xbar_tile.xbar_0.ixbar2 "z7 [3]" 16 9 2112.65 U N
{ C34R10_xbar_tile.xbar_0.ixbar0 "i2 [3]" 16 9 2112.65 U N
{ C34R10_xbar_tile.xbar_0.ixbar0 "z5 [3]" 16 9 2330.01 U N
{ C35R10.le_tile.le_guts.lp1.lut0 "f1" 16 9 2463.01 U N
}
}
}
}
{ C34R10_xbar_tile.xbar_0.ixbar2 "z7 [0]" 16 9 2112.65 U N
{ C35R10.le_tile.le_guts.lp2.lut0 "f0" 16 9 2245.65 U N
}
}
{ C34R10_xbar_tile.xbar_0.ixbar2 "z6 [3]" 16 9 2112.65 U N
{ C34R10_xbar_tile.xbar_0.ixbar3 "i1 [13]" 16 9 2112.65 U N
{ C34R10_xbar_tile.xbar_0.ixbar3 "z5 [0]" 16 9 2330.01 U N
{ C35R10.le_tile.le_guts.lp3.muxf3_l0 "in0" 16 9 2330.01 U N
{ C35R10.le_tile.le_guts.lp3.muxf3_l0 "out" 16 9 2494.33 U N
{ C35R10.le_tile.le_guts.lp3.lut0 "f3" 16 9 2494.33 U N
}
}
}
}
}
}
}
}
}
{ C32R10_xbar_tile.xbar_0.ixbar1 "i0 [15]" 15 9 1659.2 U N
{ C32R10_xbar_tile.xbar_0.ixbar1 "z1 [2]" 15 9 1882.8 U N
{ C32R10_xbar_tile.xbar_0.ixbar0 "i3 [12]" 15 9 1882.8 U N
{ C32R10_xbar_tile.xbar_0.ixbar0 "z3 [0]" 15 9 2100.16 U N
{ C33R10.le_tile.le_guts.lp1.muxf0_l40 "in0" 15 9 2100.16 U N
{ C33R10.le_tile.le_guts.lp1.muxf0_l40 "out" 15 9 2293.16 U N
{ C33R10.le_tile.le_guts.lp1.lut40 "f0" 15 9 2293.16 U N
}
}
}
}
}
}
}
}
}
{ C28R9_xbar_tile.xbar_0.ixbar1 "i1 [2]" 13 8 1483.3 U N
{ C28R9_xbar_tile.xbar_0.ixbar1 "z7 [1]" 13 8 1667.9 U N
{ C36R9_xbar_tile.xbar_0.ixbar1 "i0 [14]" 17 8 1667.9 U N
{ C36R9_xbar_tile.xbar_0.ixbar1 "z2 [2]" 17 8 1980.55 U N
{ C36R8_xbar_tile.xbar_0.ixbar1 "i2 [9]" 17 7 1980.55 U N
{ C36R8_xbar_tile.xbar_0.ixbar1 "z4 [0]" 17 7 2149.97 U N
{ C36R8_xbar_tile.xbar_0.oxbar "d [22]" 17 7 2149.97 U N
{ C36R8_xbar_tile.xbar_0.oxbar "xy [13]" 17 7 2436.97 U N
{ C34R9_xbar_tile.xbar_0.ixbar0 "i2 [6]" 16 8 2436.97 U N
{ C34R9_xbar_tile.xbar_0.ixbar0 "z7 [3]" 16 8 2523.16 U N
{ C34R9_xbar_tile.xbar_0.ixbar2 "i1 [12]" 16 8 2523.16 U N
{ C34R9_xbar_tile.xbar_0.ixbar2 "z7 [0]" 16 8 2740.52 U N
{ C35R9.le_tile.le_guts.lp2.lut0 "f0" 16 8 2873.52 U N
}
}
}
}
}
}
}
{ C36R8_xbar_tile.xbar_0.ixbar0 "i1 [3]" 17 7 2149.97 U N
{ C36R8_xbar_tile.xbar_0.ixbar0 "z7 [0]" 17 7 2371.73 U N
{ C37R8.le_tile.le_guts.lp0.lut0 "f0" 17 7 2504.73 U N
}
}
}
}
}
}
}
}
}
{ C28R11_xbar_tile.xbar_0.ixbar1 "i1 [3]" 13 10 1483.3 U N
{ C28R11_xbar_tile.xbar_0.ixbar1 "z6 [2]" 13 10 1657.68 U N
{ C26R11_xbar_tile.xbar_0.ixbar1 "i3 [13]" 12 10 1657.68 U N
{ C26R11_xbar_tile.xbar_0.ixbar1 "z7 [0]" 12 10 1878.46 U N
{ C27R11.le_tile.le_guts.lp1.lut0 "f0" 12 10 2011.46 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[11]|qx_net []
{ C29R21.le_tile.le_guts.lp0.reg0 "qx" 13 20 0 U N
{ C28R21_xbar_tile.xbar_0.ixbar0 "i3 [6]" 13 20 0 U N
{ C28R21_xbar_tile.xbar_0.ixbar0 "z4 [0]" 13 20 87.07 U N
{ C29R21.le_tile.le_guts.lp0.muxf3_l0 "in0" 13 20 87.07 U N
{ C29R21.le_tile.le_guts.lp0.muxf3_l0 "out" 13 20 251.39 U N
{ C29R21.le_tile.le_guts.lp0.lut0 "f3" 13 20 251.39 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|qx_net []
{ C27R12.le_tile.le_guts.lp0.reg1 "qx" 12 11 0 U N
{ C26R12_xbar_tile.xbar_0.oxbar "d [3]" 12 11 0 U N
{ C26R12_xbar_tile.xbar_0.oxbar "xy [4]" 12 11 165.28 U N
{ C24R12_xbar_tile.xbar_0.ixbar1 "i3 [12]" 11 11 165.28 U N
{ C24R12_xbar_tile.xbar_0.ixbar1 "z1 [2]" 11 11 247.195 U N
{ C25R12.le_tile.le_guts.lp1.muxf3_l0 "in0" 11 11 247.195 U N
{ C25R12.le_tile.le_guts.lp1.muxf3_l0 "out" 11 11 411.515 U N
{ C25R12.le_tile.le_guts.lp1.lut0 "f3" 11 11 411.515 U N
}
}
}
}
}
}
{ C26R12_xbar_tile.xbar_0.oxbar "xy [18]" 12 11 165.28 U N
{ C26R12_xbar_tile.xbar_0.ixbar3 "i0 [12]" 12 11 165.28 U N
{ C26R12_xbar_tile.xbar_0.ixbar3 "z5 [0]" 12 11 247.185 U N
{ C27R12.le_tile.le_guts.lp3.muxf3_l0 "in0" 12 11 247.185 U N
{ C27R12.le_tile.le_guts.lp3.muxf3_l0 "out" 12 11 411.505 U N
{ C27R12.le_tile.le_guts.lp3.lut0 "f3" 12 11 411.505 U N
}
}
}
}
}
}
{ C26R12_xbar_tile.xbar_0.oxbar "xy [12]" 12 11 165.28 U N
{ C24R12_xbar_tile.xbar_0.ixbar0 "i0 [6]" 11 11 165.28 U N
{ C24R12_xbar_tile.xbar_0.ixbar0 "z4 [0]" 11 11 247.195 U N
{ C25R12.le_tile.le_guts.lp0.muxf3_l0 "in0" 11 11 247.195 U N
{ C25R12.le_tile.le_guts.lp0.muxf3_l0 "out" 11 11 411.515 U N
{ C25R12.le_tile.le_guts.lp0.lut0 "f3" 11 11 411.515 U N
}
}
}
}
}
}
}
{ C26R12_xbar_tile.xbar_0.ixbar0 "i3 [7]" 12 11 0 U N
{ C26R12_xbar_tile.xbar_0.ixbar0 "z7 [3]" 12 11 108.28 U N
{ C27R12.le_tile.le_guts.lp0.muxf3_l41 "in0" 12 11 108.28 U N
{ C27R12.le_tile.le_guts.lp0.muxf3_l41 "out" 12 11 276.6 U N
{ C27R12.le_tile.le_guts.lp0.lut41 "f3" 12 11 276.6 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [5]
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_5 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_db [5]" 14 12 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [1]
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_1 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_db [1]" 14 12 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]|qx_net []
{ C33R7.le_tile.le_guts.lp0.reg0 "qx" 15 6 0 U N
{ C32R7_xbar_tile.xbar_0.oxbar "d [1]" 15 6 0 U N
{ C32R7_xbar_tile.xbar_0.oxbar "xy [9]" 15 6 144.07 U N
{ C30R6_xbar_tile.xbar_0.ixbar3 "i1 [12]" 14 5 144.07 U N
{ C30R6_xbar_tile.xbar_0.ixbar3 "z6 [1]" 14 5 230.187 U N
{ C30R14_xbar_tile.xbar_0.ixbar3 "i0 [10]" 14 13 230.187 U N
{ C30R14_xbar_tile.xbar_0.ixbar3 "z4 [1]" 14 13 463.402 U N
{ C24R14_xbar_tile.xbar_0.ixbar3 "i3 [4]" 11 13 463.402 U N
{ C24R14_xbar_tile.xbar_0.ixbar3 "z1 [2]" 11 13 691.196 U N
{ C25R14.le_tile.le_guts.lp3.mux_di4 "in1" 11 13 691.196 U N
{ C25R14.le_tile.le_guts.lp3.mux_di4 "out" 11 13 888.516 U N
{ C25R14.le_tile.le_guts.lp3.reg1 "di" 11 13 888.516 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]|qx_net []
{ C33R8.le_tile.le_guts.lp3.reg0 "qx" 15 7 0 U N
{ C32R8_xbar_tile.xbar_0.ixbar3 "i0 [8]" 15 7 0 U N
{ C32R8_xbar_tile.xbar_0.ixbar3 "z1 [0]" 15 7 87.07 U N
{ C32R16_xbar_tile.xbar_0.ixbar3 "i2 [14]" 15 15 87.07 U N
{ C32R16_xbar_tile.xbar_0.ixbar3 "z2 [1]" 15 15 320.285 U N
{ C32R15_xbar_tile.xbar_0.ixbar3 "i1 [3]" 15 14 320.285 U N
{ C32R15_xbar_tile.xbar_0.ixbar3 "z4 [0]" 15 14 489.707 U N
{ C33R15.le_tile.le_guts.lp3.mux_di0 "in1" 15 14 489.707 U N
{ C33R15.le_tile.le_guts.lp3.mux_di0 "out" 15 14 666.027 U N
{ C33R15.le_tile.le_guts.lp3.reg0 "di" 15 14 666.027 U N
}
}
}
}
}
}
}
}
}
}
rout C27R16_ble2_out_to_mux []
{ C27R16.le_tile.le_guts.lp2.const_f5 "out" 12 15 0 U N
{ C27R16.le_tile.le_guts.lp2.mux_f5 "in1" 12 15 0 U N
}
}
rout ii0533|dx_net []
{ C37R30.le_tile.le_guts.lp0.lut0 "dx" 17 29 0 U N
{ C36R30_xbar_tile.xbar_0.oxbar "d [0]" 17 29 0 U N
{ C36R30_xbar_tile.xbar_0.oxbar "xy [13]" 17 29 144.2 U N
{ C34R31_xbar_tile.xbar_0.ixbar0 "i2 [6]" 16 30 144.2 U N
{ C34R31_xbar_tile.xbar_0.ixbar0 "z3 [3]" 16 30 230.385 U N
{ C34R23_xbar_tile.xbar_0.ixbar0 "i2 [5]" 16 22 230.385 U N
{ C34R23_xbar_tile.xbar_0.ixbar0 "z1 [2]" 16 22 464.093 U N
{ C35R23.le_tile.le_guts.lp0.mux_di0 "in1" 16 22 464.093 U N
{ C35R23.le_tile.le_guts.lp0.mux_di0 "out" 16 22 640.413 U N
{ C35R23.le_tile.le_guts.lp0.reg0 "di" 16 22 640.413 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_addr_wr_r__reg[0].sclk_out []
{ C33R12.le_tile.le_guts.lbuf "sclk" 15 11 0 U N
{ C33R12.le_tile.le_guts.lp3.reg0 "sclk" 15 11 0 U N
}
{ C33R12.le_tile.le_guts.lp2.reg1 "sclk" 15 11 0 U N
}
{ C33R12.le_tile.le_guts.lp2.reg0 "sclk" 15 11 0 U N
}
{ C33R12.le_tile.le_guts.lp1.reg1 "sclk" 15 11 0 U N
}
{ C33R12.le_tile.le_guts.lp1.reg0 "sclk" 15 11 0 U N
}
{ C33R12.le_tile.le_guts.lp0.reg1 "sclk" 15 11 0 U N
}
{ C33R12.le_tile.le_guts.lp0.reg0 "sclk" 15 11 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [15]
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_15 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_db [15]" 14 16 0 U N
}
}
rout ii0644|dx_net []
{ C39R12.le_tile.le_guts.lp0.lut41 "dx" 18 11 0 U N
{ C39R12.le_tile.le_guts.lp0.SC_mux_dx4_0 "in1" 18 11 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].mclk_out []
{ C29R13.le_tile.le_guts.lbuf "mclk_b" 13 12 0 U N
{ C29R13.le_tile.le_guts.lp3.reg0 "mclk_b" 13 12 0 U N
}
{ C29R13.le_tile.le_guts.lp1.reg1 "mclk_b" 13 12 0 U N
}
{ C29R13.le_tile.le_guts.lp0.reg1 "mclk_b" 13 12 0 U N
}
{ C29R13.le_tile.le_guts.lp0.reg0 "mclk_b" 13 12 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].mclk_out []
{ C37R8.le_tile.le_guts.lbuf "mclk_b" 17 7 0 U N
{ C37R8.le_tile.le_guts.lp0.reg0 "mclk_b" 17 7 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [6]
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_6 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_db [6]" 14 12 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]|qx_net []
{ C49R5.le_tile.le_guts.lp0.reg0 "qx" 23 4 0 U N
{ C48R5_xbar_tile.xbar_0.ixbar0 "i3 [6]" 23 4 0 U N
{ C48R5_xbar_tile.xbar_0.ixbar0 "z1 [2]" 23 4 94.14 U N
{ C49R5.le_tile.le_guts.lp0.mux_di0 "in1" 23 4 94.14 U N
{ C49R5.le_tile.le_guts.lp0.mux_di0 "out" 23 4 270.46 U N
{ C49R5.le_tile.le_guts.lp0.reg0 "di" 23 4 270.46 U N
}
}
}
}
{ C48R5_xbar_tile.xbar_0.ixbar0 "z0 [0]" 23 4 94.14 U N
{ C48R13_xbar_tile.xbar_0.ixbar0 "i1 [10]" 23 12 94.14 U N
{ C48R13_xbar_tile.xbar_0.ixbar0 "z0 [0]" 23 12 327.355 U N
{ C48R21_xbar_tile.xbar_0.ixbar0 "i1 [10]" 23 20 327.355 U N
{ C48R21_xbar_tile.xbar_0.ixbar0 "z0 [0]" 23 20 560.57 U N
{ C48R29_xbar_tile.xbar_0.ixbar0 "i1 [10]" 23 28 560.57 U N
{ C48R29_xbar_tile.xbar_0.ixbar0 "z3 [1]" 23 28 793.785 U N
{ C52R29.xbar_tile.xbar_0.ixbar1 "i3 [15]" 25 28 793.785 U N
{ C52R29.xbar_tile.xbar_0.ixbar1 "z4 [0]" 25 28 1017.9 U N
{ C52R29.xbar_tile.xbar_0.oxbar "d [22]" 25 28 1017.9 U N
{ C52R29.xbar_tile.xbar_0.oxbar "xy [15]" 25 28 1296.39 U N
{ C52R30.xbar_tile.xbar_0.ixbar3 "i1 [12]" 25 29 1296.39 U N
{ C52R30.xbar_tile.xbar_0.ixbar3 "z3 [1]" 25 29 1382.5 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [21]" 25 29 1515.5 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [2]
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_2 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_db [2]" 14 12 0 U N
}
}
rout C37R16_ble1_out_to_mux []
{ C37R16.le_tile.le_guts.lp1.const_f5 "out" 17 15 0 U N
{ C37R16.le_tile.le_guts.lp1.mux_f5 "in1" 17 15 0 U N
}
}
rout u_colorgen_v_cnt__reg[7]|qx_net []
{ C13R16.le_tile.le_guts.lp2.reg0 "qx" 5 15 0 U N
{ C12R16_xbar_tile.xbar_0.oxbar "d [11]" 5 15 0 U N
{ C12R16_xbar_tile.xbar_0.oxbar "xy [1]" 5 15 165.28 U N
{ C10R16_xbar_tile.xbar_0.ixbar0 "i1 [12]" 4 15 165.28 U N
{ C10R16_xbar_tile.xbar_0.ixbar0 "z5 [1]" 4 15 250.658 U N
{ C12R16_xbar_tile.xbar_0.ixbar0 "i0 [2]" 5 15 250.658 U N
{ C12R16_xbar_tile.xbar_0.ixbar0 "z6 [3]" 5 15 471.429 U N
{ C13R16.le_tile.le_guts.lp0.muxf3_l40 "in0" 5 15 471.429 U N
{ C13R16.le_tile.le_guts.lp0.muxf3_l40 "out" 5 15 638.749 U N
{ C13R16.le_tile.le_guts.lp0.lut40 "f3" 5 15 638.749 U N
}
}
}
}
}
}
}
}
}
{ C12R16_xbar_tile.xbar_0.ixbar2 "i1 [2]" 5 15 0 U N
{ C12R16_xbar_tile.xbar_0.ixbar2 "z7 [0]" 5 15 108.28 U N
{ C13R16.le_tile.le_guts.lp2.lut0 "f0" 5 15 241.28 U N
}
}
{ C12R16_xbar_tile.xbar_0.ixbar2 "z5 [0]" 5 15 108.28 U N
{ C12R17_xbar_tile.xbar_0.ixbar2 "i2 [12]" 5 16 108.28 U N
{ C12R17_xbar_tile.xbar_0.ixbar2 "z6 [0]" 5 16 277.702 U N
{ C13R17.le_tile.le_guts.lp0.muxf2_l0 "in0" 5 16 277.702 U N
{ C13R17.le_tile.le_guts.lp0.muxf2_l0 "out" 5 16 439.702 U N
{ C13R17.le_tile.le_guts.lp0.lut0 "f2" 5 16 439.702 U N
}
}
}
}
}
}
{ C12R16_xbar_tile.xbar_0.ixbar2 "z2 [1]" 5 15 108.28 U N
{ C13R16.le_tile.le_guts.lp2.lut41 "f0" 5 15 241.28 U N
}
}
}
}
rout u_sdram_to_RGB_addr_cnt__reg[10].sr_out []
{ C39R20.le_tile.le_guts.lbuf "a_sr" 18 19 0 U N
{ C39R20.le_tile.le_guts.lp3.reg0 "a_sr" 18 19 0 U N
}
{ C39R20.le_tile.le_guts.lp2.reg0 "a_sr" 18 19 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [16]
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_16 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_db [16]" 14 16 0 U N
}
}
rout ii0481|dx_net []
{ C9R17.le_tile.le_guts.lp1.lut0 "dx" 3 16 0 U N
{ C8R17_xbar_tile.xbar_0.ixbar1 "i2 [3]" 3 16 0 U N
{ C8R17_xbar_tile.xbar_0.ixbar1 "z5 [1]" 3 16 87.2 U N
{ C12R17_xbar_tile.xbar_0.ixbar1 "i0 [4]" 5 16 87.2 U N
{ C12R17_xbar_tile.xbar_0.ixbar1 "z6 [3]" 5 16 306.994 U N
{ C12R17_xbar_tile.xbar_0.ixbar2 "i3 [7]" 5 16 306.994 U N
{ C12R17_xbar_tile.xbar_0.ixbar2 "z4 [0]" 5 16 524.354 U N
{ C13R17.le_tile.le_guts.lp2.mux_di0 "in1" 5 16 524.354 U N
{ C13R17.le_tile.le_guts.lp2.mux_di0 "out" 5 16 700.674 U N
{ C13R17.le_tile.le_guts.lp2.reg0 "di" 5 16 700.674 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out []
{ C39R10.le_tile.le_guts.lbuf "mclk_b" 18 9 0 U N
{ C39R10.le_tile.le_guts.lp3.reg0 "mclk_b" 18 9 0 U N
}
{ C39R10.le_tile.le_guts.lp1.reg1 "mclk_b" 18 9 0 U N
}
{ C39R10.le_tile.le_guts.lp1.reg0 "mclk_b" 18 9 0 U N
}
{ C39R10.le_tile.le_guts.lp0.reg1 "mclk_b" 18 9 0 U N
}
{ C39R10.le_tile.le_guts.lp0.reg0 "mclk_b" 18 9 0 U N
}
}
rout C35R16_ble2_out_to_muxdx []
{ C35R16.le_tile.le_guts.lp2.mux_f5 "out" 16 15 0 U N
{ C35R16.le_tile.le_guts.lp2.SC_mux_dx4_0 "sel" 16 15 0 U N
}
}
rout ii0592|dx_net []
{ C35R12.le_tile.le_guts.lp3.lut0 "dx" 16 11 0 U N
{ C34R12_xbar_tile.xbar_0.oxbar "d [15]" 16 11 0 U N
{ C34R12_xbar_tile.xbar_0.oxbar "xy [22]" 16 11 170.8 U N
{ C34R13_xbar_tile.xbar_0.ixbar2 "i1 [9]" 16 12 170.8 U N
{ C34R13_xbar_tile.xbar_0.ixbar2 "z5 [0]" 16 12 260.508 U N
{ C34R15_xbar_tile.xbar_0.ixbar2 "i1 [7]" 16 14 260.508 U N
{ C34R15_xbar_tile.xbar_0.ixbar2 "z7 [0]" 16 14 429.763 U N
{ C35R15.le_tile.le_guts.lp2.lut0 "f0" 16 14 562.763 U N
}
}
}
}
{ C34R13_xbar_tile.xbar_0.ixbar2 "z1 [3]" 16 12 260.508 U N
{ C35R13.le_tile.le_guts.lp0.muxf1_l40 "in0" 16 12 260.508 U N
{ C35R13.le_tile.le_guts.lp0.muxf1_l40 "out" 16 12 455.508 U N
{ C35R13.le_tile.le_guts.lp0.lut40 "f1" 16 12 455.508 U N
}
}
}
}
}
}
{ C34R12_xbar_tile.xbar_0.oxbar "xy [19]" 16 11 170.8 U N
{ C34R13_xbar_tile.xbar_0.ixbar1 "i3 [8]" 16 12 170.8 U N
{ C34R13_xbar_tile.xbar_0.ixbar1 "z3 [0]" 16 12 256.177 U N
{ C35R13.le_tile.le_guts.lp2.muxf0_l40 "in0" 16 12 256.177 U N
{ C35R13.le_tile.le_guts.lp2.muxf0_l40 "out" 16 12 449.177 U N
{ C35R13.le_tile.le_guts.lp2.lut40 "f0" 16 12 449.177 U N
}
}
}
}
}
}
{ C34R12_xbar_tile.xbar_0.oxbar "xy [17]" 16 11 170.8 U N
{ C36R13_xbar_tile.xbar_0.ixbar0 "i3 [9]" 17 12 170.8 U N
{ C36R13_xbar_tile.xbar_0.ixbar0 "z6 [0]" 17 12 256.917 U N
{ C37R13.le_tile.le_guts.lp2.muxf2_l0 "in0" 17 12 256.917 U N
{ C37R13.le_tile.le_guts.lp2.muxf2_l0 "out" 17 12 418.917 U N
{ C37R13.le_tile.le_guts.lp2.lut0 "f2" 17 12 418.917 U N
}
}
}
}
}
}
{ C34R12_xbar_tile.xbar_0.oxbar "xy [15]" 16 11 170.8 U N
{ C34R13_xbar_tile.xbar_0.ixbar0 "i0 [12]" 16 12 170.8 U N
{ C34R13_xbar_tile.xbar_0.ixbar0 "z3 [0]" 16 12 256.177 U N
{ C35R13.le_tile.le_guts.lp1.muxf0_l40 "in0" 16 12 256.177 U N
{ C35R13.le_tile.le_guts.lp1.muxf0_l40 "out" 16 12 449.177 U N
{ C35R13.le_tile.le_guts.lp1.lut40 "f0" 16 12 449.177 U N
}
}
}
}
}
}
}
{ C34R12_xbar_tile.xbar_0.ixbar3 "i2 [3]" 16 11 0 U N
{ C34R12_xbar_tile.xbar_0.ixbar3 "z0 [2]" 16 11 113.8 U N
{ C32R12_xbar_tile.xbar_0.ixbar3 "i3 [7]" 15 11 113.8 U N
{ C32R12_xbar_tile.xbar_0.ixbar3 "z5 [0]" 15 11 296.521 U N
{ C33R12.le_tile.le_guts.lp3.muxf3_l0 "in0" 15 11 296.521 U N
{ C33R12.le_tile.le_guts.lp3.muxf3_l0 "out" 15 11 460.841 U N
{ C33R12.le_tile.le_guts.lp3.lut0 "f3" 15 11 460.841 U N
}
}
}
}
}
}
{ C34R12_xbar_tile.xbar_0.ixbar3 "z0 [1]" 16 11 113.8 U N
{ C34R15_xbar_tile.xbar_0.ixbar3 "i1 [11]" 16 14 113.8 U N
{ C34R15_xbar_tile.xbar_0.ixbar3 "z6 [3]" 16 14 291.055 U N
{ C34R15_xbar_tile.xbar_0.ixbar0 "i2 [7]" 16 14 291.055 U N
{ C34R15_xbar_tile.xbar_0.ixbar0 "z1 [3]" 16 14 508.415 U N
{ C35R15.le_tile.le_guts.lp2.muxf1_l40 "in0" 16 14 508.415 U N
{ C35R15.le_tile.le_guts.lp2.muxf1_l40 "out" 16 14 703.415 U N
{ C35R15.le_tile.le_guts.lp2.lut40 "f1" 16 14 703.415 U N
}
}
}
}
}
}
}
}
}
}
rout ii0602|dx_net []
{ C27R12.le_tile.le_guts.lp0.lut0 "dx" 12 11 0 U N
{ C27R12.le_tile.le_guts.lp0.muxf0_l40 "in1" 12 11 0 U N
{ C27R12.le_tile.le_guts.lp0.muxf0_l40 "out" 12 11 72.18 U N
{ C27R12.le_tile.le_guts.lp0.lut40 "f0" 12 11 72.18 U N
}
}
}
{ C26R12_xbar_tile.xbar_0.oxbar "d [0]" 12 11 0 U N
{ C26R12_xbar_tile.xbar_0.oxbar "xy [11]" 12 11 151.18 U N
{ C26R11_xbar_tile.xbar_0.ixbar3 "i0 [7]" 12 10 151.18 U N
{ C26R11_xbar_tile.xbar_0.ixbar3 "z5 [0]" 12 10 237.594 U N
{ C27R11.le_tile.le_guts.lp3.muxf3_l0 "in0" 12 10 237.594 U N
{ C27R11.le_tile.le_guts.lp3.muxf3_l0 "out" 12 10 401.914 U N
{ C27R11.le_tile.le_guts.lp3.lut0 "f3" 12 10 401.914 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [7]
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_7 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_db [7]" 14 12 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [3]
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_3 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_db [3]" 14 12 0 U N
}
}
rout ii0713|dx_net []
{ C37R15.le_tile.le_guts.lp1.lut40 "dx" 17 14 0 U N
{ C37R15.le_tile.le_guts.lp1.SC_mux_dx4_0 "in0" 17 14 0 U N
}
}
rout u_sdram_to_RGB_addr_cnt__reg[10].sclk_out []
{ C39R20.le_tile.le_guts.lbuf "sclk" 18 19 0 U N
{ C39R20.le_tile.le_guts.lp3.reg0 "sclk" 18 19 0 U N
}
{ C39R20.le_tile.le_guts.lp2.reg0 "sclk" 18 19 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [17]
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_17 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_db [17]" 14 16 0 U N
}
}
rout u_colorgen_h_cnt__reg[8].sclk_out []
{ C17R16.le_tile.le_guts.lbuf "sclk" 7 15 0 U N
{ C17R16.le_tile.le_guts.lp3.reg0 "sclk" 7 15 0 U N
}
{ C17R16.le_tile.le_guts.lp1.reg0 "sclk" 7 15 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net []
{ C33R15.le_tile.le_guts.lp2.reg0 "qx" 15 14 0 U N
{ C32R15_xbar_tile.xbar_0.oxbar "d [11]" 15 14 0 U N
{ C32R15_xbar_tile.xbar_0.oxbar "xy [10]" 15 14 151.14 U N
{ C32R14_xbar_tile.xbar_0.ixbar3 "i2 [7]" 15 13 151.14 U N
{ C32R14_xbar_tile.xbar_0.ixbar3 "z6 [2]" 15 13 235.975 U N
{ C30R14_xbar_tile.xbar_0.ixbar3 "i3 [13]" 14 13 235.975 U N
{ C30R14_xbar_tile.xbar_0.ixbar3 "z6 [3]" 14 13 405.524 U N
{ C30R14_xbar_tile.xbar_0.ixbar0 "i2 [7]" 14 13 405.524 U N
{ C30R14_xbar_tile.xbar_0.ixbar0 "z4 [3]" 14 13 622.884 U N
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_4 "in1" 14 13 755.884 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_12 "in1" 14 13 755.884 U N
}
}
}
}
}
}
}
}
}
{ C32R15_xbar_tile.xbar_0.ixbar2 "i1 [2]" 15 14 0 U N
{ C32R15_xbar_tile.xbar_0.ixbar2 "z0 [0]" 15 14 94.14 U N
{ C32R19_xbar_tile.xbar_0.ixbar2 "i2 [1]" 15 18 94.14 U N
{ C32R19_xbar_tile.xbar_0.ixbar2 "z0 [2]" 15 18 321.942 U N
{ C32R19_xbar_tile.xbar_0.oxbar "d [21]" 15 18 321.942 U N
{ C32R19_xbar_tile.xbar_0.oxbar "xy [12]" 15 18 600.432 U N
{ C30R19_xbar_tile.xbar_0.ixbar0 "i0 [6]" 14 18 600.432 U N
{ C30R19_xbar_tile.xbar_0.ixbar0 "z4 [3]" 14 18 682.162 U N
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_4 "in1" 14 18 815.162 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_12 "in1" 14 18 815.162 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sh0 []
{ C43R12.le_tile.le_guts.lbuf "sh [0]" 20 11 0 U N
{ C43R12.le_tile.le_guts.lp0.reg0 "shift" 20 11 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sh0 []
{ C33R10.le_tile.le_guts.lbuf "sh [0]" 15 9 0 U N
{ C33R10.le_tile.le_guts.lp0.reg0 "shift" 15 9 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [8]
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_8 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_db [8]" 14 12 0 U N
}
}
rout ii0549|dx_net []
{ C29R17.le_tile.le_guts.lp2.lut0 "dx" 13 16 0 U N
{ C29R17.le_tile.le_guts.lp2.mux_di0 "in2" 13 16 0 U N
{ C29R17.le_tile.le_guts.lp2.mux_di0 "out" 13 16 60.2 U N
{ C29R17.le_tile.le_guts.lp2.reg0 "di" 13 16 60.2 U N
}
}
}
}
rout ii0550|dx_net []
{ C35R17.le_tile.le_guts.lp1.lut0 "dx" 16 16 0 U N
{ C34R17_xbar_tile.xbar_0.oxbar "d [5]" 16 16 0 U N
{ C34R17_xbar_tile.xbar_0.oxbar "xy [16]" 16 16 144.2 U N
{ C34R17_xbar_tile.xbar_0.ixbar2 "i2 [6]" 16 16 144.2 U N
{ C34R17_xbar_tile.xbar_0.ixbar2 "z4 [0]" 16 16 228.621 U N
{ C35R17.le_tile.le_guts.lp2.mux_di0 "in1" 16 16 228.621 U N
{ C35R17.le_tile.le_guts.lp2.mux_di0 "out" 16 16 404.941 U N
{ C35R17.le_tile.le_guts.lp2.reg0 "di" 16 16 404.941 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [4]
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_4 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_db [4]" 14 12 0 U N
}
}
rout u_arm_u_soc|fp0_m_ahb_resp_net []
{ C53R4.M7S_SOC "fp0_m_ahb_resp" 25 35 0 U N
{ C52R36.xbar_tile.xbar_0.ixbar3 "i0 [13]" 25 35 0 U N
{ C52R36.xbar_tile.xbar_0.ixbar3 "z4 [1]" 25 35 85.91 U N
{ C46R36_xbar_tile.xbar_0.ixbar3 "i3 [4]" 22 35 85.91 U N
{ C46R36_xbar_tile.xbar_0.ixbar3 "z2 [3]" 22 35 263.336 U N
{ C46R28_xbar_tile.xbar_0.ixbar3 "i1 [1]" 22 27 263.336 U N
{ C46R28_xbar_tile.xbar_0.ixbar3 "z2 [3]" 22 27 497.044 U N
{ C46R20_xbar_tile.xbar_0.ixbar3 "i1 [1]" 22 19 497.044 U N
{ C46R20_xbar_tile.xbar_0.ixbar3 "z2 [3]" 22 19 730.752 U N
{ C46R12_xbar_tile.xbar_0.ixbar3 "i1 [1]" 22 11 730.752 U N
{ C46R12_xbar_tile.xbar_0.ixbar3 "z4 [1]" 22 11 964.459 U N
{ C42R12_xbar_tile.xbar_0.ixbar3 "i3 [0]" 20 11 964.459 U N
{ C42R12_xbar_tile.xbar_0.ixbar3 "z4 [2]" 20 11 1184.23 U N
{ C34R12_xbar_tile.xbar_0.ixbar3 "i3 [1]" 16 11 1184.23 U N
{ C34R12_xbar_tile.xbar_0.ixbar3 "z2 [3]" 16 11 1500.61 U N
{ C34R8_xbar_tile.xbar_0.ixbar3 "i2 [10]" 16 7 1500.61 U N
{ C34R8_xbar_tile.xbar_0.ixbar3 "z5 [1]" 16 7 1733.34 U N
{ C36R8_xbar_tile.xbar_0.ixbar3 "i0 [2]" 17 7 1733.34 U N
{ C36R8_xbar_tile.xbar_0.ixbar3 "z5 [3]" 17 7 1915.11 U N
{ C37R8.le_tile.le_guts.lp0.lut0 "f1" 17 7 2048.11 U N
}
}
}
}
{ C34R8_xbar_tile.xbar_0.ixbar3 "z0 [2]" 16 7 1733.34 U N
{ C32R8_xbar_tile.xbar_0.ixbar3 "i3 [7]" 15 7 1733.34 U N
{ C32R8_xbar_tile.xbar_0.ixbar3 "z1 [1]" 15 7 1916.06 U N
{ C32R9_xbar_tile.xbar_0.ixbar3 "i1 [6]" 15 8 1916.06 U N
{ C32R9_xbar_tile.xbar_0.ixbar3 "z6 [3]" 15 8 2087.94 U N
{ C32R9_xbar_tile.xbar_0.ixbar0 "i2 [7]" 15 8 2087.94 U N
{ C32R9_xbar_tile.xbar_0.ixbar0 "z5 [3]" 15 8 2305.3 U N
{ C33R9.le_tile.le_guts.lp1.lut0 "f1" 15 8 2438.3 U N
}
}
}
}
{ C32R9_xbar_tile.xbar_0.ixbar3 "z1 [2]" 15 8 2087.94 U N
{ C32R9_xbar_tile.xbar_0.oxbar "d [20]" 15 8 2087.94 U N
{ C32R9_xbar_tile.xbar_0.oxbar "xy [18]" 15 8 2366.43 U N
{ C34R9_xbar_tile.xbar_0.ixbar1 "i0 [3]" 16 8 2366.43 U N
{ C34R9_xbar_tile.xbar_0.ixbar1 "z5 [3]" 16 8 2449.93 U N
{ C35R9.le_tile.le_guts.lp2.lut0 "f1" 16 8 2582.93 U N
}
}
{ C34R9_xbar_tile.xbar_0.ixbar1 "z1 [1]" 16 8 2449.93 U N
{ C34R10_xbar_tile.xbar_0.ixbar1 "i1 [6]" 16 9 2449.93 U N
{ C34R10_xbar_tile.xbar_0.ixbar1 "z7 [0]" 16 9 2621.82 U N
{ C35R10.le_tile.le_guts.lp1.lut0 "f0" 16 9 2754.82 U N
}
}
}
{ C34R11_xbar_tile.xbar_0.ixbar1 "i1 [4]" 16 10 2449.93 U N
{ C34R11_xbar_tile.xbar_0.ixbar1 "z0 [3]" 16 10 2622.49 U N
{ C35R11.le_tile.le_guts.lp2.muxf3_l40 "in1" 16 10 2622.49 U N
{ C35R11.le_tile.le_guts.lp2.muxf3_l40 "out" 16 10 2783.49 U N
{ C35R11.le_tile.le_guts.lp2.lut40 "f3" 16 10 2783.49 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C26R12_xbar_tile.xbar_0.ixbar3 "i3 [5]" 12 11 1184.23 U N
{ C26R12_xbar_tile.xbar_0.ixbar3 "z7 [3]" 12 11 1513.3 U N
{ C26R12_xbar_tile.xbar_0.ixbar1 "i1 [8]" 12 11 1513.3 U N
{ C26R12_xbar_tile.xbar_0.ixbar1 "z1 [2]" 12 11 1730.66 U N
{ C27R12.le_tile.le_guts.lp1.muxf3_l0 "in0" 12 11 1730.66 U N
{ C27R12.le_tile.le_guts.lp1.muxf3_l0 "out" 12 11 1894.98 U N
{ C27R12.le_tile.le_guts.lp1.lut0 "f3" 12 11 1894.98 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0661|dx_net []
{ C39R13.le_tile.le_guts.lp2.lut0 "dx" 18 12 0 U N
{ C39R13.le_tile.le_guts.lp2.mux_di4 "in2" 18 12 0 U N
{ C39R13.le_tile.le_guts.lp2.mux_di4 "out" 18 12 55.2 U N
{ C39R13.le_tile.le_guts.lp2.reg1 "di" 18 12 55.2 U N
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].sh0 []
{ C39R11.le_tile.le_guts.lbuf "sh [0]" 18 10 0 U N
{ C39R11.le_tile.le_guts.lp0.reg0 "shift" 18 10 0 U N
}
}
rout u_colorgen_h_cnt__reg[6].mclk_out []
{ C17R17.le_tile.le_guts.lbuf "mclk_b" 7 16 0 U N
{ C17R17.le_tile.le_guts.lp1.reg0 "mclk_b" 7 16 0 U N
}
{ C17R17.le_tile.le_guts.lp0.reg0 "mclk_b" 7 16 0 U N
}
}
rout u_sdram_to_RGB_buffer_rd_sel_r__reg[1].sh0 []
{ C33R18.le_tile.le_guts.lbuf "sh [0]" 15 17 0 U N
{ C33R18.le_tile.le_guts.lp3.reg0 "shift" 15 17 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sh0 []
{ C35R7.le_tile.le_guts.lbuf "sh [0]" 16 6 0 U N
{ C35R7.le_tile.le_guts.lp3.reg0 "shift" 16 6 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[8].mclk_out []
{ C23R13.le_tile.le_guts.lbuf "mclk_b" 10 12 0 U N
{ C23R13.le_tile.le_guts.lp0.reg0 "mclk_b" 10 12 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].sclk_out []
{ C25R13.le_tile.le_guts.lbuf "sclk" 11 12 0 U N
{ C25R13.le_tile.le_guts.lp0.reg0 "sclk" 11 12 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [9]
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_9 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_db [9]" 14 12 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[5].sr_out []
{ C35R10.le_tile.le_guts.lbuf "a_sr" 16 9 0 U N
{ C35R10.le_tile.le_guts.lp3.reg1 "a_sr" 16 9 0 U N
}
{ C35R10.le_tile.le_guts.lp3.reg0 "a_sr" 16 9 0 U N
}
{ C35R10.le_tile.le_guts.lp1.reg1 "a_sr" 16 9 0 U N
}
{ C35R10.le_tile.le_guts.lp1.reg0 "a_sr" 16 9 0 U N
}
{ C35R10.le_tile.le_guts.lp0.reg1 "a_sr" 16 9 0 U N
}
{ C35R10.le_tile.le_guts.lp0.reg0 "a_sr" 16 9 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [5]
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_5 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_db [5]" 14 12 0 U N
}
}
rout ii0497|dx_net []
{ C39R16.le_tile.le_guts.lp0.lut41 "dx" 18 15 0 U N
{ C39R16.le_tile.le_guts.lp0.SC_mux_dx4_0 "in1" 18 15 0 U N
}
}
rout ii0507|dx_net []
{ C37R19.le_tile.le_guts.lp1.lut0 "dx" 17 18 0 U N
{ C37R19.le_tile.le_guts.lp1.mux_di0 "in2" 17 18 0 U N
{ C37R19.le_tile.le_guts.lp1.mux_di0 "out" 17 18 60.2 U N
{ C37R19.le_tile.le_guts.lp1.reg0 "di" 17 18 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|qx_net []
{ C39R12.le_tile.le_guts.lp0.reg1 "qx" 18 11 0 U N
{ C38R12_xbar_tile.xbar_0.oxbar "d [3]" 18 11 0 U N
{ C38R12_xbar_tile.xbar_0.oxbar "xy [19]" 18 11 165.28 U N
{ C36R13_xbar_tile.xbar_0.ixbar1 "i0 [13]" 17 12 165.28 U N
{ C36R13_xbar_tile.xbar_0.ixbar1 "z1 [0]" 17 12 251.465 U N
{ C36R21_xbar_tile.xbar_0.ixbar1 "i2 [14]" 17 20 251.465 U N
{ C36R21_xbar_tile.xbar_0.ixbar1 "z1 [0]" 17 20 484.68 U N
{ C36R29_xbar_tile.xbar_0.ixbar1 "i2 [14]" 17 28 484.68 U N
{ C36R29_xbar_tile.xbar_0.ixbar1 "z1 [0]" 17 28 717.895 U N
{ C36R33_xbar_tile.xbar_0.ixbar1 "i1 [5]" 17 32 717.895 U N
{ C36R33_xbar_tile.xbar_0.ixbar1 "z7 [3]" 17 32 945.697 U N
{ C36R33_xbar_tile.xbar_0.ixbar3 "i0 [6]" 17 32 945.697 U N
{ C36R33_xbar_tile.xbar_0.ixbar3 "z5 [2]" 17 32 1163.06 U N
{ C52R33.xbar_tile.xbar_0.ixbar3 "i0 [1]" 25 32 1163.06 U N
{ C52R33.xbar_tile.xbar_0.ixbar3 "z3 [1]" 25 32 1487.04 U N
{ C53R4.M7S_SOC "fp0_m_ahb_addr [13]" 25 32 1620.04 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C38R12_xbar_tile.xbar_0.ixbar0 "i3 [7]" 18 11 0 U N
{ C38R12_xbar_tile.xbar_0.ixbar0 "z7 [2]" 18 11 108.28 U N
{ C42R12_xbar_tile.xbar_0.ixbar0 "i0 [15]" 20 11 108.28 U N
{ C42R12_xbar_tile.xbar_0.ixbar0 "z5 [0]" 20 11 289.049 U N
{ C42R13_xbar_tile.xbar_0.ixbar0 "i2 [12]" 20 12 289.049 U N
{ C42R13_xbar_tile.xbar_0.ixbar0 "z4 [0]" 20 12 458.47 U N
{ C43R13.le_tile.le_guts.lp0.muxf3_l0 "in0" 20 12 458.47 U N
{ C43R13.le_tile.le_guts.lp0.muxf3_l0 "out" 20 12 622.79 U N
{ C43R13.le_tile.le_guts.lp0.lut0 "f3" 20 12 622.79 U N
}
}
}
}
}
}
}
}
{ C38R12_xbar_tile.xbar_0.ixbar0 "z4 [1]" 18 11 108.28 U N
{ C32R12_xbar_tile.xbar_0.ixbar0 "i3 [4]" 15 11 108.28 U N
{ C32R12_xbar_tile.xbar_0.ixbar0 "z5 [0]" 15 11 297.774 U N
{ C32R13_xbar_tile.xbar_0.ixbar0 "i2 [12]" 15 12 297.774 U N
{ C32R13_xbar_tile.xbar_0.ixbar0 "z5 [3]" 15 12 467.196 U N
{ C33R13.le_tile.le_guts.lp1.lut0 "f1" 15 12 600.196 U N
}
}
}
}
}
}
{ C38R12_xbar_tile.xbar_0.ixbar0 "z0 [2]" 18 11 108.28 U N
{ C39R12.le_tile.le_guts.lp0.lut41 "f0" 18 11 241.28 U N
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|qx_net []
{ C37R13.le_tile.le_guts.lp1.reg0 "qx" 17 12 0 U N
{ C36R13_xbar_tile.xbar_0.oxbar "d [6]" 17 12 0 U N
{ C36R13_xbar_tile.xbar_0.oxbar "xy [22]" 17 12 165.28 U N
{ C36R13_xbar_tile.xbar_0.ixbar3 "i2 [2]" 17 12 165.28 U N
{ C36R13_xbar_tile.xbar_0.ixbar3 "z6 [0]" 17 12 249.701 U N
{ C37R13.le_tile.le_guts.lp1.muxf2_l0 "in0" 17 12 249.701 U N
{ C37R13.le_tile.le_guts.lp1.muxf2_l0 "out" 17 12 411.701 U N
{ C37R13.le_tile.le_guts.lp1.lut0 "f2" 17 12 411.701 U N
}
}
}
}
}
}
{ C36R13_xbar_tile.xbar_0.oxbar "xy [20]" 17 12 165.28 U N
{ C34R13_xbar_tile.xbar_0.ixbar3 "i3 [12]" 16 12 165.28 U N
{ C34R13_xbar_tile.xbar_0.ixbar3 "z7 [2]" 16 12 247.05 U N
{ C38R13_xbar_tile.xbar_0.ixbar3 "i0 [15]" 18 12 247.05 U N
{ C38R13_xbar_tile.xbar_0.ixbar3 "z4 [3]" 18 12 427.819 U N
{ C39R13.le_tile.le_guts.lp2.muxf2_l40 "in0" 18 12 427.819 U N
{ C39R13.le_tile.le_guts.lp2.muxf2_l40 "out" 18 12 591.819 U N
{ C39R13.le_tile.le_guts.lp2.lut40 "f2" 18 12 591.819 U N
}
}
}
}
}
}
}
}
{ C36R13_xbar_tile.xbar_0.oxbar "xy [16]" 17 12 165.28 U N
{ C36R14_xbar_tile.xbar_0.ixbar1 "i1 [13]" 17 13 165.28 U N
{ C36R14_xbar_tile.xbar_0.ixbar1 "z2 [0]" 17 13 250.115 U N
{ C37R14.le_tile.le_guts.lp0.lut41 "f1" 17 13 383.115 U N
}
}
}
}
}
{ C36R13_xbar_tile.xbar_0.ixbar1 "i2 [12]" 17 12 0 U N
{ C36R13_xbar_tile.xbar_0.ixbar1 "z0 [0]" 17 12 108.28 U N
{ C36R21_xbar_tile.xbar_0.ixbar1 "i1 [10]" 17 20 108.28 U N
{ C36R21_xbar_tile.xbar_0.ixbar1 "z0 [0]" 17 20 341.495 U N
{ C36R29_xbar_tile.xbar_0.ixbar1 "i1 [10]" 17 28 341.495 U N
{ C36R29_xbar_tile.xbar_0.ixbar1 "z0 [0]" 17 28 574.71 U N
{ C36R37_xbar_tile.xbar_0.ixbar1 "i1 [10]" 17 36 574.71 U N
{ C36R37_xbar_tile.xbar_0.ixbar1 "z7 [1]" 17 36 807.925 U N
{ C52R37.xbar_tile.xbar_0.ixbar1 "i0 [10]" 25 36 807.925 U N
{ C52R37.xbar_tile.xbar_0.ixbar1 "z6 [3]" 25 36 1131.9 U N
{ C52R37.xbar_tile.xbar_0.ixbar2 "i3 [7]" 25 36 1131.9 U N
{ C52R37.xbar_tile.xbar_0.ixbar2 "z3 [2]" 25 36 1349.26 U N
{ C52R34.xbar_tile.xbar_0.ixbar2 "i2 [4]" 25 33 1349.26 U N
{ C52R34.xbar_tile.xbar_0.ixbar2 "z3 [0]" 25 33 1526.52 U N
{ C53R4.M7S_SOC "fp0_m_ahb_addr [22]" 25 33 1659.52 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout C35R16_ble1_out_to_muxdx []
{ C35R16.le_tile.le_guts.lp1.mux_f5 "out" 16 15 0 U N
{ C35R16.le_tile.le_guts.lp1.SC_mux_dx4_1 "sel" 16 15 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[3].sr_out []
{ C35R18.le_tile.le_guts.lbuf "a_sr" 16 17 0 U N
{ C35R18.le_tile.le_guts.lp1.reg0 "a_sr" 16 17 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].sh0 []
{ C37R9.le_tile.le_guts.lbuf "sh [0]" 17 8 0 U N
{ C37R9.le_tile.le_guts.lp2.reg0 "shift" 17 8 0 U N
}
}
rout ii0618|dx_net []
{ C35R11.le_tile.le_guts.lp0.lut41 "dx" 16 10 0 U N
{ C35R11.le_tile.le_guts.lp0.SC_mux_dx4_1 "in0" 16 10 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net []
{ C29R8.le_tile.le_guts.lp0.reg0 "qx" 13 7 0 U N
{ C28R8_xbar_tile.xbar_0.ixbar0 "i3 [6]" 13 7 0 U N
{ C28R8_xbar_tile.xbar_0.ixbar0 "z1 [0]" 13 7 87.07 U N
{ C28R16_xbar_tile.xbar_0.ixbar0 "i2 [14]" 13 15 87.07 U N
{ C28R16_xbar_tile.xbar_0.ixbar0 "z4 [0]" 13 15 320.285 U N
{ C28R16_xbar_tile.xbar_0.ixbar3 "i1 [7]" 13 15 320.285 U N
{ C28R16_xbar_tile.xbar_0.ixbar3 "z1 [1]" 13 15 537.645 U N
{ C28R18_xbar_tile.xbar_0.ixbar3 "i1 [4]" 13 17 537.645 U N
{ C28R18_xbar_tile.xbar_0.ixbar3 "z5 [1]" 13 17 706.9 U N
{ C30R18_xbar_tile.xbar_0.ixbar3 "i0 [2]" 14 17 706.9 U N
{ C30R18_xbar_tile.xbar_0.ixbar3 "z3 [2]" 14 17 927.671 U N
{ C30R15_xbar_tile.xbar_0.ixbar3 "i2 [4]" 14 14 927.671 U N
{ C30R15_xbar_tile.xbar_0.ixbar3 "z3 [1]" 14 14 1104.93 U N
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_2 "in1" 14 14 1237.93 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_10 "in1" 14 14 1237.93 U N
}
}
}
}
{ C30R18_xbar_tile.xbar_0.ixbar3 "z3 [1]" 14 17 927.671 U N
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_2 "in1" 14 17 1060.67 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_10 "in1" 14 17 1060.67 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net []
{ C29R16.le_tile.le_guts.lp2.reg0 "qx" 13 15 0 U N
{ C28R16_xbar_tile.xbar_0.oxbar "d [11]" 13 15 0 U N
{ C28R16_xbar_tile.xbar_0.oxbar "xy [8]" 13 15 186.49 U N
{ C28R17_xbar_tile.xbar_0.ixbar0 "i1 [9]" 13 16 186.49 U N
{ C28R17_xbar_tile.xbar_0.ixbar0 "z7 [0]" 13 16 271.325 U N
{ C29R17.le_tile.le_guts.lp0.lut0 "f0" 13 16 404.325 U N
}
}
}
}
{ C28R16_xbar_tile.xbar_0.oxbar "xy [4]" 13 15 186.49 U N
{ C28R16_xbar_tile.xbar_0.ixbar1 "i3 [9]" 13 15 186.49 U N
{ C28R16_xbar_tile.xbar_0.ixbar1 "z4 [3]" 13 15 268.395 U N
{ C29R16.le_tile.le_guts.lp0.muxf3_l41 "in1" 13 15 268.395 U N
{ C29R16.le_tile.le_guts.lp0.muxf3_l41 "out" 13 15 433.395 U N
{ C29R16.le_tile.le_guts.lp0.lut41 "f3" 13 15 433.395 U N
}
}
}
}
}
}
{ C28R16_xbar_tile.xbar_0.oxbar "xy [15]" 13 15 186.49 U N
{ C30R17_xbar_tile.xbar_0.ixbar0 "i1 [2]" 14 16 186.49 U N
{ C30R17_xbar_tile.xbar_0.ixbar0 "z2 [3]" 14 16 272.922 U N
{ C30R13_xbar_tile.xbar_0.ixbar0 "i2 [10]" 14 12 272.922 U N
{ C30R13_xbar_tile.xbar_0.ixbar0 "z6 [3]" 14 12 501.18 U N
{ C30R13_xbar_tile.xbar_0.ixbar1 "i2 [6]" 14 12 501.18 U N
{ C30R13_xbar_tile.xbar_0.ixbar1 "z3 [1]" 14 12 718.54 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_aa [2]" 14 12 851.86 U N
}
}
}
}
}
}
}
}
{ C28R16_xbar_tile.xbar_0.oxbar "xy [14]" 13 15 186.49 U N
{ C30R16_xbar_tile.xbar_0.ixbar2 "i0 [3]" 14 15 186.49 U N
{ C30R16_xbar_tile.xbar_0.ixbar2 "z1 [2]" 14 15 268.405 U N
{ C30R16_xbar_tile.xbar_0.ixbar1 "i0 [7]" 14 15 268.405 U N
{ C30R16_xbar_tile.xbar_0.ixbar1 "z3 [1]" 14 15 485.765 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_aa [2]" 14 15 619.085 U N
}
}
}
}
}
}
{ C28R16_xbar_tile.xbar_0.oxbar "xy [11]" 13 15 186.49 U N
{ C30R15_xbar_tile.xbar_0.ixbar3 "i0 [3]" 14 14 186.49 U N
{ C30R15_xbar_tile.xbar_0.ixbar3 "z7 [3]" 14 14 272.922 U N
{ C30R15_xbar_tile.xbar_0.ixbar1 "i1 [8]" 14 14 272.922 U N
{ C30R15_xbar_tile.xbar_0.ixbar1 "z3 [1]" 14 14 494.682 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_aa [2]" 14 14 628.002 U N
}
}
{ C30R15_xbar_tile.xbar_0.ixbar1 "z2 [1]" 14 14 494.682 U N
{ C30R14_xbar_tile.xbar_0.ixbar1 "i1 [3]" 14 13 494.682 U N
{ C30R14_xbar_tile.xbar_0.ixbar1 "z3 [1]" 14 13 666.565 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_aa [2]" 14 13 799.885 U N
}
}
}
{ C30R12_xbar_tile.xbar_0.ixbar1 "i1 [2]" 14 11 494.682 U N
{ C30R12_xbar_tile.xbar_0.ixbar1 "z0 [0]" 14 11 675.708 U N
{ C30R20_xbar_tile.xbar_0.ixbar1 "i1 [10]" 14 19 675.708 U N
{ C30R20_xbar_tile.xbar_0.ixbar1 "z3 [1]" 14 19 913.274 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_aa [2]" 14 19 1046.59 U N
}
}
}
{ C30R16_xbar_tile.xbar_0.ixbar1 "i2 [1]" 14 15 675.708 U N
{ C30R16_xbar_tile.xbar_0.ixbar1 "z1 [1]" 14 15 907.503 U N
{ C30R19_xbar_tile.xbar_0.ixbar1 "i2 [15]" 14 18 907.503 U N
{ C30R19_xbar_tile.xbar_0.ixbar1 "z3 [1]" 14 18 1092.11 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_aa [2]" 14 18 1225.43 U N
}
}
}
{ C30R18_xbar_tile.xbar_0.ixbar1 "i1 [4]" 14 17 907.503 U N
{ C30R18_xbar_tile.xbar_0.ixbar1 "z3 [1]" 14 17 1083.4 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_aa [2]" 14 17 1216.72 U N
}
}
}
{ C30R17_xbar_tile.xbar_0.ixbar1 "i1 [6]" 14 16 907.503 U N
{ C30R17_xbar_tile.xbar_0.ixbar1 "z3 [1]" 14 16 1081.89 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_aa [2]" 14 16 1215.21 U N
}
}
}
}
}
}
}
}
}
}
}
}
{ C28R16_xbar_tile.xbar_0.oxbar "xy [0]" 13 15 186.49 U N
{ C28R15_xbar_tile.xbar_0.ixbar1 "i2 [7]" 13 14 186.49 U N
{ C28R15_xbar_tile.xbar_0.ixbar1 "z7 [0]" 13 14 271.325 U N
{ C29R15.le_tile.le_guts.lp1.lut0 "f0" 13 14 404.325 U N
}
}
}
}
}
{ C28R16_xbar_tile.xbar_0.ixbar2 "i1 [2]" 13 15 0 U N
{ C28R16_xbar_tile.xbar_0.ixbar2 "z1 [2]" 13 15 129.49 U N
{ C29R16.le_tile.le_guts.lp2.muxf3_l0 "in0" 13 15 129.49 U N
{ C29R16.le_tile.le_guts.lp2.muxf3_l0 "out" 13 15 293.81 U N
{ C29R16.le_tile.le_guts.lp2.lut0 "f3" 13 15 293.81 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sh0 []
{ C35R12.le_tile.le_guts.lbuf "sh [0]" 16 11 0 U N
{ C35R12.le_tile.le_guts.lp3.reg0 "shift" 16 11 0 U N
}
}
rout ii0729|dx_net []
{ C27R15.le_tile.le_guts.lp0.lut41 "dx" 12 14 0 U N
{ C27R15.le_tile.le_guts.lp0.SC_mux_dx4_0 "in1" 12 14 0 U N
}
}
rout ii0730|dx_net []
{ C37R18.le_tile.le_guts.lp0.lut0 "dx" 17 17 0 U N
{ C36R18_xbar_tile.xbar_0.ixbar0 "i3 [3]" 17 17 0 U N
{ C36R18_xbar_tile.xbar_0.ixbar0 "z2 [2]" 17 17 87.2 U N
{ C36R15_xbar_tile.xbar_0.ixbar0 "i1 [0]" 17 14 87.2 U N
{ C36R15_xbar_tile.xbar_0.ixbar0 "z1 [2]" 17 14 264.691 U N
{ C37R15.le_tile.le_guts.lp0.mux_di0 "in1" 17 14 264.691 U N
{ C37R15.le_tile.le_guts.lp0.mux_di0 "out" 17 14 441.011 U N
{ C37R15.le_tile.le_guts.lp0.reg0 "di" 17 14 441.011 U N
}
}
}
}
}
}
}
}
rout u_colorgen_h_cnt__reg[3]|qx_net []
{ C19R16.le_tile.le_guts.lp0.reg0 "qx" 8 15 0 U N
{ C18R16_xbar_tile.xbar_0.oxbar "d [1]" 8 15 0 U N
{ C18R16_xbar_tile.xbar_0.oxbar "xy [19]" 8 15 158.21 U N
{ C18R17_xbar_tile.xbar_0.ixbar1 "i3 [8]" 8 16 158.21 U N
{ C18R17_xbar_tile.xbar_0.ixbar1 "z7 [2]" 8 16 243.775 U N
{ C22R17_xbar_tile.xbar_0.ixbar1 "i0 [15]" 10 16 243.775 U N
{ C22R17_xbar_tile.xbar_0.ixbar1 "z7 [3]" 10 16 424.543 U N
{ C22R17_xbar_tile.xbar_0.ixbar3 "i0 [6]" 10 16 424.543 U N
{ C22R17_xbar_tile.xbar_0.ixbar3 "z6 [0]" 10 16 641.903 U N
{ C23R17.le_tile.le_guts.lp1.muxf2_l0 "in0" 10 16 641.903 U N
{ C23R17.le_tile.le_guts.lp1.muxf2_l0 "out" 10 16 803.903 U N
{ C23R17.le_tile.le_guts.lp1.lut0 "f2" 10 16 803.903 U N
}
}
}
}
}
}
}
}
}
}
{ C18R16_xbar_tile.xbar_0.oxbar "xy [14]" 8 15 158.21 U N
{ C18R16_xbar_tile.xbar_0.ixbar2 "i0 [7]" 8 15 158.21 U N
{ C18R16_xbar_tile.xbar_0.ixbar2 "z7 [2]" 8 15 239.605 U N
{ C22R16_xbar_tile.xbar_0.ixbar2 "i0 [15]" 10 15 239.605 U N
{ C22R16_xbar_tile.xbar_0.ixbar2 "z6 [0]" 10 15 420.374 U N
{ C23R16.le_tile.le_guts.lp0.muxf2_l0 "in0" 10 15 420.374 U N
{ C23R16.le_tile.le_guts.lp0.muxf2_l0 "out" 10 15 582.374 U N
{ C23R16.le_tile.le_guts.lp0.lut0 "f2" 10 15 582.374 U N
}
}
}
}
}
}
}
}
}
{ C18R16_xbar_tile.xbar_0.ixbar0 "i3 [6]" 8 15 0 U N
{ C18R16_xbar_tile.xbar_0.ixbar0 "z7 [0]" 8 15 101.21 U N
{ C19R16.le_tile.le_guts.lp0.lut0 "f0" 8 15 234.21 U N
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[10]|qx_net []
{ C39R15.le_tile.le_guts.lp2.reg0 "qx" 18 14 0 U N
{ C38R15_xbar_tile.xbar_0.oxbar "d [11]" 18 14 0 U N
{ C38R15_xbar_tile.xbar_0.oxbar "xy [1]" 18 14 144.07 U N
{ C36R14_xbar_tile.xbar_0.ixbar2 "i3 [6]" 17 13 144.07 U N
{ C36R14_xbar_tile.xbar_0.ixbar2 "z7 [0]" 17 13 230.255 U N
{ C37R14.le_tile.le_guts.lp2.lut0 "f0" 17 13 363.255 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[7]|qx_net []
{ C33R17.le_tile.le_guts.lp3.reg0 "qx" 15 16 0 U N
{ C32R17_xbar_tile.xbar_0.ixbar3 "i0 [8]" 15 16 0 U N
{ C32R17_xbar_tile.xbar_0.ixbar3 "z1 [1]" 15 16 87.07 U N
{ C32R18_xbar_tile.xbar_0.ixbar3 "i1 [6]" 15 17 87.07 U N
{ C32R18_xbar_tile.xbar_0.ixbar3 "z7 [0]" 15 17 256.492 U N
{ C33R18.le_tile.le_guts.lp3.lut0 "f0" 15 17 389.492 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [6]
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_6 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_db [6]" 14 12 0 U N
}
}
rout u_sdram_to_RGB_bmp_fig_cnt__reg[1].sclk_out []
{ C37R22.le_tile.le_guts.lbuf "sclk" 17 21 0 U N
{ C37R22.le_tile.le_guts.lp0.reg0 "sclk" 17 21 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[1].sr_out []
{ C35R20.le_tile.le_guts.lbuf "a_sr" 16 19 0 U N
{ C35R20.le_tile.le_guts.lp1.reg0 "a_sr" 16 19 0 U N
}
{ C35R20.le_tile.le_guts.lp0.reg0 "a_sr" 16 19 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[1].sclk_out []
{ C35R30.le_tile.le_guts.lbuf "sclk" 16 29 0 U N
{ C35R30.le_tile.le_guts.lp1.reg0 "sclk" 16 29 0 U N
}
{ C35R30.le_tile.le_guts.lp0.reg0 "sclk" 16 29 0 U N
}
}
rout C39R12_mux0_ble1_out_0 []
{ C39R12.le_tile.le_guts.lp1.SC_mux_dx4_0 "out" 18 11 0 U N
{ C39R12.le_tile.le_guts.lp2.muxf3_l0 "in1" 18 11 0 U N
{ C39R12.le_tile.le_guts.lp2.muxf3_l0 "out" 18 11 136.2 U N
{ C39R12.le_tile.le_guts.lp2.lut0 "f3" 18 11 136.2 U N
}
}
}
}
rout ii0455|dx_net []
{ C23R16.le_tile.le_guts.lp1.lut0 "dx" 10 15 0 U N
{ C22R16_xbar_tile.xbar_0.oxbar "d [5]" 10 15 0 U N
{ C22R16_xbar_tile.xbar_0.oxbar "xy [0]" 10 15 144.2 U N
{ C22R16_xbar_tile.xbar_0.ixbar0 "i1 [13]" 10 15 144.2 U N
{ C22R16_xbar_tile.xbar_0.ixbar0 "z2 [1]" 10 15 228.621 U N
{ C23R16.le_tile.le_guts.lp0.mux_di4 "in1" 10 15 228.621 U N
{ C23R16.le_tile.le_guts.lp0.mux_di4 "out" 10 15 425.941 U N
{ C23R16.le_tile.le_guts.lp0.reg1 "di" 10 15 425.941 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_de_i_r__reg[0]|qx_net []
{ C39R15.le_tile.le_guts.lp0.reg1 "qx" 18 14 0 U N
{ C38R15_xbar_tile.xbar_0.ixbar0 "i3 [7]" 18 14 0 U N
{ C38R15_xbar_tile.xbar_0.ixbar0 "z7 [2]" 18 14 94.14 U N
{ C44R15_xbar_tile.xbar_0.ixbar0 "i0 [11]" 21 14 94.14 U N
{ C44R15_xbar_tile.xbar_0.ixbar0 "z5 [3]" 21 14 283.634 U N
{ C45R15.le_tile.le_guts.lp1.lut0 "f1" 21 14 416.634 U N
}
}
}
}
{ C38R15_xbar_tile.xbar_0.ixbar0 "z5 [1]" 18 14 94.14 U N
{ C44R15_xbar_tile.xbar_0.ixbar0 "i0 [0]" 21 14 94.14 U N
{ C44R15_xbar_tile.xbar_0.ixbar0 "z6 [3]" 21 14 280.178 U N
{ C44R15_xbar_tile.xbar_0.ixbar1 "i2 [6]" 21 14 280.178 U N
{ C44R15_xbar_tile.xbar_0.ixbar1 "z3 [1]" 21 14 497.539 U N
{ C45R15.le_tile.le_guts.lp1.mux_di0 "in1" 21 14 497.539 U N
{ C45R15.le_tile.le_guts.lp1.mux_di0 "out" 21 14 673.859 U N
{ C45R15.le_tile.le_guts.lp1.reg0 "di" 21 14 673.859 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[25].sclk_out []
{ C37R20.le_tile.le_guts.lbuf "sclk" 17 19 0 U N
{ C37R20.le_tile.le_guts.lp1.reg0 "sclk" 17 19 0 U N
}
{ C37R20.le_tile.le_guts.lp0.reg0 "sclk" 17 19 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].sh0 []
{ C33R7.le_tile.le_guts.lbuf "sh [0]" 15 6 0 U N
{ C33R7.le_tile.le_guts.lp0.reg0 "shift" 15 6 0 U N
}
}
rout ii0566|dx_net []
{ C35R19.le_tile.le_guts.lp0.lut0 "dx" 16 18 0 U N
{ C34R19_xbar_tile.xbar_0.ixbar0 "i3 [3]" 16 18 0 U N
{ C34R19_xbar_tile.xbar_0.ixbar0 "z0 [0]" 16 18 87.2 U N
{ C34R27_xbar_tile.xbar_0.ixbar0 "i1 [10]" 16 26 87.2 U N
{ C34R27_xbar_tile.xbar_0.ixbar0 "z0 [0]" 16 26 320.415 U N
{ C34R31_xbar_tile.xbar_0.ixbar0 "i2 [1]" 16 30 320.415 U N
{ C34R31_xbar_tile.xbar_0.ixbar0 "z1 [2]" 16 30 548.217 U N
{ C35R31.le_tile.le_guts.lp0.mux_di0 "in1" 16 30 548.217 U N
{ C35R31.le_tile.le_guts.lp0.mux_di0 "out" 16 30 724.537 U N
{ C35R31.le_tile.le_guts.lp0.reg0 "di" 16 30 724.537 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[5]|qx_net []
{ C29R17.le_tile.le_guts.lp0.reg1 "qx" 13 16 0 U N
{ C28R17_xbar_tile.xbar_0.ixbar0 "i3 [7]" 13 16 0 U N
{ C28R17_xbar_tile.xbar_0.ixbar0 "z0 [1]" 13 16 87.07 U N
{ C28R19_xbar_tile.xbar_0.ixbar0 "i2 [0]" 13 18 87.07 U N
{ C28R19_xbar_tile.xbar_0.ixbar0 "z6 [0]" 13 18 255.492 U N
{ C29R19.le_tile.le_guts.lp2.muxf2_l0 "in0" 13 18 255.492 U N
{ C29R19.le_tile.le_guts.lp2.muxf2_l0 "out" 13 18 417.492 U N
{ C29R19.le_tile.le_guts.lp2.lut0 "f2" 13 18 417.492 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].mclk_out []
{ C33R14.le_tile.le_guts.lbuf "mclk_b" 15 13 0 U N
{ C33R14.le_tile.le_guts.lp3.reg1 "mclk_b" 15 13 0 U N
}
{ C33R14.le_tile.le_guts.lp3.reg0 "mclk_b" 15 13 0 U N
}
{ C33R14.le_tile.le_guts.lp2.reg1 "mclk_b" 15 13 0 U N
}
{ C33R14.le_tile.le_guts.lp2.reg0 "mclk_b" 15 13 0 U N
}
{ C33R14.le_tile.le_guts.lp1.reg1 "mclk_b" 15 13 0 U N
}
{ C33R14.le_tile.le_guts.lp1.reg0 "mclk_b" 15 13 0 U N
}
{ C33R14.le_tile.le_guts.lp0.reg1 "mclk_b" 15 13 0 U N
}
{ C33R14.le_tile.le_guts.lp0.reg0 "mclk_b" 15 13 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].sh0 []
{ C29R14.le_tile.le_guts.lbuf "sh [0]" 13 13 0 U N
{ C29R14.le_tile.le_guts.lp3.reg0 "shift" 13 13 0 U N
}
}
rout ii0677|dx_net []
{ C39R12.le_tile.le_guts.lp1.lut41 "dx" 18 11 0 U N
{ C39R12.le_tile.le_guts.lp1.SC_mux_dx4_0 "in1" 18 11 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[23].sr_out []
{ C33R24.le_tile.le_guts.lbuf "a_sr" 15 23 0 U N
{ C33R24.le_tile.le_guts.lp0.reg0 "a_sr" 15 23 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [7]
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_7 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_db [7]" 14 12 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net []
{ C37R11.le_tile.le_guts.lp0.reg0 "qx" 17 10 0 U N
{ C36R11_xbar_tile.xbar_0.oxbar "d [1]" 17 10 0 U N
{ C36R11_xbar_tile.xbar_0.oxbar "xy [22]" 17 10 172.35 U N
{ C36R11_xbar_tile.xbar_0.ixbar3 "i2 [2]" 17 10 172.35 U N
{ C36R11_xbar_tile.xbar_0.ixbar3 "z0 [0]" 17 10 256.771 U N
{ C36R15_xbar_tile.xbar_0.ixbar3 "i2 [1]" 17 14 256.771 U N
{ C36R15_xbar_tile.xbar_0.ixbar3 "z0 [2]" 17 14 484.573 U N
{ C34R15_xbar_tile.xbar_0.ixbar3 "i3 [7]" 16 14 484.573 U N
{ C34R15_xbar_tile.xbar_0.ixbar3 "z2 [0]" 16 14 667.294 U N
{ C35R15.le_tile.le_guts.lp1.lut41 "f1" 16 14 800.294 U N
}
}
}
}
}
}
}
}
{ C36R11_xbar_tile.xbar_0.oxbar "xy [0]" 17 10 172.35 U N
{ C36R11_xbar_tile.xbar_0.ixbar0 "i1 [13]" 17 10 172.35 U N
{ C36R11_xbar_tile.xbar_0.ixbar0 "z6 [0]" 17 10 256.771 U N
{ C37R11.le_tile.le_guts.lp2.muxf2_l0 "in0" 17 10 256.771 U N
{ C37R11.le_tile.le_guts.lp2.muxf2_l0 "out" 17 10 418.771 U N
{ C37R11.le_tile.le_guts.lp2.lut0 "f2" 17 10 418.771 U N
}
}
}
}
}
}
}
{ C36R11_xbar_tile.xbar_0.ixbar0 "i3 [6]" 17 10 0 U N
{ C36R11_xbar_tile.xbar_0.ixbar0 "z6 [2]" 17 10 115.35 U N
{ C34R11_xbar_tile.xbar_0.ixbar0 "i3 [13]" 16 10 115.35 U N
{ C34R11_xbar_tile.xbar_0.ixbar0 "z0 [1]" 16 10 298.071 U N
{ C34R13_xbar_tile.xbar_0.ixbar0 "i2 [0]" 16 12 298.071 U N
{ C34R13_xbar_tile.xbar_0.ixbar0 "z4 [3]" 16 12 466.493 U N
{ C35R13.le_tile.le_guts.lp3.muxf2_l40 "in0" 16 12 466.493 U N
{ C35R13.le_tile.le_guts.lp3.muxf2_l40 "out" 16 12 630.493 U N
{ C35R13.le_tile.le_guts.lp3.mux_ca "in2" 16 12 630.493 U N
{ C35R13.le_tile.le_guts.lp3.mux_ca "out" 16 12 714.494 U N
{ C35R13.le_tile.le_guts.lp3.mux_ca_inv "in" 16 12 714.494 U N
{ C35R13.le_tile.le_guts.lp3.mux_ca_inv "out" 16 12 714.496 U N
{ C35R13.le_tile.le_guts.lp3.lut40 "ca" 16 12 714.496 U N
}
}
}
}
}
{ C35R13.le_tile.le_guts.lp3.lut40 "f2" 16 12 630.493 U N
}
}
}
}
}
}
}
}
{ C36R11_xbar_tile.xbar_0.ixbar0 "z5 [0]" 17 10 115.35 U N
{ C36R14_xbar_tile.xbar_0.ixbar0 "i2 [13]" 17 13 115.35 U N
{ C36R14_xbar_tile.xbar_0.ixbar0 "z6 [3]" 17 13 292.841 U N
{ C36R14_xbar_tile.xbar_0.ixbar1 "i2 [6]" 17 13 292.841 U N
{ C36R14_xbar_tile.xbar_0.ixbar1 "z1 [2]" 17 13 510.201 U N
{ C37R14.le_tile.le_guts.lp1.muxf3_l0 "in0" 17 13 510.201 U N
{ C37R14.le_tile.le_guts.lp1.muxf3_l0 "out" 17 13 674.521 U N
{ C37R14.le_tile.le_guts.lp1.lut0 "f3" 17 13 674.521 U N
}
}
}
}
}
}
}
}
{ C36R11_xbar_tile.xbar_0.ixbar0 "z4 [0]" 17 10 115.35 U N
{ C37R11.le_tile.le_guts.lp0.muxf3_l0 "in0" 17 10 115.35 U N
{ C37R11.le_tile.le_guts.lp0.muxf3_l0 "out" 17 10 279.67 U N
{ C37R11.le_tile.le_guts.lp0.lut0 "f3" 17 10 279.67 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[23].mclk_out []
{ C33R24.le_tile.le_guts.lbuf "mclk_b" 15 23 0 U N
{ C33R24.le_tile.le_guts.lp0.reg0 "mclk_b" 15 23 0 U N
}
}
rout io_cell_rstn_i_inst|id_q_net []
{ C33R49.io_top.u0_bank11_mux.u0_bank11.u375.u0_M7A_IO_LVDS "id_q_1 [0]" 15 47 0 U N
{ C32R47_xbar_tile.xbar_0.ixbar0 "i1 [0]" 15 46 0 U N
{ C32R47_xbar_tile.xbar_0.ixbar0 "z3 [1]" 15 46 177.491 U N
{ C38R47_xbar_tile.xbar_0.ixbar0 "i0 [9]" 18 46 177.491 U N
{ C38R47_xbar_tile.xbar_0.ixbar0 "z2 [3]" 18 46 351.538 U N
{ C38R39_xbar_tile.xbar_0.ixbar0 "i1 [1]" 18 38 351.538 U N
{ C38R39_xbar_tile.xbar_0.ixbar0 "z2 [3]" 18 38 585.245 U N
{ C38R31_xbar_tile.xbar_0.ixbar0 "i1 [1]" 18 30 585.245 U N
{ C38R31_xbar_tile.xbar_0.ixbar0 "z2 [3]" 18 30 818.953 U N
{ C38R23_xbar_tile.xbar_0.ixbar0 "i1 [1]" 18 22 818.953 U N
{ C38R23_xbar_tile.xbar_0.ixbar0 "z2 [3]" 18 22 1052.66 U N
{ C38R19_xbar_tile.xbar_0.ixbar0 "i2 [10]" 18 18 1052.66 U N
{ C38R19_xbar_tile.xbar_0.ixbar0 "z7 [0]" 18 18 1280.92 U N
{ C39R19.le_tile.le_guts.lp0.lut0 "f0" 18 18 1413.92 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[31]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [31]" 25 35 0 U N
{ C52R36.xbar_tile.xbar_0.oxbar "d [17]" 25 35 0 U N
{ C52R36.xbar_tile.xbar_0.oxbar "xy [1]" 25 35 144.74 U N
{ C50R35_xbar_tile.xbar_0.ixbar2 "i3 [6]" 24 34 144.74 U N
{ C50R35_xbar_tile.xbar_0.ixbar2 "z3 [2]" 24 34 230.857 U N
{ C50R32_xbar_tile.xbar_0.ixbar2 "i2 [4]" 24 31 230.857 U N
{ C50R32_xbar_tile.xbar_0.ixbar2 "z4 [2]" 24 31 408.112 U N
{ C34R32_xbar_tile.xbar_0.ixbar2 "i3 [5]" 16 31 408.112 U N
{ C34R32_xbar_tile.xbar_0.ixbar2 "z2 [3]" 16 31 732.09 U N
{ C34R24_xbar_tile.xbar_0.ixbar2 "i1 [1]" 16 23 732.09 U N
{ C34R24_xbar_tile.xbar_0.ixbar2 "z2 [3]" 16 23 965.798 U N
{ C34R16_xbar_tile.xbar_0.ixbar2 "i1 [1]" 16 15 965.798 U N
{ C34R16_xbar_tile.xbar_0.ixbar2 "z4 [1]" 16 15 1199.51 U N
{ C30R16_xbar_tile.xbar_0.ixbar2 "i3 [0]" 14 15 1199.51 U N
{ C30R16_xbar_tile.xbar_0.ixbar2 "z3 [3]" 14 15 1380.27 U N
{ C30R8_xbar_tile.xbar_0.ixbar2 "i2 [5]" 14 7 1380.27 U N
{ C30R8_xbar_tile.xbar_0.ixbar2 "z3 [1]" 14 7 1613.98 U N
{ C32R8_xbar_tile.xbar_0.ixbar2 "i0 [8]" 15 7 1613.98 U N
{ C32R8_xbar_tile.xbar_0.ixbar2 "z0 [2]" 15 7 1834.75 U N
{ C33R8.le_tile.le_guts.lp2.mux_di4 "in1" 15 7 1834.75 U N
{ C33R8.le_tile.le_guts.lp2.mux_di4 "out" 15 7 2032.07 U N
{ C33R8.le_tile.le_guts.lp2.reg1 "di" 15 7 2032.07 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[29].sclk_out []
{ C33R15.le_tile.le_guts.lbuf "sclk" 15 14 0 U N
{ C33R15.le_tile.le_guts.lp3.reg1 "sclk" 15 14 0 U N
}
{ C33R15.le_tile.le_guts.lp3.reg0 "sclk" 15 14 0 U N
}
{ C33R15.le_tile.le_guts.lp2.reg1 "sclk" 15 14 0 U N
}
{ C33R15.le_tile.le_guts.lp2.reg0 "sclk" 15 14 0 U N
}
{ C33R15.le_tile.le_guts.lp1.reg1 "sclk" 15 14 0 U N
}
{ C33R15.le_tile.le_guts.lp1.reg0 "sclk" 15 14 0 U N
}
{ C33R15.le_tile.le_guts.lp0.reg1 "sclk" 15 14 0 U N
}
{ C33R15.le_tile.le_guts.lp0.reg0 "sclk" 15 14 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].sclk_out []
{ C49R5.le_tile.le_guts.lbuf "sclk" 23 4 0 U N
{ C49R5.le_tile.le_guts.lp3.reg1 "sclk" 23 4 0 U N
}
{ C49R5.le_tile.le_guts.lp3.reg0 "sclk" 23 4 0 U N
}
{ C49R5.le_tile.le_guts.lp2.reg1 "sclk" 23 4 0 U N
}
{ C49R5.le_tile.le_guts.lp2.reg0 "sclk" 23 4 0 U N
}
{ C49R5.le_tile.le_guts.lp1.reg1 "sclk" 23 4 0 U N
}
{ C49R5.le_tile.le_guts.lp1.reg0 "sclk" 23 4 0 U N
}
{ C49R5.le_tile.le_guts.lp0.reg1 "sclk" 23 4 0 U N
}
{ C49R5.le_tile.le_guts.lp0.reg0 "sclk" 23 4 0 U N
}
}
rout C35R11_mux0_ble2_out_0 []
{ C35R11.le_tile.le_guts.lp2.SC_mux_dx4_0 "out" 16 10 0 U N
{ C35R11.le_tile.le_guts.lp3.muxf3_l0 "in1" 16 10 0 U N
{ C35R11.le_tile.le_guts.lp3.muxf3_l0 "out" 16 10 143.18 U N
{ C35R11.le_tile.le_guts.lp3.lut0 "f3" 16 10 143.18 U N
}
}
}
{ C34R11_xbar_tile.xbar_0.oxbar "d [12]" 16 10 0 U N
{ C34R11_xbar_tile.xbar_0.oxbar "xy [0]" 16 10 151.18 U N
{ C34R11_xbar_tile.xbar_0.ixbar0 "i1 [13]" 16 10 151.18 U N
{ C34R11_xbar_tile.xbar_0.ixbar0 "z7 [0]" 16 10 235.601 U N
{ C35R11.le_tile.le_guts.lp0.lut0 "f0" 16 10 368.601 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[27]|qx_net []
{ C33R15.le_tile.le_guts.lp0.reg0 "qx" 15 14 0 U N
{ C32R15_xbar_tile.xbar_0.oxbar "d [1]" 15 14 0 U N
{ C32R15_xbar_tile.xbar_0.oxbar "xy [4]" 15 14 144.07 U N
{ C32R15_xbar_tile.xbar_0.ixbar1 "i3 [9]" 15 14 144.07 U N
{ C32R15_xbar_tile.xbar_0.ixbar1 "z5 [3]" 15 14 225.365 U N
{ C33R15.le_tile.le_guts.lp2.lut0 "f1" 15 14 358.365 U N
}
}
}
}
}
}
rout ii0524|dx_net []
{ C45R15.le_tile.le_guts.lp2.lut0 "dx" 21 14 0 U N
{ C44R15_xbar_tile.xbar_0.oxbar "d [10]" 21 14 0 U N
{ C44R15_xbar_tile.xbar_0.oxbar "xy [6]" 21 14 144.2 U N
{ C44R14_xbar_tile.xbar_0.ixbar2 "i2 [3]" 21 13 144.2 U N
{ C44R14_xbar_tile.xbar_0.ixbar2 "z4 [0]" 21 13 229.035 U N
{ C45R14.le_tile.le_guts.lp2.mux_di0 "in1" 21 13 229.035 U N
{ C45R14.le_tile.le_guts.lp2.mux_di0 "out" 21 13 405.354 U N
{ C45R14.le_tile.le_guts.lp2.reg0 "di" 21 13 405.354 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_addr_cnt__reg[8].sr_out []
{ C37R19.le_tile.le_guts.lbuf "a_sr" 17 18 0 U N
{ C37R19.le_tile.le_guts.lp1.reg0 "a_sr" 17 18 0 U N
}
{ C37R19.le_tile.le_guts.lp0.reg0 "a_sr" 17 18 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]|qx_net []
{ C33R14.le_tile.le_guts.lp0.reg1 "qx" 15 13 0 U N
{ C32R14_xbar_tile.xbar_0.oxbar "d [3]" 15 13 0 U N
{ C32R14_xbar_tile.xbar_0.oxbar "xy [6]" 15 13 144.07 U N
{ C32R13_xbar_tile.xbar_0.ixbar2 "i2 [3]" 15 12 144.07 U N
{ C32R13_xbar_tile.xbar_0.ixbar2 "z7 [0]" 15 12 228.905 U N
{ C33R13.le_tile.le_guts.lp2.lut0 "f0" 15 12 361.905 U N
}
}
}
}
}
}
rout C35R16_ble0_out_to_muxdx []
{ C35R16.le_tile.le_guts.lp0.mux_f5 "out" 16 15 0 U N
{ C35R16.le_tile.le_guts.lp0.SC_mux_dx4_0 "sel" 16 15 0 U N
}
}
rout C39R15_ble1_out_to_mux []
{ C39R15.le_tile.le_guts.lp1.const_f5 "out" 18 14 0 U N
{ C39R15.le_tile.le_guts.lp1.mux_f5 "in1" 18 14 0 U N
}
}
rout C39R12_mux0_ble0_out_0 []
{ C39R12.le_tile.le_guts.lp0.SC_mux_dx4_0 "out" 18 11 0 U N
{ C39R12.le_tile.le_guts.lp1.muxf3_l0 "in1" 18 11 0 U N
{ C39R12.le_tile.le_guts.lp1.muxf3_l0 "out" 18 11 149.94 U N
{ C39R12.le_tile.le_guts.lp1.lut0 "f3" 18 11 149.94 U N
}
}
}
{ C38R12_xbar_tile.xbar_0.oxbar "d [2]" 18 11 0 U N
{ C38R12_xbar_tile.xbar_0.oxbar "xy [9]" 18 11 170.8 U N
{ C36R11_xbar_tile.xbar_0.ixbar3 "i1 [12]" 17 10 170.8 U N
{ C36R11_xbar_tile.xbar_0.ixbar3 "z2 [2]" 17 10 256.985 U N
{ C36R10_xbar_tile.xbar_0.ixbar3 "i2 [9]" 17 9 256.985 U N
{ C36R10_xbar_tile.xbar_0.ixbar3 "z5 [0]" 17 9 426.407 U N
{ C37R10.le_tile.le_guts.lp3.muxf3_l0 "in0" 17 9 426.407 U N
{ C37R10.le_tile.le_guts.lp3.muxf3_l0 "out" 17 9 590.727 U N
{ C37R10.le_tile.le_guts.lp3.lut0 "f3" 17 9 590.727 U N
}
}
}
}
}
}
}
}
{ C38R12_xbar_tile.xbar_0.oxbar "xy [18]" 18 11 170.8 U N
{ C38R12_xbar_tile.xbar_0.ixbar3 "i0 [12]" 18 11 170.8 U N
{ C38R12_xbar_tile.xbar_0.ixbar3 "z2 [2]" 18 11 252.195 U N
{ C38R10_xbar_tile.xbar_0.ixbar3 "i2 [11]" 18 9 252.195 U N
{ C38R10_xbar_tile.xbar_0.ixbar3 "z2 [0]" 18 9 421.45 U N
{ C39R10.le_tile.le_guts.lp1.lut41 "f1" 18 9 554.45 U N
}
}
}
}
}
}
{ C38R12_xbar_tile.xbar_0.oxbar "xy [10]" 18 11 170.8 U N
{ C38R11_xbar_tile.xbar_0.ixbar3 "i2 [7]" 18 10 170.8 U N
{ C38R11_xbar_tile.xbar_0.ixbar3 "z5 [3]" 18 10 255.635 U N
{ C39R11.le_tile.le_guts.lp0.lut0 "f1" 18 10 388.635 U N
}
}
}
}
}
{ C38R12_xbar_tile.xbar_0.ixbar0 "i3 [8]" 18 11 0 U N
{ C38R12_xbar_tile.xbar_0.ixbar0 "z2 [0]" 18 11 113.8 U N
{ C39R12.le_tile.le_guts.lp1.lut41 "f2" 18 11 246.8 U N
}
}
}
}
rout C39R12_mux0_ble0_out_1 []
{ C39R12.le_tile.le_guts.lp0.SC_mux_dx4_1 "out" 18 11 0 U N
{ C39R12.le_tile.le_guts.lp0.mux_di4 "in3" 18 11 0 U N
{ C39R12.le_tile.le_guts.lp0.mux_di4 "out" 18 11 46.001 U N
{ C39R12.le_tile.le_guts.lp0.reg1 "di" 18 11 46.001 U N
}
}
}
}
rout ii0635|dx_net []
{ C37R12.le_tile.le_guts.lp1.lut41 "dx" 17 11 0 U N
{ C37R12.le_tile.le_guts.lp1.SC_mux_dx4_0 "in1" 17 11 0 U N
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[27]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [27]" 25 35 0 U N
{ C52R36.xbar_tile.xbar_0.ixbar2 "i2 [8]" 25 35 0 U N
{ C52R36.xbar_tile.xbar_0.ixbar2 "z3 [3]" 25 35 85.91 U N
{ C52R28.xbar_tile.xbar_0.ixbar2 "i2 [5]" 25 27 85.91 U N
{ C52R28.xbar_tile.xbar_0.ixbar2 "z4 [2]" 25 27 319.618 U N
{ C36R28_xbar_tile.xbar_0.ixbar2 "i3 [5]" 17 27 319.618 U N
{ C36R28_xbar_tile.xbar_0.ixbar2 "z2 [3]" 17 27 610.12 U N
{ C36R20_xbar_tile.xbar_0.ixbar2 "i1 [1]" 17 19 610.12 U N
{ C36R20_xbar_tile.xbar_0.ixbar2 "z2 [3]" 17 19 843.827 U N
{ C36R12_xbar_tile.xbar_0.ixbar2 "i1 [1]" 17 11 843.827 U N
{ C36R12_xbar_tile.xbar_0.ixbar2 "z3 [2]" 17 11 1077.54 U N
{ C36R9_xbar_tile.xbar_0.ixbar2 "i2 [4]" 17 8 1077.54 U N
{ C36R9_xbar_tile.xbar_0.ixbar2 "z6 [2]" 17 8 1254.79 U N
{ C34R9_xbar_tile.xbar_0.ixbar2 "i3 [13]" 16 8 1254.79 U N
{ C34R9_xbar_tile.xbar_0.ixbar2 "z3 [2]" 16 8 1437.51 U N
{ C34R7_xbar_tile.xbar_0.ixbar2 "i1 [15]" 16 6 1437.51 U N
{ C34R7_xbar_tile.xbar_0.ixbar2 "z4 [0]" 16 6 1605.93 U N
{ C35R7.le_tile.le_guts.lp2.mux_di0 "in1" 16 6 1605.93 U N
{ C35R7.le_tile.le_guts.lp2.mux_di0 "out" 16 6 1782.25 U N
{ C35R7.le_tile.le_guts.lp2.reg0 "di" 16 6 1782.25 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].sr_out []
{ C27R12.le_tile.le_guts.lbuf "a_sr" 12 11 0 U N
{ C27R12.le_tile.le_guts.lp2.reg0 "a_sr" 12 11 0 U N
}
{ C27R12.le_tile.le_guts.lp1.reg0 "a_sr" 12 11 0 U N
}
{ C27R12.le_tile.le_guts.lp0.reg1 "a_sr" 12 11 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [8]
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_8 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_db [8]" 14 12 0 U N
}
}
rout C39R13_ble2_out_to_muxdx []
{ C39R13.le_tile.le_guts.lp2.mux_f5 "out" 18 12 0 U N
{ C39R13.le_tile.le_guts.lp2.SC_mux_dx4_1 "sel" 18 12 0 U N
}
{ C39R13.le_tile.le_guts.lp2.SC_mux_dx4_0 "sel" 18 12 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|qx_net []
{ C27R13.le_tile.le_guts.lp2.reg0 "qx" 12 12 0 U N
{ C26R13_xbar_tile.xbar_0.oxbar "d [11]" 12 12 0 U N
{ C26R13_xbar_tile.xbar_0.oxbar "xy [18]" 12 12 165.28 U N
{ C28R13_xbar_tile.xbar_0.ixbar1 "i0 [3]" 13 12 165.28 U N
{ C28R13_xbar_tile.xbar_0.ixbar1 "z6 [0]" 13 12 247.195 U N
{ C29R13.le_tile.le_guts.lp3.muxf2_l0 "in0" 13 12 247.195 U N
{ C29R13.le_tile.le_guts.lp3.muxf2_l0 "out" 13 12 409.195 U N
{ C29R13.le_tile.le_guts.lp3.lut0 "f2" 13 12 409.195 U N
}
}
}
}
}
}
}
{ C26R13_xbar_tile.xbar_0.ixbar2 "i1 [2]" 12 12 0 U N
{ C26R13_xbar_tile.xbar_0.ixbar2 "z2 [2]" 12 12 108.28 U N
{ C26R10_xbar_tile.xbar_0.ixbar2 "i1 [0]" 12 9 108.28 U N
{ C26R10_xbar_tile.xbar_0.ixbar2 "z6 [3]" 12 9 285.771 U N
{ C26R10_xbar_tile.xbar_0.ixbar3 "i1 [13]" 12 9 285.771 U N
{ C26R10_xbar_tile.xbar_0.ixbar3 "z6 [0]" 12 9 503.131 U N
{ C27R10.le_tile.le_guts.lp1.muxf2_l0 "in0" 12 9 503.131 U N
{ C27R10.le_tile.le_guts.lp1.muxf2_l0 "out" 12 9 665.131 U N
{ C27R10.le_tile.le_guts.lp1.lut0 "f2" 12 9 665.131 U N
}
}
}
}
}
}
}
}
{ C26R13_xbar_tile.xbar_0.ixbar2 "z1 [2]" 12 12 108.28 U N
{ C27R13.le_tile.le_guts.lp2.muxf3_l0 "in0" 12 12 108.28 U N
{ C27R13.le_tile.le_guts.lp2.muxf3_l0 "out" 12 12 272.6 U N
{ C27R13.le_tile.le_guts.lp2.lut0 "f3" 12 12 272.6 U N
}
}
}
}
{ C26R13_xbar_tile.xbar_0.ixbar2 "z0 [0]" 12 12 108.28 U N
{ C26R21_xbar_tile.xbar_0.ixbar2 "i1 [10]" 12 20 108.28 U N
{ C26R21_xbar_tile.xbar_0.ixbar2 "z0 [0]" 12 20 341.495 U N
{ C26R29_xbar_tile.xbar_0.ixbar2 "i1 [10]" 12 28 341.495 U N
{ C26R29_xbar_tile.xbar_0.ixbar2 "z0 [0]" 12 28 574.71 U N
{ C26R33_xbar_tile.xbar_0.ixbar2 "i2 [1]" 12 32 574.71 U N
{ C26R33_xbar_tile.xbar_0.ixbar2 "z3 [1]" 12 32 802.512 U N
{ C32R33_xbar_tile.xbar_0.ixbar2 "i0 [9]" 15 32 802.512 U N
{ C32R33_xbar_tile.xbar_0.ixbar2 "z7 [2]" 15 32 1026.62 U N
{ C36R33_xbar_tile.xbar_0.ixbar2 "i0 [15]" 17 32 1026.62 U N
{ C36R33_xbar_tile.xbar_0.ixbar2 "z7 [1]" 17 32 1195.17 U N
{ C52R33.xbar_tile.xbar_0.ixbar2 "i0 [10]" 25 32 1195.17 U N
{ C52R33.xbar_tile.xbar_0.ixbar2 "z0 [3]" 25 32 1519.15 U N
{ C53R4.M7S_SOC "fp0_m_ahb_addr [8]" 25 32 1652.15 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[24]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [24]" 25 35 0 U N
{ C52R36.xbar_tile.xbar_0.ixbar2 "i2 [7]" 25 35 0 U N
{ C52R36.xbar_tile.xbar_0.ixbar2 "z6 [1]" 25 35 87.2 U N
{ C36R36_xbar_tile.xbar_0.ixbar2 "i3 [14]" 17 35 87.2 U N
{ C36R36_xbar_tile.xbar_0.ixbar2 "z3 [3]" 17 35 377.702 U N
{ C36R28_xbar_tile.xbar_0.ixbar2 "i2 [5]" 17 27 377.702 U N
{ C36R28_xbar_tile.xbar_0.ixbar2 "z3 [3]" 17 27 611.41 U N
{ C36R20_xbar_tile.xbar_0.ixbar2 "i2 [5]" 17 19 611.41 U N
{ C36R20_xbar_tile.xbar_0.ixbar2 "z3 [3]" 17 19 845.117 U N
{ C36R12_xbar_tile.xbar_0.ixbar2 "i2 [5]" 17 11 845.117 U N
{ C36R12_xbar_tile.xbar_0.ixbar2 "z2 [3]" 17 11 1078.82 U N
{ C36R4_xbar_tile.xbar_0.ixbar2 "i1 [1]" 17 3 1078.82 U N
{ C36R4_xbar_tile.xbar_0.ixbar2 "z6 [2]" 17 3 1312.53 U N
{ C34R4_xbar_tile.xbar_0.ixbar2 "i3 [13]" 16 3 1312.53 U N
{ C34R4_xbar_tile.xbar_0.ixbar2 "z0 [1]" 16 3 1495.25 U N
{ C34R7_xbar_tile.xbar_0.ixbar2 "i1 [11]" 16 6 1495.25 U N
{ C34R7_xbar_tile.xbar_0.ixbar2 "z0 [2]" 16 6 1672.51 U N
{ C35R7.le_tile.le_guts.lp2.mux_di4 "in1" 16 6 1672.51 U N
{ C35R7.le_tile.le_guts.lp2.mux_di4 "out" 16 6 1869.83 U N
{ C35R7.le_tile.le_guts.lp2.reg1 "di" 16 6 1869.83 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].mclk_out []
{ C35R14.le_tile.le_guts.lbuf "mclk_b" 16 13 0 U N
{ C35R14.le_tile.le_guts.lp0.reg0 "mclk_b" 16 13 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]|qx_net []
{ C35R7.le_tile.le_guts.lp0.reg1 "qx" 16 6 0 U N
{ C34R7_xbar_tile.xbar_0.oxbar "d [3]" 16 6 0 U N
{ C34R7_xbar_tile.xbar_0.oxbar "xy [20]" 16 6 144.07 U N
{ C32R7_xbar_tile.xbar_0.ixbar3 "i3 [12]" 15 6 144.07 U N
{ C32R7_xbar_tile.xbar_0.ixbar3 "z6 [1]" 15 6 225.8 U N
{ C32R15_xbar_tile.xbar_0.ixbar3 "i0 [10]" 15 14 225.8 U N
{ C32R15_xbar_tile.xbar_0.ixbar3 "z1 [2]" 15 14 459.015 U N
{ C33R15.le_tile.le_guts.lp3.mux_di4 "in1" 15 14 459.015 U N
{ C33R15.le_tile.le_guts.lp3.mux_di4 "out" 15 14 656.335 U N
{ C33R15.le_tile.le_guts.lp3.reg1 "di" 15 14 656.335 U N
}
}
}
}
}
}
}
}
}
}
rout ii0472|dx_net []
{ C23R16.le_tile.le_guts.lp0.lut41 "dx" 10 15 0 U N
{ C23R16.le_tile.le_guts.lp0.SC_mux_dx4_0 "in1" 10 15 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]|qx_net []
{ C39R7.le_tile.le_guts.lp0.reg0 "qx" 18 6 0 U N
{ C38R7_xbar_tile.xbar_0.oxbar "d [1]" 18 6 0 U N
{ C38R7_xbar_tile.xbar_0.oxbar "xy [1]" 18 6 144.07 U N
{ C36R6_xbar_tile.xbar_0.ixbar2 "i3 [6]" 17 5 144.07 U N
{ C36R6_xbar_tile.xbar_0.ixbar2 "z1 [0]" 17 5 230.255 U N
{ C36R14_xbar_tile.xbar_0.ixbar2 "i2 [14]" 17 13 230.255 U N
{ C36R14_xbar_tile.xbar_0.ixbar2 "z7 [3]" 17 13 463.47 U N
{ C36R14_xbar_tile.xbar_0.ixbar0 "i2 [3]" 17 13 463.47 U N
{ C36R14_xbar_tile.xbar_0.ixbar0 "z1 [2]" 17 13 680.83 U N
{ C37R14.le_tile.le_guts.lp0.mux_di0 "in1" 17 13 680.83 U N
{ C37R14.le_tile.le_guts.lp0.mux_di0 "out" 17 13 857.15 U N
{ C37R14.le_tile.le_guts.lp0.reg0 "di" 17 13 857.15 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [9]
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_9 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_db [9]" 14 12 0 U N
}
}
rout ii0583|dx_net []
{ C35R12.le_tile.le_guts.lp0.lut40 "dx" 16 11 0 U N
{ C35R12.le_tile.le_guts.lp0.SC_mux_dx4_0 "in0" 16 11 0 U N
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[21]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [21]" 25 34 0 U N
{ C52R35.xbar_tile.xbar_0.ixbar3 "i2 [12]" 25 34 0 U N
{ C52R35.xbar_tile.xbar_0.ixbar3 "z3 [2]" 25 34 87.74 U N
{ C52R33.xbar_tile.xbar_0.ixbar3 "i1 [15]" 25 32 87.74 U N
{ C52R33.xbar_tile.xbar_0.ixbar3 "z2 [3]" 25 32 256.162 U N
{ C52R25.xbar_tile.xbar_0.ixbar3 "i1 [1]" 25 24 256.162 U N
{ C52R25.xbar_tile.xbar_0.ixbar3 "z4 [2]" 25 24 489.87 U N
{ C36R25_xbar_tile.xbar_0.ixbar3 "i3 [5]" 17 24 489.87 U N
{ C36R25_xbar_tile.xbar_0.ixbar3 "z3 [3]" 17 24 780.372 U N
{ C36R17_xbar_tile.xbar_0.ixbar3 "i2 [5]" 17 16 780.372 U N
{ C36R17_xbar_tile.xbar_0.ixbar3 "z7 [1]" 17 16 1014.08 U N
{ C36R9_xbar_tile.xbar_0.ixbar3 "i3 [14]" 17 8 1014.08 U N
{ C36R9_xbar_tile.xbar_0.ixbar3 "z7 [3]" 17 8 1247.79 U N
{ C36R9_xbar_tile.xbar_0.ixbar1 "i1 [8]" 17 8 1247.79 U N
{ C36R9_xbar_tile.xbar_0.ixbar1 "z3 [1]" 17 8 1465.15 U N
{ C37R9.le_tile.le_guts.lp1.mux_di0 "in1" 17 8 1465.15 U N
{ C37R9.le_tile.le_guts.lp1.mux_di0 "out" 17 8 1641.47 U N
{ C37R9.le_tile.le_guts.lp1.reg0 "di" 17 8 1641.47 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_addr_cnt__reg[3].mclk_out []
{ C39R16.le_tile.le_guts.lbuf "mclk_b" 18 15 0 U N
{ C39R16.le_tile.le_guts.lp3.reg0 "mclk_b" 18 15 0 U N
}
{ C39R16.le_tile.le_guts.lp2.reg0 "mclk_b" 18 15 0 U N
}
{ C39R16.le_tile.le_guts.lp1.reg0 "mclk_b" 18 15 0 U N
}
{ C39R16.le_tile.le_guts.lp0.reg0 "mclk_b" 18 15 0 U N
}
}
rout ii0694|dx_net []
{ C25R10.le_tile.le_guts.lp1.lut0 "dx" 11 9 0 U N
{ C24R10_xbar_tile.xbar_0.oxbar "d [5]" 11 9 0 U N
{ C24R10_xbar_tile.xbar_0.oxbar "xy [14]" 11 9 144.2 U N
{ C24R10_xbar_tile.xbar_0.ixbar2 "i0 [7]" 11 9 144.2 U N
{ C24R10_xbar_tile.xbar_0.ixbar2 "z1 [3]" 11 9 225.495 U N
{ C25R10.le_tile.le_guts.lp0.muxf1_l40 "in0" 11 9 225.495 U N
{ C25R10.le_tile.le_guts.lp0.muxf1_l40 "out" 11 9 420.495 U N
{ C25R10.le_tile.le_guts.lp0.lut40 "f1" 11 9 420.495 U N
}
}
}
}
}
}
}
}
rout ii0704|dx_net []
{ C35R10.le_tile.le_guts.lp0.lut0 "dx" 16 9 0 U N
{ C34R10_xbar_tile.xbar_0.oxbar "d [0]" 16 9 0 U N
{ C34R10_xbar_tile.xbar_0.oxbar "xy [1]" 16 9 144.2 U N
{ C32R9_xbar_tile.xbar_0.ixbar2 "i3 [6]" 15 8 144.2 U N
{ C32R9_xbar_tile.xbar_0.ixbar2 "z7 [3]" 15 8 236.488 U N
{ C32R9_xbar_tile.xbar_0.ixbar0 "i2 [3]" 15 8 236.488 U N
{ C32R9_xbar_tile.xbar_0.ixbar0 "z7 [0]" 15 8 453.848 U N
{ C33R9.le_tile.le_guts.lp0.lut0 "f0" 15 8 586.848 U N
}
}
}
}
{ C32R9_xbar_tile.xbar_0.ixbar2 "z1 [2]" 15 8 236.488 U N
{ C33R9.le_tile.le_guts.lp2.muxf3_l0 "in0" 15 8 236.488 U N
{ C33R9.le_tile.le_guts.lp2.muxf3_l0 "out" 15 8 400.808 U N
{ C33R9.le_tile.le_guts.lp2.lut0 "f3" 15 8 400.808 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_addr_wr_r__reg[0].sr_out []
{ C33R12.le_tile.le_guts.lbuf "a_sr" 15 11 0 U N
{ C33R12.le_tile.le_guts.lp3.reg0 "a_sr" 15 11 0 U N
}
{ C33R12.le_tile.le_guts.lp2.reg1 "a_sr" 15 11 0 U N
}
{ C33R12.le_tile.le_guts.lp2.reg0 "a_sr" 15 11 0 U N
}
{ C33R12.le_tile.le_guts.lp1.reg1 "a_sr" 15 11 0 U N
}
{ C33R12.le_tile.le_guts.lp1.reg0 "a_sr" 15 11 0 U N
}
{ C33R12.le_tile.le_guts.lp0.reg1 "a_sr" 15 11 0 U N
}
{ C33R12.le_tile.le_guts.lp0.reg0 "a_sr" 15 11 0 U N
}
}
rout u_colorgen_v_cnt__reg[8].sr_out []
{ C15R16.le_tile.le_guts.lbuf "a_sr" 6 15 0 U N
{ C15R16.le_tile.le_guts.lp1.reg0 "a_sr" 6 15 0 U N
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[17]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [17]" 25 34 0 U N
{ C52R35.xbar_tile.xbar_0.ixbar2 "i2 [8]" 25 34 0 U N
{ C52R35.xbar_tile.xbar_0.ixbar2 "z6 [1]" 25 34 85.91 U N
{ C36R35_xbar_tile.xbar_0.ixbar2 "i3 [14]" 17 34 85.91 U N
{ C36R35_xbar_tile.xbar_0.ixbar2 "z3 [2]" 17 34 376.412 U N
{ C36R33_xbar_tile.xbar_0.ixbar2 "i1 [15]" 17 32 376.412 U N
{ C36R33_xbar_tile.xbar_0.ixbar2 "z3 [3]" 17 32 544.834 U N
{ C36R25_xbar_tile.xbar_0.ixbar2 "i2 [5]" 17 24 544.834 U N
{ C36R25_xbar_tile.xbar_0.ixbar2 "z3 [3]" 17 24 778.542 U N
{ C36R17_xbar_tile.xbar_0.ixbar2 "i2 [5]" 17 16 778.542 U N
{ C36R17_xbar_tile.xbar_0.ixbar2 "z7 [3]" 17 16 1012.25 U N
{ C36R17_xbar_tile.xbar_0.ixbar0 "i2 [3]" 17 16 1012.25 U N
{ C36R17_xbar_tile.xbar_0.ixbar0 "z2 [3]" 17 16 1229.61 U N
{ C36R9_xbar_tile.xbar_0.ixbar0 "i1 [1]" 17 8 1229.61 U N
{ C36R9_xbar_tile.xbar_0.ixbar0 "z1 [2]" 17 8 1463.32 U N
{ C37R9.le_tile.le_guts.lp0.mux_di0 "in1" 17 8 1463.32 U N
{ C37R9.le_tile.le_guts.lp0.mux_di0 "out" 17 8 1639.64 U N
{ C37R9.le_tile.le_guts.lp0.reg0 "di" 17 8 1639.64 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]|qx_net []
{ C47R4.le_tile.le_guts.lp3.reg0 "qx" 22 3 0 U N
{ C46R4_xbar_tile.xbar_0.ixbar3 "i0 [8]" 22 3 0 U N
{ C46R4_xbar_tile.xbar_0.ixbar3 "z4 [0]" 22 3 94.14 U N
{ C47R4.le_tile.le_guts.lp3.mux_di0 "in1" 22 3 94.14 U N
{ C47R4.le_tile.le_guts.lp3.mux_di0 "out" 22 3 270.46 U N
{ C47R4.le_tile.le_guts.lp3.reg0 "di" 22 3 270.46 U N
}
}
}
}
{ C46R4_xbar_tile.xbar_0.ixbar3 "z0 [0]" 22 3 94.14 U N
{ C46R12_xbar_tile.xbar_0.ixbar3 "i1 [10]" 22 11 94.14 U N
{ C46R12_xbar_tile.xbar_0.ixbar3 "z1 [0]" 22 11 327.355 U N
{ C46R20_xbar_tile.xbar_0.ixbar3 "i2 [14]" 22 19 327.355 U N
{ C46R20_xbar_tile.xbar_0.ixbar3 "z1 [0]" 22 19 560.57 U N
{ C46R28_xbar_tile.xbar_0.ixbar3 "i2 [14]" 22 27 560.57 U N
{ C46R28_xbar_tile.xbar_0.ixbar3 "z0 [1]" 22 27 793.785 U N
{ C46R31_xbar_tile.xbar_0.ixbar3 "i1 [11]" 22 30 793.785 U N
{ C46R31_xbar_tile.xbar_0.ixbar3 "z5 [1]" 22 30 971.04 U N
{ C52R31.xbar_tile.xbar_0.ixbar3 "i0 [0]" 25 30 971.04 U N
{ C52R31.xbar_tile.xbar_0.ixbar3 "z1 [2]" 25 30 1195.15 U N
{ C52R31.xbar_tile.xbar_0.ixbar2 "i3 [8]" 25 30 1195.15 U N
{ C52R31.xbar_tile.xbar_0.ixbar2 "z5 [3]" 25 30 1412.51 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [26]" 25 30 1545.51 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[7].sh0 []
{ C27R15.le_tile.le_guts.lbuf "sh [0]" 12 14 0 U N
{ C27R15.le_tile.le_guts.lp2.reg0 "shift" 12 14 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[3].sclk_out []
{ C35R18.le_tile.le_guts.lbuf "sclk" 16 17 0 U N
{ C35R18.le_tile.le_guts.lp1.reg0 "sclk" 16 17 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|qx_net []
{ C39R15.le_tile.le_guts.lp0.reg0 "qx" 18 14 0 U N
{ C38R15_xbar_tile.xbar_0.oxbar "d [1]" 18 14 0 U N
{ C38R15_xbar_tile.xbar_0.oxbar "xy [4]" 18 14 165.28 U N
{ C38R15_xbar_tile.xbar_0.ixbar1 "i3 [9]" 18 14 165.28 U N
{ C38R15_xbar_tile.xbar_0.ixbar1 "z7 [0]" 18 14 246.675 U N
{ C39R15.le_tile.le_guts.lp1.lut0 "f0" 18 14 379.675 U N
}
}
}
}
{ C38R15_xbar_tile.xbar_0.oxbar "xy [21]" 18 14 165.28 U N
{ C36R16_xbar_tile.xbar_0.ixbar1 "i0 [6]" 17 15 165.28 U N
{ C36R16_xbar_tile.xbar_0.ixbar1 "z0 [2]" 17 15 251.465 U N
{ C34R16_xbar_tile.xbar_0.ixbar1 "i3 [7]" 16 15 251.465 U N
{ C34R16_xbar_tile.xbar_0.ixbar1 "z1 [1]" 16 15 434.186 U N
{ C34R17_xbar_tile.xbar_0.ixbar1 "i1 [6]" 16 16 434.186 U N
{ C34R17_xbar_tile.xbar_0.ixbar1 "z1 [1]" 16 16 606.07 U N
{ C34R17_xbar_tile.xbar_0.rcmux0 "in0 [1]" 16 16 606.07 U N
{ C34R17_xbar_tile.xbar_0.rcmux0 "out" 16 16 933.126 U N
{ C35R17.le_tile.le_guts.mux_en "in6" 16 16 933.126 U N
{ C35R17.le_tile.le_guts.mux_en "out" 16 16 933.128 U N
{ C35R17.le_tile.le_guts.u_inv_rc_0 "in" 16 16 933.128 U N
{ C35R17.le_tile.le_guts.u_inv_rc_0 "out" 16 16 933.13 U N
{ C35R17.le_tile.le_guts.lbuf "en" 16 16 933.13 U N
}
}
}
}
}
}
}
}
}
{ C34R16_xbar_tile.xbar_0.rcmux0 "in0 [1]" 16 15 434.186 U N
{ C34R16_xbar_tile.xbar_0.rcmux0 "out" 16 15 764.341 U N
{ C35R16.le_tile.le_guts.mux_en "in6" 16 15 764.341 U N
{ C35R16.le_tile.le_guts.mux_en "out" 16 15 764.343 U N
{ C35R16.le_tile.le_guts.u_inv_rc_0 "in" 16 15 764.343 U N
{ C35R16.le_tile.le_guts.u_inv_rc_0 "out" 16 15 764.345 U N
{ C35R16.le_tile.le_guts.lbuf "en" 16 15 764.345 U N
}
}
}
}
}
}
}
}
}
}
}
}
{ C38R15_xbar_tile.xbar_0.oxbar "xy [12]" 18 14 165.28 U N
{ C36R15_xbar_tile.xbar_0.ixbar0 "i0 [6]" 17 14 165.28 U N
{ C36R15_xbar_tile.xbar_0.ixbar0 "z5 [0]" 17 14 247.05 U N
{ C36R17_xbar_tile.xbar_0.ixbar0 "i1 [7]" 17 16 247.05 U N
{ C36R17_xbar_tile.xbar_0.ixbar0 "z3 [2]" 17 16 416.305 U N
{ C36R17_xbar_tile.xbar_0.rcmux0 "in3 [0]" 17 16 416.305 U N
{ C36R17_xbar_tile.xbar_0.rcmux0 "out" 17 16 743.361 U N
{ C37R17.le_tile.le_guts.mux_en "in6" 17 16 743.361 U N
{ C37R17.le_tile.le_guts.mux_en "out" 17 16 743.363 U N
{ C37R17.le_tile.le_guts.u_inv_rc_0 "in" 17 16 743.363 U N
{ C37R17.le_tile.le_guts.u_inv_rc_0 "out" 17 16 743.365 U N
{ C37R17.le_tile.le_guts.lbuf "en" 17 16 743.365 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C38R15_xbar_tile.xbar_0.ixbar0 "i3 [6]" 18 14 0 U N
{ C38R15_xbar_tile.xbar_0.ixbar0 "z4 [0]" 18 14 108.28 U N
{ C39R15.le_tile.le_guts.lp0.muxf3_l0 "in0" 18 14 108.28 U N
{ C39R15.le_tile.le_guts.lp0.muxf3_l0 "out" 18 14 272.6 U N
{ C39R15.le_tile.le_guts.lp0.lut0 "f3" 18 14 272.6 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net []
{ C33R16.le_tile.le_guts.lp1.reg0 "qx" 15 15 0 U N
{ C32R16_xbar_tile.xbar_0.oxbar "d [6]" 15 15 0 U N
{ C32R16_xbar_tile.xbar_0.oxbar "xy [11]" 15 15 151.14 U N
{ C32R15_xbar_tile.xbar_0.ixbar3 "i0 [7]" 15 14 151.14 U N
{ C32R15_xbar_tile.xbar_0.ixbar3 "z6 [2]" 15 14 236.518 U N
{ C30R15_xbar_tile.xbar_0.ixbar3 "i3 [13]" 14 14 236.518 U N
{ C30R15_xbar_tile.xbar_0.ixbar3 "z4 [3]" 14 14 408.658 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_ab [7]" 14 14 541.658 U N
}
}
{ C30R15_xbar_tile.xbar_0.ixbar3 "z2 [1]" 14 14 408.658 U N
{ C30R14_xbar_tile.xbar_0.ixbar3 "i1 [3]" 14 13 408.658 U N
{ C30R14_xbar_tile.xbar_0.ixbar3 "z4 [3]" 14 13 580.542 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_ab [7]" 14 13 713.542 U N
}
}
}
{ C30R12_xbar_tile.xbar_0.ixbar3 "i1 [2]" 14 11 408.658 U N
{ C30R12_xbar_tile.xbar_0.ixbar3 "z0 [0]" 14 11 589.685 U N
{ C30R20_xbar_tile.xbar_0.ixbar3 "i1 [10]" 14 19 589.685 U N
{ C30R20_xbar_tile.xbar_0.ixbar3 "z4 [3]" 14 19 831.737 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_ab [7]" 14 19 964.737 U N
}
}
{ C30R20_xbar_tile.xbar_0.ixbar3 "z2 [2]" 14 19 831.737 U N
{ C30R19_xbar_tile.xbar_0.ixbar3 "i2 [9]" 14 18 831.737 U N
{ C30R19_xbar_tile.xbar_0.ixbar3 "z4 [3]" 14 18 1006.12 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_ab [7]" 14 18 1139.12 U N
}
}
}
{ C30R18_xbar_tile.xbar_0.ixbar3 "i2 [11]" 14 17 831.737 U N
{ C30R18_xbar_tile.xbar_0.ixbar3 "z4 [3]" 14 17 1007.63 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_ab [7]" 14 17 1140.63 U N
}
}
}
{ C30R17_xbar_tile.xbar_0.ixbar3 "i1 [0]" 14 16 831.737 U N
{ C30R17_xbar_tile.xbar_0.ixbar3 "z4 [3]" 14 16 1016.34 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_ab [7]" 14 16 1149.34 U N
}
}
}
}
}
{ C30R16_xbar_tile.xbar_0.ixbar3 "i2 [1]" 14 15 589.685 U N
{ C30R16_xbar_tile.xbar_0.ixbar3 "z4 [3]" 14 15 825.664 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_ab [7]" 14 15 958.664 U N
}
}
}
}
}
}
}
}
}
}
{ C32R16_xbar_tile.xbar_0.oxbar "xy [10]" 15 15 151.14 U N
{ C32R15_xbar_tile.xbar_0.ixbar3 "i2 [7]" 15 14 151.14 U N
{ C32R15_xbar_tile.xbar_0.ixbar3 "z2 [2]" 15 14 235.975 U N
{ C32R13_xbar_tile.xbar_0.ixbar3 "i2 [11]" 15 12 235.975 U N
{ C32R13_xbar_tile.xbar_0.ixbar3 "z0 [2]" 15 12 405.229 U N
{ C30R13_xbar_tile.xbar_0.ixbar3 "i3 [7]" 14 12 405.229 U N
{ C30R13_xbar_tile.xbar_0.ixbar3 "z4 [3]" 14 12 574.779 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_ab [7]" 14 12 707.779 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|qx_net []
{ C29R13.le_tile.le_guts.lp0.reg1 "qx" 13 12 0 U N
{ C28R13_xbar_tile.xbar_0.oxbar "d [3]" 13 12 0 U N
{ C28R13_xbar_tile.xbar_0.oxbar "xy [20]" 13 12 165.28 U N
{ C28R13_xbar_tile.xbar_0.ixbar3 "i3 [9]" 13 12 165.28 U N
{ C28R13_xbar_tile.xbar_0.ixbar3 "z2 [0]" 13 12 247.185 U N
{ C29R13.le_tile.le_guts.lp1.lut41 "f1" 13 12 380.185 U N
}
}
}
}
{ C28R13_xbar_tile.xbar_0.oxbar "xy [12]" 13 12 165.28 U N
{ C28R13_xbar_tile.xbar_0.ixbar2 "i3 [9]" 13 12 165.28 U N
{ C28R13_xbar_tile.xbar_0.ixbar2 "z7 [0]" 13 12 247.185 U N
{ C29R13.le_tile.le_guts.lp2.lut0 "f0" 13 12 380.185 U N
}
}
}
}
{ C28R13_xbar_tile.xbar_0.oxbar "xy [0]" 13 12 165.28 U N
{ C28R12_xbar_tile.xbar_0.ixbar1 "i2 [7]" 13 11 165.28 U N
{ C28R12_xbar_tile.xbar_0.ixbar1 "z1 [2]" 13 11 250.115 U N
{ C29R12.le_tile.le_guts.lp1.muxf3_l0 "in0" 13 11 250.115 U N
{ C29R12.le_tile.le_guts.lp1.muxf3_l0 "out" 13 11 414.435 U N
{ C29R12.le_tile.le_guts.lp1.lut0 "f3" 13 11 414.435 U N
}
}
}
}
}
}
}
{ C28R13_xbar_tile.xbar_0.ixbar0 "i3 [7]" 13 12 0 U N
{ C28R13_xbar_tile.xbar_0.ixbar0 "z7 [3]" 13 12 108.28 U N
{ C29R13.le_tile.le_guts.lp0.muxf3_l41 "in0" 13 12 108.28 U N
{ C29R13.le_tile.le_guts.lp0.muxf3_l41 "out" 13 12 276.6 U N
{ C29R13.le_tile.le_guts.lp0.lut41 "f3" 13 12 276.6 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sclk_out []
{ C35R12.le_tile.le_guts.lbuf "sclk" 16 11 0 U N
{ C35R12.le_tile.le_guts.lp3.reg0 "sclk" 16 11 0 U N
}
{ C35R12.le_tile.le_guts.lp2.reg0 "sclk" 16 11 0 U N
}
{ C35R12.le_tile.le_guts.lp1.reg0 "sclk" 16 11 0 U N
}
{ C35R12.le_tile.le_guts.lp0.reg0 "sclk" 16 11 0 U N
}
}
rout ii0541|dx_net []
{ C29R16.le_tile.le_guts.lp1.lut0 "dx" 13 15 0 U N
{ C29R16.le_tile.le_guts.lp1.mux_di0 "in2" 13 15 0 U N
{ C29R16.le_tile.le_guts.lp1.mux_di0 "out" 13 15 60.2 U N
{ C29R16.le_tile.le_guts.lp1.reg0 "di" 13 15 60.2 U N
}
}
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[14]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [14]" 25 33 0 U N
{ C52R34.xbar_tile.xbar_0.ixbar3 "i0 [13]" 25 33 0 U N
{ C52R34.xbar_tile.xbar_0.ixbar3 "z2 [1]" 25 33 85.91 U N
{ C52R31.xbar_tile.xbar_0.ixbar3 "i1 [2]" 25 30 85.91 U N
{ C52R31.xbar_tile.xbar_0.ixbar3 "z2 [3]" 25 30 263.401 U N
{ C52R23.xbar_tile.xbar_0.ixbar3 "i1 [1]" 25 22 263.401 U N
{ C52R23.xbar_tile.xbar_0.ixbar3 "z4 [2]" 25 22 497.109 U N
{ C36R23_xbar_tile.xbar_0.ixbar3 "i3 [5]" 17 22 497.109 U N
{ C36R23_xbar_tile.xbar_0.ixbar3 "z7 [1]" 17 22 787.611 U N
{ C36R15_xbar_tile.xbar_0.ixbar3 "i3 [14]" 17 14 787.611 U N
{ C36R15_xbar_tile.xbar_0.ixbar3 "z7 [1]" 17 14 1021.32 U N
{ C36R7_xbar_tile.xbar_0.ixbar3 "i3 [14]" 17 6 1021.32 U N
{ C36R7_xbar_tile.xbar_0.ixbar3 "z6 [3]" 17 6 1255.03 U N
{ C36R7_xbar_tile.xbar_0.ixbar0 "i2 [7]" 17 6 1255.03 U N
{ C36R7_xbar_tile.xbar_0.ixbar0 "z1 [2]" 17 6 1472.39 U N
{ C37R7.le_tile.le_guts.lp0.mux_di0 "in1" 17 6 1472.39 U N
{ C37R7.le_tile.le_guts.lp0.mux_di0 "out" 17 6 1648.71 U N
{ C37R7.le_tile.le_guts.lp0.reg0 "di" 17 6 1648.71 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_addr_rd__reg[3].sclk_out []
{ C27R16.le_tile.le_guts.lbuf "sclk" 12 15 0 U N
{ C27R16.le_tile.le_guts.lp0.reg0 "sclk" 12 15 0 U N
}
}
rout u_colorgen_v_cnt__reg[8].sclk_out []
{ C15R16.le_tile.le_guts.lbuf "sclk" 6 15 0 U N
{ C15R16.le_tile.le_guts.lp1.reg0 "sclk" 6 15 0 U N
}
}
rout ii0652|dx_net []
{ C35R8.le_tile.le_guts.lp0.lut0 "dx" 16 7 0 U N
{ C35R8.le_tile.le_guts.lp0.mux_di0 "in2" 16 7 0 U N
{ C35R8.le_tile.le_guts.lp0.mux_di0 "out" 16 7 60.2 U N
{ C35R8.le_tile.le_guts.lp0.reg0 "di" 16 7 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_bmp_fig_cnt__reg[1]|qx_net []
{ C37R22.le_tile.le_guts.lp0.reg0 "qx" 17 21 0 U N
{ C36R22_xbar_tile.xbar_0.oxbar "d [1]" 17 21 0 U N
{ C36R22_xbar_tile.xbar_0.oxbar "xy [15]" 17 21 165.28 U N
{ C36R23_xbar_tile.xbar_0.ixbar0 "i0 [12]" 17 22 165.28 U N
{ C36R23_xbar_tile.xbar_0.ixbar0 "z5 [3]" 17 22 250.844 U N
{ C37R23.le_tile.le_guts.lp1.lut0 "f1" 17 22 383.844 U N
}
}
}
}
}
{ C36R22_xbar_tile.xbar_0.ixbar0 "i3 [6]" 17 21 0 U N
{ C36R22_xbar_tile.xbar_0.ixbar0 "z7 [0]" 17 21 108.28 U N
{ C37R22.le_tile.le_guts.lp0.lut0 "f0" 17 21 241.28 U N
}
}
{ C36R22_xbar_tile.xbar_0.ixbar0 "z6 [0]" 17 21 108.28 U N
{ C37R22.le_tile.le_guts.lp2.muxf2_l0 "in0" 17 21 108.28 U N
{ C37R22.le_tile.le_guts.lp2.muxf2_l0 "out" 17 21 270.28 U N
{ C37R22.le_tile.le_guts.lp2.lut0 "f2" 17 21 270.28 U N
}
}
}
}
{ C36R22_xbar_tile.xbar_0.ixbar0 "z0 [0]" 17 21 108.28 U N
{ C36R26_xbar_tile.xbar_0.ixbar0 "i2 [1]" 17 25 108.28 U N
{ C36R26_xbar_tile.xbar_0.ixbar0 "z7 [0]" 17 25 336.082 U N
{ C37R26.le_tile.le_guts.lp0.lut0 "f0" 17 25 469.082 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[1]|qx_net []
{ C35R30.le_tile.le_guts.lp1.reg0 "qx" 16 29 0 U N
{ C34R30_xbar_tile.xbar_0.ixbar1 "i2 [12]" 16 29 0 U N
{ C34R30_xbar_tile.xbar_0.ixbar1 "z4 [1]" 16 29 87.07 U N
{ C28R30_xbar_tile.xbar_0.ixbar1 "i3 [4]" 13 29 87.07 U N
{ C28R30_xbar_tile.xbar_0.ixbar1 "z0 [0]" 13 29 276.564 U N
{ C28R38_xbar_tile.xbar_0.ixbar1 "i1 [10]" 13 37 276.564 U N
{ C28R38_xbar_tile.xbar_0.ixbar1 "z4 [0]" 13 37 509.779 U N
{ C28R38_xbar_tile.xbar_0.oxbar "d [22]" 13 37 509.779 U N
{ C28R38_xbar_tile.xbar_0.oxbar "xy [13]" 13 37 788.269 U N
{ C26R39_xbar_tile.xbar_0.ixbar0 "i2 [6]" 12 38 788.269 U N
{ C26R39_xbar_tile.xbar_0.ixbar0 "z1 [0]" 12 38 874.701 U N
{ C26R47_xbar_tile.xbar_0.ixbar0 "i2 [14]" 12 46 874.701 U N
{ C26R47_xbar_tile.xbar_0.ixbar0 "z1 [1]" 12 46 1107.92 U N
{ C27R49.io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS "od_d_1 [0]" 12 46 1107.92 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[11]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [11]" 25 33 0 U N
{ C52R34.xbar_tile.xbar_0.oxbar "d [15]" 25 33 0 U N
{ C52R34.xbar_tile.xbar_0.oxbar "xy [9]" 25 33 144.2 U N
{ C50R33_xbar_tile.xbar_0.ixbar3 "i1 [12]" 24 32 144.2 U N
{ C50R33_xbar_tile.xbar_0.ixbar3 "z2 [3]" 24 32 230.317 U N
{ C50R25_xbar_tile.xbar_0.ixbar3 "i1 [1]" 24 24 230.317 U N
{ C50R25_xbar_tile.xbar_0.ixbar3 "z4 [2]" 24 24 464.025 U N
{ C34R25_xbar_tile.xbar_0.ixbar3 "i3 [5]" 16 24 464.025 U N
{ C34R25_xbar_tile.xbar_0.ixbar3 "z3 [3]" 16 24 788.003 U N
{ C34R17_xbar_tile.xbar_0.ixbar3 "i2 [5]" 16 16 788.003 U N
{ C34R17_xbar_tile.xbar_0.ixbar3 "z7 [1]" 16 16 1021.71 U N
{ C34R9_xbar_tile.xbar_0.ixbar3 "i3 [14]" 16 8 1021.71 U N
{ C34R9_xbar_tile.xbar_0.ixbar3 "z1 [2]" 16 8 1255.42 U N
{ C34R9_xbar_tile.xbar_0.oxbar "d [20]" 16 8 1255.42 U N
{ C34R9_xbar_tile.xbar_0.oxbar "xy [9]" 16 8 1533.91 U N
{ C32R8_xbar_tile.xbar_0.ixbar3 "i1 [12]" 15 7 1533.91 U N
{ C32R8_xbar_tile.xbar_0.ixbar3 "z1 [2]" 15 7 1620.03 U N
{ C33R8.le_tile.le_guts.lp3.mux_di4 "in1" 15 7 1620.03 U N
{ C33R8.le_tile.le_guts.lp3.mux_di4 "out" 15 7 1817.34 U N
{ C33R8.le_tile.le_guts.lp3.reg1 "di" 15 7 1817.34 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout C35R11_mux0_ble0_out_0 []
{ C35R11.le_tile.le_guts.lp0.SC_mux_dx4_0 "out" 16 10 0 U N
{ C35R11.le_tile.le_guts.lp1.muxf3_l0 "in1" 16 10 0 U N
{ C35R11.le_tile.le_guts.lp1.muxf3_l0 "out" 16 10 136.2 U N
{ C35R11.le_tile.le_guts.lp1.lut0 "f3" 16 10 136.2 U N
}
}
}
}
rout ii0763|dx_net []
{ C37R11.le_tile.le_guts.lp0.lut41 "dx" 17 10 0 U N
{ C37R11.le_tile.le_guts.lp0.SC_mux_dx4_0 "in1" 17 10 0 U N
}
}
rout u_sdram_to_RGB_buffer_rd_sel_r__reg[0]|qx_net []
{ C33R17.le_tile.le_guts.lp0.reg1 "qx" 15 16 0 U N
{ C32R17_xbar_tile.xbar_0.oxbar "d [3]" 15 16 0 U N
{ C32R17_xbar_tile.xbar_0.oxbar "xy [16]" 15 16 144.07 U N
{ C32R18_xbar_tile.xbar_0.ixbar1 "i1 [13]" 15 17 144.07 U N
{ C32R18_xbar_tile.xbar_0.ixbar1 "z7 [3]" 15 17 228.905 U N
{ C32R18_xbar_tile.xbar_0.ixbar3 "i0 [6]" 15 17 228.905 U N
{ C32R18_xbar_tile.xbar_0.ixbar3 "z4 [0]" 15 17 446.265 U N
{ C33R18.le_tile.le_guts.lp3.mux_di0 "in1" 15 17 446.265 U N
{ C33R18.le_tile.le_guts.lp3.mux_di0 "out" 15 17 622.585 U N
{ C33R18.le_tile.le_guts.lp3.reg0 "di" 15 17 622.585 U N
}
}
}
}
}
}
}
}
}
}
rout C35R11_mux0_ble0_out_1 []
{ C35R11.le_tile.le_guts.lp0.SC_mux_dx4_1 "out" 16 10 0 U N
{ C35R11.le_tile.le_guts.lp0.mux_dy "in0" 16 10 0 U N
{ C35R11.le_tile.le_guts.lp0.mux_dy "out" 16 10 54.001 U N
{ C34R11_xbar_tile.xbar_0.ixbar0 "i3 [2]" 16 10 54.001 U N
{ C34R11_xbar_tile.xbar_0.ixbar0 "z3 [1]" 16 10 139.911 U N
{ C36R11_xbar_tile.xbar_0.ixbar0 "i0 [8]" 17 10 139.911 U N
{ C36R11_xbar_tile.xbar_0.ixbar0 "z6 [3]" 17 10 321.68 U N
{ C37R11.le_tile.le_guts.lp0.muxf3_l40 "in0" 17 10 321.68 U N
{ C37R11.le_tile.le_guts.lp0.muxf3_l40 "out" 17 10 489 U N
{ C37R11.le_tile.le_guts.lp0.lut40 "f3" 17 10 489 U N
}
}
}
}
}
}
}
}
}
}
rout C29R11_ble0_out_to_muxdx []
{ C29R11.le_tile.le_guts.lp0.mux_f5 "out" 13 10 0 U N
{ C29R11.le_tile.le_guts.lp0.SC_mux_dx4_0 "sel" 13 10 0 U N
}
}
rout ii0488|dx_net []
{ C13R16.le_tile.le_guts.lp3.lut0 "dx" 5 15 0 U N
{ C12R16_xbar_tile.xbar_0.oxbar "d [15]" 5 15 0 U N
{ C12R16_xbar_tile.xbar_0.oxbar "xy [15]" 5 15 157.94 U N
{ C12R17_xbar_tile.xbar_0.ixbar0 "i0 [12]" 5 16 157.94 U N
{ C12R17_xbar_tile.xbar_0.ixbar0 "z4 [0]" 5 16 243.318 U N
{ C13R17.le_tile.le_guts.lp0.muxf3_l0 "in0" 5 16 243.318 U N
{ C13R17.le_tile.le_guts.lp0.muxf3_l0 "out" 5 16 407.638 U N
{ C13R17.le_tile.le_guts.lp0.lut0 "f3" 5 16 407.638 U N
}
}
}
}
}
}
{ C12R16_xbar_tile.xbar_0.oxbar "xy [10]" 5 15 157.94 U N
{ C12R16_xbar_tile.xbar_0.ixbar2 "i1 [13]" 5 15 157.94 U N
{ C12R16_xbar_tile.xbar_0.ixbar2 "z6 [0]" 5 15 242.361 U N
{ C13R16.le_tile.le_guts.lp0.muxf2_l0 "in0" 5 15 242.361 U N
{ C13R16.le_tile.le_guts.lp0.muxf2_l0 "out" 5 15 404.361 U N
{ C13R16.le_tile.le_guts.lp0.lut0 "f2" 5 15 404.361 U N
}
}
}
}
}
}
{ C12R16_xbar_tile.xbar_0.oxbar "xy [0]" 5 15 157.94 U N
{ C12R16_xbar_tile.xbar_0.ixbar0 "i1 [13]" 5 15 157.94 U N
{ C12R16_xbar_tile.xbar_0.ixbar0 "z0 [3]" 5 15 242.361 U N
{ C13R16.le_tile.le_guts.lp2.lut41 "f1" 5 15 375.361 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net []
{ C25R14.le_tile.le_guts.lp2.reg0 "qx" 11 13 0 U N
{ C24R14_xbar_tile.xbar_0.ixbar2 "i1 [2]" 11 13 0 U N
{ C24R14_xbar_tile.xbar_0.ixbar2 "z3 [1]" 11 13 87.07 U N
{ C30R14_xbar_tile.xbar_0.ixbar2 "i0 [9]" 14 13 87.07 U N
{ C30R14_xbar_tile.xbar_0.ixbar2 "z0 [1]" 14 13 311.181 U N
{ C30R17_xbar_tile.xbar_0.ixbar2 "i1 [11]" 14 16 311.181 U N
{ C30R17_xbar_tile.xbar_0.ixbar2 "z1 [2]" 14 16 488.436 U N
{ C30R17_xbar_tile.xbar_0.ixbar1 "i0 [7]" 14 16 488.436 U N
{ C30R17_xbar_tile.xbar_0.ixbar1 "z2 [2]" 14 16 710.196 U N
{ C30R16_xbar_tile.xbar_0.ixbar1 "i2 [9]" 14 15 710.196 U N
{ C30R16_xbar_tile.xbar_0.ixbar1 "z1 [3]" 14 15 879.618 U N
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_6 "in1" 14 15 1012.62 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_14 "in1" 14 15 1012.62 U N
}
}
}
}
{ C30R17_xbar_tile.xbar_0.ixbar1 "z1 [3]" 14 16 710.196 U N
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_6 "in1" 14 16 843.196 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_14 "in1" 14 16 843.196 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]|qx_net []
{ C39R4.le_tile.le_guts.lp0.reg0 "qx" 18 3 0 U N
{ C38R4_xbar_tile.xbar_0.oxbar "d [1]" 18 3 0 U N
{ C38R4_xbar_tile.xbar_0.oxbar "xy [0]" 18 3 151.14 U N
{ C38R4_xbar_tile.xbar_0.ixbar0 "i1 [13]" 18 3 151.14 U N
{ C38R4_xbar_tile.xbar_0.ixbar0 "z1 [2]" 18 3 235.561 U N
{ C39R4.le_tile.le_guts.lp0.mux_di0 "in1" 18 3 235.561 U N
{ C39R4.le_tile.le_guts.lp0.mux_di0 "out" 18 3 411.881 U N
{ C39R4.le_tile.le_guts.lp0.reg0 "di" 18 3 411.881 U N
}
}
}
}
}
}
}
{ C38R4_xbar_tile.xbar_0.ixbar0 "i3 [6]" 18 3 0 U N
{ C38R4_xbar_tile.xbar_0.ixbar0 "z1 [0]" 18 3 94.14 U N
{ C38R12_xbar_tile.xbar_0.ixbar0 "i2 [14]" 18 11 94.14 U N
{ C38R12_xbar_tile.xbar_0.ixbar0 "z5 [2]" 18 11 327.355 U N
{ C52R12.xbar_tile.xbar_0.ixbar0 "i3 [5]" 25 11 327.355 U N
{ C52R12.xbar_tile.xbar_0.ixbar0 "z0 [0]" 25 11 651.333 U N
{ C52R20.xbar_tile.xbar_0.ixbar0 "i1 [10]" 25 19 651.333 U N
{ C52R20.xbar_tile.xbar_0.ixbar0 "z0 [0]" 25 19 884.548 U N
{ C52R28.xbar_tile.xbar_0.ixbar0 "i1 [10]" 25 27 884.548 U N
{ C52R28.xbar_tile.xbar_0.ixbar0 "z7 [3]" 25 27 1117.76 U N
{ C52R28.xbar_tile.xbar_0.ixbar2 "i1 [12]" 25 27 1117.76 U N
{ C52R28.xbar_tile.xbar_0.ixbar2 "z0 [3]" 25 27 1335.12 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [0]" 25 27 1468.12 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0599|dx_net []
{ C35R13.le_tile.le_guts.lp3.lut0 "dx" 16 12 0 U N
{ C35R13.le_tile.le_guts.lp3.muxf0_l40 "in1" 16 12 0 U N
{ C35R13.le_tile.le_guts.lp3.muxf0_l40 "out" 16 12 72.18 U N
{ C35R13.le_tile.le_guts.lp3.lut40 "f0" 16 12 72.18 U N
}
}
}
{ C34R13_xbar_tile.xbar_0.oxbar "d [15]" 16 12 0 U N
{ C34R13_xbar_tile.xbar_0.oxbar "xy [7]" 16 12 170.8 U N
{ C32R13_xbar_tile.xbar_0.ixbar1 "i1 [12]" 15 12 170.8 U N
{ C32R13_xbar_tile.xbar_0.ixbar1 "z4 [1]" 15 12 256.177 U N
{ C26R13_xbar_tile.xbar_0.ixbar1 "i3 [4]" 12 12 256.177 U N
{ C26R13_xbar_tile.xbar_0.ixbar1 "z3 [2]" 12 12 433.604 U N
{ C26R11_xbar_tile.xbar_0.ixbar1 "i1 [15]" 12 10 433.604 U N
{ C26R11_xbar_tile.xbar_0.ixbar1 "z6 [0]" 12 10 602.026 U N
{ C27R11.le_tile.le_guts.lp3.muxf2_l0 "in0" 12 10 602.026 U N
{ C27R11.le_tile.le_guts.lp3.muxf2_l0 "out" 12 10 764.026 U N
{ C27R11.le_tile.le_guts.lp3.lut0 "f2" 12 10 764.026 U N
}
}
}
}
}
}
}
}
}
}
{ C34R13_xbar_tile.xbar_0.oxbar "xy [20]" 16 12 170.8 U N
{ C32R13_xbar_tile.xbar_0.ixbar3 "i3 [12]" 15 12 170.8 U N
{ C32R13_xbar_tile.xbar_0.ixbar3 "z3 [2]" 15 12 252.53 U N
{ C32R11_xbar_tile.xbar_0.ixbar3 "i1 [15]" 15 10 252.53 U N
{ C32R11_xbar_tile.xbar_0.ixbar3 "z7 [0]" 15 10 420.952 U N
{ C33R11.le_tile.le_guts.lp3.lut0 "f0" 15 10 553.952 U N
}
}
}
}
}
}
{ C34R13_xbar_tile.xbar_0.oxbar "xy [17]" 16 12 170.8 U N
{ C36R14_xbar_tile.xbar_0.ixbar0 "i3 [9]" 17 13 170.8 U N
{ C36R14_xbar_tile.xbar_0.ixbar0 "z3 [2]" 17 13 256.917 U N
{ C36R11_xbar_tile.xbar_0.ixbar0 "i2 [4]" 17 10 256.917 U N
{ C36R11_xbar_tile.xbar_0.ixbar0 "z7 [0]" 17 10 434.172 U N
{ C37R11.le_tile.le_guts.lp0.lut0 "f0" 17 10 567.172 U N
}
}
}
}
}
}
{ C34R13_xbar_tile.xbar_0.oxbar "xy [0]" 16 12 170.8 U N
{ C34R12_xbar_tile.xbar_0.ixbar1 "i2 [7]" 16 11 170.8 U N
{ C34R12_xbar_tile.xbar_0.ixbar1 "z0 [2]" 16 11 255.635 U N
{ C28R12_xbar_tile.xbar_0.ixbar1 "i3 [6]" 13 11 255.635 U N
{ C28R12_xbar_tile.xbar_0.ixbar1 "z0 [2]" 13 11 445.399 U N
{ C26R12_xbar_tile.xbar_0.ixbar1 "i3 [7]" 12 11 445.399 U N
{ C26R12_xbar_tile.xbar_0.ixbar1 "z5 [3]" 12 11 666.17 U N
{ C27R12.le_tile.le_guts.lp2.lut0 "f1" 12 11 799.17 U N
}
}
}
}
}
}
}
}
}
}
rout ii0609|dx_net []
{ C35R15.le_tile.le_guts.lp2.lut40 "dx" 16 14 0 U N
{ C35R15.le_tile.le_guts.lp2.SC_mux_dx4_0 "in0" 16 14 0 U N
}
}
rout ii0610|dx_net []
{ C35R15.le_tile.le_guts.lp2.lut0 "dx" 16 14 0 U N
{ C34R15_xbar_tile.xbar_0.oxbar "d [10]" 16 14 0 U N
{ C34R15_xbar_tile.xbar_0.oxbar "xy [20]" 16 14 151.18 U N
{ C34R15_xbar_tile.xbar_0.ixbar3 "i3 [9]" 16 14 151.18 U N
{ C34R15_xbar_tile.xbar_0.ixbar3 "z7 [0]" 16 14 232.475 U N
{ C35R15.le_tile.le_guts.lp3.lut0 "f0" 16 14 365.475 U N
}
}
}
}
}
{ C34R15_xbar_tile.xbar_0.ixbar2 "i2 [7]" 16 14 0 U N
{ C34R15_xbar_tile.xbar_0.ixbar2 "z2 [2]" 16 14 94.18 U N
{ C34R12_xbar_tile.xbar_0.ixbar2 "i1 [0]" 16 11 94.18 U N
{ C34R12_xbar_tile.xbar_0.ixbar2 "z6 [3]" 16 11 271.671 U N
{ C34R12_xbar_tile.xbar_0.ixbar3 "i1 [13]" 16 11 271.671 U N
{ C34R12_xbar_tile.xbar_0.ixbar3 "z6 [0]" 16 11 489.031 U N
{ C35R12.le_tile.le_guts.lp1.muxf2_l0 "in0" 16 11 489.031 U N
{ C35R12.le_tile.le_guts.lp1.muxf2_l0 "out" 16 11 651.031 U N
{ C35R12.le_tile.le_guts.lp1.lut0 "f2" 16 11 651.031 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_buffer_rd_sel_r__reg[1].sclk_out []
{ C33R18.le_tile.le_guts.lbuf "sclk" 15 17 0 U N
{ C33R18.le_tile.le_guts.lp3.reg0 "sclk" 15 17 0 U N
}
{ C33R18.le_tile.le_guts.lp0.reg1 "sclk" 15 17 0 U N
}
{ C33R18.le_tile.le_guts.lp0.reg0 "sclk" 15 17 0 U N
}
}
rout ii0721|dx_net []
{ C37R14.le_tile.le_guts.lp0.lut41 "dx" 17 13 0 U N
{ C37R14.le_tile.le_guts.lp0.SC_mux_dx4_0 "in1" 17 13 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].mclk_out []
{ C39R9.le_tile.le_guts.lbuf "mclk_b" 18 8 0 U N
{ C39R9.le_tile.le_guts.lp2.reg0 "mclk_b" 18 8 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].sr_out []
{ C35R8.le_tile.le_guts.lbuf "a_sr" 16 7 0 U N
{ C35R8.le_tile.le_guts.lp0.reg0 "a_sr" 16 7 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_rd__reg[7].sh0 []
{ C27R17.le_tile.le_guts.lbuf "sh [0]" 12 16 0 U N
{ C27R17.le_tile.le_guts.lp2.reg0 "shift" 12 16 0 U N
}
}
rout C17R17_ble1_out_to_muxdx []
{ C17R17.le_tile.le_guts.lp1.mux_f5 "out" 7 16 0 U N
{ C17R17.le_tile.le_guts.lp1.SC_mux_dx4_0 "sel" 7 16 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net []
{ C35R11.le_tile.le_guts.lp1.reg0 "qx" 16 10 0 U N
{ C34R11_xbar_tile.xbar_0.oxbar "d [6]" 16 10 0 U N
{ C34R11_xbar_tile.xbar_0.oxbar "xy [7]" 16 10 165.28 U N
{ C32R10_xbar_tile.xbar_0.ixbar3 "i2 [6]" 15 9 165.28 U N
{ C32R10_xbar_tile.xbar_0.ixbar3 "z1 [3]" 15 9 251.397 U N
{ C33R10.le_tile.le_guts.lp1.muxf1_l40 "in0" 15 9 251.397 U N
{ C33R10.le_tile.le_guts.lp1.muxf1_l40 "out" 15 9 446.397 U N
{ C33R10.le_tile.le_guts.lp1.lut40 "f1" 15 9 446.397 U N
}
}
}
}
}
}
}
{ C34R11_xbar_tile.xbar_0.ixbar1 "i2 [12]" 16 10 0 U N
{ C34R11_xbar_tile.xbar_0.ixbar1 "z6 [3]" 16 10 108.28 U N
{ C34R11_xbar_tile.xbar_0.ixbar2 "i3 [7]" 16 10 108.28 U N
{ C34R11_xbar_tile.xbar_0.ixbar2 "z2 [2]" 16 10 325.64 U N
{ C34R9_xbar_tile.xbar_0.ixbar2 "i2 [11]" 16 8 325.64 U N
{ C34R9_xbar_tile.xbar_0.ixbar2 "z6 [0]" 16 8 498.194 U N
{ C35R9.le_tile.le_guts.lp0.muxf2_l0 "in0" 16 8 498.194 U N
{ C35R9.le_tile.le_guts.lp0.muxf2_l0 "out" 16 8 660.194 U N
{ C35R9.le_tile.le_guts.lp0.lut0 "f2" 16 8 660.194 U N
}
}
}
}
{ C34R9_xbar_tile.xbar_0.ixbar2 "z5 [3]" 16 8 498.194 U N
{ C35R9.le_tile.le_guts.lp3.lut0 "f1" 16 8 631.194 U N
}
}
}
}
}
}
{ C34R11_xbar_tile.xbar_0.ixbar1 "z2 [2]" 16 10 108.28 U N
{ C34R10_xbar_tile.xbar_0.ixbar1 "i2 [9]" 16 9 108.28 U N
{ C34R10_xbar_tile.xbar_0.ixbar1 "z4 [3]" 16 9 277.702 U N
{ C35R10.le_tile.le_guts.lp0.muxf2_l40 "in0" 16 9 277.702 U N
{ C35R10.le_tile.le_guts.lp0.muxf2_l40 "out" 16 9 441.702 U N
{ C35R10.le_tile.le_guts.lp0.lut40 "f2" 16 9 441.702 U N
}
}
}
}
}
}
{ C34R11_xbar_tile.xbar_0.ixbar1 "z2 [1]" 16 10 108.28 U N
{ C34R9_xbar_tile.xbar_0.ixbar1 "i2 [8]" 16 8 108.28 U N
{ C34R9_xbar_tile.xbar_0.ixbar1 "z6 [3]" 16 8 277.535 U N
{ C35R9.le_tile.le_guts.lp1.muxf3_l40 "in0" 16 8 277.535 U N
{ C35R9.le_tile.le_guts.lp1.muxf3_l40 "out" 16 8 444.855 U N
{ C35R9.le_tile.le_guts.lp1.lut40 "f3" 16 8 444.855 U N
}
}
}
}
}
}
{ C34R11_xbar_tile.xbar_0.ixbar1 "z2 [0]" 16 10 108.28 U N
{ C35R11.le_tile.le_guts.lp0.lut41 "f1" 16 10 241.28 U N
}
}
{ C34R11_xbar_tile.xbar_0.ixbar1 "z1 [1]" 16 10 108.28 U N
{ C34R12_xbar_tile.xbar_0.ixbar1 "i1 [6]" 16 11 108.28 U N
{ C34R12_xbar_tile.xbar_0.ixbar1 "z4 [0]" 16 11 277.702 U N
{ C34R12_xbar_tile.xbar_0.oxbar "d [22]" 16 11 277.702 U N
{ C34R12_xbar_tile.xbar_0.oxbar "xy [21]" 16 11 564.702 U N
{ C32R12_xbar_tile.xbar_0.ixbar3 "i2 [13]" 15 11 564.702 U N
{ C32R12_xbar_tile.xbar_0.ixbar3 "z6 [0]" 15 11 650.079 U N
{ C33R12.le_tile.le_guts.lp1.muxf2_l0 "in0" 15 11 650.079 U N
{ C33R12.le_tile.le_guts.lp1.muxf2_l0 "out" 15 11 812.079 U N
{ C33R12.le_tile.le_guts.lp1.lut0 "f2" 15 11 812.079 U N
}
}
}
}
}
}
{ C34R12_xbar_tile.xbar_0.oxbar "xy [10]" 16 11 564.702 U N
{ C34R11_xbar_tile.xbar_0.ixbar3 "i2 [7]" 16 10 564.702 U N
{ C34R11_xbar_tile.xbar_0.ixbar3 "z5 [3]" 16 10 649.536 U N
{ C35R11.le_tile.le_guts.lp0.lut0 "f1" 16 10 782.536 U N
}
}
}
}
}
}
}
}
}
}
rout ii0557|dx_net []
{ C35R16.le_tile.le_guts.lp2.lut41 "dx" 16 15 0 U N
{ C35R16.le_tile.le_guts.lp2.SC_mux_dx4_0 "in1" 16 15 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|qx_net []
{ C39R10.le_tile.le_guts.lp1.reg0 "qx" 18 9 0 U N
{ C38R10_xbar_tile.xbar_0.oxbar "d [6]" 18 9 0 U N
{ C38R10_xbar_tile.xbar_0.oxbar "xy [7]" 18 9 165.28 U N
{ C36R9_xbar_tile.xbar_0.ixbar3 "i2 [6]" 17 8 165.28 U N
{ C36R9_xbar_tile.xbar_0.ixbar3 "z0 [1]" 17 8 251.465 U N
{ C36R12_xbar_tile.xbar_0.ixbar3 "i1 [11]" 17 11 251.465 U N
{ C36R12_xbar_tile.xbar_0.ixbar3 "z0 [1]" 17 11 428.72 U N
{ C36R15_xbar_tile.xbar_0.ixbar3 "i1 [11]" 17 14 428.72 U N
{ C36R15_xbar_tile.xbar_0.ixbar3 "z7 [0]" 17 14 605.975 U N
{ C37R15.le_tile.le_guts.lp3.lut0 "f0" 17 14 738.975 U N
}
}
}
}
}
}
}
}
{ C38R10_xbar_tile.xbar_0.oxbar "xy [14]" 18 9 165.28 U N
{ C38R10_xbar_tile.xbar_0.ixbar2 "i0 [7]" 18 9 165.28 U N
{ C38R10_xbar_tile.xbar_0.ixbar2 "z1 [3]" 18 9 246.675 U N
{ C39R10.le_tile.le_guts.lp0.muxf1_l40 "in0" 18 9 246.675 U N
{ C39R10.le_tile.le_guts.lp0.muxf1_l40 "out" 18 9 441.675 U N
{ C39R10.le_tile.le_guts.lp0.lut40 "f1" 18 9 441.675 U N
}
}
}
}
}
}
{ C38R10_xbar_tile.xbar_0.oxbar "xy [10]" 18 9 165.28 U N
{ C38R9_xbar_tile.xbar_0.ixbar3 "i2 [7]" 18 8 165.28 U N
{ C38R9_xbar_tile.xbar_0.ixbar3 "z0 [1]" 18 8 250.115 U N
{ C38R12_xbar_tile.xbar_0.ixbar3 "i1 [11]" 18 11 250.115 U N
{ C38R12_xbar_tile.xbar_0.ixbar3 "z5 [3]" 18 11 427.369 U N
{ C39R12.le_tile.le_guts.lp0.lut0 "f1" 18 11 560.369 U N
}
}
}
}
}
}
}
{ C38R10_xbar_tile.xbar_0.ixbar1 "i2 [12]" 18 9 0 U N
{ C38R10_xbar_tile.xbar_0.ixbar1 "z7 [2]" 18 9 108.28 U N
{ C42R10_xbar_tile.xbar_0.ixbar1 "i0 [15]" 20 9 108.28 U N
{ C42R10_xbar_tile.xbar_0.ixbar1 "z1 [1]" 20 9 289.049 U N
{ C42R11_xbar_tile.xbar_0.ixbar1 "i1 [6]" 20 10 289.049 U N
{ C42R11_xbar_tile.xbar_0.ixbar1 "z7 [0]" 20 10 458.47 U N
{ C43R11.le_tile.le_guts.lp1.lut0 "f0" 20 10 591.47 U N
}
}
}
}
}
}
{ C38R10_xbar_tile.xbar_0.ixbar1 "z7 [1]" 18 9 108.28 U N
{ C52R10.xbar_tile.xbar_0.ixbar1 "i3 [14]" 25 9 108.28 U N
{ C52R10.xbar_tile.xbar_0.ixbar1 "z0 [0]" 25 9 432.258 U N
{ C52R18.xbar_tile.xbar_0.ixbar1 "i1 [10]" 25 17 432.258 U N
{ C52R18.xbar_tile.xbar_0.ixbar1 "z0 [0]" 25 17 665.473 U N
{ C52R26.xbar_tile.xbar_0.ixbar1 "i1 [10]" 25 25 665.473 U N
{ C52R26.xbar_tile.xbar_0.ixbar1 "z6 [3]" 25 25 898.688 U N
{ C52R26.xbar_tile.xbar_0.ixbar2 "i3 [7]" 25 25 898.688 U N
{ C52R26.xbar_tile.xbar_0.ixbar2 "z0 [0]" 25 25 1116.05 U N
{ C52R34.xbar_tile.xbar_0.ixbar2 "i1 [10]" 25 33 1116.05 U N
{ C52R34.xbar_tile.xbar_0.ixbar2 "z5 [3]" 25 33 1349.26 U N
{ C53R4.M7S_SOC "fp0_m_ahb_addr [18]" 25 33 1482.26 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|qx_net []
{ C39R13.le_tile.le_guts.lp2.reg1 "qx" 18 12 0 U N
{ C38R13_xbar_tile.xbar_0.ixbar2 "i1 [3]" 18 12 0 U N
{ C38R13_xbar_tile.xbar_0.ixbar2 "z6 [2]" 18 12 108.28 U N
{ C32R13_xbar_tile.xbar_0.ixbar2 "i3 [15]" 15 12 108.28 U N
{ C32R13_xbar_tile.xbar_0.ixbar2 "z1 [1]" 15 12 298.044 U N
{ C32R15_xbar_tile.xbar_0.ixbar2 "i1 [4]" 15 14 298.044 U N
{ C32R15_xbar_tile.xbar_0.ixbar2 "z7 [0]" 15 14 467.299 U N
{ C33R15.le_tile.le_guts.lp2.lut0 "f0" 15 14 600.299 U N
}
}
}
}
}
}
{ C38R13_xbar_tile.xbar_0.ixbar2 "z3 [2]" 18 12 108.28 U N
{ C38R10_xbar_tile.xbar_0.ixbar2 "i2 [4]" 18 9 108.28 U N
{ C38R10_xbar_tile.xbar_0.ixbar2 "z6 [2]" 18 9 285.535 U N
{ C32R10_xbar_tile.xbar_0.ixbar2 "i3 [15]" 15 9 285.535 U N
{ C32R10_xbar_tile.xbar_0.ixbar2 "z6 [3]" 15 9 475.299 U N
{ C32R10_xbar_tile.xbar_0.ixbar3 "i1 [13]" 15 9 475.299 U N
{ C32R10_xbar_tile.xbar_0.ixbar3 "z5 [3]" 15 9 692.659 U N
{ C33R10.le_tile.le_guts.lp0.lut0 "f1" 15 9 825.659 U N
}
}
}
}
}
}
}
}
{ C38R13_xbar_tile.xbar_0.ixbar2 "z2 [2]" 18 12 108.28 U N
{ C38R11_xbar_tile.xbar_0.ixbar2 "i2 [11]" 18 10 108.28 U N
{ C38R11_xbar_tile.xbar_0.ixbar2 "z4 [1]" 18 10 277.535 U N
{ C32R11_xbar_tile.xbar_0.ixbar2 "i3 [4]" 15 10 277.535 U N
{ C32R11_xbar_tile.xbar_0.ixbar2 "z7 [0]" 15 10 467.029 U N
{ C33R11.le_tile.le_guts.lp2.lut0 "f0" 15 10 600.029 U N
}
}
}
}
}
}
{ C38R13_xbar_tile.xbar_0.ixbar2 "z2 [1]" 18 12 108.28 U N
{ C39R13.le_tile.le_guts.lp2.lut41 "f0" 18 12 241.28 U N
}
}
{ C38R13_xbar_tile.xbar_0.ixbar2 "z0 [0]" 18 12 108.28 U N
{ C38R21_xbar_tile.xbar_0.ixbar2 "i1 [10]" 18 20 108.28 U N
{ C38R21_xbar_tile.xbar_0.ixbar2 "z1 [0]" 18 20 341.495 U N
{ C38R29_xbar_tile.xbar_0.ixbar2 "i2 [14]" 18 28 341.495 U N
{ C38R29_xbar_tile.xbar_0.ixbar2 "z0 [1]" 18 28 574.71 U N
{ C38R32_xbar_tile.xbar_0.ixbar2 "i1 [11]" 18 31 574.71 U N
{ C38R32_xbar_tile.xbar_0.ixbar2 "z0 [1]" 18 31 751.965 U N
{ C38R35_xbar_tile.xbar_0.ixbar2 "i1 [11]" 18 34 751.965 U N
{ C38R35_xbar_tile.xbar_0.ixbar2 "z5 [2]" 18 34 929.22 U N
{ C52R35.xbar_tile.xbar_0.ixbar2 "i3 [5]" 25 34 929.22 U N
{ C52R35.xbar_tile.xbar_0.ixbar2 "z7 [3]" 25 34 1253.2 U N
{ C52R35.xbar_tile.xbar_0.ixbar0 "i2 [3]" 25 34 1253.2 U N
{ C52R35.xbar_tile.xbar_0.ixbar0 "z4 [3]" 25 34 1470.56 U N
{ C53R4.M7S_SOC "fp0_m_ahb_addr [27]" 25 34 1603.56 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_colorgen_h_cnt__reg[4].sr_out []
{ C19R17.le_tile.le_guts.lbuf "a_sr" 8 16 0 U N
{ C19R17.le_tile.le_guts.lp2.reg0 "a_sr" 8 16 0 U N
}
{ C19R17.le_tile.le_guts.lp1.reg0 "a_sr" 8 16 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[11].sr_out []
{ C43R13.le_tile.le_guts.lbuf "a_sr" 20 12 0 U N
{ C43R13.le_tile.le_guts.lp0.reg0 "a_sr" 20 12 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_rd__reg[4].sh0 []
{ C29R16.le_tile.le_guts.lbuf "sh [0]" 13 15 0 U N
{ C29R16.le_tile.le_guts.lp1.reg0 "shift" 13 15 0 U N
}
}
rout u_sdram_to_RGB_display_before_bmp__reg|qx_net []
{ C39R17.le_tile.le_guts.lp1.reg0 "qx" 18 16 0 U N
{ C38R17_xbar_tile.xbar_0.oxbar "d [6]" 18 16 0 U N
{ C38R17_xbar_tile.xbar_0.oxbar "xy [21]" 18 16 172.35 U N
{ C36R18_xbar_tile.xbar_0.ixbar1 "i0 [6]" 17 17 172.35 U N
{ C36R18_xbar_tile.xbar_0.ixbar1 "z1 [0]" 17 17 258.535 U N
{ C36R26_xbar_tile.xbar_0.ixbar1 "i2 [14]" 17 25 258.535 U N
{ C36R26_xbar_tile.xbar_0.ixbar1 "z3 [2]" 17 25 496.101 U N
{ C36R23_xbar_tile.xbar_0.ixbar1 "i2 [4]" 17 22 496.101 U N
{ C36R23_xbar_tile.xbar_0.ixbar1 "z7 [3]" 17 22 676.655 U N
{ C36R23_xbar_tile.xbar_0.ixbar3 "i0 [6]" 17 22 676.655 U N
{ C36R23_xbar_tile.xbar_0.ixbar3 "z6 [0]" 17 22 898.415 U N
{ C37R23.le_tile.le_guts.lp1.muxf2_l0 "in0" 17 22 898.415 U N
{ C37R23.le_tile.le_guts.lp1.muxf2_l0 "out" 17 22 1060.41 U N
{ C37R23.le_tile.le_guts.lp1.lut0 "f2" 17 22 1060.41 U N
}
}
}
}
{ C36R23_xbar_tile.xbar_0.ixbar3 "z5 [3]" 17 22 898.415 U N
{ C37R23.le_tile.le_guts.lp0.lut0 "f1" 17 22 1031.41 U N
}
}
}
}
{ C36R23_xbar_tile.xbar_0.ixbar1 "z5 [3]" 17 22 676.655 U N
{ C37R23.le_tile.le_guts.lp2.lut0 "f1" 17 22 809.655 U N
}
}
}
}
}
{ C36R22_xbar_tile.xbar_0.ixbar1 "i1 [5]" 17 21 258.535 U N
{ C36R22_xbar_tile.xbar_0.ixbar1 "z5 [3]" 17 21 490.33 U N
{ C37R22.le_tile.le_guts.lp2.lut0 "f1" 17 21 623.33 U N
}
}
}
}
}
}
{ C38R17_xbar_tile.xbar_0.oxbar "xy [18]" 18 16 172.35 U N
{ C38R17_xbar_tile.xbar_0.ixbar3 "i0 [12]" 18 16 172.35 U N
{ C38R17_xbar_tile.xbar_0.ixbar3 "z3 [2]" 18 16 253.745 U N
{ C38R15_xbar_tile.xbar_0.ixbar3 "i1 [15]" 18 14 253.745 U N
{ C38R15_xbar_tile.xbar_0.ixbar3 "z2 [0]" 18 14 422.167 U N
{ C39R15.le_tile.le_guts.lp1.lut41 "f1" 18 14 555.167 U N
}
}
}
}
}
}
}
{ C38R17_xbar_tile.xbar_0.ixbar1 "i2 [12]" 18 16 0 U N
{ C38R17_xbar_tile.xbar_0.ixbar1 "z2 [2]" 18 16 115.35 U N
{ C38R15_xbar_tile.xbar_0.ixbar1 "i2 [11]" 18 14 115.35 U N
{ C38R15_xbar_tile.xbar_0.ixbar1 "z5 [3]" 18 14 284.605 U N
{ C39R15.le_tile.le_guts.lp2.lut0 "f1" 18 14 417.605 U N
}
}
}
}
{ C38R17_xbar_tile.xbar_0.ixbar1 "z1 [0]" 18 16 115.35 U N
{ C38R21_xbar_tile.xbar_0.ixbar1 "i1 [5]" 18 20 115.35 U N
{ C38R21_xbar_tile.xbar_0.ixbar1 "z6 [3]" 18 20 343.152 U N
{ C38R21_xbar_tile.xbar_0.ixbar2 "i3 [7]" 18 20 343.152 U N
{ C38R21_xbar_tile.xbar_0.ixbar2 "z6 [0]" 18 20 560.512 U N
{ C39R21.le_tile.le_guts.lp0.muxf2_l0 "in0" 18 20 560.512 U N
{ C39R21.le_tile.le_guts.lp0.muxf2_l0 "out" 18 20 722.512 U N
{ C39R21.le_tile.le_guts.lp0.lut0 "f2" 18 20 722.512 U N
}
}
}
}
}
}
}
}
{ C38R17_xbar_tile.xbar_0.ixbar1 "z0 [0]" 18 16 115.35 U N
{ C38R21_xbar_tile.xbar_0.ixbar1 "i2 [1]" 18 20 115.35 U N
{ C38R21_xbar_tile.xbar_0.ixbar1 "z1 [1]" 18 20 343.152 U N
{ C38R22_xbar_tile.xbar_0.ixbar1 "i1 [6]" 18 21 343.152 U N
{ C38R22_xbar_tile.xbar_0.ixbar1 "z7 [0]" 18 21 512.574 U N
{ C39R22.le_tile.le_guts.lp1.lut0 "f0" 18 21 645.574 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[8].sr_out []
{ C29R18.le_tile.le_guts.lbuf "a_sr" 13 17 0 U N
{ C29R18.le_tile.le_guts.lp2.reg0 "a_sr" 13 17 0 U N
}
{ C29R18.le_tile.le_guts.lp0.reg0 "a_sr" 13 17 0 U N
}
}
rout ii0668|dx_net []
{ C39R13.le_tile.le_guts.lp1.lut0 "dx" 18 12 0 U N
{ C38R13_xbar_tile.xbar_0.oxbar "d [5]" 18 12 0 U N
{ C38R13_xbar_tile.xbar_0.oxbar "xy [16]" 18 12 144.2 U N
{ C38R14_xbar_tile.xbar_0.ixbar1 "i1 [13]" 18 13 144.2 U N
{ C38R14_xbar_tile.xbar_0.ixbar1 "z5 [3]" 18 13 229.035 U N
{ C39R14.le_tile.le_guts.lp2.lut0 "f1" 18 13 362.034 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[3]|qx_net []
{ C27R15.le_tile.le_guts.lp1.reg0 "qx" 12 14 0 U N
{ C26R15_xbar_tile.xbar_0.ixbar1 "i2 [12]" 12 14 0 U N
{ C26R15_xbar_tile.xbar_0.ixbar1 "z3 [2]" 12 14 87.07 U N
{ C26R13_xbar_tile.xbar_0.ixbar1 "i1 [15]" 12 12 87.07 U N
{ C26R13_xbar_tile.xbar_0.ixbar1 "z7 [0]" 12 12 255.492 U N
{ C27R13.le_tile.le_guts.lp1.lut0 "f0" 12 12 388.492 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net []
{ C27R17.le_tile.le_guts.lp0.reg0 "qx" 12 16 0 U N
{ C26R17_xbar_tile.xbar_0.oxbar "d [1]" 12 16 0 U N
{ C26R17_xbar_tile.xbar_0.oxbar "xy [8]" 12 16 172.35 U N
{ C26R17_xbar_tile.xbar_0.ixbar1 "i2 [2]" 12 16 172.35 U N
{ C26R17_xbar_tile.xbar_0.ixbar1 "z5 [3]" 12 16 256.771 U N
{ C27R17.le_tile.le_guts.lp2.lut0 "f1" 12 16 389.771 U N
}
}
}
}
{ C26R17_xbar_tile.xbar_0.oxbar "xy [6]" 12 16 172.35 U N
{ C26R16_xbar_tile.xbar_0.ixbar2 "i2 [3]" 12 15 172.35 U N
{ C26R16_xbar_tile.xbar_0.ixbar2 "z5 [3]" 12 15 257.185 U N
{ C27R16.le_tile.le_guts.lp3.lut0 "f1" 12 15 390.185 U N
}
}
}
}
{ C26R17_xbar_tile.xbar_0.oxbar "xy [3]" 12 16 172.35 U N
{ C28R16_xbar_tile.xbar_0.ixbar2 "i3 [2]" 13 15 172.35 U N
{ C28R16_xbar_tile.xbar_0.ixbar2 "z2 [2]" 13 15 258.781 U N
{ C28R14_xbar_tile.xbar_0.ixbar2 "i2 [11]" 13 13 258.781 U N
{ C28R14_xbar_tile.xbar_0.ixbar2 "z3 [1]" 13 13 431.335 U N
{ C30R14_xbar_tile.xbar_0.ixbar2 "i0 [8]" 14 13 431.335 U N
{ C30R14_xbar_tile.xbar_0.ixbar2 "z4 [3]" 14 13 655.938 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_aa [7]" 14 13 788.938 U N
}
}
{ C30R14_xbar_tile.xbar_0.ixbar2 "z1 [1]" 14 13 655.938 U N
{ C30R17_xbar_tile.xbar_0.ixbar2 "i2 [15]" 14 16 655.938 U N
{ C30R17_xbar_tile.xbar_0.ixbar2 "z4 [3]" 14 16 844.167 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_aa [7]" 14 16 977.167 U N
}
}
{ C30R17_xbar_tile.xbar_0.ixbar2 "z1 [1]" 14 16 844.167 U N
{ C30R20_xbar_tile.xbar_0.ixbar2 "i2 [15]" 14 19 844.167 U N
{ C30R20_xbar_tile.xbar_0.ixbar2 "z4 [3]" 14 19 1028.77 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_aa [7]" 14 19 1161.77 U N
}
}
}
{ C30R19_xbar_tile.xbar_0.ixbar2 "i1 [4]" 14 18 844.167 U N
{ C30R19_xbar_tile.xbar_0.ixbar2 "z4 [3]" 14 18 1020.06 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_aa [7]" 14 18 1153.06 U N
}
}
}
{ C30R18_xbar_tile.xbar_0.ixbar2 "i1 [6]" 14 17 844.167 U N
{ C30R18_xbar_tile.xbar_0.ixbar2 "z4 [3]" 14 17 1018.55 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_aa [7]" 14 17 1151.55 U N
}
}
}
}
}
{ C30R16_xbar_tile.xbar_0.ixbar2 "i1 [4]" 14 15 655.938 U N
{ C30R16_xbar_tile.xbar_0.ixbar2 "z4 [3]" 14 15 835.22 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_aa [7]" 14 15 968.22 U N
}
}
}
{ C30R15_xbar_tile.xbar_0.ixbar2 "i1 [6]" 14 14 655.938 U N
{ C30R15_xbar_tile.xbar_0.ixbar2 "z4 [3]" 14 14 832.864 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_aa [7]" 14 14 965.864 U N
}
}
}
}
}
}
}
{ C28R13_xbar_tile.xbar_0.ixbar2 "i1 [0]" 13 12 258.781 U N
{ C28R13_xbar_tile.xbar_0.ixbar2 "z3 [1]" 13 12 439.808 U N
{ C30R13_xbar_tile.xbar_0.ixbar2 "i0 [8]" 14 12 439.808 U N
{ C30R13_xbar_tile.xbar_0.ixbar2 "z4 [3]" 14 12 660.579 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_aa [7]" 14 12 793.579 U N
}
}
}
}
}
}
}
}
}
{ C26R17_xbar_tile.xbar_0.ixbar0 "i3 [6]" 12 16 0 U N
{ C26R17_xbar_tile.xbar_0.ixbar0 "z5 [3]" 12 16 115.35 U N
{ C27R17.le_tile.le_guts.lp1.lut0 "f1" 12 16 248.35 U N
}
}
{ C26R17_xbar_tile.xbar_0.ixbar0 "z4 [0]" 12 16 115.35 U N
{ C27R17.le_tile.le_guts.lp0.muxf3_l0 "in0" 12 16 115.35 U N
{ C27R17.le_tile.le_guts.lp0.muxf3_l0 "out" 12 16 279.67 U N
{ C27R17.le_tile.le_guts.lp0.lut0 "f3" 12 16 279.67 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sclk_out []
{ C29R12.le_tile.le_guts.lbuf "sclk" 13 11 0 U N
{ C29R12.le_tile.le_guts.lp1.reg0 "sclk" 13 11 0 U N
}
{ C29R12.le_tile.le_guts.lp0.reg0 "sclk" 13 11 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out []
{ C33R8.le_tile.le_guts.lbuf "mclk_b" 15 7 0 U N
{ C33R8.le_tile.le_guts.lp3.reg1 "mclk_b" 15 7 0 U N
}
{ C33R8.le_tile.le_guts.lp3.reg0 "mclk_b" 15 7 0 U N
}
{ C33R8.le_tile.le_guts.lp2.reg1 "mclk_b" 15 7 0 U N
}
{ C33R8.le_tile.le_guts.lp2.reg0 "mclk_b" 15 7 0 U N
}
{ C33R8.le_tile.le_guts.lp1.reg1 "mclk_b" 15 7 0 U N
}
{ C33R8.le_tile.le_guts.lp1.reg0 "mclk_b" 15 7 0 U N
}
{ C33R8.le_tile.le_guts.lp0.reg1 "mclk_b" 15 7 0 U N
}
{ C33R8.le_tile.le_guts.lp0.reg0 "mclk_b" 15 7 0 U N
}
}
rout u_colorgen_h_cnt__reg[8]|qx_net []
{ C17R16.le_tile.le_guts.lp1.reg0 "qx" 7 15 0 U N
{ C16R16_xbar_tile.xbar_0.oxbar "d [6]" 7 15 0 U N
{ C16R16_xbar_tile.xbar_0.oxbar "xy [21]" 7 15 172.35 U N
{ C14R17_xbar_tile.xbar_0.ixbar1 "i0 [6]" 6 16 172.35 U N
{ C14R17_xbar_tile.xbar_0.ixbar1 "z4 [0]" 6 16 258.535 U N
{ C14R17_xbar_tile.xbar_0.ixbar0 "i1 [3]" 6 16 258.535 U N
{ C14R17_xbar_tile.xbar_0.ixbar0 "z4 [0]" 6 16 475.895 U N
{ C15R17.le_tile.le_guts.lp0.muxf3_l0 "in0" 6 16 475.895 U N
{ C15R17.le_tile.le_guts.lp0.muxf3_l0 "out" 6 16 640.215 U N
{ C15R17.le_tile.le_guts.lp0.lut0 "f3" 6 16 640.215 U N
}
}
}
}
}
}
}
}
}
{ C16R16_xbar_tile.xbar_0.ixbar1 "i2 [12]" 7 15 0 U N
{ C16R16_xbar_tile.xbar_0.ixbar1 "z6 [0]" 7 15 115.35 U N
{ C17R16.le_tile.le_guts.lp3.muxf2_l0 "in0" 7 15 115.35 U N
{ C17R16.le_tile.le_guts.lp3.muxf2_l0 "out" 7 15 277.35 U N
{ C17R16.le_tile.le_guts.lp3.lut0 "f2" 7 15 277.35 U N
}
}
}
}
{ C16R16_xbar_tile.xbar_0.ixbar1 "z5 [1]" 7 15 115.35 U N
{ C18R16_xbar_tile.xbar_0.ixbar1 "i0 [2]" 8 15 115.35 U N
{ C18R16_xbar_tile.xbar_0.ixbar1 "z7 [3]" 8 15 297.119 U N
{ C18R16_xbar_tile.xbar_0.ixbar3 "i0 [6]" 8 15 297.119 U N
{ C18R16_xbar_tile.xbar_0.ixbar3 "z5 [3]" 8 15 514.479 U N
{ C19R16.le_tile.le_guts.lp0.lut0 "f1" 8 15 647.479 U N
}
}
}
}
}
}
{ C16R16_xbar_tile.xbar_0.ixbar1 "z4 [0]" 7 15 115.35 U N
{ C16R16_xbar_tile.xbar_0.ixbar0 "i1 [3]" 7 15 115.35 U N
{ C16R16_xbar_tile.xbar_0.ixbar0 "z4 [0]" 7 15 332.71 U N
{ C17R16.le_tile.le_guts.lp0.muxf3_l0 "in0" 7 15 332.71 U N
{ C17R16.le_tile.le_guts.lp0.muxf3_l0 "out" 7 15 497.03 U N
{ C17R16.le_tile.le_guts.lp0.lut0 "f3" 7 15 497.03 U N
}
}
}
}
}
}
{ C16R16_xbar_tile.xbar_0.ixbar1 "z1 [2]" 7 15 115.35 U N
{ C17R16.le_tile.le_guts.lp1.muxf3_l0 "in0" 7 15 115.35 U N
{ C17R16.le_tile.le_guts.lp1.muxf3_l0 "out" 7 15 279.67 U N
{ C17R16.le_tile.le_guts.lp1.lut0 "f3" 7 15 279.67 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[15]|qx_net []
{ C35R15.le_tile.le_guts.lp1.reg0 "qx" 16 14 0 U N
{ C34R15_xbar_tile.xbar_0.oxbar "d [6]" 16 14 0 U N
{ C34R15_xbar_tile.xbar_0.oxbar "xy [7]" 16 14 144.07 U N
{ C32R14_xbar_tile.xbar_0.ixbar3 "i2 [6]" 15 13 144.07 U N
{ C32R14_xbar_tile.xbar_0.ixbar3 "z6 [3]" 15 13 230.187 U N
{ C32R14_xbar_tile.xbar_0.ixbar0 "i2 [7]" 15 13 230.187 U N
{ C32R14_xbar_tile.xbar_0.ixbar0 "z5 [3]" 15 13 447.547 U N
{ C33R14.le_tile.le_guts.lp1.lut0 "f1" 15 13 580.547 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]|qx_net []
{ C33R14.le_tile.le_guts.lp0.reg0 "qx" 15 13 0 U N
{ C32R14_xbar_tile.xbar_0.ixbar0 "i3 [6]" 15 13 0 U N
{ C32R14_xbar_tile.xbar_0.ixbar0 "z3 [1]" 15 13 87.07 U N
{ C38R14_xbar_tile.xbar_0.ixbar0 "i0 [9]" 18 13 87.07 U N
{ C38R14_xbar_tile.xbar_0.ixbar0 "z2 [3]" 18 13 261.116 U N
{ C38R10_xbar_tile.xbar_0.ixbar0 "i2 [10]" 18 9 261.116 U N
{ C38R10_xbar_tile.xbar_0.ixbar0 "z6 [0]" 18 9 489.375 U N
{ C39R10.le_tile.le_guts.lp2.muxf2_l0 "in0" 18 9 489.375 U N
{ C39R10.le_tile.le_guts.lp2.muxf2_l0 "out" 18 9 651.375 U N
{ C39R10.le_tile.le_guts.lp2.lut0 "f2" 18 9 651.375 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [0]
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_0 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_db [0]" 14 16 0 U N
}
}
rout ii0515|dx_net []
{ C37R22.le_tile.le_guts.lp2.lut0 "dx" 17 21 0 U N
{ C36R22_xbar_tile.xbar_0.oxbar "d [10]" 17 21 0 U N
{ C36R22_xbar_tile.xbar_0.oxbar "xy [2]" 17 21 144.2 U N
{ C36R22_xbar_tile.xbar_0.ixbar0 "i0 [7]" 17 21 144.2 U N
{ C36R22_xbar_tile.xbar_0.ixbar0 "z1 [2]" 17 21 225.595 U N
{ C37R22.le_tile.le_guts.lp0.mux_di0 "in1" 17 21 225.595 U N
{ C37R22.le_tile.le_guts.lp0.mux_di0 "out" 17 21 401.915 U N
{ C37R22.le_tile.le_guts.lp0.reg0 "di" 17 21 401.915 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[7].sh0 []
{ C37R14.le_tile.le_guts.lbuf "sh [0]" 17 13 0 U N
{ C37R14.le_tile.le_guts.lp1.reg0 "shift" 17 13 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sh0 []
{ C47R4.le_tile.le_guts.lbuf "sh [1]" 22 3 0 U N
{ C47R4.le_tile.le_guts.lp3.reg1 "shift" 22 3 0 U N
}
}
rout u_sdram_to_RGB_addr_cnt__reg[1]|qx_net []
{ C39R16.le_tile.le_guts.lp0.reg0 "qx" 18 15 0 U N
{ C38R16_xbar_tile.xbar_0.ixbar0 "i3 [6]" 18 15 0 U N
{ C38R16_xbar_tile.xbar_0.ixbar0 "z7 [2]" 18 15 115.35 U N
{ C42R16_xbar_tile.xbar_0.ixbar0 "i0 [15]" 20 15 115.35 U N
{ C42R16_xbar_tile.xbar_0.ixbar0 "z3 [2]" 20 15 296.119 U N
{ C42R13_xbar_tile.xbar_0.ixbar0 "i2 [4]" 20 12 296.119 U N
{ C42R13_xbar_tile.xbar_0.ixbar0 "z1 [2]" 20 12 473.374 U N
{ C43R13.le_tile.le_guts.lp0.mux_di0 "in1" 20 12 473.374 U N
{ C43R13.le_tile.le_guts.lp0.mux_di0 "out" 20 12 649.694 U N
{ C43R13.le_tile.le_guts.lp0.reg0 "di" 20 12 649.694 U N
}
}
}
}
}
}
}
}
{ C38R16_xbar_tile.xbar_0.ixbar0 "z6 [0]" 18 15 115.35 U N
{ C39R16.le_tile.le_guts.lp2.muxf2_l0 "in0" 18 15 115.35 U N
{ C39R16.le_tile.le_guts.lp2.muxf2_l0 "out" 18 15 277.35 U N
{ C39R16.le_tile.le_guts.lp2.lut0 "f2" 18 15 277.35 U N
}
}
}
}
{ C38R16_xbar_tile.xbar_0.ixbar0 "z5 [3]" 18 15 115.35 U N
{ C39R16.le_tile.le_guts.lp1.lut0 "f1" 18 15 248.35 U N
}
}
{ C38R16_xbar_tile.xbar_0.ixbar0 "z4 [0]" 18 15 115.35 U N
{ C39R16.le_tile.le_guts.lp0.muxf3_l0 "in0" 18 15 115.35 U N
{ C39R16.le_tile.le_guts.lp0.muxf3_l0 "out" 18 15 279.67 U N
{ C39R16.le_tile.le_guts.lp0.lut0 "f3" 18 15 279.67 U N
}
}
}
}
{ C38R16_xbar_tile.xbar_0.ixbar0 "z0 [2]" 18 15 115.35 U N
{ C39R16.le_tile.le_guts.lp0.lut41 "f0" 18 15 248.35 U N
}
}
}
}
rout ii0626|dx_net []
{ C27R11.le_tile.le_guts.lp1.lut0 "dx" 12 10 0 U N
{ C26R11_xbar_tile.xbar_0.ixbar1 "i2 [3]" 12 10 0 U N
{ C26R11_xbar_tile.xbar_0.ixbar1 "z7 [1]" 12 10 100.94 U N
{ C34R11_xbar_tile.xbar_0.ixbar1 "i0 [14]" 16 10 100.94 U N
{ C34R11_xbar_tile.xbar_0.ixbar1 "z3 [0]" 16 10 413.588 U N
{ C35R11.le_tile.le_guts.lp2.muxf0_l40 "in0" 16 10 413.588 U N
{ C35R11.le_tile.le_guts.lp2.muxf0_l40 "out" 16 10 606.588 U N
{ C35R11.le_tile.le_guts.lp2.lut40 "f0" 16 10 606.588 U N
}
}
}
}
}
}
{ C26R11_xbar_tile.xbar_0.ixbar1 "z5 [2]" 12 10 100.94 U N
{ C34R11_xbar_tile.xbar_0.ixbar1 "i0 [5]" 16 10 100.94 U N
{ C34R11_xbar_tile.xbar_0.ixbar1 "z7 [3]" 16 10 413.588 U N
{ C34R11_xbar_tile.xbar_0.ixbar3 "i0 [6]" 16 10 413.588 U N
{ C34R11_xbar_tile.xbar_0.ixbar3 "z3 [0]" 16 10 630.948 U N
{ C35R11.le_tile.le_guts.lp0.muxf0_l40 "in0" 16 10 630.948 U N
{ C35R11.le_tile.le_guts.lp0.muxf0_l40 "out" 16 10 823.948 U N
{ C35R11.le_tile.le_guts.lp0.lut40 "f0" 16 10 823.948 U N
}
}
}
}
}
}
}
}
{ C26R11_xbar_tile.xbar_0.ixbar1 "z3 [2]" 12 10 100.94 U N
{ C26R9_xbar_tile.xbar_0.ixbar1 "i1 [15]" 12 8 100.94 U N
{ C26R9_xbar_tile.xbar_0.ixbar1 "z5 [1]" 12 8 269.362 U N
{ C32R9_xbar_tile.xbar_0.ixbar1 "i0 [0]" 15 8 269.362 U N
{ C32R9_xbar_tile.xbar_0.ixbar1 "z1 [2]" 15 8 493.473 U N
{ C33R9.le_tile.le_guts.lp1.muxf3_l0 "in0" 15 8 493.473 U N
{ C33R9.le_tile.le_guts.lp1.muxf3_l0 "out" 15 8 657.793 U N
{ C33R9.le_tile.le_guts.lp1.lut0 "f3" 15 8 657.793 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[11].sclk_out []
{ C29R21.le_tile.le_guts.lbuf "sclk" 13 20 0 U N
{ C29R21.le_tile.le_guts.lp1.reg0 "sclk" 13 20 0 U N
}
{ C29R21.le_tile.le_guts.lp0.reg0 "sclk" 13 20 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[12]|qx_net []
{ C29R30.le_tile.le_guts.lp0.reg0 "qx" 13 29 0 U N
{ C28R30_xbar_tile.xbar_0.oxbar "d [1]" 13 29 0 U N
{ C28R30_xbar_tile.xbar_0.oxbar "xy [0]" 13 29 144.07 U N
{ C28R29_xbar_tile.xbar_0.ixbar1 "i2 [7]" 13 28 144.07 U N
{ C28R29_xbar_tile.xbar_0.ixbar1 "z0 [2]" 13 28 228.905 U N
{ C24R29_xbar_tile.xbar_0.ixbar1 "i3 [2]" 11 28 228.905 U N
{ C24R29_xbar_tile.xbar_0.ixbar1 "z0 [0]" 11 28 448.698 U N
{ C24R37_xbar_tile.xbar_0.ixbar1 "i1 [10]" 11 36 448.698 U N
{ C24R37_xbar_tile.xbar_0.ixbar1 "z0 [0]" 11 36 681.913 U N
{ C24R45_xbar_tile.xbar_0.ixbar1 "i1 [10]" 11 44 681.913 U N
{ C24R45_xbar_tile.xbar_0.ixbar1 "z0 [0]" 11 44 915.128 U N
{ C25R49.io_top.u0_bank11_mux.u0_bank11.u393.u0_M7A_IO_LVDS "od_d_0 [2]" 11 44 915.128 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout C37R11_ble0_out_to_muxdx []
{ C37R11.le_tile.le_guts.lp0.mux_f5 "out" 17 10 0 U N
{ C37R11.le_tile.le_guts.lp0.SC_mux_dx4_1 "sel" 17 10 0 U N
}
{ C37R11.le_tile.le_guts.lp0.SC_mux_dx4_0 "sel" 17 10 0 U N
}
}
rout ii0737|dx_net []
{ C29R13.le_tile.le_guts.lp3.lut0 "dx" 13 12 0 U N
{ C29R13.le_tile.le_guts.lp3.mux_di0 "in2" 13 12 0 U N
{ C29R13.le_tile.le_guts.lp3.mux_di0 "out" 13 12 60.2 U N
{ C29R13.le_tile.le_guts.lp3.reg0 "di" 13 12 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [1]
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_1 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_db [1]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[28].sr_out []
{ C27R14.le_tile.le_guts.lbuf "a_sr" 12 13 0 U N
{ C27R14.le_tile.le_guts.lp2.reg0 "a_sr" 12 13 0 U N
}
{ C27R14.le_tile.le_guts.lp1.reg0 "a_sr" 12 13 0 U N
}
{ C27R14.le_tile.le_guts.lp0.reg0 "a_sr" 12 13 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[29].sh0 []
{ C35R15.le_tile.le_guts.lbuf "sh [0]" 16 14 0 U N
{ C35R15.le_tile.le_guts.lp0.reg0 "shift" 16 14 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[30].sh0 []
{ C35R25.le_tile.le_guts.lbuf "sh [0]" 16 24 0 U N
{ C35R25.le_tile.le_guts.lp0.reg0 "shift" 16 24 0 U N
}
}
rout C35R9_ble1_out_to_mux []
{ C35R9.le_tile.le_guts.lp1.const_f5 "out" 16 8 0 U N
{ C35R9.le_tile.le_guts.lp1.mux_f5 "in1" 16 8 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].mclk_out []
{ C39R14.le_tile.le_guts.lbuf "mclk_b" 18 13 0 U N
{ C39R14.le_tile.le_guts.lp2.reg0 "mclk_b" 18 13 0 U N
}
{ C39R14.le_tile.le_guts.lp1.reg1 "mclk_b" 18 13 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].mclk_out []
{ C29R11.le_tile.le_guts.lbuf "mclk_b" 13 10 0 U N
{ C29R11.le_tile.le_guts.lp3.reg0 "mclk_b" 13 10 0 U N
}
{ C29R11.le_tile.le_guts.lp2.reg0 "mclk_b" 13 10 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]|qx_net []
{ C33R7.le_tile.le_guts.lp0.reg1 "qx" 15 6 0 U N
{ C32R7_xbar_tile.xbar_0.oxbar "d [3]" 15 6 0 U N
{ C32R7_xbar_tile.xbar_0.oxbar "xy [13]" 15 6 144.07 U N
{ C30R8_xbar_tile.xbar_0.ixbar0 "i2 [6]" 14 7 144.07 U N
{ C30R8_xbar_tile.xbar_0.ixbar0 "z2 [1]" 14 7 230.187 U N
{ C30R8_xbar_tile.xbar_0.oxbar "d [23]" 14 7 230.187 U N
{ C30R8_xbar_tile.xbar_0.oxbar "xy [20]" 14 7 508.677 U N
{ C28R8_xbar_tile.xbar_0.ixbar3 "i3 [12]" 13 7 508.677 U N
{ C28R8_xbar_tile.xbar_0.ixbar3 "z4 [0]" 13 7 590.592 U N
{ C29R8.le_tile.le_guts.lp3.mux_di0 "in1" 13 7 590.592 U N
{ C29R8.le_tile.le_guts.lp3.mux_di0 "out" 13 7 766.912 U N
{ C29R8.le_tile.le_guts.lp3.reg0 "di" 13 7 766.912 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0463|dx_net []
{ C23R16.le_tile.le_guts.lp0.lut0 "dx" 10 15 0 U N
{ C22R16_xbar_tile.xbar_0.ixbar0 "i3 [3]" 10 15 0 U N
{ C22R16_xbar_tile.xbar_0.ixbar0 "z4 [1]" 10 15 87.2 U N
{ C18R16_xbar_tile.xbar_0.ixbar0 "i3 [0]" 8 15 87.2 U N
{ C18R16_xbar_tile.xbar_0.ixbar0 "z2 [1]" 8 15 255.749 U N
{ C18R16_xbar_tile.xbar_0.ixbar3 "i3 [3]" 8 15 255.749 U N
{ C18R16_xbar_tile.xbar_0.ixbar3 "z6 [0]" 8 15 473.109 U N
{ C19R16.le_tile.le_guts.lp1.muxf2_l0 "in0" 8 15 473.109 U N
{ C19R16.le_tile.le_guts.lp1.muxf2_l0 "out" 8 15 635.109 U N
{ C19R16.le_tile.le_guts.lp1.lut0 "f2" 8 15 635.109 U N
}
}
}
}
}
}
}
}
}
}
rout ii0574|dx_net []
{ C33R18.le_tile.le_guts.lp3.lut0 "dx" 15 17 0 U N
{ C32R18_xbar_tile.xbar_0.oxbar "d [15]" 15 17 0 U N
{ C32R18_xbar_tile.xbar_0.oxbar "xy [13]" 15 17 144.2 U N
{ C30R19_xbar_tile.xbar_0.ixbar0 "i2 [6]" 14 18 144.2 U N
{ C30R19_xbar_tile.xbar_0.ixbar0 "z1 [0]" 14 18 230.317 U N
{ C30R27_xbar_tile.xbar_0.ixbar0 "i2 [14]" 14 26 230.317 U N
{ C30R27_xbar_tile.xbar_0.ixbar0 "z2 [1]" 14 26 463.532 U N
{ C30R27_xbar_tile.xbar_0.ixbar3 "i3 [3]" 14 26 463.532 U N
{ C30R27_xbar_tile.xbar_0.ixbar3 "z1 [0]" 14 26 680.892 U N
{ C30R31_xbar_tile.xbar_0.ixbar3 "i1 [5]" 14 30 680.892 U N
{ C30R31_xbar_tile.xbar_0.ixbar3 "z6 [2]" 14 30 908.694 U N
{ C28R31_xbar_tile.xbar_0.ixbar3 "i3 [13]" 13 30 908.694 U N
{ C28R31_xbar_tile.xbar_0.ixbar3 "z4 [0]" 13 30 1129.46 U N
{ C29R31.le_tile.le_guts.lp3.mux_di0 "in1" 13 30 1129.46 U N
{ C29R31.le_tile.le_guts.lp3.mux_di0 "out" 13 30 1305.78 U N
{ C29R31.le_tile.le_guts.lp3.reg0 "di" 13 30 1305.78 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].sclk_out []
{ C43R14.le_tile.le_guts.lbuf "sclk" 20 13 0 U N
{ C43R14.le_tile.le_guts.lp0.reg0 "sclk" 20 13 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]|qx_net []
{ C29R15.le_tile.le_guts.lp0.reg0 "qx" 13 14 0 U N
{ C28R15_xbar_tile.xbar_0.ixbar0 "i3 [6]" 13 14 0 U N
{ C28R15_xbar_tile.xbar_0.ixbar0 "z2 [3]" 13 14 87.07 U N
{ C28R11_xbar_tile.xbar_0.ixbar0 "i2 [10]" 13 10 87.07 U N
{ C28R11_xbar_tile.xbar_0.ixbar0 "z2 [1]" 13 10 315.329 U N
{ C28R11_xbar_tile.xbar_0.ixbar3 "i3 [3]" 13 10 315.329 U N
{ C28R11_xbar_tile.xbar_0.ixbar3 "z5 [0]" 13 10 532.689 U N
{ C29R11.le_tile.le_guts.lp3.muxf3_l0 "in0" 13 10 532.689 U N
{ C29R11.le_tile.le_guts.lp3.muxf3_l0 "out" 13 10 697.009 U N
{ C29R11.le_tile.le_guts.lp3.lut0 "f3" 13 10 697.009 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]|qx_net []
{ C37R15.le_tile.le_guts.lp0.reg0 "qx" 17 14 0 U N
{ C36R15_xbar_tile.xbar_0.oxbar "d [1]" 17 14 0 U N
{ C36R15_xbar_tile.xbar_0.oxbar "xy [11]" 17 14 144.07 U N
{ C38R14_xbar_tile.xbar_0.ixbar3 "i0 [3]" 18 13 144.07 U N
{ C38R14_xbar_tile.xbar_0.ixbar3 "z1 [2]" 18 13 230.255 U N
{ C38R14_xbar_tile.xbar_0.ixbar2 "i3 [8]" 18 13 230.255 U N
{ C38R14_xbar_tile.xbar_0.ixbar2 "z7 [0]" 18 13 447.615 U N
{ C39R14.le_tile.le_guts.lp2.lut0 "f0" 18 13 580.615 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sr_out []
{ C35R14.le_tile.le_guts.lbuf "a_sr" 16 13 0 U N
{ C35R14.le_tile.le_guts.lp0.reg0 "a_sr" 16 13 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]|qx_net []
{ C49R4.le_tile.le_guts.lp0.reg0 "qx" 23 3 0 U N
{ C48R4_xbar_tile.xbar_0.oxbar "d [1]" 23 3 0 U N
{ C48R4_xbar_tile.xbar_0.oxbar "xy [2]" 23 3 151.14 U N
{ C50R4_xbar_tile.xbar_0.ixbar0 "i0 [3]" 24 3 151.14 U N
{ C50R4_xbar_tile.xbar_0.ixbar0 "z1 [0]" 24 3 233.055 U N
{ C50R12_xbar_tile.xbar_0.ixbar0 "i2 [14]" 24 11 233.055 U N
{ C50R12_xbar_tile.xbar_0.ixbar0 "z1 [0]" 24 11 466.27 U N
{ C50R20_xbar_tile.xbar_0.ixbar0 "i2 [14]" 24 19 466.27 U N
{ C50R20_xbar_tile.xbar_0.ixbar0 "z1 [0]" 24 19 699.485 U N
{ C50R28_xbar_tile.xbar_0.ixbar0 "i2 [14]" 24 27 699.485 U N
{ C50R28_xbar_tile.xbar_0.ixbar0 "z2 [1]" 24 27 932.7 U N
{ C50R28_xbar_tile.xbar_0.oxbar "d [23]" 24 27 932.7 U N
{ C50R28_xbar_tile.xbar_0.oxbar "xy [3]" 24 27 1211.19 U N
{ C52R27.xbar_tile.xbar_0.ixbar2 "i3 [2]" 25 26 1211.19 U N
{ C52R27.xbar_tile.xbar_0.ixbar2 "z0 [1]" 25 26 1297.62 U N
{ C52R29.xbar_tile.xbar_0.ixbar2 "i2 [0]" 25 28 1297.62 U N
{ C52R29.xbar_tile.xbar_0.ixbar2 "z3 [0]" 25 28 1466.04 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [14]" 25 28 1599.04 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C48R4_xbar_tile.xbar_0.ixbar0 "i3 [6]" 23 3 0 U N
{ C48R4_xbar_tile.xbar_0.ixbar0 "z1 [2]" 23 3 94.14 U N
{ C49R4.le_tile.le_guts.lp0.mux_di0 "in1" 23 3 94.14 U N
{ C49R4.le_tile.le_guts.lp0.mux_di0 "out" 23 3 270.46 U N
{ C49R4.le_tile.le_guts.lp0.reg0 "di" 23 3 270.46 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [2]
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_2 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_db [2]" 14 16 0 U N
}
}
rout ii0685|dx_net []
{ C43R11.le_tile.le_guts.lp1.lut0 "dx" 20 10 0 U N
{ C42R11_xbar_tile.xbar_0.oxbar "d [5]" 20 10 0 U N
{ C42R11_xbar_tile.xbar_0.oxbar "xy [22]" 20 10 144.2 U N
{ C42R12_xbar_tile.xbar_0.ixbar2 "i1 [9]" 20 11 144.2 U N
{ C42R12_xbar_tile.xbar_0.ixbar2 "z6 [0]" 20 11 229.035 U N
{ C43R12.le_tile.le_guts.lp0.muxf2_l0 "in0" 20 11 229.035 U N
{ C43R12.le_tile.le_guts.lp0.muxf2_l0 "out" 20 11 391.034 U N
{ C43R12.le_tile.le_guts.lp0.lut0 "f2" 20 11 391.034 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sh0 []
{ C39R4.le_tile.le_guts.lbuf "sh [0]" 18 3 0 U N
{ C39R4.le_tile.le_guts.lp0.reg0 "shift" 18 3 0 U N
}
}
rout ii0743|co_net []
{ C35R13.le_tile.le_guts.lp0.lut40 "co" 16 12 0 U N
{ C35R13.le_tile.le_guts.lp1.lut40 "ci" 16 12 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[23].sh0 []
{ C33R24.le_tile.le_guts.lbuf "sh [0]" 15 23 0 U N
{ C33R24.le_tile.le_guts.lp0.reg0 "shift" 15 23 0 U N
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[8]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [8]" 25 33 0 U N
{ C52R34.xbar_tile.xbar_0.ixbar2 "i0 [12]" 25 33 0 U N
{ C52R34.xbar_tile.xbar_0.ixbar2 "z4 [2]" 25 33 87.74 U N
{ C36R34_xbar_tile.xbar_0.ixbar2 "i3 [5]" 17 33 87.74 U N
{ C36R34_xbar_tile.xbar_0.ixbar2 "z6 [2]" 17 33 378.242 U N
{ C32R34_xbar_tile.xbar_0.ixbar2 "i3 [11]" 15 33 378.242 U N
{ C32R34_xbar_tile.xbar_0.ixbar2 "z2 [2]" 15 33 559.736 U N
{ C32R31_xbar_tile.xbar_0.ixbar2 "i1 [0]" 15 30 559.736 U N
{ C32R31_xbar_tile.xbar_0.ixbar2 "z3 [3]" 15 30 737.228 U N
{ C32R23_xbar_tile.xbar_0.ixbar2 "i2 [5]" 15 22 737.228 U N
{ C32R23_xbar_tile.xbar_0.ixbar2 "z3 [3]" 15 22 970.935 U N
{ C32R15_xbar_tile.xbar_0.ixbar2 "i2 [5]" 15 14 970.935 U N
{ C32R15_xbar_tile.xbar_0.ixbar2 "z3 [3]" 15 14 1204.64 U N
{ C32R7_xbar_tile.xbar_0.ixbar2 "i2 [5]" 15 6 1204.64 U N
{ C32R7_xbar_tile.xbar_0.ixbar2 "z6 [3]" 15 6 1438.35 U N
{ C32R7_xbar_tile.xbar_0.ixbar3 "i1 [13]" 15 6 1438.35 U N
{ C32R7_xbar_tile.xbar_0.ixbar3 "z7 [3]" 15 6 1655.71 U N
{ C32R7_xbar_tile.xbar_0.ixbar1 "i1 [8]" 15 6 1655.71 U N
{ C32R7_xbar_tile.xbar_0.ixbar1 "z4 [0]" 15 6 1873.07 U N
{ C33R7.le_tile.le_guts.lp1.mux_di4 "in1" 15 6 1873.07 U N
{ C33R7.le_tile.le_guts.lp1.mux_di4 "out" 15 6 2070.39 U N
{ C33R7.le_tile.le_guts.lp1.reg1 "di" 15 6 2070.39 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_colorgen_v_cnt__reg[1]|qx_net []
{ C13R17.le_tile.le_guts.lp2.reg0 "qx" 5 16 0 U N
{ C12R17_xbar_tile.xbar_0.oxbar "d [11]" 5 16 0 U N
{ C12R17_xbar_tile.xbar_0.oxbar "xy [9]" 5 16 172.35 U N
{ C12R16_xbar_tile.xbar_0.ixbar3 "i3 [8]" 5 15 172.35 U N
{ C12R16_xbar_tile.xbar_0.ixbar3 "z6 [2]" 5 15 257.728 U N
{ C8R16_xbar_tile.xbar_0.ixbar3 "i3 [11]" 3 15 257.728 U N
{ C8R16_xbar_tile.xbar_0.ixbar3 "z7 [0]" 3 15 430.626 U N
{ C9R16.le_tile.le_guts.lp3.lut0 "f0" 3 15 563.626 U N
}
}
{ C8R16_xbar_tile.xbar_0.ixbar3 "z2 [0]" 3 15 430.626 U N
{ C9R16.le_tile.le_guts.lp1.lut41 "f1" 3 15 563.626 U N
}
}
}
}
}
}
{ C12R17_xbar_tile.xbar_0.oxbar "xy [3]" 5 16 172.35 U N
{ C14R16_xbar_tile.xbar_0.ixbar2 "i3 [2]" 6 15 172.35 U N
{ C14R16_xbar_tile.xbar_0.ixbar2 "z6 [3]" 6 15 258.467 U N
{ C14R16_xbar_tile.xbar_0.ixbar3 "i1 [13]" 6 15 258.467 U N
{ C14R16_xbar_tile.xbar_0.ixbar3 "z3 [0]" 6 15 475.827 U N
{ C15R16.le_tile.le_guts.lp0.muxf0_l40 "in0" 6 15 475.827 U N
{ C15R16.le_tile.le_guts.lp0.muxf0_l40 "out" 6 15 668.827 U N
{ C15R16.le_tile.le_guts.lp0.lut40 "f0" 6 15 668.827 U N
}
}
}
}
}
}
}
}
}
{ C12R17_xbar_tile.xbar_0.ixbar2 "i1 [2]" 5 16 0 U N
{ C12R17_xbar_tile.xbar_0.ixbar2 "z6 [2]" 5 16 115.35 U N
{ C8R17_xbar_tile.xbar_0.ixbar2 "i3 [11]" 3 16 115.35 U N
{ C8R17_xbar_tile.xbar_0.ixbar2 "z6 [3]" 3 16 284.776 U N
{ C8R17_xbar_tile.xbar_0.ixbar3 "i1 [13]" 3 16 284.776 U N
{ C8R17_xbar_tile.xbar_0.ixbar3 "z6 [0]" 3 16 502.136 U N
{ C9R17.le_tile.le_guts.lp1.muxf2_l0 "in0" 3 16 502.136 U N
{ C9R17.le_tile.le_guts.lp1.muxf2_l0 "out" 3 16 664.136 U N
{ C9R17.le_tile.le_guts.lp1.lut0 "f2" 3 16 664.136 U N
}
}
}
}
}
}
}
}
{ C12R17_xbar_tile.xbar_0.ixbar2 "z4 [1]" 5 16 115.35 U N
{ C8R17_xbar_tile.xbar_0.ixbar2 "i3 [0]" 3 16 115.35 U N
{ C8R17_xbar_tile.xbar_0.ixbar2 "z7 [0]" 3 16 283.899 U N
{ C9R17.le_tile.le_guts.lp2.lut0 "f0" 3 16 416.899 U N
}
}
}
}
{ C12R17_xbar_tile.xbar_0.ixbar2 "z1 [2]" 5 16 115.35 U N
{ C13R17.le_tile.le_guts.lp2.muxf3_l0 "in0" 5 16 115.35 U N
{ C13R17.le_tile.le_guts.lp2.muxf3_l0 "out" 5 16 279.67 U N
{ C13R17.le_tile.le_guts.lp2.lut0 "f3" 5 16 279.67 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sclk_out []
{ C45R11.le_tile.le_guts.lbuf "sclk" 21 10 0 U N
{ C45R11.le_tile.le_guts.lp2.reg0 "sclk" 21 10 0 U N
}
{ C45R11.le_tile.le_guts.lp1.reg0 "sclk" 21 10 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].sh0 []
{ C33R14.le_tile.le_guts.lbuf "sh [1]" 15 13 0 U N
{ C33R14.le_tile.le_guts.lp2.reg1 "shift" 15 13 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].sr_out []
{ C37R9.le_tile.le_guts.lbuf "a_sr" 17 8 0 U N
{ C37R9.le_tile.le_guts.lp2.reg0 "a_sr" 17 8 0 U N
}
{ C37R9.le_tile.le_guts.lp1.reg0 "a_sr" 17 8 0 U N
}
{ C37R9.le_tile.le_guts.lp0.reg0 "a_sr" 17 8 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]|qx_net []
{ C33R7.le_tile.le_guts.lp1.reg1 "qx" 15 6 0 U N
{ C32R7_xbar_tile.xbar_0.ixbar1 "i2 [13]" 15 6 0 U N
{ C32R7_xbar_tile.xbar_0.ixbar1 "z4 [1]" 15 6 87.07 U N
{ C26R7_xbar_tile.xbar_0.ixbar1 "i3 [4]" 12 6 87.07 U N
{ C26R7_xbar_tile.xbar_0.ixbar1 "z0 [0]" 12 6 264.496 U N
{ C26R15_xbar_tile.xbar_0.ixbar1 "i1 [10]" 12 14 264.496 U N
{ C26R15_xbar_tile.xbar_0.ixbar1 "z4 [0]" 12 14 497.711 U N
{ C26R15_xbar_tile.xbar_0.oxbar "d [22]" 12 14 497.711 U N
{ C26R15_xbar_tile.xbar_0.oxbar "xy [1]" 12 14 776.201 U N
{ C24R14_xbar_tile.xbar_0.ixbar2 "i3 [6]" 11 13 776.201 U N
{ C24R14_xbar_tile.xbar_0.ixbar2 "z0 [2]" 11 13 862.633 U N
{ C25R14.le_tile.le_guts.lp2.mux_di4 "in1" 11 13 862.633 U N
{ C25R14.le_tile.le_guts.lp2.mux_di4 "out" 11 13 1059.95 U N
{ C25R14.le_tile.le_guts.lp2.reg1 "di" 11 13 1059.95 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[19].sh0 []
{ C39R19.le_tile.le_guts.lbuf "sh [0]" 18 18 0 U N
{ C39R19.le_tile.le_guts.lp0.reg0 "shift" 18 18 0 U N
}
}
rout ii0532|dx_net []
{ C33R24.le_tile.le_guts.lp0.lut0 "dx" 15 23 0 U N
{ C33R24.le_tile.le_guts.lp0.mux_di0 "in2" 15 23 0 U N
{ C33R24.le_tile.le_guts.lp0.mux_di0 "out" 15 23 60.2 U N
{ C33R24.le_tile.le_guts.lp0.reg0 "di" 15 23 60.2 U N
}
}
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[5]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [5]" 25 32 0 U N
{ C52R33.xbar_tile.xbar_0.oxbar "d [17]" 25 32 0 U N
{ C52R33.xbar_tile.xbar_0.oxbar "xy [5]" 25 32 144.74 U N
{ C52R32.xbar_tile.xbar_0.ixbar2 "i0 [6]" 25 31 144.74 U N
{ C52R32.xbar_tile.xbar_0.ixbar2 "z6 [1]" 25 31 230.118 U N
{ C36R32_xbar_tile.xbar_0.ixbar2 "i3 [14]" 17 31 230.118 U N
{ C36R32_xbar_tile.xbar_0.ixbar2 "z2 [3]" 17 31 520.62 U N
{ C36R24_xbar_tile.xbar_0.ixbar2 "i1 [1]" 17 23 520.62 U N
{ C36R24_xbar_tile.xbar_0.ixbar2 "z2 [3]" 17 23 754.327 U N
{ C36R16_xbar_tile.xbar_0.ixbar2 "i1 [1]" 17 15 754.327 U N
{ C36R16_xbar_tile.xbar_0.ixbar2 "z3 [3]" 17 15 988.035 U N
{ C36R8_xbar_tile.xbar_0.ixbar2 "i2 [5]" 17 7 988.035 U N
{ C36R8_xbar_tile.xbar_0.ixbar2 "z0 [2]" 17 7 1221.74 U N
{ C36R8_xbar_tile.xbar_0.oxbar "d [21]" 17 7 1221.74 U N
{ C36R8_xbar_tile.xbar_0.oxbar "xy [9]" 17 7 1500.23 U N
{ C34R7_xbar_tile.xbar_0.ixbar3 "i1 [12]" 16 6 1500.23 U N
{ C34R7_xbar_tile.xbar_0.ixbar3 "z1 [2]" 16 6 1586.42 U N
{ C35R7.le_tile.le_guts.lp3.mux_di4 "in1" 16 6 1586.42 U N
{ C35R7.le_tile.le_guts.lp3.mux_di4 "out" 16 6 1783.74 U N
{ C35R7.le_tile.le_guts.lp3.reg1 "di" 16 6 1783.74 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_addr_wr_r__reg[8].sclk_out []
{ C33R16.le_tile.le_guts.lbuf "sclk" 15 15 0 U N
{ C33R16.le_tile.le_guts.lp3.reg1 "sclk" 15 15 0 U N
}
{ C33R16.le_tile.le_guts.lp3.reg0 "sclk" 15 15 0 U N
}
{ C33R16.le_tile.le_guts.lp2.reg1 "sclk" 15 15 0 U N
}
{ C33R16.le_tile.le_guts.lp2.reg0 "sclk" 15 15 0 U N
}
{ C33R16.le_tile.le_guts.lp1.reg1 "sclk" 15 15 0 U N
}
{ C33R16.le_tile.le_guts.lp1.reg0 "sclk" 15 15 0 U N
}
{ C33R16.le_tile.le_guts.lp0.reg1 "sclk" 15 15 0 U N
}
{ C33R16.le_tile.le_guts.lp0.reg0 "sclk" 15 15 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [3]
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_3 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_db [3]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].sh0 []
{ C43R15.le_tile.le_guts.lbuf "sh [0]" 20 14 0 U N
{ C43R15.le_tile.le_guts.lp2.reg0 "shift" 20 14 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]|qx_net []
{ C33R8.le_tile.le_guts.lp2.reg1 "qx" 15 7 0 U N
{ C32R8_xbar_tile.xbar_0.ixbar2 "i1 [3]" 15 7 0 U N
{ C32R8_xbar_tile.xbar_0.ixbar2 "z1 [0]" 15 7 87.07 U N
{ C32R12_xbar_tile.xbar_0.ixbar2 "i1 [5]" 15 11 87.07 U N
{ C32R12_xbar_tile.xbar_0.ixbar2 "z1 [2]" 15 11 314.872 U N
{ C32R12_xbar_tile.xbar_0.ixbar1 "i0 [7]" 15 11 314.872 U N
{ C32R12_xbar_tile.xbar_0.ixbar1 "z3 [1]" 15 11 532.232 U N
{ C33R12.le_tile.le_guts.lp1.mux_di0 "in1" 15 11 532.232 U N
{ C33R12.le_tile.le_guts.lp1.mux_di0 "out" 15 11 708.552 U N
{ C33R12.le_tile.le_guts.lp1.reg0 "di" 15 11 708.552 U N
}
}
}
}
}
}
}
}
}
}
rout ii0643|dx_net []
{ C39R12.le_tile.le_guts.lp0.lut0 "dx" 18 11 0 U N
{ C38R12_xbar_tile.xbar_0.ixbar0 "i3 [3]" 18 11 0 U N
{ C38R12_xbar_tile.xbar_0.ixbar0 "z5 [3]" 18 11 87.2 U N
{ C39R12.le_tile.le_guts.lp1.lut0 "f1" 18 11 220.2 U N
}
}
}
}
rout u_colorgen_h_cnt__reg[9].sh0 []
{ C19R16.le_tile.le_guts.lbuf "sh [0]" 8 15 0 U N
{ C19R16.le_tile.le_guts.lp2.reg0 "shift" 8 15 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net []
{ C35R17.le_tile.le_guts.lp0.reg0 "qx" 16 16 0 U N
{ C34R17_xbar_tile.xbar_0.oxbar "d [1]" 16 16 0 U N
{ C34R17_xbar_tile.xbar_0.oxbar "xy [7]" 16 16 158.21 U N
{ C32R16_xbar_tile.xbar_0.ixbar3 "i2 [6]" 15 15 158.21 U N
{ C32R16_xbar_tile.xbar_0.ixbar3 "z6 [3]" 15 15 244.327 U N
{ C32R16_xbar_tile.xbar_0.ixbar0 "i2 [7]" 15 15 244.327 U N
{ C32R16_xbar_tile.xbar_0.ixbar0 "z7 [3]" 15 15 461.687 U N
{ C32R16_xbar_tile.xbar_0.ixbar2 "i1 [12]" 15 15 461.687 U N
{ C32R16_xbar_tile.xbar_0.ixbar2 "z4 [0]" 15 15 679.047 U N
{ C33R16.le_tile.le_guts.lp2.mux_di0 "in1" 15 15 679.047 U N
{ C33R16.le_tile.le_guts.lp2.mux_di0 "out" 15 15 855.367 U N
{ C33R16.le_tile.le_guts.lp2.reg0 "di" 15 15 855.367 U N
}
}
}
}
}
}
}
}
}
}
{ C34R17_xbar_tile.xbar_0.oxbar "xy [12]" 16 16 158.21 U N
{ C34R17_xbar_tile.xbar_0.ixbar2 "i3 [9]" 16 16 158.21 U N
{ C34R17_xbar_tile.xbar_0.ixbar2 "z1 [2]" 16 16 239.505 U N
{ C35R17.le_tile.le_guts.lp2.muxf3_l0 "in0" 16 16 239.505 U N
{ C35R17.le_tile.le_guts.lp2.muxf3_l0 "out" 16 16 403.825 U N
{ C35R17.le_tile.le_guts.lp2.lut0 "f3" 16 16 403.825 U N
}
}
}
}
}
}
}
{ C34R17_xbar_tile.xbar_0.ixbar0 "i3 [6]" 16 16 0 U N
{ C34R17_xbar_tile.xbar_0.ixbar0 "z4 [0]" 16 16 101.21 U N
{ C35R17.le_tile.le_guts.lp0.muxf3_l0 "in0" 16 16 101.21 U N
{ C35R17.le_tile.le_guts.lp0.muxf3_l0 "out" 16 16 265.53 U N
{ C35R17.le_tile.le_guts.lp0.lut0 "f3" 16 16 265.53 U N
}
}
}
}
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[2]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [2]" 25 32 0 U N
{ C52R33.xbar_tile.xbar_0.oxbar "d [11]" 25 32 0 U N
{ C52R33.xbar_tile.xbar_0.oxbar "xy [10]" 25 32 144.07 U N
{ C52R32.xbar_tile.xbar_0.ixbar3 "i2 [7]" 25 31 144.07 U N
{ C52R32.xbar_tile.xbar_0.ixbar3 "z4 [2]" 25 31 228.905 U N
{ C36R32_xbar_tile.xbar_0.ixbar3 "i3 [5]" 17 31 228.905 U N
{ C36R32_xbar_tile.xbar_0.ixbar3 "z3 [3]" 17 31 519.407 U N
{ C36R24_xbar_tile.xbar_0.ixbar3 "i2 [5]" 17 23 519.407 U N
{ C36R24_xbar_tile.xbar_0.ixbar3 "z3 [3]" 17 23 753.114 U N
{ C36R16_xbar_tile.xbar_0.ixbar3 "i2 [5]" 17 15 753.114 U N
{ C36R16_xbar_tile.xbar_0.ixbar3 "z3 [3]" 17 15 986.822 U N
{ C36R8_xbar_tile.xbar_0.ixbar3 "i2 [5]" 17 7 986.822 U N
{ C36R8_xbar_tile.xbar_0.ixbar3 "z2 [1]" 17 7 1220.53 U N
{ C36R7_xbar_tile.xbar_0.ixbar3 "i1 [3]" 17 6 1220.53 U N
{ C36R7_xbar_tile.xbar_0.ixbar3 "z1 [2]" 17 6 1389.95 U N
{ C36R7_xbar_tile.xbar_0.oxbar "d [20]" 17 6 1389.95 U N
{ C36R7_xbar_tile.xbar_0.oxbar "xy [4]" 17 6 1668.44 U N
{ C34R7_xbar_tile.xbar_0.ixbar1 "i3 [12]" 16 6 1668.44 U N
{ C34R7_xbar_tile.xbar_0.ixbar1 "z3 [1]" 16 6 1750.21 U N
{ C35R7.le_tile.le_guts.lp1.mux_di0 "in1" 16 6 1750.21 U N
{ C35R7.le_tile.le_guts.lp1.mux_di0 "out" 16 6 1926.53 U N
{ C35R7.le_tile.le_guts.lp1.reg0 "di" 16 6 1926.53 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[7].mclk_out []
{ C27R15.le_tile.le_guts.lbuf "mclk_b" 12 14 0 U N
{ C27R15.le_tile.le_guts.lp2.reg0 "mclk_b" 12 14 0 U N
}
{ C27R15.le_tile.le_guts.lp1.reg0 "mclk_b" 12 14 0 U N
}
{ C27R15.le_tile.le_guts.lp0.reg1 "mclk_b" 12 14 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net []
{ C25R14.le_tile.le_guts.lp1.reg0 "qx" 11 13 0 U N
{ C24R14_xbar_tile.xbar_0.ixbar1 "i2 [12]" 11 13 0 U N
{ C24R14_xbar_tile.xbar_0.ixbar1 "z5 [1]" 11 13 87.07 U N
{ C30R14_xbar_tile.xbar_0.ixbar1 "i0 [0]" 14 13 87.07 U N
{ C30R14_xbar_tile.xbar_0.ixbar1 "z0 [1]" 14 13 311.181 U N
{ C30R17_xbar_tile.xbar_0.ixbar1 "i1 [11]" 14 16 311.181 U N
{ C30R17_xbar_tile.xbar_0.ixbar1 "z6 [0]" 14 16 491.735 U N
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_3 "in1" 14 16 624.735 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_11 "in1" 14 16 624.735 U N
}
}
}
{ C30R16_xbar_tile.xbar_0.ixbar1 "i2 [0]" 14 15 311.181 U N
{ C30R16_xbar_tile.xbar_0.ixbar1 "z6 [0]" 14 15 482.065 U N
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_3 "in1" 14 15 615.065 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_11 "in1" 14 15 615.065 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[14]|qx_net []
{ C33R19.le_tile.le_guts.lp0.reg1 "qx" 15 18 0 U N
{ C32R19_xbar_tile.xbar_0.oxbar "d [3]" 15 18 0 U N
{ C32R19_xbar_tile.xbar_0.oxbar "xy [23]" 15 18 144.07 U N
{ C34R19_xbar_tile.xbar_0.ixbar3 "i1 [9]" 16 18 144.07 U N
{ C34R19_xbar_tile.xbar_0.ixbar3 "z5 [3]" 16 18 229.448 U N
{ C35R19.le_tile.le_guts.lp0.lut0 "f1" 16 18 362.448 U N
}
}
}
}
}
}
rout u_colorgen_h_cnt__reg[6].sh0 []
{ C17R17.le_tile.le_guts.lbuf "sh [0]" 7 16 0 U N
{ C17R17.le_tile.le_guts.lp0.reg0 "shift" 7 16 0 U N
}
}
rout u_sdram_to_RGB_de_i_r_sclk__reg[0]|qx_net []
{ C33R17.le_tile.le_guts.lp2.reg0 "qx" 15 16 0 U N
{ C32R17_xbar_tile.xbar_0.oxbar "d [11]" 15 16 0 U N
{ C32R17_xbar_tile.xbar_0.oxbar "xy [2]" 15 16 151.14 U N
{ C32R17_xbar_tile.xbar_0.ixbar0 "i0 [7]" 15 16 151.14 U N
{ C32R17_xbar_tile.xbar_0.ixbar0 "z4 [1]" 15 16 232.435 U N
{ C28R17_xbar_tile.xbar_0.ixbar0 "i3 [0]" 13 16 232.435 U N
{ C28R17_xbar_tile.xbar_0.ixbar0 "z1 [2]" 13 16 400.984 U N
{ C29R17.le_tile.le_guts.lp0.mux_di0 "in1" 13 16 400.984 U N
{ C29R17.le_tile.le_guts.lp0.mux_di0 "out" 13 16 577.304 U N
{ C29R17.le_tile.le_guts.lp0.reg0 "di" 13 16 577.304 U N
}
}
}
}
}
}
}
}
}
{ C32R17_xbar_tile.xbar_0.ixbar2 "i1 [2]" 15 16 0 U N
{ C32R17_xbar_tile.xbar_0.ixbar2 "z6 [0]" 15 16 94.14 U N
{ C33R17.le_tile.le_guts.lp0.muxf2_l0 "in0" 15 16 94.14 U N
{ C33R17.le_tile.le_guts.lp0.muxf2_l0 "out" 15 16 256.14 U N
{ C33R17.le_tile.le_guts.lp0.lut0 "f2" 15 16 256.14 U N
}
}
}
}
}
}
rout ii0479|dx_net []
{ C9R17.le_tile.le_guts.lp0.lut0 "dx" 3 16 0 U N
{ C8R17_xbar_tile.xbar_0.ixbar0 "i3 [3]" 3 16 0 U N
{ C8R17_xbar_tile.xbar_0.ixbar0 "z3 [1]" 3 16 87.2 U N
{ C14R17_xbar_tile.xbar_0.ixbar0 "i0 [9]" 6 16 87.2 U N
{ C14R17_xbar_tile.xbar_0.ixbar0 "z1 [2]" 6 16 311.311 U N
{ C15R17.le_tile.le_guts.lp0.mux_di0 "in1" 6 16 311.311 U N
{ C15R17.le_tile.le_guts.lp0.mux_di0 "out" 6 16 487.631 U N
{ C15R17.le_tile.le_guts.lp0.reg0 "di" 6 16 487.631 U N
}
}
}
}
}
}
}
}
rout ii0480|dx_net []
{ C15R17.le_tile.le_guts.lp0.lut0 "dx" 6 16 0 U N
{ C14R17_xbar_tile.xbar_0.oxbar "d [0]" 6 16 0 U N
{ C14R17_xbar_tile.xbar_0.oxbar "xy [9]" 6 16 164.48 U N
{ C12R16_xbar_tile.xbar_0.ixbar3 "i1 [12]" 5 15 164.48 U N
{ C12R16_xbar_tile.xbar_0.ixbar3 "z3 [2]" 5 15 250.597 U N
{ C12R16_xbar_tile.xbar_0.rcmux0 "in3 [1]" 5 15 250.597 U N
{ C12R16_xbar_tile.xbar_0.rcmux0 "out" 5 15 577.653 U N
{ C13R16.le_tile.le_guts.mux_en "in6" 5 15 577.653 U N
{ C13R16.le_tile.le_guts.mux_en "out" 5 15 577.655 U N
{ C13R16.le_tile.le_guts.u_inv_rc_0 "in" 5 15 577.655 U N
{ C13R16.le_tile.le_guts.u_inv_rc_0 "out" 5 15 577.657 U N
{ C13R16.le_tile.le_guts.lbuf "en" 5 15 577.657 U N
}
}
}
}
}
}
}
}
}
}
{ C14R17_xbar_tile.xbar_0.oxbar "xy [4]" 6 16 164.48 U N
{ C12R17_xbar_tile.xbar_0.ixbar1 "i3 [12]" 5 16 164.48 U N
{ C12R17_xbar_tile.xbar_0.ixbar1 "z1 [1]" 5 16 246.21 U N
{ C12R17_xbar_tile.xbar_0.rcmux0 "in0 [1]" 5 16 246.21 U N
{ C12R17_xbar_tile.xbar_0.rcmux0 "out" 5 16 573.266 U N
{ C13R17.le_tile.le_guts.mux_en "in6" 5 16 573.266 U N
{ C13R17.le_tile.le_guts.mux_en "out" 5 16 573.268 U N
{ C13R17.le_tile.le_guts.u_inv_rc_0 "in" 5 16 573.268 U N
{ C13R17.le_tile.le_guts.u_inv_rc_0 "out" 5 16 573.27 U N
{ C13R17.le_tile.le_guts.lbuf "en" 5 16 573.27 U N
}
}
}
}
}
}
}
}
}
}
{ C14R17_xbar_tile.xbar_0.oxbar "xy [10]" 6 16 164.48 U N
{ C14R16_xbar_tile.xbar_0.ixbar3 "i2 [7]" 6 15 164.48 U N
{ C14R16_xbar_tile.xbar_0.ixbar3 "z3 [2]" 6 15 249.314 U N
{ C14R16_xbar_tile.xbar_0.rcmux0 "in3 [1]" 6 15 249.314 U N
{ C14R16_xbar_tile.xbar_0.rcmux0 "out" 6 15 576.37 U N
{ C15R16.le_tile.le_guts.mux_en "in6" 6 15 576.37 U N
{ C15R16.le_tile.le_guts.mux_en "out" 6 15 576.372 U N
{ C15R16.le_tile.le_guts.u_inv_rc_0 "in" 6 15 576.372 U N
{ C15R16.le_tile.le_guts.u_inv_rc_0 "out" 6 15 576.374 U N
{ C15R16.le_tile.le_guts.lbuf "en" 6 15 576.374 U N
}
}
}
}
}
}
}
}
}
}
}
{ C14R17_xbar_tile.xbar_0.ixbar0 "i3 [3]" 6 16 0 U N
{ C14R17_xbar_tile.xbar_0.ixbar0 "z1 [1]" 6 16 107.48 U N
{ C14R17_xbar_tile.xbar_0.rcmux0 "in0 [0]" 6 16 107.48 U N
{ C14R17_xbar_tile.xbar_0.rcmux0 "out" 6 16 434.536 U N
{ C15R17.le_tile.le_guts.mux_en "in6" 6 16 434.536 U N
{ C15R17.le_tile.le_guts.mux_en "out" 6 16 434.538 U N
{ C15R17.le_tile.le_guts.u_inv_rc_0 "in" 6 16 434.538 U N
{ C15R17.le_tile.le_guts.u_inv_rc_0 "out" 6 16 434.54 U N
{ C15R17.le_tile.le_guts.lbuf "en" 6 16 434.54 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [4]
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_4 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_db [4]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [0]
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_0 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_db [0]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]|qx_net []
{ C29R12.le_tile.le_guts.lp1.reg0 "qx" 13 11 0 U N
{ C28R12_xbar_tile.xbar_0.oxbar "d [6]" 13 11 0 U N
{ C28R12_xbar_tile.xbar_0.oxbar "xy [8]" 13 11 151.14 U N
{ C28R13_xbar_tile.xbar_0.ixbar0 "i1 [9]" 13 12 151.14 U N
{ C28R13_xbar_tile.xbar_0.ixbar0 "z4 [0]" 13 12 235.975 U N
{ C29R13.le_tile.le_guts.lp0.muxf3_l0 "in0" 13 12 235.975 U N
{ C29R13.le_tile.le_guts.lp0.muxf3_l0 "out" 13 12 400.294 U N
{ C29R13.le_tile.le_guts.lp0.lut0 "f3" 13 12 400.294 U N
}
}
}
}
}
}
{ C28R12_xbar_tile.xbar_0.oxbar "xy [12]" 13 11 151.14 U N
{ C26R12_xbar_tile.xbar_0.ixbar0 "i0 [6]" 12 11 151.14 U N
{ C26R12_xbar_tile.xbar_0.ixbar0 "z5 [0]" 12 11 233.055 U N
{ C26R14_xbar_tile.xbar_0.ixbar0 "i1 [7]" 12 13 233.055 U N
{ C26R14_xbar_tile.xbar_0.ixbar0 "z4 [0]" 12 13 402.31 U N
{ C27R14.le_tile.le_guts.lp0.muxf3_l0 "in0" 12 13 402.31 U N
{ C27R14.le_tile.le_guts.lp0.muxf3_l0 "out" 12 13 566.63 U N
{ C27R14.le_tile.le_guts.lp0.lut0 "f3" 12 13 566.63 U N
}
}
}
}
}
}
}
}
}
}
rout ii0591|dx_net []
{ C37R11.le_tile.le_guts.lp2.lut0 "dx" 17 10 0 U N
{ C36R11_xbar_tile.xbar_0.oxbar "d [10]" 17 10 0 U N
{ C36R11_xbar_tile.xbar_0.oxbar "xy [1]" 17 10 151.18 U N
{ C34R10_xbar_tile.xbar_0.ixbar2 "i3 [6]" 16 9 151.18 U N
{ C34R10_xbar_tile.xbar_0.ixbar2 "z0 [1]" 16 9 237.365 U N
{ C34R12_xbar_tile.xbar_0.ixbar2 "i2 [0]" 16 11 237.365 U N
{ C34R12_xbar_tile.xbar_0.ixbar2 "z5 [3]" 16 11 405.787 U N
{ C35R12.le_tile.le_guts.lp3.lut0 "f1" 16 11 538.787 U N
}
}
}
}
}
}
{ C36R11_xbar_tile.xbar_0.oxbar "xy [16]" 17 10 151.18 U N
{ C36R12_xbar_tile.xbar_0.ixbar1 "i1 [13]" 17 11 151.18 U N
{ C36R12_xbar_tile.xbar_0.ixbar1 "z4 [0]" 17 11 236.014 U N
{ C36R12_xbar_tile.xbar_0.oxbar "d [22]" 17 11 236.014 U N
{ C36R12_xbar_tile.xbar_0.oxbar "xy [15]" 17 11 514.505 U N
{ C36R13_xbar_tile.xbar_0.ixbar0 "i0 [12]" 17 12 514.505 U N
{ C36R13_xbar_tile.xbar_0.ixbar0 "z1 [3]" 17 12 600.069 U N
{ C37R13.le_tile.le_guts.lp2.muxf1_l40 "in0" 17 12 600.069 U N
{ C37R13.le_tile.le_guts.lp2.muxf1_l40 "out" 17 12 795.069 U N
{ C37R13.le_tile.le_guts.lp2.lut40 "f1" 17 12 795.069 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0601|dx_net []
{ C27R12.le_tile.le_guts.lp2.lut0 "dx" 12 11 0 U N
{ C27R12.le_tile.le_guts.lp2.mux_di0 "in2" 12 11 0 U N
{ C27R12.le_tile.le_guts.lp2.mux_di0 "out" 12 11 60.2 U N
{ C27R12.le_tile.le_guts.lp2.reg0 "di" 12 11 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[13].sh0 []
{ C29R19.le_tile.le_guts.lbuf "sh [1]" 13 18 0 U N
{ C29R19.le_tile.le_guts.lp0.reg1 "shift" 13 18 0 U N
}
}
rout u_sdram_to_RGB_buffer_rd_sel_r__reg[1].sr_out []
{ C33R18.le_tile.le_guts.lbuf "a_sr" 15 17 0 U N
{ C33R18.le_tile.le_guts.lp3.reg0 "a_sr" 15 17 0 U N
}
{ C33R18.le_tile.le_guts.lp0.reg1 "a_sr" 15 17 0 U N
}
{ C33R18.le_tile.le_guts.lp0.reg0 "a_sr" 15 17 0 U N
}
}
rout ii0712|dx_net []
{ C33R13.le_tile.le_guts.lp1.lut0 "dx" 15 12 0 U N
{ C33R13.le_tile.le_guts.lp1.mux_di4 "in2" 15 12 0 U N
{ C33R13.le_tile.le_guts.lp1.mux_di4 "out" 15 12 55.2 U N
{ C33R13.le_tile.le_guts.lp1.reg1 "di" 15 12 55.2 U N
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[6]|qx_net []
{ C29R31.le_tile.le_guts.lp2.reg0 "qx" 13 30 0 U N
{ C28R31_xbar_tile.xbar_0.ixbar2 "i1 [2]" 13 30 0 U N
{ C28R31_xbar_tile.xbar_0.ixbar2 "z6 [2]" 13 30 87.07 U N
{ C24R31_xbar_tile.xbar_0.ixbar2 "i3 [11]" 11 30 87.07 U N
{ C24R31_xbar_tile.xbar_0.ixbar2 "z0 [0]" 11 30 306.864 U N
{ C24R39_xbar_tile.xbar_0.ixbar2 "i1 [10]" 11 38 306.864 U N
{ C24R39_xbar_tile.xbar_0.ixbar2 "z0 [0]" 11 38 540.079 U N
{ C24R47_xbar_tile.xbar_0.ixbar2 "i1 [10]" 11 46 540.079 U N
{ C24R47_xbar_tile.xbar_0.ixbar2 "z7 [3]" 11 46 773.294 U N
{ C24R47_xbar_tile.xbar_0.ixbar0 "i2 [3]" 11 46 773.294 U N
{ C24R47_xbar_tile.xbar_0.ixbar0 "z1 [1]" 11 46 990.654 U N
{ C25R49.io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS "od_d_1 [0]" 11 46 990.654 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].sh0 []
{ C45R12.le_tile.le_guts.lbuf "sh [0]" 21 11 0 U N
{ C45R12.le_tile.le_guts.lp0.reg0 "shift" 21 11 0 U N
}
}
rout C15R16_mux0_ble0_out_1 []
{ C15R16.le_tile.le_guts.lp0.SC_mux_dx4_1 "out" 6 15 0 U N
{ C15R16.le_tile.le_guts.lp0.mux_dy "in0" 6 15 0 U N
{ C15R16.le_tile.le_guts.lp0.mux_dy "out" 6 15 54.001 U N
{ C14R16_xbar_tile.xbar_0.oxbar "d [4]" 6 15 54.001 U N
{ C14R16_xbar_tile.xbar_0.oxbar "xy [4]" 6 15 196.911 U N
{ C12R16_xbar_tile.xbar_0.ixbar1 "i3 [12]" 5 15 196.911 U N
{ C12R16_xbar_tile.xbar_0.ixbar1 "z4 [3]" 5 15 278.641 U N
{ C13R16.le_tile.le_guts.lp0.muxf2_l40 "in0" 5 15 278.641 U N
{ C13R16.le_tile.le_guts.lp0.muxf2_l40 "out" 5 15 442.641 U N
{ C13R16.le_tile.le_guts.lp0.lut40 "f2" 5 15 442.641 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].sr_out []
{ C49R4.le_tile.le_guts.lbuf "a_sr" 23 3 0 U N
{ C49R4.le_tile.le_guts.lp3.reg1 "a_sr" 23 3 0 U N
}
{ C49R4.le_tile.le_guts.lp3.reg0 "a_sr" 23 3 0 U N
}
{ C49R4.le_tile.le_guts.lp2.reg1 "a_sr" 23 3 0 U N
}
{ C49R4.le_tile.le_guts.lp2.reg0 "a_sr" 23 3 0 U N
}
{ C49R4.le_tile.le_guts.lp1.reg1 "a_sr" 23 3 0 U N
}
{ C49R4.le_tile.le_guts.lp1.reg0 "a_sr" 23 3 0 U N
}
{ C49R4.le_tile.le_guts.lp0.reg1 "a_sr" 23 3 0 U N
}
{ C49R4.le_tile.le_guts.lp0.reg0 "a_sr" 23 3 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [5]
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_5 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_db [5]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[24].sclk_out []
{ C35R23.le_tile.le_guts.lbuf "sclk" 16 22 0 U N
{ C35R23.le_tile.le_guts.lp1.reg0 "sclk" 16 22 0 U N
}
{ C35R23.le_tile.le_guts.lp0.reg0 "sclk" 16 22 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [1]
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_1 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_db [1]" 14 16 0 U N
}
}
rout C39R12_ble0_out_to_mux []
{ C39R12.le_tile.le_guts.lp0.const_f5 "out" 18 11 0 U N
{ C39R12.le_tile.le_guts.lp0.mux_f5 "in1" 18 11 0 U N
}
}
rout C37R13_ble2_out_to_mux []
{ C37R13.le_tile.le_guts.lp2.const_f5 "out" 17 12 0 U N
{ C37R13.le_tile.le_guts.lp2.mux_f5 "in1" 17 12 0 U N
}
}
rout ii0548|dx_net []
{ C29R17.le_tile.le_guts.lp3.lut0 "dx" 13 16 0 U N
{ C29R17.le_tile.le_guts.lp3.mux_di0 "in2" 13 16 0 U N
{ C29R17.le_tile.le_guts.lp3.mux_di0 "out" 13 16 60.2 U N
{ C29R17.le_tile.le_guts.lp3.reg0 "di" 13 16 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].mclk_out []
{ C29R15.le_tile.le_guts.lbuf "mclk_b" 13 14 0 U N
{ C29R15.le_tile.le_guts.lp0.reg0 "mclk_b" 13 14 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].mclk_out []
{ C37R15.le_tile.le_guts.lbuf "mclk_b" 17 14 0 U N
{ C37R15.le_tile.le_guts.lp3.reg0 "mclk_b" 17 14 0 U N
}
{ C37R15.le_tile.le_guts.lp2.reg0 "mclk_b" 17 14 0 U N
}
{ C37R15.le_tile.le_guts.lp1.reg1 "mclk_b" 17 14 0 U N
}
{ C37R15.le_tile.le_guts.lp1.reg0 "mclk_b" 17 14 0 U N
}
{ C37R15.le_tile.le_guts.lp0.reg1 "mclk_b" 17 14 0 U N
}
{ C37R15.le_tile.le_guts.lp0.reg0 "mclk_b" 17 14 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net []
{ C33R15.le_tile.le_guts.lp1.reg1 "qx" 15 14 0 U N
{ C32R15_xbar_tile.xbar_0.oxbar "d [8]" 15 14 0 U N
{ C32R15_xbar_tile.xbar_0.oxbar "xy [14]" 15 14 144.07 U N
{ C34R15_xbar_tile.xbar_0.ixbar2 "i0 [3]" 16 14 144.07 U N
{ C34R15_xbar_tile.xbar_0.ixbar2 "z4 [1]" 16 14 225.8 U N
{ C30R15_xbar_tile.xbar_0.ixbar2 "i3 [0]" 14 14 225.8 U N
{ C30R15_xbar_tile.xbar_0.ixbar2 "z0 [3]" 14 14 406.569 U N
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_7 "in1" 14 14 539.569 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_15 "in1" 14 14 539.569 U N
}
}
{ C30R15_xbar_tile.xbar_0.ixbar2 "z0 [1]" 14 14 406.569 U N
{ C30R18_xbar_tile.xbar_0.ixbar2 "i1 [11]" 14 17 406.569 U N
{ C30R18_xbar_tile.xbar_0.ixbar2 "z0 [3]" 14 17 583.824 U N
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_7 "in1" 14 17 716.824 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_15 "in1" 14 17 716.824 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net []
{ C25R14.le_tile.le_guts.lp3.reg0 "qx" 11 13 0 U N
{ C24R14_xbar_tile.xbar_0.oxbar "d [16]" 11 13 0 U N
{ C24R14_xbar_tile.xbar_0.oxbar "xy [22]" 11 13 151.14 U N
{ C24R15_xbar_tile.xbar_0.ixbar2 "i1 [9]" 11 14 151.14 U N
{ C24R15_xbar_tile.xbar_0.ixbar2 "z3 [1]" 11 14 235.975 U N
{ C30R15_xbar_tile.xbar_0.ixbar2 "i0 [9]" 14 14 235.975 U N
{ C30R15_xbar_tile.xbar_0.ixbar2 "z1 [0]" 14 14 460.086 U N
{ C30R19_xbar_tile.xbar_0.ixbar2 "i1 [5]" 14 18 460.086 U N
{ C30R19_xbar_tile.xbar_0.ixbar2 "z0 [3]" 14 18 687.888 U N
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_7 "in1" 14 18 820.888 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_15 "in1" 14 18 820.888 U N
}
}
}
}
}
}
}
}
{ C24R14_xbar_tile.xbar_0.oxbar "xy [14]" 11 13 151.14 U N
{ C24R14_xbar_tile.xbar_0.ixbar2 "i0 [7]" 11 13 151.14 U N
{ C24R14_xbar_tile.xbar_0.ixbar2 "z5 [1]" 11 13 232.435 U N
{ C30R14_xbar_tile.xbar_0.ixbar2 "i0 [0]" 14 13 232.435 U N
{ C30R14_xbar_tile.xbar_0.ixbar2 "z0 [3]" 14 13 456.546 U N
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_7 "in1" 14 13 589.546 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_15 "in1" 14 13 589.546 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net []
{ C33R15.le_tile.le_guts.lp3.reg1 "qx" 15 14 0 U N
{ C32R15_xbar_tile.xbar_0.ixbar3 "i0 [9]" 15 14 0 U N
{ C32R15_xbar_tile.xbar_0.ixbar3 "z3 [2]" 15 14 94.14 U N
{ C32R13_xbar_tile.xbar_0.ixbar3 "i1 [15]" 15 12 94.14 U N
{ C32R13_xbar_tile.xbar_0.ixbar3 "z6 [2]" 15 12 262.562 U N
{ C30R13_xbar_tile.xbar_0.ixbar3 "i3 [13]" 14 12 262.562 U N
{ C30R13_xbar_tile.xbar_0.ixbar3 "z7 [0]" 14 12 432.111 U N
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_8 "in1" 14 12 565.111 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_0 "in1" 14 12 565.111 U N
}
}
}
}
}
}
{ C32R15_xbar_tile.xbar_0.ixbar3 "z0 [0]" 15 14 94.14 U N
{ C32R19_xbar_tile.xbar_0.ixbar3 "i2 [1]" 15 18 94.14 U N
{ C32R19_xbar_tile.xbar_0.ixbar3 "z1 [1]" 15 18 321.942 U N
{ C32R20_xbar_tile.xbar_0.ixbar3 "i1 [6]" 15 19 321.942 U N
{ C32R20_xbar_tile.xbar_0.ixbar3 "z6 [2]" 15 19 491.364 U N
{ C30R20_xbar_tile.xbar_0.ixbar3 "i3 [13]" 14 19 491.364 U N
{ C30R20_xbar_tile.xbar_0.ixbar3 "z7 [0]" 14 19 660.913 U N
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_8 "in1" 14 19 793.913 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_0 "in1" 14 19 793.913 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]|qx_net []
{ C49R5.le_tile.le_guts.lp3.reg1 "qx" 23 4 0 U N
{ C48R5_xbar_tile.xbar_0.oxbar "d [18]" 23 4 0 U N
{ C48R5_xbar_tile.xbar_0.oxbar "xy [14]" 23 4 151.14 U N
{ C50R5_xbar_tile.xbar_0.ixbar2 "i0 [3]" 24 4 151.14 U N
{ C50R5_xbar_tile.xbar_0.ixbar2 "z1 [0]" 24 4 233.055 U N
{ C50R13_xbar_tile.xbar_0.ixbar2 "i2 [14]" 24 12 233.055 U N
{ C50R13_xbar_tile.xbar_0.ixbar2 "z0 [0]" 24 12 466.27 U N
{ C50R21_xbar_tile.xbar_0.ixbar2 "i1 [10]" 24 20 466.27 U N
{ C50R21_xbar_tile.xbar_0.ixbar2 "z0 [0]" 24 20 699.485 U N
{ C50R29_xbar_tile.xbar_0.ixbar2 "i1 [10]" 24 28 699.485 U N
{ C50R29_xbar_tile.xbar_0.ixbar2 "z3 [0]" 24 28 932.7 U N
{ C51R29.emb_guts.mux_1_sfb_dy_3_ "in1" 24 28 932.7 U N
{ C51R29.emb_guts.mux_1_sfb_dy_3_ "out" 24 28 1065.7 U N
{ C50R29_xbar_tile.xbar_0.oxbar "d [19]" 24 28 1065.7 U N
{ C50R29_xbar_tile.xbar_0.oxbar "xy [11]" 24 28 1208.61 U N
{ C52R28.xbar_tile.xbar_0.ixbar3 "i0 [3]" 25 27 1208.61 U N
{ C52R28.xbar_tile.xbar_0.ixbar3 "z3 [1]" 25 27 1295.04 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [5]" 25 27 1428.04 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C48R5_xbar_tile.xbar_0.ixbar3 "i0 [9]" 23 4 0 U N
{ C48R5_xbar_tile.xbar_0.ixbar3 "z1 [2]" 23 4 94.14 U N
{ C49R5.le_tile.le_guts.lp3.mux_di4 "in1" 23 4 94.14 U N
{ C49R5.le_tile.le_guts.lp3.mux_di4 "out" 23 4 291.46 U N
{ C49R5.le_tile.le_guts.lp3.reg1 "di" 23 4 291.46 U N
}
}
}
}
}
}
rout ii0659|dx_net []
{ C33R11.le_tile.le_guts.lp1.lut40 "dx" 15 10 0 U N
{ C33R11.le_tile.le_guts.lp1.SC_mux_dx4_0 "in0" 15 10 0 U N
}
}
rout ii0660|dx_net []
{ C39R13.le_tile.le_guts.lp2.lut41 "dx" 18 12 0 U N
{ C39R13.le_tile.le_guts.lp2.SC_mux_dx4_1 "in0" 18 12 0 U N
}
}
rout u_sdram_to_RGB_de_i_r_sclk__reg[3].sh0 []
{ C33R23.le_tile.le_guts.lbuf "sh [0]" 15 22 0 U N
{ C33R23.le_tile.le_guts.lp0.reg0 "shift" 15 22 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[1]|qx_net []
{ C35R20.le_tile.le_guts.lp0.reg0 "qx" 16 19 0 U N
{ C34R20_xbar_tile.xbar_0.ixbar0 "i3 [6]" 16 19 0 U N
{ C34R20_xbar_tile.xbar_0.ixbar0 "z5 [3]" 16 19 87.07 U N
{ C35R20.le_tile.le_guts.lp1.lut0 "f1" 16 19 220.07 U N
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[22].mclk_out []
{ C37R21.le_tile.le_guts.lbuf "mclk_b" 17 20 0 U N
{ C37R21.le_tile.le_guts.lp2.reg0 "mclk_b" 17 20 0 U N
}
{ C37R21.le_tile.le_guts.lp1.reg0 "mclk_b" 17 20 0 U N
}
{ C37R21.le_tile.le_guts.lp0.reg0 "mclk_b" 17 20 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [6]
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_6 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_db [6]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_other_1_beat_valid__reg.sh0 []
{ C45R13.le_tile.le_guts.lbuf "sh [0]" 21 12 0 U N
{ C45R13.le_tile.le_guts.lp1.reg0 "shift" 21 12 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [2]
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_2 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_db [2]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[28].sclk_out []
{ C33R9.le_tile.le_guts.lbuf "sclk" 15 8 0 U N
{ C33R9.le_tile.le_guts.lp2.reg0 "sclk" 15 8 0 U N
}
{ C33R9.le_tile.le_guts.lp1.reg0 "sclk" 15 8 0 U N
}
{ C33R9.le_tile.le_guts.lp0.reg0 "sclk" 15 8 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sr_out []
{ C43R12.le_tile.le_guts.lbuf "a_sr" 20 11 0 U N
{ C43R12.le_tile.le_guts.lp0.reg0 "a_sr" 20 11 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sr_out []
{ C33R10.le_tile.le_guts.lbuf "a_sr" 15 9 0 U N
{ C33R10.le_tile.le_guts.lp0.reg0 "a_sr" 15 9 0 U N
}
}
rout sbid1_0_1_c_in []
{ C35R14.le_tile.le_guts.carry_skip_in "c_in" 16 13 0 U N
{ C35R14.le_tile.le_guts.lp0.lut40 "ci" 16 13 0 U N
}
}
rout u_sdram_to_RGB_bmp_fig_chg__reg[0]|qx_net []
{ C39R17.le_tile.le_guts.lp2.reg0 "qx" 18 16 0 U N
{ C38R17_xbar_tile.xbar_0.oxbar "d [11]" 18 16 0 U N
{ C38R17_xbar_tile.xbar_0.oxbar "xy [22]" 18 16 151.14 U N
{ C38R17_xbar_tile.xbar_0.ixbar3 "i2 [2]" 18 16 151.14 U N
{ C38R17_xbar_tile.xbar_0.ixbar3 "z6 [1]" 18 16 235.561 U N
{ C38R21_xbar_tile.xbar_0.ixbar3 "i0 [14]" 18 20 235.561 U N
{ C38R21_xbar_tile.xbar_0.ixbar3 "z5 [3]" 18 20 463.363 U N
{ C39R21.le_tile.le_guts.lp0.lut0 "f1" 18 20 596.363 U N
}
}
}
}
}
}
}
{ C38R17_xbar_tile.xbar_0.ixbar2 "i1 [2]" 18 16 0 U N
{ C38R17_xbar_tile.xbar_0.ixbar2 "z0 [1]" 18 16 94.14 U N
{ C38R19_xbar_tile.xbar_0.ixbar2 "i2 [0]" 18 18 94.14 U N
{ C38R19_xbar_tile.xbar_0.ixbar2 "z0 [1]" 18 18 262.562 U N
{ C38R21_xbar_tile.xbar_0.ixbar2 "i2 [0]" 18 20 262.562 U N
{ C38R21_xbar_tile.xbar_0.ixbar2 "z4 [0]" 18 20 430.984 U N
{ C39R21.le_tile.le_guts.lp2.mux_di0 "in1" 18 20 430.984 U N
{ C39R21.le_tile.le_guts.lp2.mux_di0 "out" 18 20 607.304 U N
{ C39R21.le_tile.le_guts.lp2.reg0 "di" 18 20 607.304 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[8].sh0 []
{ C29R18.le_tile.le_guts.lbuf "sh [0]" 13 17 0 U N
{ C29R18.le_tile.le_guts.lp0.reg0 "shift" 13 17 0 U N
}
}
rout ii0496|dx_net []
{ C39R16.le_tile.le_guts.lp1.lut41 "dx" 18 15 0 U N
{ C39R16.le_tile.le_guts.lp1.SC_mux_dx4_0 "in1" 18 15 0 U N
}
}
rout ii0506|dx_net []
{ C37R16.le_tile.le_guts.lp3.lut0 "dx" 17 15 0 U N
{ C36R16_xbar_tile.xbar_0.oxbar "d [15]" 17 15 0 U N
{ C36R16_xbar_tile.xbar_0.oxbar "xy [6]" 17 15 144.2 U N
{ C36R16_xbar_tile.xbar_0.ixbar1 "i1 [9]" 17 15 144.2 U N
{ C36R16_xbar_tile.xbar_0.ixbar1 "z4 [0]" 17 15 228.621 U N
{ C37R16.le_tile.le_guts.lp1.mux_di4 "in1" 17 15 228.621 U N
{ C37R16.le_tile.le_guts.lp1.mux_di4 "out" 17 15 425.941 U N
{ C37R16.le_tile.le_guts.lp1.reg1 "di" 17 15 425.941 U N
}
}
}
}
}
}
}
}
rout ii0617|dx_net []
{ C37R12.le_tile.le_guts.lp2.lut41 "dx" 17 11 0 U N
{ C37R12.le_tile.le_guts.lp2.SC_mux_dx4_0 "in1" 17 11 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net []
{ C33R15.le_tile.le_guts.lp1.reg0 "qx" 15 14 0 U N
{ C32R15_xbar_tile.xbar_0.oxbar "d [6]" 15 14 0 U N
{ C32R15_xbar_tile.xbar_0.oxbar "xy [9]" 15 14 151.14 U N
{ C30R14_xbar_tile.xbar_0.ixbar3 "i1 [12]" 14 13 151.14 U N
{ C30R14_xbar_tile.xbar_0.ixbar3 "z1 [2]" 14 13 237.257 U N
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_ceb "in1" 14 13 237.257 U N
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_ceb "out" 14 13 370.578 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_ceb" 14 13 370.578 U N
}
}
}
}
{ C30R14_xbar_tile.xbar_0.ixbar3 "z1 [1]" 14 13 237.257 U N
{ C30R16_xbar_tile.xbar_0.ixbar3 "i1 [4]" 14 15 237.257 U N
{ C30R16_xbar_tile.xbar_0.ixbar3 "z1 [2]" 14 15 406.512 U N
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_ceb "in1" 14 15 406.512 U N
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_ceb "out" 14 15 539.833 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_ceb" 14 15 539.833 U N
}
}
}
}
}
}
}
}
{ C32R15_xbar_tile.xbar_0.oxbar "xy [20]" 15 14 151.14 U N
{ C30R15_xbar_tile.xbar_0.ixbar3 "i3 [12]" 14 14 151.14 U N
{ C30R15_xbar_tile.xbar_0.ixbar3 "z2 [2]" 14 14 234.64 U N
{ C30R13_xbar_tile.xbar_0.ixbar3 "i2 [11]" 14 12 234.64 U N
{ C30R13_xbar_tile.xbar_0.ixbar3 "z1 [2]" 14 12 403.895 U N
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_ceb "in1" 14 12 403.895 U N
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_ceb "out" 14 12 537.216 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_ceb" 14 12 537.216 U N
}
}
}
}
}
}
{ C30R15_xbar_tile.xbar_0.ixbar3 "z1 [2]" 14 14 234.64 U N
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_ceb "in1" 14 14 234.64 U N
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_ceb "out" 14 14 367.961 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_ceb" 14 14 367.961 U N
}
}
}
}
}
}
}
}
rout u_colorgen_h_cnt__reg[9].sr_out []
{ C19R16.le_tile.le_guts.lbuf "a_sr" 8 15 0 U N
{ C19R16.le_tile.le_guts.lp2.reg0 "a_sr" 8 15 0 U N
}
{ C19R16.le_tile.le_guts.lp0.reg0 "a_sr" 8 15 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [7]
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_7 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_db [7]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[26].mclk_out []
{ C29R9.le_tile.le_guts.lbuf "mclk_b" 13 8 0 U N
{ C29R9.le_tile.le_guts.lp0.reg1 "mclk_b" 13 8 0 U N
}
}
rout u_sdram_to_RGB_buffer_rd_sel__reg.mclk_out []
{ C33R17.le_tile.le_guts.lbuf "mclk_b" 15 16 0 U N
{ C33R17.le_tile.le_guts.lp3.reg1 "mclk_b" 15 16 0 U N
}
{ C33R17.le_tile.le_guts.lp3.reg0 "mclk_b" 15 16 0 U N
}
{ C33R17.le_tile.le_guts.lp2.reg1 "mclk_b" 15 16 0 U N
}
{ C33R17.le_tile.le_guts.lp2.reg0 "mclk_b" 15 16 0 U N
}
{ C33R17.le_tile.le_guts.lp1.reg1 "mclk_b" 15 16 0 U N
}
{ C33R17.le_tile.le_guts.lp1.reg0 "mclk_b" 15 16 0 U N
}
{ C33R17.le_tile.le_guts.lp0.reg1 "mclk_b" 15 16 0 U N
}
{ C33R17.le_tile.le_guts.lp0.reg0 "mclk_b" 15 16 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [3]
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_3 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_db [3]" 14 16 0 U N
}
}
rout C35R16_mux0_ble3_out_1 []
{ C35R16.le_tile.le_guts.lp3.SC_mux_dx4_1 "out" 16 15 0 U N
{ C35R16.le_tile.le_guts.lp3.mux_di4 "in3" 16 15 0 U N
{ C35R16.le_tile.le_guts.lp3.mux_di4 "out" 16 15 46.001 U N
{ C35R16.le_tile.le_guts.lp3.reg1 "di" 16 15 46.001 U N
}
}
}
}
rout ii0728|dx_net []
{ C29R15.le_tile.le_guts.lp0.lut0 "dx" 13 14 0 U N
{ C29R15.le_tile.le_guts.lp0.mux_di0 "in2" 13 14 0 U N
{ C29R15.le_tile.le_guts.lp0.mux_di0 "out" 13 14 60.2 U N
{ C29R15.le_tile.le_guts.lp0.reg0 "di" 13 14 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[8]|qx_net []
{ C23R13.le_tile.le_guts.lp0.reg0 "qx" 10 12 0 U N
{ C22R13_xbar_tile.xbar_0.oxbar "d [1]" 10 12 0 U N
{ C22R13_xbar_tile.xbar_0.oxbar "xy [18]" 10 12 144.07 U N
{ C22R13_xbar_tile.xbar_0.ixbar3 "i0 [12]" 10 12 144.07 U N
{ C22R13_xbar_tile.xbar_0.ixbar3 "z5 [1]" 10 12 225.365 U N
{ C28R13_xbar_tile.xbar_0.ixbar3 "i0 [0]" 13 12 225.365 U N
{ C28R13_xbar_tile.xbar_0.ixbar3 "z7 [0]" 13 12 399.411 U N
{ C29R13.le_tile.le_guts.lp3.lut0 "f0" 13 12 532.411 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].mclk_out []
{ C27R13.le_tile.le_guts.lbuf "mclk_b" 12 12 0 U N
{ C27R13.le_tile.le_guts.lp2.reg0 "mclk_b" 12 12 0 U N
}
{ C27R13.le_tile.le_guts.lp0.reg0 "mclk_b" 12 12 0 U N
}
}
rout ii0749|s_net []
{ C35R14.le_tile.le_guts.lp2.lut40 "s" 16 13 0 U N
{ C35R14.le_tile.le_guts.lp2.mux_sc "in1" 16 13 0 U N
{ C35R14.le_tile.le_guts.lp2.mux_sc "out" 16 13 55.001 U N
{ C35R14.le_tile.le_guts.lp2.mux_dy "in1" 16 13 55.001 U N
{ C35R14.le_tile.le_guts.lp2.mux_dy "out" 16 13 106.002 U N
{ C34R14_xbar_tile.xbar_0.ixbar2 "i2 [8]" 16 13 106.002 U N
{ C34R14_xbar_tile.xbar_0.ixbar2 "z2 [2]" 16 13 191.912 U N
{ C34R12_xbar_tile.xbar_0.ixbar2 "i2 [11]" 16 11 191.912 U N
{ C34R12_xbar_tile.xbar_0.ixbar2 "z6 [0]" 16 11 361.167 U N
{ C35R12.le_tile.le_guts.lp0.muxf2_l0 "in0" 16 11 361.167 U N
{ C35R12.le_tile.le_guts.lp0.muxf2_l0 "out" 16 11 523.167 U N
{ C35R12.le_tile.le_guts.lp0.lut0 "f2" 16 11 523.167 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0750|s_net []
{ C35R14.le_tile.le_guts.lp3.lut40 "s" 16 13 0 U N
{ C35R14.le_tile.le_guts.lp3.mux_sc "in1" 16 13 0 U N
{ C35R14.le_tile.le_guts.lp3.mux_sc "out" 16 13 55.001 U N
{ C35R14.le_tile.le_guts.lp3.mux_dy "in1" 16 13 55.001 U N
{ C35R14.le_tile.le_guts.lp3.mux_dy "out" 16 13 106.002 U N
{ C34R14_xbar_tile.xbar_0.ixbar3 "i0 [13]" 16 13 106.002 U N
{ C34R14_xbar_tile.xbar_0.ixbar3 "z3 [2]" 16 13 191.912 U N
{ C34R12_xbar_tile.xbar_0.ixbar3 "i1 [15]" 16 11 191.912 U N
{ C34R12_xbar_tile.xbar_0.ixbar3 "z6 [3]" 16 11 360.334 U N
{ C34R12_xbar_tile.xbar_0.ixbar0 "i2 [7]" 16 11 360.334 U N
{ C34R12_xbar_tile.xbar_0.ixbar0 "z0 [2]" 16 11 577.694 U N
{ C35R12.le_tile.le_guts.lp0.lut41 "f0" 16 11 710.694 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[21]|qx_net []
{ C37R21.le_tile.le_guts.lp1.reg0 "qx" 17 20 0 U N
{ C36R21_xbar_tile.xbar_0.ixbar1 "i2 [12]" 17 20 0 U N
{ C36R21_xbar_tile.xbar_0.ixbar1 "z3 [2]" 17 20 87.07 U N
{ C36R18_xbar_tile.xbar_0.ixbar1 "i2 [4]" 17 17 87.07 U N
{ C36R18_xbar_tile.xbar_0.ixbar1 "z2 [1]" 17 17 264.325 U N
{ C36R15_xbar_tile.xbar_0.ixbar1 "i1 [2]" 17 14 264.325 U N
{ C36R15_xbar_tile.xbar_0.ixbar1 "z1 [2]" 17 14 441.816 U N
{ C37R15.le_tile.le_guts.lp1.muxf3_l0 "in0" 17 14 441.816 U N
{ C37R15.le_tile.le_guts.lp1.muxf3_l0 "out" 17 14 606.136 U N
{ C37R15.le_tile.le_guts.lp1.lut0 "f3" 17 14 606.136 U N
}
}
}
}
}
}
}
}
}
}
rout ii0454|dx_net []
{ C17R16.le_tile.le_guts.lp3.lut0 "dx" 7 15 0 U N
{ C16R16_xbar_tile.xbar_0.oxbar "d [15]" 7 15 0 U N
{ C16R16_xbar_tile.xbar_0.oxbar "xy [3]" 7 15 204.1 U N
{ C18R16_xbar_tile.xbar_0.ixbar0 "i2 [8]" 8 15 204.1 U N
{ C18R16_xbar_tile.xbar_0.ixbar0 "z5 [3]" 8 15 289.664 U N
{ C19R16.le_tile.le_guts.lp1.lut0 "f1" 8 15 422.664 U N
}
}
}
}
{ C16R16_xbar_tile.xbar_0.oxbar "xy [23]" 7 15 204.1 U N
{ C18R17_xbar_tile.xbar_0.ixbar1 "i0 [9]" 8 16 204.1 U N
{ C18R17_xbar_tile.xbar_0.ixbar1 "z1 [2]" 8 16 290.285 U N
{ C19R17.le_tile.le_guts.lp1.muxf3_l0 "in0" 8 16 290.285 U N
{ C19R17.le_tile.le_guts.lp1.muxf3_l0 "out" 8 16 454.605 U N
{ C19R17.le_tile.le_guts.lp1.lut0 "f3" 8 16 454.605 U N
}
}
}
}
}
}
{ C16R16_xbar_tile.xbar_0.oxbar "xy [22]" 7 15 204.1 U N
{ C16R17_xbar_tile.xbar_0.ixbar2 "i1 [9]" 7 16 204.1 U N
{ C16R17_xbar_tile.xbar_0.ixbar2 "z3 [1]" 7 16 288.935 U N
{ C22R17_xbar_tile.xbar_0.ixbar2 "i0 [9]" 10 16 288.935 U N
{ C22R17_xbar_tile.xbar_0.ixbar2 "z7 [0]" 10 16 474.973 U N
{ C23R17.le_tile.le_guts.lp2.lut0 "f0" 10 16 607.973 U N
}
}
}
}
}
}
{ C16R16_xbar_tile.xbar_0.oxbar "xy [19]" 7 15 204.1 U N
{ C16R17_xbar_tile.xbar_0.ixbar1 "i3 [8]" 7 16 204.1 U N
{ C16R17_xbar_tile.xbar_0.ixbar1 "z5 [3]" 7 16 289.664 U N
{ C17R17.le_tile.le_guts.lp2.lut0 "f1" 7 16 422.664 U N
}
}
}
}
{ C16R16_xbar_tile.xbar_0.oxbar "xy [18]" 7 15 204.1 U N
{ C18R16_xbar_tile.xbar_0.ixbar1 "i0 [3]" 8 15 204.1 U N
{ C18R16_xbar_tile.xbar_0.ixbar1 "z5 [3]" 8 15 285.87 U N
{ C19R16.le_tile.le_guts.lp2.lut0 "f1" 8 15 418.87 U N
}
}
}
}
{ C16R16_xbar_tile.xbar_0.oxbar "xy [16]" 7 15 204.1 U N
{ C16R17_xbar_tile.xbar_0.ixbar1 "i1 [13]" 7 16 204.1 U N
{ C16R17_xbar_tile.xbar_0.ixbar1 "z4 [0]" 7 16 288.935 U N
{ C16R17_xbar_tile.xbar_0.ixbar0 "i1 [3]" 7 16 288.935 U N
{ C16R17_xbar_tile.xbar_0.ixbar0 "z5 [3]" 7 16 506.294 U N
{ C17R17.le_tile.le_guts.lp1.lut0 "f1" 7 16 639.294 U N
}
}
}
}
}
}
{ C16R16_xbar_tile.xbar_0.oxbar "xy [11]" 7 15 204.1 U N
{ C18R15_xbar_tile.xbar_0.ixbar3 "i0 [3]" 8 14 204.1 U N
{ C18R15_xbar_tile.xbar_0.ixbar3 "z0 [1]" 8 14 290.285 U N
{ C18R17_xbar_tile.xbar_0.ixbar3 "i2 [0]" 8 16 290.285 U N
{ C18R17_xbar_tile.xbar_0.ixbar3 "z5 [3]" 8 16 458.707 U N
{ C19R17.le_tile.le_guts.lp0.lut0 "f1" 8 16 591.707 U N
}
}
}
}
}
}
}
{ C16R16_xbar_tile.xbar_0.ixbar3 "i2 [3]" 7 15 0 U N
{ C16R16_xbar_tile.xbar_0.ixbar3 "z7 [2]" 7 15 147.1 U N
{ C22R16_xbar_tile.xbar_0.ixbar3 "i0 [11]" 10 15 147.1 U N
{ C22R16_xbar_tile.xbar_0.ixbar3 "z2 [0]" 10 15 336.594 U N
{ C23R16.le_tile.le_guts.lp1.lut41 "f1" 10 15 469.594 U N
}
}
}
}
{ C16R16_xbar_tile.xbar_0.ixbar3 "z6 [3]" 7 15 147.1 U N
{ C16R16_xbar_tile.xbar_0.ixbar0 "i2 [7]" 7 15 147.1 U N
{ C16R16_xbar_tile.xbar_0.ixbar0 "z6 [0]" 7 15 364.46 U N
{ C17R16.le_tile.le_guts.lp2.muxf2_l0 "in0" 7 15 364.46 U N
{ C17R16.le_tile.le_guts.lp2.muxf2_l0 "out" 7 15 526.46 U N
{ C17R16.le_tile.le_guts.lp2.lut0 "f2" 7 15 526.46 U N
}
}
}
}
}
}
{ C16R16_xbar_tile.xbar_0.ixbar3 "z5 [1]" 7 15 147.1 U N
{ C22R16_xbar_tile.xbar_0.ixbar3 "i0 [0]" 10 15 147.1 U N
{ C22R16_xbar_tile.xbar_0.ixbar3 "z6 [0]" 10 15 333.138 U N
{ C23R16.le_tile.le_guts.lp1.muxf2_l0 "in0" 10 15 333.138 U N
{ C23R16.le_tile.le_guts.lp1.muxf2_l0 "out" 10 15 495.138 U N
{ C23R16.le_tile.le_guts.lp1.lut0 "f2" 10 15 495.138 U N
}
}
}
}
}
}
{ C16R16_xbar_tile.xbar_0.ixbar3 "z1 [1]" 7 15 147.1 U N
{ C16R17_xbar_tile.xbar_0.ixbar3 "i1 [6]" 7 16 147.1 U N
{ C16R17_xbar_tile.xbar_0.ixbar3 "z5 [0]" 7 16 316.522 U N
{ C16R17_xbar_tile.xbar_0.ixbar2 "i3 [12]" 7 16 316.522 U N
{ C16R17_xbar_tile.xbar_0.ixbar2 "z6 [0]" 7 16 533.882 U N
{ C17R17.le_tile.le_guts.lp0.muxf2_l0 "in0" 7 16 533.882 U N
{ C17R17.le_tile.le_guts.lp0.muxf2_l0 "out" 7 16 695.882 U N
{ C17R17.le_tile.le_guts.lp0.lut0 "f2" 7 16 695.882 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]|qx_net []
{ C45R12.le_tile.le_guts.lp0.reg0 "qx" 21 11 0 U N
{ C44R12_xbar_tile.xbar_0.oxbar "d [1]" 21 11 0 U N
{ C44R12_xbar_tile.xbar_0.oxbar "xy [1]" 21 11 144.07 U N
{ C42R11_xbar_tile.xbar_0.ixbar2 "i3 [6]" 20 10 144.07 U N
{ C42R11_xbar_tile.xbar_0.ixbar2 "z6 [2]" 20 10 230.187 U N
{ C38R11_xbar_tile.xbar_0.ixbar2 "i3 [11]" 18 10 230.187 U N
{ C38R11_xbar_tile.xbar_0.ixbar2 "z1 [2]" 18 10 399.613 U N
{ C39R11.le_tile.le_guts.lp2.muxf3_l0 "in0" 18 10 399.613 U N
{ C39R11.le_tile.le_guts.lp2.muxf3_l0 "out" 18 10 563.933 U N
{ C39R11.le_tile.le_guts.lp2.lut0 "f3" 18 10 563.933 U N
}
}
}
}
}
}
}
}
}
}
rout ii0565|dx_net []
{ C29R19.le_tile.le_guts.lp0.lut41 "dx" 13 18 0 U N
{ C29R19.le_tile.le_guts.lp0.SC_mux_dx4_0 "in1" 13 18 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[13].sr_out []
{ C29R30.le_tile.le_guts.lbuf "a_sr" 13 29 0 U N
{ C29R30.le_tile.le_guts.lp3.reg0 "a_sr" 13 29 0 U N
}
{ C29R30.le_tile.le_guts.lp2.reg0 "a_sr" 13 29 0 U N
}
{ C29R30.le_tile.le_guts.lp1.reg0 "a_sr" 13 29 0 U N
}
{ C29R30.le_tile.le_guts.lp0.reg0 "a_sr" 13 29 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [8]
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_8 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_db [8]" 14 16 0 U N
}
}
rout C39R12_ble1_out_to_mux []
{ C39R12.le_tile.le_guts.lp1.const_f5 "out" 18 11 0 U N
{ C39R12.le_tile.le_guts.lp1.mux_f5 "in1" 18 11 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [4]
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_4 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_db [4]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_addr_cnt__reg[6]|qx_net []
{ C37R16.le_tile.le_guts.lp1.reg1 "qx" 17 15 0 U N
{ C36R16_xbar_tile.xbar_0.oxbar "d [8]" 17 15 0 U N
{ C36R16_xbar_tile.xbar_0.oxbar "xy [22]" 17 15 158.21 U N
{ C36R17_xbar_tile.xbar_0.ixbar2 "i1 [9]" 17 16 158.21 U N
{ C36R17_xbar_tile.xbar_0.ixbar2 "z1 [0]" 17 16 243.045 U N
{ C36R21_xbar_tile.xbar_0.ixbar2 "i1 [5]" 17 20 243.045 U N
{ C36R21_xbar_tile.xbar_0.ixbar2 "z6 [0]" 17 20 470.846 U N
{ C37R21.le_tile.le_guts.lp0.muxf2_l0 "in0" 17 20 470.846 U N
{ C37R21.le_tile.le_guts.lp0.muxf2_l0 "out" 17 20 632.846 U N
{ C37R21.le_tile.le_guts.lp0.lut0 "f2" 17 20 632.846 U N
}
}
}
}
}
}
}
}
}
{ C36R16_xbar_tile.xbar_0.ixbar1 "i2 [13]" 17 15 0 U N
{ C36R16_xbar_tile.xbar_0.ixbar1 "z7 [3]" 17 15 101.21 U N
{ C37R16.le_tile.le_guts.lp1.muxf3_l41 "in0" 17 15 101.21 U N
{ C37R16.le_tile.le_guts.lp1.muxf3_l41 "out" 17 15 269.53 U N
{ C37R16.le_tile.le_guts.lp1.lut41 "f3" 17 15 269.53 U N
}
}
}
}
{ C36R16_xbar_tile.xbar_0.ixbar1 "z6 [0]" 17 15 101.21 U N
{ C37R16.le_tile.le_guts.lp3.muxf2_l0 "in0" 17 15 101.21 U N
{ C37R16.le_tile.le_guts.lp3.muxf2_l0 "out" 17 15 263.21 U N
{ C37R16.le_tile.le_guts.lp3.lut0 "f2" 17 15 263.21 U N
}
}
}
}
}
}
rout C35R11_ble0_out_to_mux []
{ C35R11.le_tile.le_guts.lp0.const_f5 "out" 16 10 0 U N
{ C35R11.le_tile.le_guts.lp0.mux_f5 "in1" 16 10 0 U N
}
}
rout ii0676|dx_net []
{ C37R10.le_tile.le_guts.lp3.lut0 "dx" 17 9 0 U N
{ C36R10_xbar_tile.xbar_0.oxbar "d [15]" 17 9 0 U N
{ C36R10_xbar_tile.xbar_0.oxbar "xy [18]" 17 9 144.2 U N
{ C38R10_xbar_tile.xbar_0.ixbar1 "i0 [3]" 18 9 144.2 U N
{ C38R10_xbar_tile.xbar_0.ixbar1 "z4 [0]" 18 9 225.97 U N
{ C39R10.le_tile.le_guts.lp1.mux_di4 "in1" 18 9 225.97 U N
{ C39R10.le_tile.le_guts.lp1.mux_di4 "out" 18 9 423.29 U N
{ C39R10.le_tile.le_guts.lp1.reg1 "di" 18 9 423.29 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net []
{ C25R13.le_tile.le_guts.lp0.reg0 "qx" 11 12 0 U N
{ C24R13_xbar_tile.xbar_0.oxbar "d [1]" 11 12 0 U N
{ C24R13_xbar_tile.xbar_0.oxbar "xy [22]" 11 12 186.49 U N
{ C24R13_xbar_tile.xbar_0.ixbar3 "i2 [2]" 11 12 186.49 U N
{ C24R13_xbar_tile.xbar_0.ixbar3 "z6 [0]" 11 12 270.911 U N
{ C25R13.le_tile.le_guts.lp1.muxf2_l0 "in0" 11 12 270.911 U N
{ C25R13.le_tile.le_guts.lp1.muxf2_l0 "out" 11 12 432.911 U N
{ C25R13.le_tile.le_guts.lp1.lut0 "f2" 11 12 432.911 U N
}
}
}
}
}
}
{ C24R13_xbar_tile.xbar_0.oxbar "xy [20]" 11 12 186.49 U N
{ C24R13_xbar_tile.xbar_0.ixbar3 "i3 [9]" 11 12 186.49 U N
{ C24R13_xbar_tile.xbar_0.ixbar3 "z5 [3]" 11 12 267.785 U N
{ C25R13.le_tile.le_guts.lp0.lut0 "f1" 11 12 400.785 U N
}
}
}
}
{ C24R13_xbar_tile.xbar_0.oxbar "xy [18]" 11 12 186.49 U N
{ C26R13_xbar_tile.xbar_0.ixbar1 "i0 [3]" 12 12 186.49 U N
{ C26R13_xbar_tile.xbar_0.ixbar1 "z0 [1]" 12 12 268.22 U N
{ C26R15_xbar_tile.xbar_0.ixbar1 "i2 [0]" 12 14 268.22 U N
{ C26R15_xbar_tile.xbar_0.ixbar1 "z2 [0]" 12 14 436.642 U N
{ C27R15.le_tile.le_guts.lp0.lut41 "f1" 12 14 569.642 U N
}
}
}
}
}
}
{ C24R13_xbar_tile.xbar_0.oxbar "xy [17]" 11 12 186.49 U N
{ C26R13_xbar_tile.xbar_0.ixbar2 "i2 [2]" 12 12 186.49 U N
{ C26R13_xbar_tile.xbar_0.ixbar2 "z6 [0]" 12 12 271.867 U N
{ C27R13.le_tile.le_guts.lp0.muxf2_l0 "in0" 12 12 271.867 U N
{ C27R13.le_tile.le_guts.lp0.muxf2_l0 "out" 12 12 433.867 U N
{ C27R13.le_tile.le_guts.lp0.lut0 "f2" 12 12 433.867 U N
}
}
}
}
}
}
{ C24R13_xbar_tile.xbar_0.oxbar "xy [11]" 11 12 186.49 U N
{ C26R12_xbar_tile.xbar_0.ixbar3 "i0 [3]" 12 11 186.49 U N
{ C26R12_xbar_tile.xbar_0.ixbar3 "z3 [2]" 12 11 272.607 U N
{ C26R9_xbar_tile.xbar_0.ixbar3 "i2 [4]" 12 8 272.607 U N
{ C26R9_xbar_tile.xbar_0.ixbar3 "z5 [3]" 12 8 449.862 U N
{ C27R9.le_tile.le_guts.lp0.lut0 "f1" 12 8 582.862 U N
}
}
}
}
}
}
}
{ C24R13_xbar_tile.xbar_0.ixbar0 "i3 [6]" 11 12 0 U N
{ C24R13_xbar_tile.xbar_0.ixbar0 "z5 [1]" 11 12 129.49 U N
{ C30R13_xbar_tile.xbar_0.ixbar0 "i0 [0]" 14 12 129.49 U N
{ C30R13_xbar_tile.xbar_0.ixbar0 "z0 [0]" 14 12 353.601 U N
{ C30R21_xbar_tile.xbar_0.ixbar0 "i1 [10]" 14 20 353.601 U N
{ C30R21_xbar_tile.xbar_0.ixbar0 "z0 [0]" 14 20 586.816 U N
{ C30R29_xbar_tile.xbar_0.ixbar0 "i1 [10]" 14 28 586.816 U N
{ C30R29_xbar_tile.xbar_0.ixbar0 "z0 [1]" 14 28 820.031 U N
{ C30R32_xbar_tile.xbar_0.ixbar0 "i1 [11]" 14 31 820.031 U N
{ C30R32_xbar_tile.xbar_0.ixbar0 "z5 [2]" 14 31 997.286 U N
{ C46R32_xbar_tile.xbar_0.ixbar0 "i0 [1]" 22 31 997.286 U N
{ C46R32_xbar_tile.xbar_0.ixbar0 "z3 [1]" 22 31 1321.26 U N
{ C52R32.xbar_tile.xbar_0.ixbar0 "i0 [9]" 25 31 1321.26 U N
{ C52R32.xbar_tile.xbar_0.ixbar0 "z7 [3]" 25 31 1545.38 U N
{ C52R32.xbar_tile.xbar_0.ixbar2 "i1 [12]" 25 31 1545.38 U N
{ C52R32.xbar_tile.xbar_0.ixbar2 "z5 [3]" 25 31 1762.74 U N
{ C53R4.M7S_SOC "fp0_m_ahb_addr [2]" 25 31 1895.74 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C24R13_xbar_tile.xbar_0.ixbar0 "z3 [1]" 11 12 129.49 U N
{ C28R13_xbar_tile.xbar_0.ixbar0 "i0 [13]" 13 12 129.49 U N
{ C28R13_xbar_tile.xbar_0.ixbar0 "z2 [2]" 13 12 349.284 U N
{ C28R12_xbar_tile.xbar_0.ixbar0 "i2 [9]" 13 11 349.284 U N
{ C28R12_xbar_tile.xbar_0.ixbar0 "z6 [0]" 13 11 518.706 U N
{ C29R12.le_tile.le_guts.lp2.muxf2_l0 "in0" 13 11 518.706 U N
{ C29R12.le_tile.le_guts.lp2.muxf2_l0 "out" 13 11 680.706 U N
{ C29R12.le_tile.le_guts.lp2.lut0 "f2" 13 11 680.706 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[10]|qx_net []
{ C33R18.le_tile.le_guts.lp0.reg0 "qx" 15 17 0 U N
{ C32R18_xbar_tile.xbar_0.ixbar0 "i3 [6]" 15 17 0 U N
{ C32R18_xbar_tile.xbar_0.ixbar0 "z4 [0]" 15 17 87.07 U N
{ C33R18.le_tile.le_guts.lp0.muxf3_l0 "in0" 15 17 87.07 U N
{ C33R18.le_tile.le_guts.lp0.muxf3_l0 "out" 15 17 251.39 U N
{ C33R18.le_tile.le_guts.lp0.lut0 "f3" 15 17 251.39 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|qx_net []
{ C27R11.le_tile.le_guts.lp3.reg0 "qx" 12 10 0 U N
{ C26R11_xbar_tile.xbar_0.oxbar "d [16]" 12 10 0 U N
{ C26R11_xbar_tile.xbar_0.oxbar "xy [16]" 12 10 158.21 U N
{ C26R12_xbar_tile.xbar_0.ixbar1 "i1 [13]" 12 11 158.21 U N
{ C26R12_xbar_tile.xbar_0.ixbar1 "z4 [3]" 12 11 243.045 U N
{ C27R12.le_tile.le_guts.lp0.muxf2_l40 "in0" 12 11 243.045 U N
{ C27R12.le_tile.le_guts.lp0.muxf2_l40 "out" 12 11 407.044 U N
{ C27R12.le_tile.le_guts.lp0.lut40 "f2" 12 11 407.044 U N
}
}
}
}
}
}
{ C26R11_xbar_tile.xbar_0.oxbar "xy [14]" 12 10 158.21 U N
{ C26R11_xbar_tile.xbar_0.ixbar2 "i0 [7]" 12 10 158.21 U N
{ C26R11_xbar_tile.xbar_0.ixbar2 "z1 [3]" 12 10 240.115 U N
{ C27R11.le_tile.le_guts.lp0.muxf1_l40 "in0" 12 10 240.115 U N
{ C27R11.le_tile.le_guts.lp0.muxf1_l40 "out" 12 10 435.115 U N
{ C27R11.le_tile.le_guts.lp0.lut40 "f1" 12 10 435.115 U N
}
}
}
}
}
}
}
{ C26R11_xbar_tile.xbar_0.ixbar3 "i0 [8]" 12 10 0 U N
{ C26R11_xbar_tile.xbar_0.ixbar3 "z7 [0]" 12 10 101.21 U N
{ C27R11.le_tile.le_guts.lp3.lut0 "f0" 12 10 234.21 U N
}
}
}
}
rout C35R16_mux0_ble2_out_0 []
{ C35R16.le_tile.le_guts.lp2.SC_mux_dx4_0 "out" 16 15 0 U N
{ C34R16_xbar_tile.xbar_0.oxbar "d [12]" 16 15 0 U N
{ C34R16_xbar_tile.xbar_0.oxbar "xy [18]" 16 15 144.2 U N
{ C34R16_xbar_tile.xbar_0.ixbar3 "i0 [12]" 16 15 144.2 U N
{ C34R16_xbar_tile.xbar_0.ixbar3 "z4 [0]" 16 15 225.495 U N
{ C35R16.le_tile.le_guts.lp3.mux_di0 "in1" 16 15 225.495 U N
{ C35R16.le_tile.le_guts.lp3.mux_di0 "out" 16 15 401.815 U N
{ C35R16.le_tile.le_guts.lp3.reg0 "di" 16 15 401.815 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].sr_out []
{ C33R14.le_tile.le_guts.lbuf "a_sr" 15 13 0 U N
{ C33R14.le_tile.le_guts.lp3.reg1 "a_sr" 15 13 0 U N
}
{ C33R14.le_tile.le_guts.lp3.reg0 "a_sr" 15 13 0 U N
}
{ C33R14.le_tile.le_guts.lp2.reg1 "a_sr" 15 13 0 U N
}
{ C33R14.le_tile.le_guts.lp2.reg0 "a_sr" 15 13 0 U N
}
{ C33R14.le_tile.le_guts.lp1.reg1 "a_sr" 15 13 0 U N
}
{ C33R14.le_tile.le_guts.lp1.reg0 "a_sr" 15 13 0 U N
}
{ C33R14.le_tile.le_guts.lp0.reg1 "a_sr" 15 13 0 U N
}
{ C33R14.le_tile.le_guts.lp0.reg0 "a_sr" 15 13 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]|qx_net []
{ C37R7.le_tile.le_guts.lp2.reg0 "qx" 17 6 0 U N
{ C36R7_xbar_tile.xbar_0.ixbar2 "i1 [2]" 17 6 0 U N
{ C36R7_xbar_tile.xbar_0.ixbar2 "z0 [0]" 17 6 87.07 U N
{ C36R15_xbar_tile.xbar_0.ixbar2 "i1 [10]" 17 14 87.07 U N
{ C36R15_xbar_tile.xbar_0.ixbar2 "z4 [1]" 17 14 320.285 U N
{ C32R15_xbar_tile.xbar_0.ixbar2 "i3 [0]" 15 14 320.285 U N
{ C32R15_xbar_tile.xbar_0.ixbar2 "z4 [0]" 15 14 501.054 U N
{ C33R15.le_tile.le_guts.lp2.mux_di0 "in1" 15 14 501.054 U N
{ C33R15.le_tile.le_guts.lp2.mux_di0 "out" 15 14 677.374 U N
{ C33R15.le_tile.le_guts.lp2.reg0 "di" 15 14 677.374 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [9]
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_9 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_db [9]" 14 16 0 U N
}
}
rout C27R12_ble1_out_to_muxdx []
{ C27R12.le_tile.le_guts.lp1.mux_f5 "out" 12 11 0 U N
{ C27R12.le_tile.le_guts.lp1.SC_mux_dx4_0 "sel" 12 11 0 U N
}
}
rout ii0523|dx_net []
{ C39R15.le_tile.le_guts.lp1.lut41 "dx" 18 14 0 U N
{ C39R15.le_tile.le_guts.lp1.SC_mux_dx4_0 "in1" 18 14 0 U N
}
}
rout ii0748|s_net []
{ C35R14.le_tile.le_guts.lp1.lut40 "s" 16 13 0 U N
{ C35R14.le_tile.le_guts.lp1.mux_sc "in1" 16 13 0 U N
{ C35R14.le_tile.le_guts.lp1.mux_sc "out" 16 13 55.001 U N
{ C35R14.le_tile.le_guts.lp1.mux_dy "in1" 16 13 55.001 U N
{ C35R14.le_tile.le_guts.lp1.mux_dy "out" 16 13 106.002 U N
{ C34R14_xbar_tile.xbar_0.oxbar "d [9]" 16 13 106.002 U N
{ C34R14_xbar_tile.xbar_0.oxbar "xy [16]" 16 13 248.912 U N
{ C34R15_xbar_tile.xbar_0.ixbar1 "i1 [13]" 16 14 248.912 U N
{ C34R15_xbar_tile.xbar_0.ixbar1 "z2 [0]" 16 14 333.747 U N
{ C35R15.le_tile.le_guts.lp0.lut41 "f1" 16 14 466.747 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [5]
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_5 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_db [5]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].mclk_out []
{ C33R7.le_tile.le_guts.lbuf "mclk_b" 15 6 0 U N
{ C33R7.le_tile.le_guts.lp3.reg1 "mclk_b" 15 6 0 U N
}
{ C33R7.le_tile.le_guts.lp3.reg0 "mclk_b" 15 6 0 U N
}
{ C33R7.le_tile.le_guts.lp2.reg1 "mclk_b" 15 6 0 U N
}
{ C33R7.le_tile.le_guts.lp2.reg0 "mclk_b" 15 6 0 U N
}
{ C33R7.le_tile.le_guts.lp1.reg1 "mclk_b" 15 6 0 U N
}
{ C33R7.le_tile.le_guts.lp1.reg0 "mclk_b" 15 6 0 U N
}
{ C33R7.le_tile.le_guts.lp0.reg1 "mclk_b" 15 6 0 U N
}
{ C33R7.le_tile.le_guts.lp0.reg0 "mclk_b" 15 6 0 U N
}
}
rout ii0634|dx_net []
{ C33R12.le_tile.le_guts.lp1.lut0 "dx" 15 11 0 U N
{ C32R12_xbar_tile.xbar_0.ixbar1 "i2 [3]" 15 11 0 U N
{ C32R12_xbar_tile.xbar_0.ixbar1 "z5 [1]" 15 11 87.2 U N
{ C38R12_xbar_tile.xbar_0.ixbar1 "i0 [0]" 18 11 87.2 U N
{ C38R12_xbar_tile.xbar_0.ixbar1 "z5 [1]" 18 11 261.246 U N
{ C44R12_xbar_tile.xbar_0.ixbar1 "i0 [0]" 21 11 261.246 U N
{ C44R12_xbar_tile.xbar_0.ixbar1 "z4 [0]" 21 11 447.285 U N
{ C44R12_xbar_tile.xbar_0.oxbar "d [22]" 21 11 447.285 U N
{ C44R12_xbar_tile.xbar_0.oxbar "xy [22]" 21 11 725.775 U N
{ C44R13_xbar_tile.xbar_0.ixbar2 "i1 [9]" 21 12 725.775 U N
{ C44R13_xbar_tile.xbar_0.ixbar2 "z4 [0]" 21 12 810.609 U N
{ C45R13.le_tile.le_guts.lp2.mux_di0 "in1" 21 12 810.609 U N
{ C45R13.le_tile.le_guts.lp2.mux_di0 "out" 21 12 986.929 U N
{ C45R13.le_tile.le_guts.lp2.reg0 "di" 21 12 986.929 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[0].mclk_out []
{ C35R21.le_tile.le_guts.lbuf "mclk_b" 16 20 0 U N
{ C35R21.le_tile.le_guts.lp0.reg0 "mclk_b" 16 20 0 U N
}
}
rout u_colorgen_v_cnt__reg[2].sr_out []
{ C15R17.le_tile.le_guts.lbuf "a_sr" 6 16 0 U N
{ C15R17.le_tile.le_guts.lp1.reg0 "a_sr" 6 16 0 U N
}
{ C15R17.le_tile.le_guts.lp0.reg0 "a_sr" 6 16 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]|qx_net []
{ C49R4.le_tile.le_guts.lp3.reg1 "qx" 23 3 0 U N
{ C48R4_xbar_tile.xbar_0.ixbar3 "i0 [9]" 23 3 0 U N
{ C48R4_xbar_tile.xbar_0.ixbar3 "z6 [1]" 23 3 94.14 U N
{ C48R12_xbar_tile.xbar_0.ixbar3 "i0 [10]" 23 11 94.14 U N
{ C48R12_xbar_tile.xbar_0.ixbar3 "z0 [0]" 23 11 327.355 U N
{ C48R20_xbar_tile.xbar_0.ixbar3 "i1 [10]" 23 19 327.355 U N
{ C48R20_xbar_tile.xbar_0.ixbar3 "z0 [0]" 23 19 560.57 U N
{ C48R28_xbar_tile.xbar_0.ixbar3 "i1 [10]" 23 27 560.57 U N
{ C48R28_xbar_tile.xbar_0.ixbar3 "z0 [1]" 23 27 793.785 U N
{ C48R30_xbar_tile.xbar_0.ixbar3 "i2 [0]" 23 29 793.785 U N
{ C48R30_xbar_tile.xbar_0.ixbar3 "z7 [2]" 23 29 962.207 U N
{ C52R30.xbar_tile.xbar_0.ixbar3 "i3 [4]" 25 29 962.207 U N
{ C52R30.xbar_tile.xbar_0.ixbar3 "z7 [3]" 25 29 1190 U N
{ C52R30.xbar_tile.xbar_0.ixbar1 "i1 [8]" 25 29 1190 U N
{ C52R30.xbar_tile.xbar_0.ixbar1 "z6 [0]" 25 29 1407.36 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [20]" 25 29 1540.36 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C48R4_xbar_tile.xbar_0.ixbar3 "z1 [2]" 23 3 94.14 U N
{ C49R4.le_tile.le_guts.lp3.mux_di4 "in1" 23 3 94.14 U N
{ C49R4.le_tile.le_guts.lp3.mux_di4 "out" 23 3 291.46 U N
{ C49R4.le_tile.le_guts.lp3.reg1 "di" 23 3 291.46 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]|qx_net []
{ C49R4.le_tile.le_guts.lp1.reg1 "qx" 23 3 0 U N
{ C48R4_xbar_tile.xbar_0.oxbar "d [8]" 23 3 0 U N
{ C48R4_xbar_tile.xbar_0.oxbar "xy [23]" 23 3 151.14 U N
{ C50R5_xbar_tile.xbar_0.ixbar1 "i0 [9]" 24 4 151.14 U N
{ C50R5_xbar_tile.xbar_0.ixbar1 "z0 [0]" 24 4 237.572 U N
{ C50R13_xbar_tile.xbar_0.ixbar1 "i1 [10]" 24 12 237.572 U N
{ C50R13_xbar_tile.xbar_0.ixbar1 "z1 [0]" 24 12 470.786 U N
{ C50R21_xbar_tile.xbar_0.ixbar1 "i2 [14]" 24 20 470.786 U N
{ C50R21_xbar_tile.xbar_0.ixbar1 "z1 [0]" 24 20 704.001 U N
{ C50R29_xbar_tile.xbar_0.ixbar1 "i2 [14]" 24 28 704.001 U N
{ C50R29_xbar_tile.xbar_0.ixbar1 "z4 [0]" 24 28 937.216 U N
{ C50R29_xbar_tile.xbar_0.oxbar "d [22]" 24 28 937.216 U N
{ C50R29_xbar_tile.xbar_0.oxbar "xy [15]" 24 28 1215.71 U N
{ C52R30.xbar_tile.xbar_0.ixbar0 "i1 [2]" 25 29 1215.71 U N
{ C52R30.xbar_tile.xbar_0.ixbar0 "z4 [3]" 25 29 1302.14 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [19]" 25 29 1435.14 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C48R4_xbar_tile.xbar_0.ixbar1 "i2 [13]" 23 3 0 U N
{ C48R4_xbar_tile.xbar_0.ixbar1 "z4 [0]" 23 3 94.14 U N
{ C49R4.le_tile.le_guts.lp1.mux_di4 "in1" 23 3 94.14 U N
{ C49R4.le_tile.le_guts.lp1.mux_di4 "out" 23 3 291.46 U N
{ C49R4.le_tile.le_guts.lp1.reg1 "di" 23 3 291.46 U N
}
}
}
}
}
}
rout C39R16_ble1_out_to_muxdx []
{ C39R16.le_tile.le_guts.lp1.mux_f5 "out" 18 15 0 U N
{ C39R16.le_tile.le_guts.lp1.SC_mux_dx4_0 "sel" 18 15 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out []
{ C29R8.le_tile.le_guts.lbuf "mclk_b" 13 7 0 U N
{ C29R8.le_tile.le_guts.lp3.reg0 "mclk_b" 13 7 0 U N
}
{ C29R8.le_tile.le_guts.lp2.reg0 "mclk_b" 13 7 0 U N
}
{ C29R8.le_tile.le_guts.lp1.reg0 "mclk_b" 13 7 0 U N
}
{ C29R8.le_tile.le_guts.lp0.reg1 "mclk_b" 13 7 0 U N
}
{ C29R8.le_tile.le_guts.lp0.reg0 "mclk_b" 13 7 0 U N
}
}
rout u_colorgen_v_cnt__reg[5].mclk_out []
{ C13R17.le_tile.le_guts.lbuf "mclk_b" 5 16 0 U N
{ C13R17.le_tile.le_guts.lp3.reg0 "mclk_b" 5 16 0 U N
}
{ C13R17.le_tile.le_guts.lp2.reg0 "mclk_b" 5 16 0 U N
}
{ C13R17.le_tile.le_guts.lp1.reg0 "mclk_b" 5 16 0 U N
}
}
rout u_colorgen_v_cnt__reg[6]|qx_net []
{ C13R16.le_tile.le_guts.lp3.reg1 "qx" 5 15 0 U N
{ C12R16_xbar_tile.xbar_0.oxbar "d [18]" 5 15 0 U N
{ C12R16_xbar_tile.xbar_0.oxbar "xy [12]" 5 15 172.35 U N
{ C12R16_xbar_tile.xbar_0.ixbar2 "i3 [9]" 5 15 172.35 U N
{ C12R16_xbar_tile.xbar_0.ixbar2 "z1 [2]" 5 15 253.645 U N
{ C13R16.le_tile.le_guts.lp2.muxf3_l0 "in0" 5 15 253.645 U N
{ C13R16.le_tile.le_guts.lp2.muxf3_l0 "out" 5 15 417.965 U N
{ C13R16.le_tile.le_guts.lp2.lut0 "f3" 5 15 417.965 U N
}
}
}
}
}
}
}
{ C12R16_xbar_tile.xbar_0.ixbar3 "i0 [9]" 5 15 0 U N
{ C12R16_xbar_tile.xbar_0.ixbar3 "z5 [3]" 5 15 115.35 U N
{ C13R16.le_tile.le_guts.lp0.lut0 "f1" 5 15 248.35 U N
}
}
{ C12R16_xbar_tile.xbar_0.ixbar3 "z4 [3]" 5 15 115.35 U N
{ C13R16.le_tile.le_guts.lp2.muxf3_l41 "in1" 5 15 115.35 U N
{ C13R16.le_tile.le_guts.lp2.muxf3_l41 "out" 5 15 280.35 U N
{ C13R16.le_tile.le_guts.lp2.lut41 "f3" 5 15 280.35 U N
}
}
}
}
{ C12R16_xbar_tile.xbar_0.ixbar3 "z3 [0]" 5 15 115.35 U N
{ C13R16.le_tile.le_guts.lp0.muxf0_l40 "in0" 5 15 115.35 U N
{ C13R16.le_tile.le_guts.lp0.muxf0_l40 "out" 5 15 308.35 U N
{ C13R16.le_tile.le_guts.lp0.lut40 "f0" 5 15 308.35 U N
}
}
}
}
{ C12R16_xbar_tile.xbar_0.ixbar3 "z1 [1]" 5 15 115.35 U N
{ C12R17_xbar_tile.xbar_0.ixbar3 "i1 [6]" 5 16 115.35 U N
{ C12R17_xbar_tile.xbar_0.ixbar3 "z5 [3]" 5 16 284.772 U N
{ C13R17.le_tile.le_guts.lp0.lut0 "f1" 5 16 417.772 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [6]
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_6 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_db [6]" 14 16 0 U N
}
}
rout ii0471|dx_net []
{ C19R16.le_tile.le_guts.lp2.lut0 "dx" 8 15 0 U N
{ C19R16.le_tile.le_guts.lp2.mux_di0 "in2" 8 15 0 U N
{ C19R16.le_tile.le_guts.lp2.mux_di0 "out" 8 15 60.2 U N
{ C19R16.le_tile.le_guts.lp2.reg0 "di" 8 15 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[15].mclk_out []
{ C33R32.le_tile.le_guts.lbuf "mclk_b" 15 31 0 U N
{ C33R32.le_tile.le_guts.lp1.reg0 "mclk_b" 15 31 0 U N
}
{ C33R32.le_tile.le_guts.lp0.reg0 "mclk_b" 15 31 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].mclk_out []
{ C27R11.le_tile.le_guts.lbuf "mclk_b" 12 10 0 U N
{ C27R11.le_tile.le_guts.lp3.reg0 "mclk_b" 12 10 0 U N
}
{ C27R11.le_tile.le_guts.lp0.reg0 "mclk_b" 12 10 0 U N
}
}
rout C35R16_mux0_ble1_out_1 []
{ C35R16.le_tile.le_guts.lp1.SC_mux_dx4_1 "out" 16 15 0 U N
{ C35R16.le_tile.le_guts.lp1.mux_di4 "in3" 16 15 0 U N
{ C35R16.le_tile.le_guts.lp1.mux_di4 "out" 16 15 46.001 U N
{ C35R16.le_tile.le_guts.lp1.reg1 "di" 16 15 46.001 U N
}
}
}
}
rout ii0582|dx_net []
{ C29R13.le_tile.le_guts.lp1.lut41 "dx" 13 12 0 U N
{ C29R13.le_tile.le_guts.lp1.muxf1_l40 "in1" 13 12 0 U N
{ C29R13.le_tile.le_guts.lp1.muxf1_l40 "out" 13 12 102.001 U N
{ C29R13.le_tile.le_guts.lp1.lut40 "f1" 13 12 102.001 U N
}
}
}
{ C29R13.le_tile.le_guts.lp1.SC_mux_dx4_0 "in1" 13 12 0 U N
}
}
rout ii0747|s_net []
{ C35R14.le_tile.le_guts.lp0.lut40 "s" 16 13 0 U N
{ C35R14.le_tile.le_guts.lp0.mux_sc "in1" 16 13 0 U N
{ C35R14.le_tile.le_guts.lp0.mux_sc "out" 16 13 55.001 U N
{ C35R14.le_tile.le_guts.lp0.mux_dy "in1" 16 13 55.001 U N
{ C35R14.le_tile.le_guts.lp0.mux_dy "out" 16 13 106.002 U N
{ C34R14_xbar_tile.xbar_0.oxbar "d [4]" 16 13 106.002 U N
{ C34R14_xbar_tile.xbar_0.oxbar "xy [8]" 16 13 248.912 U N
{ C34R15_xbar_tile.xbar_0.ixbar0 "i1 [9]" 16 14 248.912 U N
{ C34R15_xbar_tile.xbar_0.ixbar0 "z7 [0]" 16 14 333.747 U N
{ C35R15.le_tile.le_guts.lp0.lut0 "f0" 16 14 466.747 U N
}
}
}
}
}
}
}
}
}
}
rout ii0693|dx_net []
{ C27R10.le_tile.le_guts.lp0.lut0 "dx" 12 9 0 U N
{ C26R10_xbar_tile.xbar_0.oxbar "d [0]" 12 9 0 U N
{ C26R10_xbar_tile.xbar_0.oxbar "xy [4]" 12 9 144.2 U N
{ C26R10_xbar_tile.xbar_0.ixbar1 "i3 [9]" 12 9 144.2 U N
{ C26R10_xbar_tile.xbar_0.ixbar1 "z3 [1]" 12 9 226.105 U N
{ C27R10.le_tile.le_guts.lp1.mux_di0 "in1" 12 9 226.105 U N
{ C27R10.le_tile.le_guts.lp1.mux_di0 "out" 12 9 402.425 U N
{ C27R10.le_tile.le_guts.lp1.reg0 "di" 12 9 402.425 U N
}
}
}
}
}
}
}
}
rout ii0703|dx_net []
{ C33R9.le_tile.le_guts.lp1.lut0 "dx" 15 8 0 U N
{ C32R9_xbar_tile.xbar_0.oxbar "d [5]" 15 8 0 U N
{ C32R9_xbar_tile.xbar_0.oxbar "xy [2]" 15 8 151.18 U N
{ C32R9_xbar_tile.xbar_0.ixbar0 "i0 [7]" 15 8 151.18 U N
{ C32R9_xbar_tile.xbar_0.ixbar0 "z6 [0]" 15 8 232.475 U N
{ C33R9.le_tile.le_guts.lp2.muxf2_l0 "in0" 15 8 232.475 U N
{ C33R9.le_tile.le_guts.lp2.muxf2_l0 "out" 15 8 394.475 U N
{ C33R9.le_tile.le_guts.lp2.lut0 "f2" 15 8 394.475 U N
}
}
}
}
}
}
{ C32R9_xbar_tile.xbar_0.oxbar "xy [20]" 15 8 151.18 U N
{ C32R9_xbar_tile.xbar_0.ixbar3 "i3 [9]" 15 8 151.18 U N
{ C32R9_xbar_tile.xbar_0.ixbar3 "z5 [3]" 15 8 232.475 U N
{ C33R9.le_tile.le_guts.lp0.lut0 "f1" 15 8 365.475 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_addr_wr_r__reg[8].sh0 []
{ C33R16.le_tile.le_guts.lbuf "sh [0]" 15 15 0 U N
{ C33R16.le_tile.le_guts.lp3.reg0 "shift" 15 15 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_wr__reg[8]|qx_net []
{ C35R16.le_tile.le_guts.lp1.reg1 "qx" 16 15 0 U N
{ C34R16_xbar_tile.xbar_0.oxbar "d [8]" 16 15 0 U N
{ C34R16_xbar_tile.xbar_0.oxbar "xy [21]" 16 15 151.14 U N
{ C32R16_xbar_tile.xbar_0.ixbar3 "i2 [13]" 15 15 151.14 U N
{ C32R16_xbar_tile.xbar_0.ixbar3 "z4 [0]" 15 15 236.518 U N
{ C33R16.le_tile.le_guts.lp3.mux_di0 "in1" 15 15 236.518 U N
{ C33R16.le_tile.le_guts.lp3.mux_di0 "out" 15 15 412.838 U N
{ C33R16.le_tile.le_guts.lp3.reg0 "di" 15 15 412.838 U N
}
}
}
}
}
}
}
{ C34R16_xbar_tile.xbar_0.ixbar1 "i2 [13]" 16 15 0 U N
{ C34R16_xbar_tile.xbar_0.ixbar1 "z5 [0]" 16 15 94.14 U N
{ C35R16.le_tile.le_guts.lp1.lut41 "f0" 16 15 227.14 U N
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [7]
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_7 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_db [7]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sh0 []
{ C45R11.le_tile.le_guts.lbuf "sh [0]" 21 10 0 U N
{ C45R11.le_tile.le_guts.lp1.reg0 "shift" 21 10 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net []
{ C35R10.le_tile.le_guts.lp0.reg0 "qx" 16 9 0 U N
{ C34R10_xbar_tile.xbar_0.ixbar0 "i3 [6]" 16 9 0 U N
{ C34R10_xbar_tile.xbar_0.ixbar0 "z4 [1]" 16 9 87.07 U N
{ C30R10_xbar_tile.xbar_0.ixbar0 "i3 [0]" 14 9 87.07 U N
{ C30R10_xbar_tile.xbar_0.ixbar0 "z0 [0]" 14 9 267.839 U N
{ C30R18_xbar_tile.xbar_0.ixbar0 "i1 [10]" 14 17 267.839 U N
{ C30R18_xbar_tile.xbar_0.ixbar0 "z4 [3]" 14 17 505.405 U N
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_4 "in1" 14 17 638.405 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_12 "in1" 14 17 638.405 U N
}
}
}
{ C30R14_xbar_tile.xbar_0.ixbar0 "i2 [1]" 14 13 267.839 U N
{ C30R14_xbar_tile.xbar_0.ixbar0 "z1 [1]" 14 13 499.634 U N
{ C30R15_xbar_tile.xbar_0.ixbar0 "i1 [6]" 14 14 499.634 U N
{ C30R15_xbar_tile.xbar_0.ixbar0 "z4 [3]" 14 14 669.056 U N
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_4 "in1" 14 14 802.056 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_12 "in1" 14 14 802.056 U N
}
}
}
}
}
}
}
}
}
}
rout C27R12_ble0_out_to_muxdx []
{ C27R12.le_tile.le_guts.lp0.mux_f5 "out" 12 11 0 U N
{ C27R12.le_tile.le_guts.lp0.SC_mux_dx4_1 "sel" 12 11 0 U N
}
{ C27R12.le_tile.le_guts.lp0.SC_mux_dx4_0 "sel" 12 11 0 U N
}
}
rout ii0539|dx_net []
{ C29R16.le_tile.le_guts.lp2.lut0 "dx" 13 15 0 U N
{ C28R16_xbar_tile.xbar_0.oxbar "d [10]" 13 15 0 U N
{ C28R16_xbar_tile.xbar_0.oxbar "xy [2]" 13 15 157.94 U N
{ C28R16_xbar_tile.xbar_0.ixbar0 "i0 [7]" 13 15 157.94 U N
{ C28R16_xbar_tile.xbar_0.ixbar0 "z5 [3]" 13 15 239.845 U N
{ C29R16.le_tile.le_guts.lp1.lut0 "f1" 13 15 372.845 U N
}
}
}
}
{ C28R16_xbar_tile.xbar_0.oxbar "xy [20]" 13 15 157.94 U N
{ C26R16_xbar_tile.xbar_0.ixbar3 "i3 [12]" 12 15 157.94 U N
{ C26R16_xbar_tile.xbar_0.ixbar3 "z6 [0]" 12 15 239.855 U N
{ C27R16.le_tile.le_guts.lp1.muxf2_l0 "in0" 12 15 239.855 U N
{ C27R16.le_tile.le_guts.lp1.muxf2_l0 "out" 12 15 401.855 U N
{ C27R16.le_tile.le_guts.lp1.lut0 "f2" 12 15 401.855 U N
}
}
}
}
}
}
{ C28R16_xbar_tile.xbar_0.oxbar "xy [12]" 13 15 157.94 U N
{ C26R16_xbar_tile.xbar_0.ixbar0 "i0 [6]" 12 15 157.94 U N
{ C26R16_xbar_tile.xbar_0.ixbar0 "z7 [3]" 12 15 239.855 U N
{ C26R16_xbar_tile.xbar_0.ixbar2 "i1 [12]" 12 15 239.855 U N
{ C26R16_xbar_tile.xbar_0.ixbar2 "z7 [0]" 12 15 457.215 U N
{ C27R16.le_tile.le_guts.lp2.lut0 "f0" 12 15 590.215 U N
}
}
}
}
}
}
}
}
rout ii0540|dx_net []
{ C27R16.le_tile.le_guts.lp1.lut0 "dx" 12 15 0 U N
{ C26R16_xbar_tile.xbar_0.oxbar "d [5]" 12 15 0 U N
{ C26R16_xbar_tile.xbar_0.oxbar "xy [2]" 12 15 144.2 U N
{ C26R16_xbar_tile.xbar_0.ixbar0 "i0 [7]" 12 15 144.2 U N
{ C26R16_xbar_tile.xbar_0.ixbar0 "z1 [2]" 12 15 226.105 U N
{ C27R16.le_tile.le_guts.lp0.mux_di0 "in1" 12 15 226.105 U N
{ C27R16.le_tile.le_guts.lp0.mux_di0 "out" 12 15 402.425 U N
{ C27R16.le_tile.le_guts.lp0.reg0 "di" 12 15 402.425 U N
}
}
}
}
}
}
}
}
rout C13R16_ble2_out_to_muxdx []
{ C13R16.le_tile.le_guts.lp2.mux_f5 "out" 5 15 0 U N
{ C13R16.le_tile.le_guts.lp2.SC_mux_dx4_0 "sel" 5 15 0 U N
}
}
rout ii0651|dx_net []
{ C37R13.le_tile.le_guts.lp1.lut0 "dx" 17 12 0 U N
{ C36R13_xbar_tile.xbar_0.oxbar "d [5]" 17 12 0 U N
{ C36R13_xbar_tile.xbar_0.oxbar "xy [9]" 17 12 188.44 U N
{ C34R12_xbar_tile.xbar_0.ixbar3 "i1 [12]" 16 11 188.44 U N
{ C34R12_xbar_tile.xbar_0.ixbar3 "z7 [1]" 16 11 274.625 U N
{ C34R8_xbar_tile.xbar_0.ixbar3 "i3 [10]" 16 7 274.625 U N
{ C34R8_xbar_tile.xbar_0.ixbar3 "z6 [3]" 16 7 502.884 U N
{ C34R8_xbar_tile.xbar_0.ixbar0 "i2 [7]" 16 7 502.884 U N
{ C34R8_xbar_tile.xbar_0.ixbar0 "z4 [0]" 16 7 720.244 U N
{ C35R8.le_tile.le_guts.lp0.muxf3_l0 "in0" 16 7 720.244 U N
{ C35R8.le_tile.le_guts.lp0.muxf3_l0 "out" 16 7 884.564 U N
{ C35R8.le_tile.le_guts.lp0.lut0 "f3" 16 7 884.564 U N
}
}
}
}
}
}
}
}
}
}
{ C36R13_xbar_tile.xbar_0.oxbar "xy [7]" 17 12 188.44 U N
{ C34R12_xbar_tile.xbar_0.ixbar3 "i2 [6]" 16 11 188.44 U N
{ C34R12_xbar_tile.xbar_0.ixbar3 "z4 [1]" 16 11 274.625 U N
{ C28R12_xbar_tile.xbar_0.ixbar3 "i3 [4]" 13 11 274.625 U N
{ C28R12_xbar_tile.xbar_0.ixbar3 "z2 [1]" 13 11 464.119 U N
{ C28R11_xbar_tile.xbar_0.ixbar3 "i1 [3]" 13 10 464.119 U N
{ C28R11_xbar_tile.xbar_0.ixbar3 "z3 [0]" 13 10 633.541 U N
{ C29R11.le_tile.le_guts.lp0.muxf0_l40 "in0" 13 10 633.541 U N
{ C29R11.le_tile.le_guts.lp0.muxf0_l40 "out" 13 10 826.541 U N
{ C29R11.le_tile.le_guts.lp0.lut40 "f0" 13 10 826.541 U N
}
}
}
}
}
}
}
}
}
}
{ C36R13_xbar_tile.xbar_0.oxbar "xy [2]" 17 12 188.44 U N
{ C38R13_xbar_tile.xbar_0.ixbar0 "i0 [3]" 18 12 188.44 U N
{ C38R13_xbar_tile.xbar_0.ixbar0 "z0 [3]" 18 12 270.21 U N
{ C39R13.le_tile.le_guts.lp2.lut41 "f1" 18 12 403.21 U N
}
}
}
}
{ C36R13_xbar_tile.xbar_0.oxbar "xy [18]" 17 12 188.44 U N
{ C38R13_xbar_tile.xbar_0.ixbar1 "i0 [3]" 18 12 188.44 U N
{ C38R13_xbar_tile.xbar_0.ixbar1 "z1 [2]" 18 12 270.21 U N
{ C39R13.le_tile.le_guts.lp1.muxf3_l0 "in0" 18 12 270.21 U N
{ C39R13.le_tile.le_guts.lp1.muxf3_l0 "out" 18 12 434.53 U N
{ C39R13.le_tile.le_guts.lp1.lut0 "f3" 18 12 434.53 U N
}
}
}
}
}
}
{ C36R13_xbar_tile.xbar_0.oxbar "xy [14]" 17 12 188.44 U N
{ C36R13_xbar_tile.xbar_0.ixbar2 "i0 [7]" 17 12 188.44 U N
{ C36R13_xbar_tile.xbar_0.ixbar2 "z6 [0]" 17 12 269.835 U N
{ C37R13.le_tile.le_guts.lp0.muxf2_l0 "in0" 17 12 269.835 U N
{ C37R13.le_tile.le_guts.lp0.muxf2_l0 "out" 17 12 431.835 U N
{ C37R13.le_tile.le_guts.lp0.lut0 "f2" 17 12 431.835 U N
}
}
}
}
}
}
{ C36R13_xbar_tile.xbar_0.oxbar "xy [12]" 17 12 188.44 U N
{ C34R13_xbar_tile.xbar_0.ixbar0 "i0 [6]" 16 12 188.44 U N
{ C34R13_xbar_tile.xbar_0.ixbar0 "z6 [2]" 16 12 270.21 U N
{ C32R13_xbar_tile.xbar_0.ixbar0 "i3 [13]" 15 12 270.21 U N
{ C32R13_xbar_tile.xbar_0.ixbar0 "z3 [0]" 15 12 452.931 U N
{ C33R13.le_tile.le_guts.lp1.muxf0_l40 "in0" 15 12 452.931 U N
{ C33R13.le_tile.le_guts.lp1.muxf0_l40 "out" 15 12 645.931 U N
{ C33R13.le_tile.le_guts.lp1.lut40 "f0" 15 12 645.931 U N
}
}
}
}
}
}
}
}
{ C36R13_xbar_tile.xbar_0.oxbar "xy [11]" 17 12 188.44 U N
{ C38R12_xbar_tile.xbar_0.ixbar3 "i0 [3]" 18 11 188.44 U N
{ C38R12_xbar_tile.xbar_0.ixbar3 "z0 [1]" 18 11 274.625 U N
{ C38R14_xbar_tile.xbar_0.ixbar3 "i2 [0]" 18 13 274.625 U N
{ C38R14_xbar_tile.xbar_0.ixbar3 "z2 [0]" 18 13 443.047 U N
{ C39R14.le_tile.le_guts.lp1.lut41 "f1" 18 13 576.047 U N
}
}
}
}
}
}
}
{ C36R13_xbar_tile.xbar_0.ixbar1 "i2 [3]" 17 12 0 U N
{ C36R13_xbar_tile.xbar_0.ixbar1 "z2 [3]" 17 12 131.44 U N
{ C36R9_xbar_tile.xbar_0.ixbar1 "i2 [10]" 17 8 131.44 U N
{ C36R9_xbar_tile.xbar_0.ixbar1 "z4 [0]" 17 8 359.699 U N
{ C36R9_xbar_tile.xbar_0.ixbar0 "i1 [3]" 17 8 359.699 U N
{ C36R9_xbar_tile.xbar_0.ixbar0 "z4 [0]" 17 8 577.059 U N
{ C37R9.le_tile.le_guts.lp0.muxf3_l0 "in0" 17 8 577.059 U N
{ C37R9.le_tile.le_guts.lp0.muxf3_l0 "out" 17 8 741.379 U N
{ C37R9.le_tile.le_guts.lp0.lut0 "f3" 17 8 741.379 U N
}
}
}
}
}
}
}
}
{ C36R13_xbar_tile.xbar_0.ixbar1 "z2 [2]" 17 12 131.44 U N
{ C36R11_xbar_tile.xbar_0.ixbar1 "i2 [11]" 17 10 131.44 U N
{ C36R11_xbar_tile.xbar_0.ixbar1 "z4 [1]" 17 10 300.695 U N
{ C32R11_xbar_tile.xbar_0.ixbar1 "i3 [0]" 15 10 300.695 U N
{ C32R11_xbar_tile.xbar_0.ixbar1 "z5 [3]" 15 10 481.464 U N
{ C33R11.le_tile.le_guts.lp2.lut0 "f1" 15 10 614.464 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sclk_out []
{ C29R13.le_tile.le_guts.lbuf "sclk" 13 12 0 U N
{ C29R13.le_tile.le_guts.lp3.reg0 "sclk" 13 12 0 U N
}
{ C29R13.le_tile.le_guts.lp1.reg1 "sclk" 13 12 0 U N
}
{ C29R13.le_tile.le_guts.lp0.reg1 "sclk" 13 12 0 U N
}
{ C29R13.le_tile.le_guts.lp0.reg0 "sclk" 13 12 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out []
{ C35R7.le_tile.le_guts.lbuf "mclk_b" 16 6 0 U N
{ C35R7.le_tile.le_guts.lp3.reg1 "mclk_b" 16 6 0 U N
}
{ C35R7.le_tile.le_guts.lp3.reg0 "mclk_b" 16 6 0 U N
}
{ C35R7.le_tile.le_guts.lp2.reg1 "mclk_b" 16 6 0 U N
}
{ C35R7.le_tile.le_guts.lp2.reg0 "mclk_b" 16 6 0 U N
}
{ C35R7.le_tile.le_guts.lp1.reg1 "mclk_b" 16 6 0 U N
}
{ C35R7.le_tile.le_guts.lp1.reg0 "mclk_b" 16 6 0 U N
}
{ C35R7.le_tile.le_guts.lp0.reg1 "mclk_b" 16 6 0 U N
}
{ C35R7.le_tile.le_guts.lp0.reg0 "mclk_b" 16 6 0 U N
}
}
rout C35R16_mux0_ble0_out_0 []
{ C35R16.le_tile.le_guts.lp0.SC_mux_dx4_0 "out" 16 15 0 U N
{ C35R16.le_tile.le_guts.lp0.mux_di0 "in3" 16 15 0 U N
{ C35R16.le_tile.le_guts.lp0.mux_di0 "out" 16 15 33.2 U N
{ C35R16.le_tile.le_guts.lp0.reg0 "di" 16 15 33.2 U N
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [8]
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_8 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_db [8]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].sclk_out []
{ C37R8.le_tile.le_guts.lbuf "sclk" 17 7 0 U N
{ C37R8.le_tile.le_guts.lp0.reg0 "sclk" 17 7 0 U N
}
}
rout sbid1_0_0_r4_out_b []
{ C35R13.le_tile.le_guts.carry_skip_out "r4_out_b" 16 12 0 U N
{ C35R14.le_tile.le_guts.carry_skip_in "r4_in_b" 16 13 0 U N
}
}
rout ii0762|dx_net []
{ C35R11.le_tile.le_guts.lp2.lut0 "dx" 16 10 0 U N
{ C34R11_xbar_tile.xbar_0.ixbar2 "i2 [7]" 16 10 0 U N
{ C34R11_xbar_tile.xbar_0.ixbar2 "z3 [1]" 16 10 87.2 U N
{ C36R11_xbar_tile.xbar_0.ixbar2 "i0 [8]" 17 10 87.2 U N
{ C36R11_xbar_tile.xbar_0.ixbar2 "z4 [0]" 17 10 268.969 U N
{ C37R11.le_tile.le_guts.lp2.mux_di0 "in1" 17 10 268.969 U N
{ C37R11.le_tile.le_guts.lp2.mux_di0 "out" 17 10 445.289 U N
{ C37R11.le_tile.le_guts.lp2.reg0 "di" 17 10 445.289 U N
}
}
}
}
}
}
}
}
rout C39R16_ble0_out_to_muxdx []
{ C39R16.le_tile.le_guts.lp0.mux_f5 "out" 18 15 0 U N
{ C39R16.le_tile.le_guts.lp0.SC_mux_dx4_0 "sel" 18 15 0 U N
}
}
rout ii0746|s_net []
{ C35R13.le_tile.le_guts.lp3.lut40 "s" 16 12 0 U N
{ C35R13.le_tile.le_guts.lp3.mux_sc "in1" 16 12 0 U N
{ C35R13.le_tile.le_guts.lp3.mux_sc "out" 16 12 55.001 U N
{ C35R13.le_tile.le_guts.lp3.mux_dy "in1" 16 12 55.001 U N
{ C35R13.le_tile.le_guts.lp3.mux_dy "out" 16 12 106.002 U N
{ C34R13_xbar_tile.xbar_0.oxbar "d [19]" 16 12 106.002 U N
{ C34R13_xbar_tile.xbar_0.oxbar "xy [18]" 16 12 248.912 U N
{ C36R13_xbar_tile.xbar_0.ixbar1 "i0 [3]" 17 12 248.912 U N
{ C36R13_xbar_tile.xbar_0.ixbar1 "z3 [2]" 17 12 330.642 U N
{ C36R11_xbar_tile.xbar_0.ixbar1 "i1 [15]" 17 10 330.642 U N
{ C36R11_xbar_tile.xbar_0.ixbar1 "z2 [0]" 17 10 499.064 U N
{ C37R11.le_tile.le_guts.lp0.lut41 "f1" 17 10 632.064 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_addr_rd__reg[9].mclk_out []
{ C29R17.le_tile.le_guts.lbuf "mclk_b" 13 16 0 U N
{ C29R17.le_tile.le_guts.lp3.reg0 "mclk_b" 13 16 0 U N
}
{ C29R17.le_tile.le_guts.lp2.reg0 "mclk_b" 13 16 0 U N
}
{ C29R17.le_tile.le_guts.lp1.reg0 "mclk_b" 13 16 0 U N
}
{ C29R17.le_tile.le_guts.lp0.reg1 "mclk_b" 13 16 0 U N
}
{ C29R17.le_tile.le_guts.lp0.reg0 "mclk_b" 13 16 0 U N
}
}
rout ii0487|dx_net []
{ C13R17.le_tile.le_guts.lp3.lut0 "dx" 5 16 0 U N
{ C13R17.le_tile.le_guts.lp3.mux_di0 "in2" 5 16 0 U N
{ C13R17.le_tile.le_guts.lp3.mux_di0 "out" 5 16 60.2 U N
{ C13R17.le_tile.le_guts.lp3.reg0 "di" 5 16 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net []
{ C39R10.le_tile.le_guts.lp3.reg0 "qx" 18 9 0 U N
{ C38R10_xbar_tile.xbar_0.oxbar "d [16]" 18 9 0 U N
{ C38R10_xbar_tile.xbar_0.oxbar "xy [0]" 18 9 158.21 U N
{ C38R9_xbar_tile.xbar_0.ixbar1 "i2 [7]" 18 8 158.21 U N
{ C38R9_xbar_tile.xbar_0.ixbar1 "z1 [2]" 18 8 243.045 U N
{ C39R9.le_tile.le_guts.lp1.muxf3_l0 "in0" 18 8 243.045 U N
{ C39R9.le_tile.le_guts.lp1.muxf3_l0 "out" 18 8 407.365 U N
{ C39R9.le_tile.le_guts.lp1.lut0 "f3" 18 8 407.365 U N
}
}
}
}
}
}
}
{ C38R10_xbar_tile.xbar_0.ixbar3 "i0 [8]" 18 9 0 U N
{ C38R10_xbar_tile.xbar_0.ixbar3 "z1 [1]" 18 9 101.21 U N
{ C38R12_xbar_tile.xbar_0.ixbar3 "i1 [4]" 18 11 101.21 U N
{ C38R12_xbar_tile.xbar_0.ixbar3 "z7 [3]" 18 11 270.465 U N
{ C38R12_xbar_tile.xbar_0.ixbar1 "i1 [8]" 18 11 270.465 U N
{ C38R12_xbar_tile.xbar_0.ixbar1 "z2 [0]" 18 11 487.825 U N
{ C39R12.le_tile.le_guts.lp0.lut41 "f1" 18 11 620.825 U N
}
}
}
}
}
}
{ C38R10_xbar_tile.xbar_0.ixbar3 "z1 [0]" 18 9 101.21 U N
{ C38R14_xbar_tile.xbar_0.ixbar3 "i1 [5]" 18 13 101.21 U N
{ C38R14_xbar_tile.xbar_0.ixbar3 "z6 [3]" 18 13 329.012 U N
{ C38R14_xbar_tile.xbar_0.ixbar0 "i2 [7]" 18 13 329.012 U N
{ C38R14_xbar_tile.xbar_0.ixbar0 "z6 [2]" 18 13 546.372 U N
{ C32R14_xbar_tile.xbar_0.ixbar0 "i3 [15]" 15 13 546.372 U N
{ C32R14_xbar_tile.xbar_0.ixbar0 "z7 [0]" 15 13 736.136 U N
{ C33R14.le_tile.le_guts.lp0.lut0 "f0" 15 13 869.136 U N
}
}
}
}
}
}
}
}
{ C38R10_xbar_tile.xbar_0.ixbar3 "z0 [1]" 18 9 101.21 U N
{ C38R13_xbar_tile.xbar_0.ixbar3 "i1 [11]" 18 12 101.21 U N
{ C38R13_xbar_tile.xbar_0.ixbar3 "z7 [2]" 18 12 278.465 U N
{ C42R13_xbar_tile.xbar_0.ixbar3 "i0 [15]" 20 12 278.465 U N
{ C42R13_xbar_tile.xbar_0.ixbar3 "z6 [3]" 20 12 459.234 U N
{ C42R13_xbar_tile.xbar_0.ixbar0 "i2 [7]" 20 12 459.234 U N
{ C42R13_xbar_tile.xbar_0.ixbar0 "z7 [0]" 20 12 676.594 U N
{ C43R13.le_tile.le_guts.lp0.lut0 "f0" 20 12 809.594 U N
}
}
}
}
}
}
}
}
{ C38R10_xbar_tile.xbar_0.ixbar3 "z0 [0]" 18 9 101.21 U N
{ C38R18_xbar_tile.xbar_0.ixbar3 "i1 [10]" 18 17 101.21 U N
{ C38R18_xbar_tile.xbar_0.ixbar3 "z0 [0]" 18 17 334.425 U N
{ C38R26_xbar_tile.xbar_0.ixbar3 "i1 [10]" 18 25 334.425 U N
{ C38R26_xbar_tile.xbar_0.ixbar3 "z0 [0]" 18 25 567.64 U N
{ C38R34_xbar_tile.xbar_0.ixbar3 "i1 [10]" 18 33 567.64 U N
{ C38R34_xbar_tile.xbar_0.ixbar3 "z5 [2]" 18 33 800.855 U N
{ C52R34.xbar_tile.xbar_0.ixbar3 "i3 [5]" 25 33 800.855 U N
{ C52R34.xbar_tile.xbar_0.ixbar3 "z7 [3]" 25 33 1124.83 U N
{ C52R34.xbar_tile.xbar_0.ixbar1 "i1 [8]" 25 33 1124.83 U N
{ C52R34.xbar_tile.xbar_0.ixbar1 "z2 [2]" 25 33 1342.19 U N
{ C52R33.xbar_tile.xbar_0.ixbar1 "i2 [9]" 25 32 1342.19 U N
{ C52R33.xbar_tile.xbar_0.ixbar1 "z6 [0]" 25 32 1511.61 U N
{ C53R4.M7S_SOC "fp0_m_ahb_addr [12]" 25 32 1644.61 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sclk_out []
{ C39R10.le_tile.le_guts.lbuf "sclk" 18 9 0 U N
{ C39R10.le_tile.le_guts.lp3.reg0 "sclk" 18 9 0 U N
}
{ C39R10.le_tile.le_guts.lp1.reg1 "sclk" 18 9 0 U N
}
{ C39R10.le_tile.le_guts.lp1.reg0 "sclk" 18 9 0 U N
}
{ C39R10.le_tile.le_guts.lp0.reg1 "sclk" 18 9 0 U N
}
{ C39R10.le_tile.le_guts.lp0.reg0 "sclk" 18 9 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net []
{ C29R11.le_tile.le_guts.lp2.reg0 "qx" 13 10 0 U N
{ C28R11_xbar_tile.xbar_0.oxbar "d [11]" 13 10 0 U N
{ C28R11_xbar_tile.xbar_0.oxbar "xy [5]" 13 10 158.21 U N
{ C30R10_xbar_tile.xbar_0.ixbar2 "i3 [3]" 14 9 158.21 U N
{ C30R10_xbar_tile.xbar_0.ixbar2 "z1 [0]" 14 9 244.642 U N
{ C30R18_xbar_tile.xbar_0.ixbar2 "i2 [14]" 14 17 244.642 U N
{ C30R18_xbar_tile.xbar_0.ixbar2 "z1 [0]" 14 17 477.857 U N
{ C30R26_xbar_tile.xbar_0.ixbar2 "i2 [14]" 14 25 477.857 U N
{ C30R26_xbar_tile.xbar_0.ixbar2 "z0 [0]" 14 25 711.072 U N
{ C30R34_xbar_tile.xbar_0.ixbar2 "i1 [10]" 14 33 711.072 U N
{ C30R34_xbar_tile.xbar_0.ixbar2 "z5 [2]" 14 33 944.286 U N
{ C46R34_xbar_tile.xbar_0.ixbar2 "i0 [1]" 22 33 944.286 U N
{ C46R34_xbar_tile.xbar_0.ixbar2 "z3 [1]" 22 33 1268.26 U N
{ C52R34.xbar_tile.xbar_0.ixbar2 "i0 [9]" 25 33 1268.26 U N
{ C52R34.xbar_tile.xbar_0.ixbar2 "z6 [3]" 25 33 1492.38 U N
{ C52R34.xbar_tile.xbar_0.ixbar3 "i1 [13]" 25 33 1492.38 U N
{ C52R34.xbar_tile.xbar_0.ixbar3 "z3 [1]" 25 33 1709.74 U N
{ C53R4.M7S_SOC "fp0_m_ahb_addr [21]" 25 33 1842.74 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C28R11_xbar_tile.xbar_0.oxbar "xy [3]" 13 10 158.21 U N
{ C30R10_xbar_tile.xbar_0.ixbar2 "i3 [2]" 14 9 158.21 U N
{ C30R10_xbar_tile.xbar_0.ixbar2 "z7 [1]" 14 9 244.642 U N
{ C38R10_xbar_tile.xbar_0.ixbar2 "i0 [14]" 18 9 244.642 U N
{ C38R10_xbar_tile.xbar_0.ixbar2 "z0 [2]" 18 9 557.289 U N
{ C38R10_xbar_tile.xbar_0.ixbar1 "i3 [3]" 18 9 557.289 U N
{ C38R10_xbar_tile.xbar_0.ixbar1 "z2 [0]" 18 9 779.049 U N
{ C39R10.le_tile.le_guts.lp0.lut41 "f1" 18 9 912.049 U N
}
}
{ C38R10_xbar_tile.xbar_0.ixbar1 "z1 [0]" 18 9 779.049 U N
{ C38R14_xbar_tile.xbar_0.ixbar1 "i1 [5]" 18 13 779.049 U N
{ C38R14_xbar_tile.xbar_0.ixbar1 "z2 [1]" 18 13 1006.85 U N
{ C38R13_xbar_tile.xbar_0.ixbar1 "i1 [3]" 18 12 1006.85 U N
{ C38R13_xbar_tile.xbar_0.ixbar1 "z3 [0]" 18 12 1178.73 U N
{ C39R13.le_tile.le_guts.lp2.muxf0_l40 "in0" 18 12 1178.73 U N
{ C39R13.le_tile.le_guts.lp2.muxf0_l40 "out" 18 12 1371.73 U N
{ C39R13.le_tile.le_guts.lp2.lut40 "f0" 18 12 1371.73 U N
}
}
}
}
{ C38R13_xbar_tile.xbar_0.ixbar1 "z0 [2]" 18 12 1178.73 U N
{ C36R13_xbar_tile.xbar_0.ixbar1 "i3 [7]" 17 12 1178.73 U N
{ C36R13_xbar_tile.xbar_0.ixbar1 "z1 [2]" 17 12 1361.46 U N
{ C37R13.le_tile.le_guts.lp1.muxf3_l0 "in0" 17 12 1361.46 U N
{ C37R13.le_tile.le_guts.lp1.muxf3_l0 "out" 17 12 1525.78 U N
{ C37R13.le_tile.le_guts.lp1.lut0 "f3" 17 12 1525.78 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C28R11_xbar_tile.xbar_0.oxbar "xy [17]" 13 10 158.21 U N
{ C30R12_xbar_tile.xbar_0.ixbar0 "i3 [9]" 14 11 158.21 U N
{ C30R12_xbar_tile.xbar_0.ixbar0 "z0 [1]" 14 11 244.642 U N
{ C30R15_xbar_tile.xbar_0.ixbar0 "i1 [11]" 14 14 244.642 U N
{ C30R15_xbar_tile.xbar_0.ixbar0 "z5 [1]" 14 14 421.896 U N
{ C36R15_xbar_tile.xbar_0.ixbar0 "i0 [0]" 17 14 421.896 U N
{ C36R15_xbar_tile.xbar_0.ixbar0 "z5 [3]" 17 14 646.008 U N
{ C37R15.le_tile.le_guts.lp1.lut0 "f1" 17 14 779.008 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sh0 []
{ C29R12.le_tile.le_guts.lbuf "sh [0]" 13 11 0 U N
{ C29R12.le_tile.le_guts.lp1.reg0 "shift" 13 11 0 U N
}
}
rout C25R10_ble0_out_to_muxdx []
{ C25R10.le_tile.le_guts.lp0.mux_f5 "out" 11 9 0 U N
{ C25R10.le_tile.le_guts.lp0.SC_mux_dx4_0 "sel" 11 9 0 U N
}
}
rout ii0598|dx_net []
{ C29R13.le_tile.le_guts.lp2.lut0 "dx" 13 12 0 U N
{ C28R13_xbar_tile.xbar_0.oxbar "d [10]" 13 12 0 U N
{ C28R13_xbar_tile.xbar_0.oxbar "xy [18]" 13 12 144.2 U N
{ C28R13_xbar_tile.xbar_0.ixbar3 "i0 [12]" 13 12 144.2 U N
{ C28R13_xbar_tile.xbar_0.ixbar3 "z7 [2]" 13 12 226.105 U N
{ C34R13_xbar_tile.xbar_0.ixbar3 "i0 [11]" 16 12 226.105 U N
{ C34R13_xbar_tile.xbar_0.ixbar3 "z5 [0]" 16 12 453.899 U N
{ C35R13.le_tile.le_guts.lp3.muxf3_l0 "in0" 16 12 453.899 U N
{ C35R13.le_tile.le_guts.lp3.muxf3_l0 "out" 16 12 618.219 U N
{ C35R13.le_tile.le_guts.lp3.lut0 "f3" 16 12 618.219 U N
}
}
}
}
}
}
}
}
}
}
rout ii0608|dx_net []
{ C23R12.le_tile.le_guts.lp0.lut0 "dx" 10 11 0 U N
{ C23R12.le_tile.le_guts.lp0.mux_di0 "in2" 10 11 0 U N
{ C23R12.le_tile.le_guts.lp0.mux_di0 "out" 10 11 60.2 U N
{ C23R12.le_tile.le_guts.lp0.reg0 "di" 10 11 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [9]
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_9 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_db [9]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net []
{ C25R14.le_tile.le_guts.lp2.reg1 "qx" 11 13 0 U N
{ C24R14_xbar_tile.xbar_0.ixbar2 "i1 [3]" 11 13 0 U N
{ C24R14_xbar_tile.xbar_0.ixbar2 "z0 [1]" 11 13 87.07 U N
{ C24R17_xbar_tile.xbar_0.ixbar2 "i1 [11]" 11 16 87.07 U N
{ C24R17_xbar_tile.xbar_0.ixbar2 "z6 [3]" 11 16 264.325 U N
{ C24R17_xbar_tile.xbar_0.ixbar3 "i1 [13]" 11 16 264.325 U N
{ C24R17_xbar_tile.xbar_0.ixbar3 "z5 [1]" 11 16 481.685 U N
{ C30R17_xbar_tile.xbar_0.ixbar3 "i0 [0]" 14 16 481.685 U N
{ C30R17_xbar_tile.xbar_0.ixbar3 "z3 [1]" 14 16 706.019 U N
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_2 "in1" 14 16 839.019 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_10 "in1" 14 16 839.019 U N
}
}
{ C30R17_xbar_tile.xbar_0.ixbar3 "z2 [2]" 14 16 706.019 U N
{ C30R16_xbar_tile.xbar_0.ixbar3 "i2 [9]" 14 15 706.019 U N
{ C30R16_xbar_tile.xbar_0.ixbar3 "z3 [1]" 14 15 875.44 U N
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_2 "in1" 14 15 1008.44 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_10 "in1" 14 15 1008.44 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0719|dx_net []
{ C33R15.le_tile.le_guts.lp1.lut0 "dx" 15 14 0 U N
{ C32R15_xbar_tile.xbar_0.oxbar "d [5]" 15 14 0 U N
{ C32R15_xbar_tile.xbar_0.oxbar "xy [0]" 15 14 144.2 U N
{ C32R14_xbar_tile.xbar_0.ixbar1 "i2 [7]" 15 13 144.2 U N
{ C32R14_xbar_tile.xbar_0.ixbar1 "z4 [0]" 15 13 229.035 U N
{ C33R14.le_tile.le_guts.lp1.mux_di4 "in1" 15 13 229.035 U N
{ C33R14.le_tile.le_guts.lp1.mux_di4 "out" 15 13 426.354 U N
{ C33R14.le_tile.le_guts.lp1.reg1 "di" 15 13 426.354 U N
}
}
}
}
}
}
}
}
rout ii0720|dx_net []
{ C37R15.le_tile.le_guts.lp1.lut0 "dx" 17 14 0 U N
{ C37R15.le_tile.le_guts.lp1.mux_di4 "in2" 17 14 0 U N
{ C37R15.le_tile.le_guts.lp1.mux_di4 "out" 17 14 55.2 U N
{ C37R15.le_tile.le_guts.lp1.reg1 "di" 17 14 55.2 U N
}
}
}
}
rout u_colorgen_h_cnt__reg[2]|qx_net []
{ C23R16.le_tile.le_guts.lp1.reg1 "qx" 10 15 0 U N
{ C22R16_xbar_tile.xbar_0.oxbar "d [8]" 10 15 0 U N
{ C22R16_xbar_tile.xbar_0.oxbar "xy [18]" 10 15 165.28 U N
{ C22R16_xbar_tile.xbar_0.ixbar3 "i0 [12]" 10 15 165.28 U N
{ C22R16_xbar_tile.xbar_0.ixbar3 "z5 [3]" 10 15 246.575 U N
{ C23R16.le_tile.le_guts.lp0.lut0 "f1" 10 15 379.575 U N
}
}
}
}
}
{ C22R16_xbar_tile.xbar_0.ixbar1 "i2 [13]" 10 15 0 U N
{ C22R16_xbar_tile.xbar_0.ixbar1 "z7 [3]" 10 15 108.28 U N
{ C23R16.le_tile.le_guts.lp1.muxf3_l41 "in0" 10 15 108.28 U N
{ C23R16.le_tile.le_guts.lp1.muxf3_l41 "out" 10 15 276.6 U N
{ C23R16.le_tile.le_guts.lp1.lut41 "f3" 10 15 276.6 U N
}
}
}
}
{ C22R16_xbar_tile.xbar_0.ixbar1 "z2 [0]" 10 15 108.28 U N
{ C23R16.le_tile.le_guts.lp0.lut41 "f1" 10 15 241.28 U N
}
}
{ C22R16_xbar_tile.xbar_0.ixbar1 "z1 [1]" 10 15 108.28 U N
{ C22R17_xbar_tile.xbar_0.ixbar1 "i1 [6]" 10 16 108.28 U N
{ C22R17_xbar_tile.xbar_0.ixbar1 "z1 [2]" 10 16 277.702 U N
{ C23R17.le_tile.le_guts.lp1.muxf3_l0 "in0" 10 16 277.702 U N
{ C23R17.le_tile.le_guts.lp1.muxf3_l0 "out" 10 16 442.022 U N
{ C23R17.le_tile.le_guts.lp1.lut0 "f3" 10 16 442.022 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_bmp_fig_chg__reg[1].sr_out []
{ C39R21.le_tile.le_guts.lbuf "a_sr" 18 20 0 U N
{ C39R21.le_tile.le_guts.lp2.reg0 "a_sr" 18 20 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[6]|qx_net []
{ C29R20.le_tile.le_guts.lp2.reg0 "qx" 13 19 0 U N
{ C28R20_xbar_tile.xbar_0.ixbar2 "i1 [2]" 13 19 0 U N
{ C28R20_xbar_tile.xbar_0.ixbar2 "z7 [0]" 13 19 87.07 U N
{ C29R20.le_tile.le_guts.lp2.lut0 "f0" 13 19 220.07 U N
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].mclk_out []
{ C43R12.le_tile.le_guts.lbuf "mclk_b" 20 11 0 U N
{ C43R12.le_tile.le_guts.lp0.reg0 "mclk_b" 20 11 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].mclk_out []
{ C33R10.le_tile.le_guts.lbuf "mclk_b" 15 9 0 U N
{ C33R10.le_tile.le_guts.lp0.reg0 "mclk_b" 15 9 0 U N
}
}
rout C37R14_ble0_out_to_muxdx []
{ C37R14.le_tile.le_guts.lp0.mux_f5 "out" 17 13 0 U N
{ C37R14.le_tile.le_guts.lp0.SC_mux_dx4_0 "sel" 17 13 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[0].sr_out []
{ C33R19.le_tile.le_guts.lbuf "a_sr" 15 18 0 U N
{ C33R19.le_tile.le_guts.lp2.reg0 "a_sr" 15 18 0 U N
}
{ C33R19.le_tile.le_guts.lp1.reg1 "a_sr" 15 18 0 U N
}
{ C33R19.le_tile.le_guts.lp1.reg0 "a_sr" 15 18 0 U N
}
{ C33R19.le_tile.le_guts.lp0.reg1 "a_sr" 15 18 0 U N
}
{ C33R19.le_tile.le_guts.lp0.reg0 "a_sr" 15 18 0 U N
}
}
rout C27R15_mux0_ble0_out_0 []
{ C27R15.le_tile.le_guts.lp0.SC_mux_dx4_0 "out" 12 14 0 U N
{ C26R15_xbar_tile.xbar_0.ixbar0 "i3 [8]" 12 14 0 U N
{ C26R15_xbar_tile.xbar_0.ixbar0 "z2 [2]" 12 14 87.2 U N
{ C26R13_xbar_tile.xbar_0.ixbar0 "i2 [11]" 12 12 87.2 U N
{ C26R13_xbar_tile.xbar_0.ixbar0 "z7 [2]" 12 12 256.455 U N
{ C32R13_xbar_tile.xbar_0.ixbar0 "i0 [11]" 15 12 256.455 U N
{ C32R13_xbar_tile.xbar_0.ixbar0 "z7 [3]" 15 12 484.249 U N
{ C32R13_xbar_tile.xbar_0.ixbar2 "i1 [12]" 15 12 484.249 U N
{ C32R13_xbar_tile.xbar_0.ixbar2 "z0 [2]" 15 12 701.609 U N
{ C33R13.le_tile.le_guts.lp2.mux_di4 "in1" 15 12 701.609 U N
{ C33R13.le_tile.le_guts.lp2.mux_di4 "out" 15 12 898.929 U N
{ C33R13.le_tile.le_guts.lp2.reg1 "di" 15 12 898.929 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout C33R10_ble1_out_to_muxdx []
{ C33R10.le_tile.le_guts.lp1.mux_f5 "out" 15 9 0 U N
{ C33R10.le_tile.le_guts.lp1.SC_mux_dx4_0 "sel" 15 9 0 U N
}
}
rout C35R11_ble2_out_to_mux []
{ C35R11.le_tile.le_guts.lp2.const_f5 "out" 16 10 0 U N
{ C35R11.le_tile.le_guts.lp2.mux_f5 "in1" 16 10 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].sh0 []
{ C33R13.le_tile.le_guts.lbuf "sh [0]" 15 12 0 U N
{ C33R13.le_tile.le_guts.lp0.reg0 "shift" 15 12 0 U N
}
}
rout ii0745|s_net []
{ C35R13.le_tile.le_guts.lp2.lut40 "s" 16 12 0 U N
{ C35R13.le_tile.le_guts.lp2.mux_sc "in1" 16 12 0 U N
{ C35R13.le_tile.le_guts.lp2.mux_sc "out" 16 12 55.001 U N
{ C35R13.le_tile.le_guts.lp2.mux_dy "in1" 16 12 55.001 U N
{ C35R13.le_tile.le_guts.lp2.mux_dy "out" 16 12 106.002 U N
{ C34R13_xbar_tile.xbar_0.ixbar2 "i2 [8]" 16 12 106.002 U N
{ C34R13_xbar_tile.xbar_0.ixbar2 "z3 [2]" 16 12 191.912 U N
{ C34R11_xbar_tile.xbar_0.ixbar2 "i1 [15]" 16 10 191.912 U N
{ C34R11_xbar_tile.xbar_0.ixbar2 "z1 [2]" 16 10 360.334 U N
{ C35R11.le_tile.le_guts.lp2.muxf3_l0 "in0" 16 10 360.334 U N
{ C35R11.le_tile.le_guts.lp2.muxf3_l0 "out" 16 10 524.654 U N
{ C35R11.le_tile.le_guts.lp2.lut0 "f3" 16 10 524.654 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0556|dx_net []
{ C35R16.le_tile.le_guts.lp3.lut41 "dx" 16 15 0 U N
{ C35R16.le_tile.le_guts.lp3.SC_mux_dx4_1 "in0" 16 15 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[4]|qx_net []
{ C33R21.le_tile.le_guts.lp0.reg0 "qx" 15 20 0 U N
{ C32R21_xbar_tile.xbar_0.ixbar0 "i3 [6]" 15 20 0 U N
{ C32R21_xbar_tile.xbar_0.ixbar0 "z4 [0]" 15 20 87.07 U N
{ C33R21.le_tile.le_guts.lp0.muxf3_l0 "in0" 15 20 87.07 U N
{ C33R21.le_tile.le_guts.lp0.muxf3_l0 "out" 15 20 251.39 U N
{ C33R21.le_tile.le_guts.lp0.lut0 "f3" 15 20 251.39 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [10]
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_10 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_db [10]" 14 12 0 U N
}
}
rout ii0667|dx_net []
{ C39R9.le_tile.le_guts.lp2.lut0 "dx" 18 8 0 U N
{ C39R9.le_tile.le_guts.lp2.mux_di0 "in2" 18 8 0 U N
{ C39R9.le_tile.le_guts.lp2.mux_di0 "out" 18 8 60.2 U N
{ C39R9.le_tile.le_guts.lp2.reg0 "di" 18 8 60.2 U N
}
}
}
}
rout u_colorgen_v_cnt__reg[8].sh0 []
{ C15R16.le_tile.le_guts.lbuf "sh [0]" 6 15 0 U N
{ C15R16.le_tile.le_guts.lp1.reg0 "shift" 6 15 0 U N
}
}
rout u_colorgen_h_cnt__reg[6].sclk_out []
{ C17R17.le_tile.le_guts.lbuf "sclk" 7 16 0 U N
{ C17R17.le_tile.le_guts.lp1.reg0 "sclk" 7 16 0 U N
}
{ C17R17.le_tile.le_guts.lp0.reg0 "sclk" 7 16 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[22].sr_out []
{ C37R21.le_tile.le_guts.lbuf "a_sr" 17 20 0 U N
{ C37R21.le_tile.le_guts.lp2.reg0 "a_sr" 17 20 0 U N
}
{ C37R21.le_tile.le_guts.lp1.reg0 "a_sr" 17 20 0 U N
}
{ C37R21.le_tile.le_guts.lp0.reg0 "a_sr" 17 20 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|qx_net []
{ C37R11.le_tile.le_guts.lp2.reg0 "qx" 17 10 0 U N
{ C36R11_xbar_tile.xbar_0.oxbar "d [11]" 17 10 0 U N
{ C36R11_xbar_tile.xbar_0.oxbar "xy [8]" 17 10 172.35 U N
{ C36R12_xbar_tile.xbar_0.ixbar0 "i1 [9]" 17 11 172.35 U N
{ C36R12_xbar_tile.xbar_0.ixbar0 "z1 [1]" 17 11 257.185 U N
{ C36R14_xbar_tile.xbar_0.ixbar0 "i1 [4]" 17 13 257.185 U N
{ C36R14_xbar_tile.xbar_0.ixbar0 "z5 [3]" 17 13 426.439 U N
{ C37R14.le_tile.le_guts.lp1.lut0 "f1" 17 13 559.439 U N
}
}
}
}
}
}
{ C36R11_xbar_tile.xbar_0.oxbar "xy [20]" 17 10 172.35 U N
{ C34R11_xbar_tile.xbar_0.ixbar3 "i3 [12]" 16 10 172.35 U N
{ C34R11_xbar_tile.xbar_0.ixbar3 "z0 [1]" 16 10 254.12 U N
{ C34R13_xbar_tile.xbar_0.ixbar3 "i2 [0]" 16 12 254.12 U N
{ C34R13_xbar_tile.xbar_0.ixbar3 "z4 [3]" 16 12 422.542 U N
{ C35R13.le_tile.le_guts.lp2.muxf2_l40 "in0" 16 12 422.542 U N
{ C35R13.le_tile.le_guts.lp2.muxf2_l40 "out" 16 12 586.542 U N
{ C35R13.le_tile.le_guts.lp2.mux_ca "in2" 16 12 586.542 U N
{ C35R13.le_tile.le_guts.lp2.mux_ca "out" 16 12 670.543 U N
{ C35R13.le_tile.le_guts.lp2.mux_ca_inv "in" 16 12 670.543 U N
{ C35R13.le_tile.le_guts.lp2.mux_ca_inv "out" 16 12 670.545 U N
{ C35R13.le_tile.le_guts.lp2.lut40 "ca" 16 12 670.545 U N
}
}
}
}
}
{ C35R13.le_tile.le_guts.lp2.lut40 "f2" 16 12 586.542 U N
}
}
}
}
}
}
}
}
{ C36R11_xbar_tile.xbar_0.oxbar "xy [19]" 17 10 172.35 U N
{ C34R12_xbar_tile.xbar_0.ixbar1 "i0 [13]" 16 11 172.35 U N
{ C34R12_xbar_tile.xbar_0.ixbar1 "z1 [1]" 16 11 258.535 U N
{ C34R15_xbar_tile.xbar_0.ixbar1 "i2 [15]" 16 14 258.535 U N
{ C34R15_xbar_tile.xbar_0.ixbar1 "z5 [3]" 16 14 436.026 U N
{ C35R15.le_tile.le_guts.lp2.lut0 "f1" 16 14 569.026 U N
}
}
}
}
}
}
}
{ C36R11_xbar_tile.xbar_0.ixbar2 "i1 [2]" 17 10 0 U N
{ C36R11_xbar_tile.xbar_0.ixbar2 "z7 [0]" 17 10 115.35 U N
{ C37R11.le_tile.le_guts.lp2.lut0 "f0" 17 10 248.35 U N
}
}
{ C36R11_xbar_tile.xbar_0.ixbar2 "z0 [1]" 17 10 115.35 U N
{ C36R13_xbar_tile.xbar_0.ixbar2 "i2 [0]" 17 12 115.35 U N
{ C36R13_xbar_tile.xbar_0.ixbar2 "z4 [2]" 17 12 283.772 U N
{ C28R13_xbar_tile.xbar_0.ixbar2 "i3 [1]" 13 12 283.772 U N
{ C28R13_xbar_tile.xbar_0.ixbar2 "z4 [3]" 13 12 596.419 U N
{ C29R13.le_tile.le_guts.lp1.muxf2_l40 "in0" 13 12 596.419 U N
{ C29R13.le_tile.le_guts.lp1.muxf2_l40 "out" 13 12 760.419 U N
{ C29R13.le_tile.le_guts.lp1.lut40 "f2" 13 12 760.419 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]|qx_net []
{ C33R12.le_tile.le_guts.lp0.reg0 "qx" 15 11 0 U N
{ C32R12_xbar_tile.xbar_0.oxbar "d [1]" 15 11 0 U N
{ C32R12_xbar_tile.xbar_0.oxbar "xy [0]" 15 11 151.14 U N
{ C32R12_xbar_tile.xbar_0.ixbar0 "i1 [13]" 15 11 151.14 U N
{ C32R12_xbar_tile.xbar_0.ixbar0 "z7 [0]" 15 11 235.561 U N
{ C33R12.le_tile.le_guts.lp0.lut0 "f0" 15 11 368.561 U N
}
}
}
}
}
{ C32R12_xbar_tile.xbar_0.ixbar0 "i3 [6]" 15 11 0 U N
{ C32R12_xbar_tile.xbar_0.ixbar0 "z7 [2]" 15 11 94.14 U N
{ C36R12_xbar_tile.xbar_0.ixbar0 "i0 [15]" 17 11 94.14 U N
{ C36R12_xbar_tile.xbar_0.ixbar0 "z0 [0]" 17 11 262.689 U N
{ C36R20_xbar_tile.xbar_0.ixbar0 "i1 [10]" 17 19 262.689 U N
{ C36R20_xbar_tile.xbar_0.ixbar0 "z0 [0]" 17 19 495.904 U N
{ C36R28_xbar_tile.xbar_0.ixbar0 "i1 [10]" 17 27 495.904 U N
{ C36R28_xbar_tile.xbar_0.ixbar0 "z0 [0]" 17 27 729.119 U N
{ C36R36_xbar_tile.xbar_0.ixbar0 "i1 [10]" 17 35 729.119 U N
{ C36R36_xbar_tile.xbar_0.ixbar0 "z5 [2]" 17 35 962.334 U N
{ C52R36.xbar_tile.xbar_0.ixbar0 "i0 [1]" 25 35 962.334 U N
{ C52R36.xbar_tile.xbar_0.ixbar0 "z7 [3]" 25 35 1286.31 U N
{ C52R36.xbar_tile.xbar_0.ixbar2 "i1 [12]" 25 35 1286.31 U N
{ C52R36.xbar_tile.xbar_0.ixbar2 "z3 [0]" 25 35 1503.67 U N
{ C53R4.M7S_SOC "fp0_m_ahb_burst [2]" 25 35 1636.67 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout C35R12_ble0_out_to_muxdx []
{ C35R12.le_tile.le_guts.lp0.mux_f5 "out" 16 11 0 U N
{ C35R12.le_tile.le_guts.lp0.SC_mux_dx4_1 "sel" 16 11 0 U N
}
{ C35R12.le_tile.le_guts.lp0.SC_mux_dx4_0 "sel" 16 11 0 U N
}
}
rout u_colorgen_v_cnt__reg[5].sh0 []
{ C13R17.le_tile.le_guts.lbuf "sh [0]" 5 16 0 U N
{ C13R17.le_tile.le_guts.lp3.reg0 "shift" 5 16 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[8].sclk_out []
{ C23R13.le_tile.le_guts.lbuf "sclk" 10 12 0 U N
{ C23R13.le_tile.le_guts.lp0.reg0 "sclk" 10 12 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[26]|qx_net []
{ C39R15.le_tile.le_guts.lp2.reg1 "qx" 18 14 0 U N
{ C38R15_xbar_tile.xbar_0.oxbar "d [13]" 18 14 0 U N
{ C38R15_xbar_tile.xbar_0.oxbar "xy [20]" 18 14 144.07 U N
{ C36R15_xbar_tile.xbar_0.ixbar3 "i3 [12]" 17 14 144.07 U N
{ C36R15_xbar_tile.xbar_0.ixbar3 "z3 [0]" 17 14 225.84 U N
{ C37R15.le_tile.le_guts.lp0.muxf0_l40 "in0" 17 14 225.84 U N
{ C37R15.le_tile.le_guts.lp0.muxf0_l40 "out" 17 14 418.84 U N
{ C37R15.le_tile.le_guts.lp0.lut40 "f0" 17 14 418.84 U N
}
}
}
}
}
}
}
}
rout ii0514|dx_net []
{ C39R21.le_tile.le_guts.lp0.lut0 "dx" 18 20 0 U N
{ C38R21_xbar_tile.xbar_0.oxbar "d [0]" 18 20 0 U N
{ C38R21_xbar_tile.xbar_0.oxbar "xy [22]" 18 20 151.18 U N
{ C38R22_xbar_tile.xbar_0.ixbar2 "i1 [9]" 18 21 151.18 U N
{ C38R22_xbar_tile.xbar_0.ixbar2 "z6 [2]" 18 21 236.014 U N
{ C36R22_xbar_tile.xbar_0.rcmux0 "in2 [0]" 17 21 236.014 U N
{ C36R22_xbar_tile.xbar_0.rcmux0 "out" 17 21 352.016 U N
{ C37R22.le_tile.le_guts.mux_en "in6" 17 21 352.016 U N
{ C37R22.le_tile.le_guts.mux_en "out" 17 21 352.018 U N
{ C37R22.le_tile.le_guts.u_inv_rc_0 "in" 17 21 352.018 U N
{ C37R22.le_tile.le_guts.u_inv_rc_0 "out" 17 21 352.02 U N
{ C37R22.le_tile.le_guts.lbuf "en" 17 21 352.02 U N
}
}
}
}
}
}
}
}
}
}
}
{ C38R21_xbar_tile.xbar_0.ixbar0 "i3 [3]" 18 20 0 U N
{ C38R21_xbar_tile.xbar_0.ixbar0 "z0 [1]" 18 20 94.18 U N
{ C38R23_xbar_tile.xbar_0.ixbar0 "i2 [0]" 18 22 94.18 U N
{ C38R23_xbar_tile.xbar_0.ixbar0 "z7 [3]" 18 22 262.602 U N
{ C38R23_xbar_tile.xbar_0.ixbar2 "i1 [12]" 18 22 262.602 U N
{ C38R23_xbar_tile.xbar_0.ixbar2 "z6 [2]" 18 22 479.962 U N
{ C36R23_xbar_tile.xbar_0.rcmux0 "in2 [0]" 17 22 479.962 U N
{ C36R23_xbar_tile.xbar_0.rcmux0 "out" 17 22 595.963 U N
{ C37R23.le_tile.le_guts.mux_en "in6" 17 22 595.963 U N
{ C37R23.le_tile.le_guts.mux_en "out" 17 22 595.965 U N
{ C37R23.le_tile.le_guts.u_inv_rc_0 "in" 17 22 595.965 U N
{ C37R23.le_tile.le_guts.u_inv_rc_0 "out" 17 22 595.967 U N
{ C37R23.le_tile.le_guts.lbuf "en" 17 22 595.967 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_addr_cnt__reg[8].sh0 []
{ C37R19.le_tile.le_guts.lbuf "sh [0]" 17 18 0 U N
{ C37R19.le_tile.le_guts.lp0.reg0 "shift" 17 18 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]|qx_net []
{ C33R14.le_tile.le_guts.lp3.reg1 "qx" 15 13 0 U N
{ C32R14_xbar_tile.xbar_0.oxbar "d [18]" 15 13 0 U N
{ C32R14_xbar_tile.xbar_0.oxbar "xy [3]" 15 13 144.07 U N
{ C34R13_xbar_tile.xbar_0.ixbar2 "i3 [2]" 16 12 144.07 U N
{ C34R13_xbar_tile.xbar_0.ixbar2 "z3 [3]" 16 12 230.187 U N
{ C34R9_xbar_tile.xbar_0.ixbar2 "i1 [14]" 16 8 230.187 U N
{ C34R9_xbar_tile.xbar_0.ixbar2 "z2 [2]" 16 8 458.446 U N
{ C34R8_xbar_tile.xbar_0.ixbar2 "i2 [9]" 16 7 458.446 U N
{ C34R8_xbar_tile.xbar_0.ixbar2 "z6 [0]" 16 7 627.867 U N
{ C35R8.le_tile.le_guts.lp0.muxf2_l0 "in0" 16 7 627.867 U N
{ C35R8.le_tile.le_guts.lp0.muxf2_l0 "out" 16 7 789.867 U N
{ C35R8.le_tile.le_guts.lp0.lut0 "f2" 16 7 789.867 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].sr_out []
{ C27R9.le_tile.le_guts.lbuf "a_sr" 12 8 0 U N
{ C27R9.le_tile.le_guts.lp0.reg0 "a_sr" 12 8 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [11]
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_11 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_db [11]" 14 12 0 U N
}
}
rout u_colorgen_h_cnt__reg[4].mclk_out []
{ C19R17.le_tile.le_guts.lbuf "mclk_b" 8 16 0 U N
{ C19R17.le_tile.le_guts.lp2.reg0 "mclk_b" 8 16 0 U N
}
{ C19R17.le_tile.le_guts.lp1.reg0 "mclk_b" 8 16 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[11].mclk_out []
{ C43R13.le_tile.le_guts.lbuf "mclk_b" 20 12 0 U N
{ C43R13.le_tile.le_guts.lp0.reg0 "mclk_b" 20 12 0 U N
}
}
rout ii0625|dx_net []
{ C27R11.le_tile.le_guts.lp0.lut40 "dx" 12 10 0 U N
{ C27R11.le_tile.le_guts.lp0.SC_mux_dx4_0 "in0" 12 10 0 U N
}
}
rout u_colorgen_v_cnt__reg[2].sh0 []
{ C15R17.le_tile.le_guts.lbuf "sh [0]" 6 16 0 U N
{ C15R17.le_tile.le_guts.lp1.reg0 "shift" 6 16 0 U N
}
}
rout C15R16_ble0_out_to_mux []
{ C15R16.le_tile.le_guts.lp0.const_f5 "out" 6 15 0 U N
{ C15R16.le_tile.le_guts.lp0.mux_f5 "in1" 6 15 0 U N
}
}
rout ii0744|s_net []
{ C35R13.le_tile.le_guts.lp1.lut40 "s" 16 12 0 U N
{ C35R13.le_tile.le_guts.lp1.mux_sc "in1" 16 12 0 U N
{ C35R13.le_tile.le_guts.lp1.mux_sc "out" 16 12 55.001 U N
{ C35R13.le_tile.le_guts.lp1.mux_dy "in1" 16 12 55.001 U N
{ C35R13.le_tile.le_guts.lp1.mux_dy "out" 16 12 106.002 U N
{ C34R13_xbar_tile.xbar_0.oxbar "d [9]" 16 12 106.002 U N
{ C34R13_xbar_tile.xbar_0.oxbar "xy [13]" 16 12 248.912 U N
{ C32R14_xbar_tile.xbar_0.ixbar0 "i2 [6]" 15 13 248.912 U N
{ C32R14_xbar_tile.xbar_0.ixbar0 "z4 [1]" 15 13 335.029 U N
{ C28R14_xbar_tile.xbar_0.ixbar0 "i3 [0]" 13 13 335.029 U N
{ C28R14_xbar_tile.xbar_0.ixbar0 "z2 [1]" 13 13 503.578 U N
{ C28R14_xbar_tile.xbar_0.ixbar3 "i3 [3]" 13 13 503.578 U N
{ C28R14_xbar_tile.xbar_0.ixbar3 "z5 [0]" 13 13 720.938 U N
{ C29R14.le_tile.le_guts.lp3.muxf3_l0 "in0" 13 13 720.938 U N
{ C29R14.le_tile.le_guts.lp3.muxf3_l0 "out" 13 13 885.258 U N
{ C29R14.le_tile.le_guts.lp3.lut0 "f3" 13 13 885.258 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout C37R15_mux0_ble1_out_0 []
{ C37R15.le_tile.le_guts.lp1.SC_mux_dx4_0 "out" 17 14 0 U N
{ C37R15.le_tile.le_guts.lp1.mux_di0 "in3" 17 14 0 U N
{ C37R15.le_tile.le_guts.lp1.mux_di0 "out" 17 14 33.2 U N
{ C37R15.le_tile.le_guts.lp1.reg0 "di" 17 14 33.2 U N
}
}
}
}
rout ii0736|dx_net []
{ C27R15.le_tile.le_guts.lp2.lut0 "dx" 12 14 0 U N
{ C26R15_xbar_tile.xbar_0.oxbar "d [10]" 12 14 0 U N
{ C26R15_xbar_tile.xbar_0.oxbar "xy [3]" 12 14 144.2 U N
{ C28R15_xbar_tile.xbar_0.ixbar0 "i2 [8]" 13 14 144.2 U N
{ C28R15_xbar_tile.xbar_0.ixbar0 "z3 [2]" 13 14 230.615 U N
{ C28R13_xbar_tile.xbar_0.ixbar0 "i1 [15]" 13 12 230.615 U N
{ C28R13_xbar_tile.xbar_0.ixbar0 "z1 [2]" 13 12 399.036 U N
{ C29R13.le_tile.le_guts.lp0.mux_di0 "in1" 13 12 399.036 U N
{ C29R13.le_tile.le_guts.lp0.mux_di0 "out" 13 12 575.356 U N
{ C29R13.le_tile.le_guts.lp0.reg0 "di" 13 12 575.356 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[6].mclk_out []
{ C25R12.le_tile.le_guts.lbuf "mclk_b" 11 11 0 U N
{ C25R12.le_tile.le_guts.lp0.reg0 "mclk_b" 11 11 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|qx_net []
{ C25R10.le_tile.le_guts.lp1.reg0 "qx" 11 9 0 U N
{ C24R10_xbar_tile.xbar_0.oxbar "d [6]" 11 9 0 U N
{ C24R10_xbar_tile.xbar_0.oxbar "xy [3]" 11 9 172.35 U N
{ C26R9_xbar_tile.xbar_0.ixbar2 "i3 [2]" 12 8 172.35 U N
{ C26R9_xbar_tile.xbar_0.ixbar2 "z1 [0]" 12 8 258.467 U N
{ C26R13_xbar_tile.xbar_0.ixbar2 "i1 [5]" 12 12 258.467 U N
{ C26R13_xbar_tile.xbar_0.ixbar2 "z7 [0]" 12 12 486.269 U N
{ C27R13.le_tile.le_guts.lp2.lut0 "f0" 12 12 619.269 U N
}
}
}
}
}
}
{ C24R10_xbar_tile.xbar_0.oxbar "xy [23]" 11 9 172.35 U N
{ C26R11_xbar_tile.xbar_0.ixbar1 "i0 [9]" 12 10 172.35 U N
{ C26R11_xbar_tile.xbar_0.ixbar1 "z1 [0]" 12 10 258.467 U N
{ C26R15_xbar_tile.xbar_0.ixbar1 "i1 [5]" 12 14 258.467 U N
{ C26R15_xbar_tile.xbar_0.ixbar1 "z5 [3]" 12 14 486.269 U N
{ C27R15.le_tile.le_guts.lp2.lut0 "f1" 12 14 619.269 U N
}
}
}
}
}
}
{ C24R10_xbar_tile.xbar_0.oxbar "xy [18]" 11 9 172.35 U N
{ C26R10_xbar_tile.xbar_0.ixbar1 "i0 [3]" 12 9 172.35 U N
{ C26R10_xbar_tile.xbar_0.ixbar1 "z1 [2]" 12 9 254.08 U N
{ C27R10.le_tile.le_guts.lp1.muxf3_l0 "in0" 12 9 254.08 U N
{ C27R10.le_tile.le_guts.lp1.muxf3_l0 "out" 12 9 418.4 U N
{ C27R10.le_tile.le_guts.lp1.lut0 "f3" 12 9 418.4 U N
}
}
}
}
}
}
{ C24R10_xbar_tile.xbar_0.oxbar "xy [13]" 11 9 172.35 U N
{ C22R11_xbar_tile.xbar_0.ixbar0 "i2 [6]" 10 10 172.35 U N
{ C22R11_xbar_tile.xbar_0.ixbar0 "z1 [0]" 10 10 258.467 U N
{ C22R19_xbar_tile.xbar_0.ixbar0 "i2 [14]" 10 18 258.467 U N
{ C22R19_xbar_tile.xbar_0.ixbar0 "z0 [0]" 10 18 491.682 U N
{ C22R27_xbar_tile.xbar_0.ixbar0 "i1 [10]" 10 26 491.682 U N
{ C22R27_xbar_tile.xbar_0.ixbar0 "z0 [0]" 10 26 724.897 U N
{ C22R31_xbar_tile.xbar_0.ixbar0 "i2 [1]" 10 30 724.897 U N
{ C22R31_xbar_tile.xbar_0.ixbar0 "z5 [2]" 10 30 952.699 U N
{ C38R31_xbar_tile.xbar_0.ixbar0 "i0 [1]" 18 30 952.699 U N
{ C38R31_xbar_tile.xbar_0.ixbar0 "z7 [1]" 18 30 1276.68 U N
{ C52R31.xbar_tile.xbar_0.ixbar0 "i3 [14]" 25 30 1276.68 U N
{ C52R31.xbar_tile.xbar_0.ixbar0 "z2 [1]" 25 30 1600.66 U N
{ C52R31.xbar_tile.xbar_0.oxbar "d [23]" 25 30 1600.66 U N
{ C52R31.xbar_tile.xbar_0.oxbar "xy [15]" 25 30 1879.15 U N
{ C52R32.xbar_tile.xbar_0.ixbar3 "i1 [12]" 25 31 1879.15 U N
{ C52R32.xbar_tile.xbar_0.ixbar3 "z7 [0]" 25 31 1965.26 U N
{ C53R4.M7S_SOC "fp0_m_ahb_addr [7]" 25 31 2098.26 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C24R10_xbar_tile.xbar_0.ixbar1 "i2 [12]" 11 9 0 U N
{ C24R10_xbar_tile.xbar_0.ixbar1 "z1 [2]" 11 9 115.35 U N
{ C25R10.le_tile.le_guts.lp1.muxf3_l0 "in0" 11 9 115.35 U N
{ C25R10.le_tile.le_guts.lp1.muxf3_l0 "out" 11 9 279.67 U N
{ C25R10.le_tile.le_guts.lp1.lut0 "f3" 11 9 279.67 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].sr_out []
{ C33R7.le_tile.le_guts.lbuf "a_sr" 15 6 0 U N
{ C33R7.le_tile.le_guts.lp3.reg1 "a_sr" 15 6 0 U N
}
{ C33R7.le_tile.le_guts.lp3.reg0 "a_sr" 15 6 0 U N
}
{ C33R7.le_tile.le_guts.lp2.reg1 "a_sr" 15 6 0 U N
}
{ C33R7.le_tile.le_guts.lp2.reg0 "a_sr" 15 6 0 U N
}
{ C33R7.le_tile.le_guts.lp1.reg1 "a_sr" 15 6 0 U N
}
{ C33R7.le_tile.le_guts.lp1.reg0 "a_sr" 15 6 0 U N
}
{ C33R7.le_tile.le_guts.lp0.reg1 "a_sr" 15 6 0 U N
}
{ C33R7.le_tile.le_guts.lp0.reg0 "a_sr" 15 6 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[15]|qx_net []
{ C29R19.le_tile.le_guts.lp1.reg0 "qx" 13 18 0 U N
{ C28R19_xbar_tile.xbar_0.ixbar1 "i2 [12]" 13 18 0 U N
{ C28R19_xbar_tile.xbar_0.ixbar1 "z7 [2]" 13 18 87.07 U N
{ C32R19_xbar_tile.xbar_0.ixbar1 "i0 [15]" 15 18 87.07 U N
{ C32R19_xbar_tile.xbar_0.ixbar1 "z5 [3]" 15 18 306.841 U N
{ C33R19.le_tile.le_guts.lp2.lut0 "f1" 15 18 439.841 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]|qx_net []
{ C35R7.le_tile.le_guts.lp1.reg0 "qx" 16 6 0 U N
{ C34R7_xbar_tile.xbar_0.ixbar1 "i2 [12]" 16 6 0 U N
{ C34R7_xbar_tile.xbar_0.ixbar1 "z1 [1]" 16 6 87.07 U N
{ C34R10_xbar_tile.xbar_0.ixbar1 "i2 [15]" 16 9 87.07 U N
{ C34R10_xbar_tile.xbar_0.ixbar1 "z4 [0]" 16 9 264.561 U N
{ C35R10.le_tile.le_guts.lp1.mux_di4 "in1" 16 9 264.561 U N
{ C35R10.le_tile.le_guts.lp1.mux_di4 "out" 16 9 461.881 U N
{ C35R10.le_tile.le_guts.lp1.reg1 "di" 16 9 461.881 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_de_i_start_pulse__reg|qx_net []
{ C45R14.le_tile.le_guts.lp1.reg0 "qx" 21 13 0 U N
{ C44R14_xbar_tile.xbar_0.oxbar "d [6]" 21 13 0 U N
{ C44R14_xbar_tile.xbar_0.oxbar "xy [6]" 21 13 158.21 U N
{ C44R13_xbar_tile.xbar_0.ixbar2 "i2 [3]" 21 12 158.21 U N
{ C44R13_xbar_tile.xbar_0.ixbar2 "z7 [0]" 21 12 243.045 U N
{ C45R13.le_tile.le_guts.lp2.lut0 "f0" 21 12 376.044 U N
}
}
}
}
{ C44R14_xbar_tile.xbar_0.oxbar "xy [22]" 21 13 158.21 U N
{ C44R15_xbar_tile.xbar_0.ixbar2 "i1 [9]" 21 14 158.21 U N
{ C44R15_xbar_tile.xbar_0.ixbar2 "z6 [0]" 21 14 243.045 U N
{ C45R15.le_tile.le_guts.lp0.muxf2_l0 "in0" 21 14 243.045 U N
{ C45R15.le_tile.le_guts.lp0.muxf2_l0 "out" 21 14 405.044 U N
{ C45R15.le_tile.le_guts.lp0.lut0 "f2" 21 14 405.044 U N
}
}
}
}
}
}
}
{ C44R14_xbar_tile.xbar_0.ixbar1 "i2 [12]" 21 13 0 U N
{ C44R14_xbar_tile.xbar_0.ixbar1 "z7 [0]" 21 13 101.21 U N
{ C45R14.le_tile.le_guts.lp1.lut0 "f0" 21 13 234.21 U N
}
}
}
}
rout ii0462|dx_net []
{ C23R16.le_tile.le_guts.lp1.lut41 "dx" 10 15 0 U N
{ C23R16.le_tile.le_guts.lp1.SC_mux_dx4_1 "in0" 10 15 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [12]
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_12 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_db [12]" 14 12 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]|qx_net []
{ C35R7.le_tile.le_guts.lp2.reg1 "qx" 16 6 0 U N
{ C34R7_xbar_tile.xbar_0.oxbar "d [13]" 16 6 0 U N
{ C34R7_xbar_tile.xbar_0.oxbar "xy [1]" 16 6 144.07 U N
{ C32R6_xbar_tile.xbar_0.ixbar2 "i3 [6]" 15 5 144.07 U N
{ C32R6_xbar_tile.xbar_0.ixbar2 "z6 [2]" 15 5 230.187 U N
{ C26R6_xbar_tile.xbar_0.ixbar2 "i3 [15]" 12 5 230.187 U N
{ C26R6_xbar_tile.xbar_0.ixbar2 "z1 [0]" 12 5 407.862 U N
{ C26R14_xbar_tile.xbar_0.ixbar2 "i2 [14]" 12 13 407.862 U N
{ C26R14_xbar_tile.xbar_0.ixbar2 "z6 [2]" 12 13 641.077 U N
{ C24R14_xbar_tile.xbar_0.ixbar2 "i3 [13]" 11 13 641.077 U N
{ C24R14_xbar_tile.xbar_0.ixbar2 "z4 [0]" 11 13 861.848 U N
{ C25R14.le_tile.le_guts.lp2.mux_di0 "in1" 11 13 861.848 U N
{ C25R14.le_tile.le_guts.lp2.mux_di0 "out" 11 13 1038.17 U N
{ C25R14.le_tile.le_guts.lp2.reg0 "di" 11 13 1038.17 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0573|dx_net []
{ C29R20.le_tile.le_guts.lp2.lut0 "dx" 13 19 0 U N
{ C28R20_xbar_tile.xbar_0.ixbar2 "i2 [7]" 13 19 0 U N
{ C28R20_xbar_tile.xbar_0.ixbar2 "z1 [0]" 13 19 87.2 U N
{ C28R28_xbar_tile.xbar_0.ixbar2 "i2 [14]" 13 27 87.2 U N
{ C28R28_xbar_tile.xbar_0.ixbar2 "z0 [1]" 13 27 320.415 U N
{ C28R31_xbar_tile.xbar_0.ixbar2 "i1 [11]" 13 30 320.415 U N
{ C28R31_xbar_tile.xbar_0.ixbar2 "z4 [0]" 13 30 497.67 U N
{ C29R31.le_tile.le_guts.lp2.mux_di0 "in1" 13 30 497.67 U N
{ C29R31.le_tile.le_guts.lp2.mux_di0 "out" 13 30 673.99 U N
{ C29R31.le_tile.le_guts.lp2.reg0 "di" 13 30 673.99 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].sh0 []
{ C27R13.le_tile.le_guts.lbuf "sh [0]" 12 12 0 U N
{ C27R13.le_tile.le_guts.lp2.reg0 "shift" 12 12 0 U N
}
}
rout C13R16_ble0_out_to_muxdx []
{ C13R16.le_tile.le_guts.lp0.mux_f5 "out" 5 15 0 U N
{ C13R16.le_tile.le_guts.lp0.SC_mux_dx4_1 "sel" 5 15 0 U N
}
{ C13R16.le_tile.le_guts.lp0.SC_mux_dx4_0 "sel" 5 15 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].sclk_out []
{ C33R14.le_tile.le_guts.lbuf "sclk" 15 13 0 U N
{ C33R14.le_tile.le_guts.lp3.reg1 "sclk" 15 13 0 U N
}
{ C33R14.le_tile.le_guts.lp3.reg0 "sclk" 15 13 0 U N
}
{ C33R14.le_tile.le_guts.lp2.reg1 "sclk" 15 13 0 U N
}
{ C33R14.le_tile.le_guts.lp2.reg0 "sclk" 15 13 0 U N
}
{ C33R14.le_tile.le_guts.lp1.reg1 "sclk" 15 13 0 U N
}
{ C33R14.le_tile.le_guts.lp1.reg0 "sclk" 15 13 0 U N
}
{ C33R14.le_tile.le_guts.lp0.reg1 "sclk" 15 13 0 U N
}
{ C33R14.le_tile.le_guts.lp0.reg0 "sclk" 15 13 0 U N
}
}
rout ii0684|dx_net []
{ C39R10.le_tile.le_guts.lp1.lut0 "dx" 18 9 0 U N
{ C39R10.le_tile.le_guts.lp1.mux_di0 "in2" 18 9 0 U N
{ C39R10.le_tile.le_guts.lp1.mux_di0 "out" 18 9 60.2 U N
{ C39R10.le_tile.le_guts.lp1.reg0 "di" 18 9 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[3]_net []
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_q [3]" 14 19 0 U N
{ C31R17.emb_guts.mux_4_dx_0_ "in0" 14 19 0 U N
{ C31R17.emb_guts.mux_4_dx_0_ "out" 14 19 0.002 U N
{ C30R20_xbar_tile.xbar_0.oxbar "d [0]" 14 19 0.002 U N
{ C30R20_xbar_tile.xbar_0.oxbar "xy [0]" 14 19 144.202 U N
{ C30R19_xbar_tile.xbar_0.ixbar1 "i2 [7]" 14 18 144.202 U N
{ C30R19_xbar_tile.xbar_0.ixbar1 "z0 [2]" 14 18 229.036 U N
{ C28R19_xbar_tile.xbar_0.ixbar1 "i3 [7]" 13 18 229.036 U N
{ C28R19_xbar_tile.xbar_0.ixbar1 "z3 [1]" 13 18 449.808 U N
{ C29R19.le_tile.le_guts.lp1.mux_di0 "in1" 13 18 449.808 U N
{ C29R19.le_tile.le_guts.lp1.mux_di0 "out" 13 18 626.128 U N
{ C29R19.le_tile.le_guts.lp1.reg0 "di" 13 18 626.128 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]|qx_net []
{ C47R4.le_tile.le_guts.lp2.reg0 "qx" 22 3 0 U N
{ C46R4_xbar_tile.xbar_0.ixbar2 "i1 [2]" 22 3 0 U N
{ C46R4_xbar_tile.xbar_0.ixbar2 "z4 [0]" 22 3 94.14 U N
{ C47R4.le_tile.le_guts.lp2.mux_di0 "in1" 22 3 94.14 U N
{ C47R4.le_tile.le_guts.lp2.mux_di0 "out" 22 3 270.46 U N
{ C47R4.le_tile.le_guts.lp2.reg0 "di" 22 3 270.46 U N
}
}
}
}
{ C46R4_xbar_tile.xbar_0.ixbar2 "z0 [0]" 22 3 94.14 U N
{ C46R12_xbar_tile.xbar_0.ixbar2 "i1 [10]" 22 11 94.14 U N
{ C46R12_xbar_tile.xbar_0.ixbar2 "z1 [0]" 22 11 327.355 U N
{ C46R20_xbar_tile.xbar_0.ixbar2 "i2 [14]" 22 19 327.355 U N
{ C46R20_xbar_tile.xbar_0.ixbar2 "z1 [0]" 22 19 560.57 U N
{ C46R28_xbar_tile.xbar_0.ixbar2 "i2 [14]" 22 27 560.57 U N
{ C46R28_xbar_tile.xbar_0.ixbar2 "z0 [1]" 22 27 793.785 U N
{ C46R31_xbar_tile.xbar_0.ixbar2 "i1 [11]" 22 30 793.785 U N
{ C46R31_xbar_tile.xbar_0.ixbar2 "z3 [1]" 22 30 971.04 U N
{ C52R31.xbar_tile.xbar_0.ixbar2 "i0 [9]" 25 30 971.04 U N
{ C52R31.xbar_tile.xbar_0.ixbar2 "z0 [2]" 25 30 1195.15 U N
{ C52R31.xbar_tile.xbar_0.ixbar1 "i3 [3]" 25 30 1195.15 U N
{ C52R31.xbar_tile.xbar_0.ixbar1 "z1 [3]" 25 30 1412.51 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [25]" 25 30 1545.51 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].sh0 []
{ C25R9.le_tile.le_guts.lbuf "sh [0]" 11 8 0 U N
{ C25R9.le_tile.le_guts.lp0.reg0 "shift" 11 8 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[23].sclk_out []
{ C33R24.le_tile.le_guts.lbuf "sclk" 15 23 0 U N
{ C33R24.le_tile.le_guts.lp0.reg0 "sclk" 15 23 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [13]
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_13 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_db [13]" 14 12 0 U N
}
}
rout C37R15_mux0_ble0_out_0 []
{ C37R15.le_tile.le_guts.lp0.SC_mux_dx4_0 "out" 17 14 0 U N
{ C36R15_xbar_tile.xbar_0.ixbar0 "i3 [8]" 17 14 0 U N
{ C36R15_xbar_tile.xbar_0.ixbar0 "z2 [1]" 17 14 87.2 U N
{ C37R15.le_tile.le_guts.lp0.mux_di4 "in1" 17 14 87.2 U N
{ C37R15.le_tile.le_guts.lp0.mux_di4 "out" 17 14 284.52 U N
{ C37R15.le_tile.le_guts.lp0.reg1 "di" 17 14 284.52 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_addr_wr__reg[3].mclk_out []
{ C35R17.le_tile.le_guts.lbuf "mclk_b" 16 16 0 U N
{ C35R17.le_tile.le_guts.lp2.reg0 "mclk_b" 16 16 0 U N
}
{ C35R17.le_tile.le_guts.lp0.reg0 "mclk_b" 16 16 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net []
{ C33R16.le_tile.le_guts.lp2.reg0 "qx" 15 15 0 U N
{ C32R16_xbar_tile.xbar_0.ixbar2 "i1 [2]" 15 15 0 U N
{ C32R16_xbar_tile.xbar_0.ixbar2 "z3 [2]" 15 15 87.07 U N
{ C32R13_xbar_tile.xbar_0.ixbar2 "i2 [4]" 15 12 87.07 U N
{ C32R13_xbar_tile.xbar_0.ixbar2 "z3 [1]" 15 12 264.325 U N
{ C36R13_xbar_tile.xbar_0.ixbar2 "i0 [13]" 17 12 264.325 U N
{ C36R13_xbar_tile.xbar_0.ixbar2 "z4 [1]" 17 12 433.751 U N
{ C30R13_xbar_tile.xbar_0.ixbar2 "i3 [4]" 14 12 433.751 U N
{ C30R13_xbar_tile.xbar_0.ixbar2 "z5 [0]" 14 12 626.777 U N
{ C30R16_xbar_tile.xbar_0.ixbar2 "i2 [13]" 14 15 626.777 U N
{ C30R16_xbar_tile.xbar_0.ixbar2 "z2 [1]" 14 15 815.006 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_ab [6]" 14 15 948.006 U N
}
}
{ C30R16_xbar_tile.xbar_0.ixbar2 "z1 [0]" 14 15 815.006 U N
{ C30R20_xbar_tile.xbar_0.ixbar2 "i1 [5]" 14 19 815.006 U N
{ C30R20_xbar_tile.xbar_0.ixbar2 "z2 [2]" 14 19 1042.81 U N
{ C30R19_xbar_tile.xbar_0.ixbar2 "i2 [9]" 14 18 1042.81 U N
{ C30R19_xbar_tile.xbar_0.ixbar2 "z2 [1]" 14 18 1217.19 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_ab [6]" 14 18 1350.19 U N
}
}
}
{ C30R17_xbar_tile.xbar_0.ixbar2 "i1 [0]" 14 16 1042.81 U N
{ C30R17_xbar_tile.xbar_0.ixbar2 "z5 [0]" 14 16 1227.41 U N
{ C30R18_xbar_tile.xbar_0.ixbar2 "i2 [12]" 14 17 1227.41 U N
{ C30R18_xbar_tile.xbar_0.ixbar2 "z2 [1]" 14 17 1396.84 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_ab [6]" 14 17 1529.84 U N
}
}
}
}
{ C30R17_xbar_tile.xbar_0.ixbar2 "z2 [1]" 14 16 1227.41 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_ab [6]" 14 16 1360.41 U N
}
}
}
}
{ C30R20_xbar_tile.xbar_0.ixbar2 "z2 [1]" 14 19 1042.81 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_ab [6]" 14 19 1175.81 U N
}
}
}
}
}
{ C30R15_xbar_tile.xbar_0.ixbar2 "i1 [7]" 14 14 626.777 U N
{ C30R15_xbar_tile.xbar_0.ixbar2 "z2 [1]" 14 14 806.06 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_ab [6]" 14 14 939.06 U N
}
}
}
{ C30R14_xbar_tile.xbar_0.ixbar2 "i2 [12]" 14 13 626.777 U N
{ C30R14_xbar_tile.xbar_0.ixbar2 "z2 [1]" 14 13 803.704 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_ab [6]" 14 13 936.704 U N
}
}
}
}
{ C30R13_xbar_tile.xbar_0.ixbar2 "z2 [1]" 14 12 626.777 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_ab [6]" 14 12 759.777 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|qx_net []
{ C33R13.le_tile.le_guts.lp0.reg0 "qx" 15 12 0 U N
{ C32R13_xbar_tile.xbar_0.ixbar0 "i3 [6]" 15 12 0 U N
{ C32R13_xbar_tile.xbar_0.ixbar0 "z4 [1]" 15 12 94.14 U N
{ C28R13_xbar_tile.xbar_0.ixbar0 "i3 [0]" 13 12 94.14 U N
{ C28R13_xbar_tile.xbar_0.ixbar0 "z6 [0]" 13 12 265.281 U N
{ C29R13.le_tile.le_guts.lp2.muxf2_l0 "in0" 13 12 265.281 U N
{ C29R13.le_tile.le_guts.lp2.muxf2_l0 "out" 13 12 427.281 U N
{ C29R13.le_tile.le_guts.lp2.lut0 "f2" 13 12 427.281 U N
}
}
}
}
}
{ C26R13_xbar_tile.xbar_0.ixbar0 "i3 [4]" 12 12 94.14 U N
{ C26R13_xbar_tile.xbar_0.ixbar0 "z2 [3]" 12 12 275.039 U N
{ C26R9_xbar_tile.xbar_0.ixbar0 "i2 [10]" 12 8 275.039 U N
{ C26R9_xbar_tile.xbar_0.ixbar0 "z7 [0]" 12 8 503.297 U N
{ C27R9.le_tile.le_guts.lp0.lut0 "f0" 12 8 636.297 U N
}
}
}
}
}
}
{ C32R13_xbar_tile.xbar_0.ixbar0 "z0 [3]" 15 12 94.14 U N
{ C33R13.le_tile.le_guts.lp2.lut41 "f1" 15 12 227.14 U N
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[0]_net []
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_q [0]" 14 19 0 U N
{ C31R17.emb_guts.mux_4_sfb_dy_0_ "in0" 14 19 0 U N
{ C31R17.emb_guts.mux_4_sfb_dy_0_ "out" 14 19 0.002 U N
{ C30R20_xbar_tile.xbar_0.ixbar0 "i3 [2]" 14 19 0.002 U N
{ C30R20_xbar_tile.xbar_0.ixbar0 "z3 [2]" 14 19 85.912 U N
{ C30R18_xbar_tile.xbar_0.ixbar0 "i1 [15]" 14 17 85.912 U N
{ C30R18_xbar_tile.xbar_0.ixbar0 "z7 [2]" 14 17 254.334 U N
{ C34R18_xbar_tile.xbar_0.ixbar0 "i0 [15]" 16 17 254.334 U N
{ C34R18_xbar_tile.xbar_0.ixbar0 "z6 [3]" 16 17 474.105 U N
{ C34R18_xbar_tile.xbar_0.ixbar1 "i2 [6]" 16 17 474.105 U N
{ C34R18_xbar_tile.xbar_0.ixbar1 "z3 [1]" 16 17 691.465 U N
{ C35R18.le_tile.le_guts.lp1.mux_di0 "in1" 16 17 691.465 U N
{ C35R18.le_tile.le_guts.lp1.mux_di0 "out" 16 17 867.785 U N
{ C35R18.le_tile.le_guts.lp1.reg0 "di" 16 17 867.785 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0531|dx_net []
{ C37R26.le_tile.le_guts.lp0.lut0 "dx" 17 25 0 U N
{ C36R26_xbar_tile.xbar_0.ixbar0 "i3 [3]" 17 25 0 U N
{ C36R26_xbar_tile.xbar_0.ixbar0 "z2 [3]" 17 25 87.2 U N
{ C36R22_xbar_tile.xbar_0.ixbar0 "i2 [10]" 17 21 87.2 U N
{ C36R22_xbar_tile.xbar_0.ixbar0 "z2 [2]" 17 21 315.458 U N
{ C36R21_xbar_tile.xbar_0.ixbar0 "i2 [9]" 17 20 315.458 U N
{ C36R21_xbar_tile.xbar_0.ixbar0 "z1 [2]" 17 20 484.88 U N
{ C37R21.le_tile.le_guts.lp0.mux_di0 "in1" 17 20 484.88 U N
{ C37R21.le_tile.le_guts.lp0.mux_di0 "out" 17 20 661.2 U N
{ C37R21.le_tile.le_guts.lp0.reg0 "di" 17 20 661.2 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].sh0 []
{ C25R13.le_tile.le_guts.lbuf "sh [0]" 11 12 0 U N
{ C25R13.le_tile.le_guts.lp0.reg0 "shift" 11 12 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[1]_net []
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_q [1]" 14 12 0 U N
{ C31R13.emb_guts.mux_1_dx_4_ "in0" 14 12 0 U N
{ C31R13.emb_guts.mux_1_dx_4_ "out" 14 12 0.002 U N
{ C30R13_xbar_tile.xbar_0.oxbar "d [2]" 14 12 0.002 U N
{ C30R13_xbar_tile.xbar_0.oxbar "xy [13]" 14 12 144.742 U N
{ C28R14_xbar_tile.xbar_0.ixbar0 "i2 [6]" 13 13 144.742 U N
{ C28R14_xbar_tile.xbar_0.ixbar0 "z0 [1]" 13 13 231.174 U N
{ C28R16_xbar_tile.xbar_0.ixbar0 "i2 [0]" 13 15 231.174 U N
{ C28R16_xbar_tile.xbar_0.ixbar0 "z1 [2]" 13 15 399.595 U N
{ C29R16.le_tile.le_guts.lp0.mux_di0 "in1" 13 15 399.595 U N
{ C29R16.le_tile.le_guts.lp0.mux_di0 "out" 13 15 575.915 U N
{ C29R16.le_tile.le_guts.lp0.reg0 "di" 13 15 575.915 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0642|dx_net []
{ C29R9.le_tile.le_guts.lp0.lut0 "dx" 13 8 0 U N
{ C28R9_xbar_tile.xbar_0.oxbar "d [0]" 13 8 0 U N
{ C28R9_xbar_tile.xbar_0.oxbar "xy [22]" 13 8 170.8 U N
{ C28R10_xbar_tile.xbar_0.ixbar2 "i1 [9]" 13 9 170.8 U N
{ C28R10_xbar_tile.xbar_0.ixbar2 "z7 [2]" 13 9 255.635 U N
{ C34R10_xbar_tile.xbar_0.ixbar2 "i0 [11]" 16 9 255.635 U N
{ C34R10_xbar_tile.xbar_0.ixbar2 "z6 [2]" 16 9 483.428 U N
{ C32R10_xbar_tile.xbar_0.rcmux0 "in2 [0]" 15 9 483.428 U N
{ C32R10_xbar_tile.xbar_0.rcmux0 "out" 15 9 599.429 U N
{ C33R10.le_tile.le_guts.mux_en "in6" 15 9 599.429 U N
{ C33R10.le_tile.le_guts.mux_en "out" 15 9 599.431 U N
{ C33R10.le_tile.le_guts.u_inv_rc_0 "in" 15 9 599.431 U N
{ C33R10.le_tile.le_guts.u_inv_rc_0 "out" 15 9 599.433 U N
{ C33R10.le_tile.le_guts.lbuf "en" 15 9 599.433 U N
}
}
}
}
}
}
}
}
}
}
}
}
{ C28R9_xbar_tile.xbar_0.oxbar "xy [21]" 13 8 170.8 U N
{ C26R10_xbar_tile.xbar_0.ixbar1 "i0 [6]" 12 9 170.8 U N
{ C26R10_xbar_tile.xbar_0.ixbar1 "z7 [1]" 12 9 257.232 U N
{ C42R10_xbar_tile.xbar_0.ixbar1 "i0 [10]" 20 9 257.232 U N
{ C42R10_xbar_tile.xbar_0.ixbar1 "z6 [2]" 20 9 586.297 U N
{ C38R10_xbar_tile.xbar_0.ixbar1 "i3 [11]" 18 9 586.297 U N
{ C38R10_xbar_tile.xbar_0.ixbar1 "z5 [1]" 18 9 759.196 U N
{ C38R10_xbar_tile.xbar_0.rcmux0 "in1 [1]" 18 9 759.196 U N
{ C38R10_xbar_tile.xbar_0.rcmux0 "out" 18 9 1086.54 U N
{ C39R10.le_tile.le_guts.mux_en "in6" 18 9 1086.54 U N
{ C39R10.le_tile.le_guts.mux_en "out" 18 9 1086.54 U N
{ C39R10.le_tile.le_guts.u_inv_rc_0 "in" 18 9 1086.54 U N
{ C39R10.le_tile.le_guts.u_inv_rc_0 "out" 18 9 1086.54 U N
{ C39R10.le_tile.le_guts.lbuf "en" 18 9 1086.54 U N
}
}
}
}
}
}
}
}
}
{ C36R10_xbar_tile.xbar_0.ixbar1 "i3 [15]" 17 9 586.297 U N
{ C36R10_xbar_tile.xbar_0.ixbar1 "z1 [1]" 17 9 767.694 U N
{ C36R10_xbar_tile.xbar_0.rcmux0 "in0 [1]" 17 9 767.694 U N
{ C36R10_xbar_tile.xbar_0.rcmux0 "out" 17 9 1094.75 U N
{ C37R10.le_tile.le_guts.mux_en "in6" 17 9 1094.75 U N
{ C37R10.le_tile.le_guts.mux_en "out" 17 9 1094.75 U N
{ C37R10.le_tile.le_guts.u_inv_rc_0 "in" 17 9 1094.75 U N
{ C37R10.le_tile.le_guts.u_inv_rc_0 "out" 17 9 1094.75 U N
{ C37R10.le_tile.le_guts.lbuf "en" 17 9 1094.75 U N
}
}
}
}
}
}
}
}
}
}
{ C42R10_xbar_tile.xbar_0.ixbar1 "z0 [1]" 20 9 586.297 U N
{ C42R12_xbar_tile.xbar_0.ixbar1 "i2 [0]" 20 11 586.297 U N
{ C42R12_xbar_tile.xbar_0.ixbar1 "z1 [1]" 20 11 754.719 U N
{ C42R12_xbar_tile.xbar_0.rcmux0 "in0 [1]" 20 11 754.719 U N
{ C42R12_xbar_tile.xbar_0.rcmux0 "out" 20 11 1081.78 U N
{ C43R12.le_tile.le_guts.mux_en "in6" 20 11 1081.78 U N
{ C43R12.le_tile.le_guts.mux_en "out" 20 11 1081.78 U N
{ C43R12.le_tile.le_guts.u_inv_rc_0 "in" 20 11 1081.78 U N
{ C43R12.le_tile.le_guts.u_inv_rc_0 "out" 20 11 1081.78 U N
{ C43R12.le_tile.le_guts.lbuf "en" 20 11 1081.78 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C28R9_xbar_tile.xbar_0.ixbar0 "i3 [3]" 13 8 0 U N
{ C28R9_xbar_tile.xbar_0.ixbar0 "z7 [1]" 13 8 113.8 U N
{ C36R9_xbar_tile.xbar_0.ixbar0 "i0 [14]" 17 8 113.8 U N
{ C36R9_xbar_tile.xbar_0.ixbar0 "z0 [0]" 17 8 426.448 U N
{ C36R13_xbar_tile.xbar_0.ixbar0 "i2 [1]" 17 12 426.448 U N
{ C36R13_xbar_tile.xbar_0.ixbar0 "z1 [1]" 17 12 654.25 U N
{ C36R13_xbar_tile.xbar_0.rcmux0 "in0 [0]" 17 12 654.25 U N
{ C36R13_xbar_tile.xbar_0.rcmux0 "out" 17 12 981.306 U N
{ C37R13.le_tile.le_guts.mux_en "in6" 17 12 981.306 U N
{ C37R13.le_tile.le_guts.mux_en "out" 17 12 981.307 U N
{ C37R13.le_tile.le_guts.u_inv_rc_0 "in" 17 12 981.307 U N
{ C37R13.le_tile.le_guts.u_inv_rc_0 "out" 17 12 981.309 U N
{ C37R13.le_tile.le_guts.lbuf "en" 17 12 981.309 U N
}
}
}
}
}
}
}
}
}
}
}
}
{ C28R9_xbar_tile.xbar_0.ixbar0 "z5 [1]" 13 8 113.8 U N
{ C34R9_xbar_tile.xbar_0.ixbar0 "i0 [0]" 16 8 113.8 U N
{ C34R9_xbar_tile.xbar_0.ixbar0 "z2 [2]" 16 8 338.134 U N
{ C34R8_xbar_tile.xbar_0.ixbar0 "i2 [9]" 16 7 338.134 U N
{ C34R8_xbar_tile.xbar_0.ixbar0 "z1 [1]" 16 7 507.556 U N
{ C34R8_xbar_tile.xbar_0.rcmux0 "in0 [0]" 16 7 507.556 U N
{ C34R8_xbar_tile.xbar_0.rcmux0 "out" 16 7 834.612 U N
{ C35R8.le_tile.le_guts.mux_en "in6" 16 7 834.612 U N
{ C35R8.le_tile.le_guts.mux_en "out" 16 7 834.614 U N
{ C35R8.le_tile.le_guts.u_inv_rc_0 "in" 16 7 834.614 U N
{ C35R8.le_tile.le_guts.u_inv_rc_0 "out" 16 7 834.615 U N
{ C35R8.le_tile.le_guts.lbuf "en" 16 7 834.615 U N
}
}
}
}
}
}
}
}
}
}
}
{ C32R9_xbar_tile.xbar_0.ixbar0 "i0 [4]" 15 8 113.8 U N
{ C32R9_xbar_tile.xbar_0.ixbar0 "z3 [1]" 15 8 337.494 U N
{ C38R9_xbar_tile.xbar_0.ixbar0 "i0 [9]" 18 8 337.494 U N
{ C38R9_xbar_tile.xbar_0.ixbar0 "z1 [1]" 18 8 511.54 U N
{ C38R9_xbar_tile.xbar_0.rcmux0 "in0 [0]" 18 8 511.54 U N
{ C38R9_xbar_tile.xbar_0.rcmux0 "out" 18 8 838.596 U N
{ C39R9.le_tile.le_guts.mux_en "in6" 18 8 838.596 U N
{ C39R9.le_tile.le_guts.mux_en "out" 18 8 838.598 U N
{ C39R9.le_tile.le_guts.u_inv_rc_0 "in" 18 8 838.598 U N
{ C39R9.le_tile.le_guts.u_inv_rc_0 "out" 18 8 838.6 U N
{ C39R9.le_tile.le_guts.lbuf "en" 18 8 838.6 U N
}
}
}
}
}
}
}
}
}
}
}
}
{ C28R9_xbar_tile.xbar_0.ixbar0 "z0 [1]" 13 8 113.8 U N
{ C28R11_xbar_tile.xbar_0.ixbar0 "i2 [0]" 13 10 113.8 U N
{ C28R11_xbar_tile.xbar_0.ixbar0 "z5 [1]" 13 10 284.684 U N
{ C32R11_xbar_tile.xbar_0.ixbar0 "i0 [4]" 15 10 284.684 U N
{ C32R11_xbar_tile.xbar_0.ixbar0 "z3 [1]" 15 10 504.478 U N
{ C38R11_xbar_tile.xbar_0.ixbar0 "i0 [9]" 18 10 504.478 U N
{ C38R11_xbar_tile.xbar_0.ixbar0 "z1 [1]" 18 10 678.524 U N
{ C38R14_xbar_tile.xbar_0.ixbar0 "i2 [15]" 18 13 678.524 U N
{ C38R14_xbar_tile.xbar_0.ixbar0 "z1 [1]" 18 13 866.753 U N
{ C38R14_xbar_tile.xbar_0.rcmux0 "in0 [0]" 18 13 866.753 U N
{ C38R14_xbar_tile.xbar_0.rcmux0 "out" 18 13 1193.81 U N
{ C39R14.le_tile.le_guts.mux_en "in6" 18 13 1193.81 U N
{ C39R14.le_tile.le_guts.mux_en "out" 18 13 1193.81 U N
{ C39R14.le_tile.le_guts.u_inv_rc_0 "in" 18 13 1193.81 U N
{ C39R14.le_tile.le_guts.u_inv_rc_0 "out" 18 13 1193.81 U N
{ C39R14.le_tile.le_guts.lbuf "en" 18 13 1193.81 U N
}
}
}
}
}
}
}
}
}
{ C38R13_xbar_tile.xbar_0.ixbar0 "i1 [4]" 18 12 678.524 U N
{ C38R13_xbar_tile.xbar_0.ixbar0 "z3 [2]" 18 12 857.807 U N
{ C38R13_xbar_tile.xbar_0.rcmux0 "in3 [0]" 18 12 857.807 U N
{ C38R13_xbar_tile.xbar_0.rcmux0 "out" 18 12 1184.86 U N
{ C39R13.le_tile.le_guts.mux_en "in6" 18 12 1184.86 U N
{ C39R13.le_tile.le_guts.mux_en "out" 18 12 1184.86 U N
{ C39R13.le_tile.le_guts.u_inv_rc_0 "in" 18 12 1184.86 U N
{ C39R13.le_tile.le_guts.u_inv_rc_0 "out" 18 12 1184.87 U N
{ C39R13.le_tile.le_guts.lbuf "en" 18 12 1184.87 U N
}
}
}
}
}
}
}
}
}
{ C38R12_xbar_tile.xbar_0.ixbar0 "i1 [6]" 18 11 678.524 U N
{ C38R12_xbar_tile.xbar_0.ixbar0 "z1 [1]" 18 11 855.451 U N
{ C38R12_xbar_tile.xbar_0.rcmux0 "in0 [0]" 18 11 855.451 U N
{ C38R12_xbar_tile.xbar_0.rcmux0 "out" 18 11 1182.51 U N
{ C39R12.le_tile.le_guts.mux_en "in6" 18 11 1182.51 U N
{ C39R12.le_tile.le_guts.mux_en "out" 18 11 1182.51 U N
{ C39R12.le_tile.le_guts.u_inv_rc_0 "in" 18 11 1182.51 U N
{ C39R12.le_tile.le_guts.u_inv_rc_0 "out" 18 11 1182.51 U N
{ C39R12.le_tile.le_guts.lbuf "en" 18 11 1182.51 U N
}
}
}
}
}
}
}
}
}
{ C38R11_xbar_tile.xbar_0.rcmux0 "in0 [0]" 18 10 678.524 U N
{ C38R11_xbar_tile.xbar_0.rcmux0 "out" 18 10 1015 U N
{ C39R11.le_tile.le_guts.mux_en "in6" 18 10 1015 U N
{ C39R11.le_tile.le_guts.mux_en "out" 18 10 1015.01 U N
{ C39R11.le_tile.le_guts.u_inv_rc_0 "in" 18 10 1015.01 U N
{ C39R11.le_tile.le_guts.u_inv_rc_0 "out" 18 10 1015.01 U N
{ C39R11.le_tile.le_guts.lbuf "en" 18 10 1015.01 U N
}
}
}
}
}
}
}
}
}
}
}
}
{ C28R11_xbar_tile.xbar_0.ixbar0 "z3 [2]" 13 10 284.684 U N
{ C28R11_xbar_tile.xbar_0.rcmux0 "in3 [0]" 13 10 284.684 U N
{ C28R11_xbar_tile.xbar_0.rcmux0 "out" 13 10 611.74 U N
{ C29R11.le_tile.le_guts.mux_en "in6" 13 10 611.74 U N
{ C29R11.le_tile.le_guts.mux_en "out" 13 10 611.742 U N
{ C29R11.le_tile.le_guts.u_inv_rc_0 "in" 13 10 611.742 U N
{ C29R11.le_tile.le_guts.u_inv_rc_0 "out" 13 10 611.744 U N
{ C29R11.le_tile.le_guts.lbuf "en" 13 10 611.744 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net []
{ C37R23.le_tile.le_guts.lp1.reg0 "qx" 17 22 0 U N
{ C36R23_xbar_tile.xbar_0.oxbar "d [6]" 17 22 0 U N
{ C36R23_xbar_tile.xbar_0.oxbar "xy [6]" 17 22 172.35 U N
{ C36R22_xbar_tile.xbar_0.ixbar2 "i2 [3]" 17 21 172.35 U N
{ C36R22_xbar_tile.xbar_0.ixbar2 "z7 [0]" 17 21 257.185 U N
{ C37R22.le_tile.le_guts.lp2.lut0 "f0" 17 21 390.185 U N
}
}
}
}
{ C36R23_xbar_tile.xbar_0.oxbar "xy [5]" 17 22 172.35 U N
{ C36R22_xbar_tile.xbar_0.ixbar2 "i0 [6]" 17 21 172.35 U N
{ C36R22_xbar_tile.xbar_0.ixbar2 "z6 [0]" 17 21 257.914 U N
{ C37R22.le_tile.le_guts.lp0.muxf2_l0 "in0" 17 21 257.914 U N
{ C37R22.le_tile.le_guts.lp0.muxf2_l0 "out" 17 21 419.914 U N
{ C37R22.le_tile.le_guts.lp0.lut0 "f2" 17 21 419.914 U N
}
}
}
}
}
}
{ C36R23_xbar_tile.xbar_0.oxbar "xy [2]" 17 22 172.35 U N
{ C36R23_xbar_tile.xbar_0.ixbar0 "i0 [7]" 17 22 172.35 U N
{ C36R23_xbar_tile.xbar_0.ixbar0 "z7 [0]" 17 22 253.745 U N
{ C37R23.le_tile.le_guts.lp0.lut0 "f0" 17 22 386.745 U N
}
}
}
}
}
{ C36R23_xbar_tile.xbar_0.ixbar1 "i2 [12]" 17 22 0 U N
{ C36R23_xbar_tile.xbar_0.ixbar1 "z7 [0]" 17 22 115.35 U N
{ C37R23.le_tile.le_guts.lp1.lut0 "f0" 17 22 248.35 U N
}
}
{ C36R23_xbar_tile.xbar_0.ixbar1 "z6 [0]" 17 22 115.35 U N
{ C37R23.le_tile.le_guts.lp3.muxf2_l0 "in0" 17 22 115.35 U N
{ C37R23.le_tile.le_guts.lp3.muxf2_l0 "out" 17 22 277.35 U N
{ C37R23.le_tile.le_guts.lp3.lut0 "f2" 17 22 277.35 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[0]|qx_net []
{ C35R30.le_tile.le_guts.lp0.reg0 "qx" 16 29 0 U N
{ C34R30_xbar_tile.xbar_0.ixbar0 "i3 [6]" 16 29 0 U N
{ C34R30_xbar_tile.xbar_0.ixbar0 "z4 [1]" 16 29 87.07 U N
{ C28R30_xbar_tile.xbar_0.ixbar0 "i3 [4]" 13 29 87.07 U N
{ C28R30_xbar_tile.xbar_0.ixbar0 "z0 [0]" 13 29 276.564 U N
{ C28R38_xbar_tile.xbar_0.ixbar0 "i1 [10]" 13 37 276.564 U N
{ C28R38_xbar_tile.xbar_0.ixbar0 "z0 [0]" 13 37 509.779 U N
{ C28R46_xbar_tile.xbar_0.ixbar0 "i1 [10]" 13 45 509.779 U N
{ C28R46_xbar_tile.xbar_0.ixbar0 "z2 [1]" 13 45 742.994 U N
{ C28R46_xbar_tile.xbar_0.oxbar "d [23]" 13 45 742.994 U N
{ C28R46_xbar_tile.xbar_0.oxbar "xy [13]" 13 45 1021.48 U N
{ C26R47_xbar_tile.xbar_0.ixbar0 "i2 [6]" 12 46 1021.48 U N
{ C26R47_xbar_tile.xbar_0.ixbar0 "z5 [0]" 12 46 1107.92 U N
{ C27R49.io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS "od_d_1 [1]" 12 46 1107.92 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [14]
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_14 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_db [14]" 14 12 0 U N
}
}
rout u_sdram_to_RGB_bmp_fig_chg__reg[0].sh0 []
{ C39R17.le_tile.le_guts.lbuf "sh [0]" 18 16 0 U N
{ C39R17.le_tile.le_guts.lp2.reg0 "shift" 18 16 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sclk_out []
{ C35R14.le_tile.le_guts.lbuf "sclk" 16 13 0 U N
{ C35R14.le_tile.le_guts.lp0.reg0 "sclk" 16 13 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[2]_net []
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_q [2]" 14 18 0 U N
{ C31R17.emb_guts.mux_3_qx_4_ "in0" 14 18 0 U N
{ C31R17.emb_guts.mux_3_qx_4_ "out" 14 18 0.002 U N
{ C30R19_xbar_tile.xbar_0.oxbar "d [3]" 14 18 0.002 U N
{ C30R19_xbar_tile.xbar_0.oxbar "xy [11]" 14 18 144.072 U N
{ C32R18_xbar_tile.xbar_0.ixbar3 "i0 [3]" 15 17 144.072 U N
{ C32R18_xbar_tile.xbar_0.ixbar3 "z6 [3]" 15 17 230.504 U N
{ C32R18_xbar_tile.xbar_0.ixbar0 "i2 [7]" 15 17 230.504 U N
{ C32R18_xbar_tile.xbar_0.ixbar0 "z1 [2]" 15 17 447.864 U N
{ C33R18.le_tile.le_guts.lp0.mux_di0 "in1" 15 17 447.864 U N
{ C33R18.le_tile.le_guts.lp0.mux_di0 "out" 15 17 624.184 U N
{ C33R18.le_tile.le_guts.lp0.reg0 "di" 15 17 624.184 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0478|dx_net []
{ C13R16.le_tile.le_guts.lp0.lut40 "dx" 5 15 0 U N
{ C13R16.le_tile.le_guts.lp0.SC_mux_dx4_0 "in0" 5 15 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[3]_net []
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_q [3]" 14 13 0 U N
{ C31R13.emb_guts.mux_2_dx_0_ "in0" 14 13 0 U N
{ C31R13.emb_guts.mux_2_dx_0_ "out" 14 13 0.002 U N
{ C30R14_xbar_tile.xbar_0.oxbar "d [0]" 14 13 0.002 U N
{ C30R14_xbar_tile.xbar_0.oxbar "xy [15]" 14 13 144.202 U N
{ C32R15_xbar_tile.xbar_0.ixbar0 "i1 [2]" 15 14 144.202 U N
{ C32R15_xbar_tile.xbar_0.ixbar0 "z1 [0]" 15 14 230.633 U N
{ C32R19_xbar_tile.xbar_0.ixbar0 "i1 [5]" 15 18 230.633 U N
{ C32R19_xbar_tile.xbar_0.ixbar0 "z2 [1]" 15 18 458.435 U N
{ C33R19.le_tile.le_guts.lp0.mux_di4 "in1" 15 18 458.435 U N
{ C33R19.le_tile.le_guts.lp0.mux_di4 "out" 15 18 655.755 U N
{ C33R19.le_tile.le_guts.lp0.reg1 "di" 15 18 655.755 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net []
{ C33R15.le_tile.le_guts.lp0.reg1 "qx" 15 14 0 U N
{ C32R15_xbar_tile.xbar_0.oxbar "d [3]" 15 14 0 U N
{ C32R15_xbar_tile.xbar_0.oxbar "xy [5]" 15 14 151.14 U N
{ C34R14_xbar_tile.xbar_0.ixbar2 "i3 [3]" 16 13 151.14 U N
{ C34R14_xbar_tile.xbar_0.ixbar2 "z4 [1]" 16 13 237.257 U N
{ C30R14_xbar_tile.xbar_0.ixbar2 "i3 [0]" 14 13 237.257 U N
{ C30R14_xbar_tile.xbar_0.ixbar2 "z2 [2]" 14 13 418.026 U N
{ C30R13_xbar_tile.xbar_0.ixbar2 "i2 [9]" 14 12 418.026 U N
{ C30R13_xbar_tile.xbar_0.ixbar2 "z5 [3]" 14 12 587.447 U N
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_5 "in1" 14 12 720.447 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_13 "in1" 14 12 720.447 U N
}
}
}
}
}
}
}
}
}
{ C32R15_xbar_tile.xbar_0.ixbar0 "i3 [7]" 15 14 0 U N
{ C32R15_xbar_tile.xbar_0.ixbar0 "z0 [0]" 15 14 94.14 U N
{ C32R19_xbar_tile.xbar_0.ixbar0 "i2 [1]" 15 18 94.14 U N
{ C32R19_xbar_tile.xbar_0.ixbar0 "z1 [1]" 15 18 321.942 U N
{ C32R21_xbar_tile.xbar_0.ixbar0 "i1 [4]" 15 20 321.942 U N
{ C32R21_xbar_tile.xbar_0.ixbar0 "z2 [1]" 15 20 491.197 U N
{ C32R21_xbar_tile.xbar_0.oxbar "d [23]" 15 20 491.197 U N
{ C32R21_xbar_tile.xbar_0.oxbar "xy [1]" 15 20 769.687 U N
{ C30R20_xbar_tile.xbar_0.ixbar2 "i3 [6]" 14 19 769.687 U N
{ C30R20_xbar_tile.xbar_0.ixbar2 "z5 [3]" 14 19 855.804 U N
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_5 "in1" 14 19 988.804 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_13 "in1" 14 19 988.804 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0589|dx_net []
{ C27R12.le_tile.le_guts.lp1.lut0 "dx" 12 11 0 U N
{ C26R12_xbar_tile.xbar_0.oxbar "d [5]" 12 11 0 U N
{ C26R12_xbar_tile.xbar_0.oxbar "xy [9]" 12 11 199.1 U N
{ C24R11_xbar_tile.xbar_0.ixbar3 "i1 [12]" 11 10 199.1 U N
{ C24R11_xbar_tile.xbar_0.ixbar3 "z3 [2]" 11 10 285.531 U N
{ C24R9_xbar_tile.xbar_0.ixbar3 "i1 [15]" 11 8 285.531 U N
{ C24R9_xbar_tile.xbar_0.ixbar3 "z3 [2]" 11 8 456.415 U N
{ C24R9_xbar_tile.xbar_0.rcmux0 "in3 [1]" 11 8 456.415 U N
{ C24R9_xbar_tile.xbar_0.rcmux0 "out" 11 8 783.471 U N
{ C25R9.le_tile.le_guts.mux_en "in6" 11 8 783.471 U N
{ C25R9.le_tile.le_guts.mux_en "out" 11 8 783.473 U N
{ C25R9.le_tile.le_guts.u_inv_rc_0 "in" 11 8 783.473 U N
{ C25R9.le_tile.le_guts.u_inv_rc_0 "out" 11 8 783.475 U N
{ C25R9.le_tile.le_guts.lbuf "en" 11 8 783.475 U N
}
}
}
}
}
}
}
}
}
{ C24R11_xbar_tile.xbar_0.rcmux0 "in3 [1]" 11 10 285.531 U N
{ C24R11_xbar_tile.xbar_0.rcmux0 "out" 11 10 615.686 U N
{ C25R11.le_tile.le_guts.mux_en "in6" 11 10 615.686 U N
{ C25R11.le_tile.le_guts.mux_en "out" 11 10 615.688 U N
{ C25R11.le_tile.le_guts.u_inv_rc_0 "in" 11 10 615.688 U N
{ C25R11.le_tile.le_guts.u_inv_rc_0 "out" 11 10 615.69 U N
{ C25R11.le_tile.le_guts.lbuf "en" 11 10 615.69 U N
}
}
}
}
}
}
}
}
}
}
{ C26R12_xbar_tile.xbar_0.oxbar "xy [2]" 12 11 199.1 U N
{ C28R12_xbar_tile.xbar_0.ixbar0 "i0 [3]" 13 11 199.1 U N
{ C28R12_xbar_tile.xbar_0.ixbar0 "z3 [2]" 13 11 281.015 U N
{ C28R9_xbar_tile.xbar_0.ixbar0 "i2 [4]" 13 8 281.015 U N
{ C28R9_xbar_tile.xbar_0.ixbar0 "z4 [0]" 13 8 458.27 U N
{ C29R9.le_tile.le_guts.lp0.muxf3_l0 "in0" 13 8 458.27 U N
{ C29R9.le_tile.le_guts.lp0.muxf3_l0 "out" 13 8 622.59 U N
{ C29R9.le_tile.le_guts.lp0.lut0 "f3" 13 8 622.59 U N
}
}
}
}
}
}
}
}
{ C26R12_xbar_tile.xbar_0.oxbar "xy [1]" 12 11 199.1 U N
{ C24R12_xbar_tile.xbar_0.ixbar0 "i1 [12]" 11 11 199.1 U N
{ C24R12_xbar_tile.xbar_0.ixbar0 "z3 [2]" 11 11 285.514 U N
{ C24R10_xbar_tile.xbar_0.ixbar0 "i1 [15]" 11 9 285.514 U N
{ C24R10_xbar_tile.xbar_0.ixbar0 "z3 [2]" 11 9 453.936 U N
{ C24R10_xbar_tile.xbar_0.rcmux0 "in3 [0]" 11 9 453.936 U N
{ C24R10_xbar_tile.xbar_0.rcmux0 "out" 11 9 780.992 U N
{ C25R10.le_tile.le_guts.mux_en "in6" 11 9 780.992 U N
{ C25R10.le_tile.le_guts.mux_en "out" 11 9 780.994 U N
{ C25R10.le_tile.le_guts.u_inv_rc_0 "in" 11 9 780.994 U N
{ C25R10.le_tile.le_guts.u_inv_rc_0 "out" 11 9 780.996 U N
{ C25R10.le_tile.le_guts.lbuf "en" 11 9 780.996 U N
}
}
}
}
}
}
}
}
}
}
}
}
{ C26R12_xbar_tile.xbar_0.oxbar "xy [19]" 12 11 199.1 U N
{ C24R13_xbar_tile.xbar_0.ixbar1 "i0 [13]" 11 12 199.1 U N
{ C24R13_xbar_tile.xbar_0.ixbar1 "z1 [1]" 11 12 285.531 U N
{ C24R13_xbar_tile.xbar_0.rcmux0 "in0 [1]" 11 12 285.531 U N
{ C24R13_xbar_tile.xbar_0.rcmux0 "out" 11 12 612.588 U N
{ C25R13.le_tile.le_guts.mux_en "in6" 11 12 612.588 U N
{ C25R13.le_tile.le_guts.mux_en "out" 11 12 612.589 U N
{ C25R13.le_tile.le_guts.u_inv_rc_0 "in" 11 12 612.589 U N
{ C25R13.le_tile.le_guts.u_inv_rc_0 "out" 11 12 612.591 U N
{ C25R13.le_tile.le_guts.lbuf "en" 11 12 612.591 U N
}
}
}
}
}
}
}
}
}
}
{ C26R12_xbar_tile.xbar_0.oxbar "xy [16]" 12 11 199.1 U N
{ C26R13_xbar_tile.xbar_0.ixbar1 "i1 [13]" 12 12 199.1 U N
{ C26R13_xbar_tile.xbar_0.ixbar1 "z1 [1]" 12 12 283.935 U N
{ C26R13_xbar_tile.xbar_0.rcmux0 "in0 [1]" 12 12 283.935 U N
{ C26R13_xbar_tile.xbar_0.rcmux0 "out" 12 12 610.991 U N
{ C27R13.le_tile.le_guts.mux_en "in6" 12 12 610.991 U N
{ C27R13.le_tile.le_guts.mux_en "out" 12 12 610.992 U N
{ C27R13.le_tile.le_guts.u_inv_rc_0 "in" 12 12 610.992 U N
{ C27R13.le_tile.le_guts.u_inv_rc_0 "out" 12 12 610.994 U N
{ C27R13.le_tile.le_guts.lbuf "en" 12 12 610.994 U N
}
}
}
}
}
}
}
}
}
}
{ C26R12_xbar_tile.xbar_0.oxbar "xy [0]" 12 11 199.1 U N
{ C26R11_xbar_tile.xbar_0.ixbar1 "i2 [7]" 12 10 199.1 U N
{ C26R11_xbar_tile.xbar_0.ixbar1 "z1 [1]" 12 10 283.935 U N
{ C26R11_xbar_tile.xbar_0.rcmux0 "in0 [1]" 12 10 283.935 U N
{ C26R11_xbar_tile.xbar_0.rcmux0 "out" 12 10 610.991 U N
{ C27R11.le_tile.le_guts.mux_en "in6" 12 10 610.991 U N
{ C27R11.le_tile.le_guts.mux_en "out" 12 10 610.992 U N
{ C27R11.le_tile.le_guts.u_inv_rc_0 "in" 12 10 610.992 U N
{ C27R11.le_tile.le_guts.u_inv_rc_0 "out" 12 10 610.994 U N
{ C27R11.le_tile.le_guts.lbuf "en" 12 10 610.994 U N
}
}
}
}
}
}
}
}
}
}
}
{ C26R12_xbar_tile.xbar_0.ixbar1 "i2 [3]" 12 11 0 U N
{ C26R12_xbar_tile.xbar_0.ixbar1 "z4 [1]" 12 11 142.1 U N
{ C22R12_xbar_tile.xbar_0.ixbar1 "i3 [0]" 10 11 142.1 U N
{ C22R12_xbar_tile.xbar_0.ixbar1 "z1 [1]" 10 11 361.871 U N
{ C22R12_xbar_tile.xbar_0.rcmux0 "in0 [1]" 10 11 361.871 U N
{ C22R12_xbar_tile.xbar_0.rcmux0 "out" 10 11 688.927 U N
{ C23R12.le_tile.le_guts.mux_en "in6" 10 11 688.927 U N
{ C23R12.le_tile.le_guts.mux_en "out" 10 11 688.929 U N
{ C23R12.le_tile.le_guts.u_inv_rc_0 "in" 10 11 688.929 U N
{ C23R12.le_tile.le_guts.u_inv_rc_0 "out" 10 11 688.931 U N
{ C23R12.le_tile.le_guts.lbuf "en" 10 11 688.931 U N
}
}
}
}
}
}
}
}
}
}
{ C26R12_xbar_tile.xbar_0.ixbar1 "z2 [2]" 12 11 142.1 U N
{ C26R9_xbar_tile.xbar_0.ixbar1 "i1 [0]" 12 8 142.1 U N
{ C26R9_xbar_tile.xbar_0.ixbar1 "z1 [1]" 12 8 319.591 U N
{ C26R9_xbar_tile.xbar_0.rcmux0 "in0 [1]" 12 8 319.591 U N
{ C26R9_xbar_tile.xbar_0.rcmux0 "out" 12 8 646.647 U N
{ C27R9.le_tile.le_guts.mux_en "in6" 12 8 646.647 U N
{ C27R9.le_tile.le_guts.mux_en "out" 12 8 646.649 U N
{ C27R9.le_tile.le_guts.u_inv_rc_0 "in" 12 8 646.649 U N
{ C27R9.le_tile.le_guts.u_inv_rc_0 "out" 12 8 646.651 U N
{ C27R9.le_tile.le_guts.lbuf "en" 12 8 646.651 U N
}
}
}
}
}
}
}
}
}
}
{ C26R12_xbar_tile.xbar_0.ixbar1 "z2 [1]" 12 11 142.1 U N
{ C26R10_xbar_tile.xbar_0.ixbar1 "i2 [8]" 12 9 142.1 U N
{ C26R10_xbar_tile.xbar_0.ixbar1 "z1 [1]" 12 9 311.355 U N
{ C26R10_xbar_tile.xbar_0.rcmux0 "in0 [1]" 12 9 311.355 U N
{ C26R10_xbar_tile.xbar_0.rcmux0 "out" 12 9 638.411 U N
{ C27R10.le_tile.le_guts.mux_en "in6" 12 9 638.411 U N
{ C27R10.le_tile.le_guts.mux_en "out" 12 9 638.413 U N
{ C27R10.le_tile.le_guts.u_inv_rc_0 "in" 12 9 638.413 U N
{ C27R10.le_tile.le_guts.u_inv_rc_0 "out" 12 9 638.415 U N
{ C27R10.le_tile.le_guts.lbuf "en" 12 9 638.415 U N
}
}
}
}
}
}
}
}
}
}
{ C26R12_xbar_tile.xbar_0.ixbar1 "z1 [1]" 12 11 142.1 U N
{ C26R12_xbar_tile.xbar_0.rcmux0 "in0 [1]" 12 11 142.1 U N
{ C26R12_xbar_tile.xbar_0.rcmux0 "out" 12 11 469.156 U N
{ C27R12.le_tile.le_guts.mux_en "in6" 12 11 469.156 U N
{ C27R12.le_tile.le_guts.mux_en "out" 12 11 469.158 U N
{ C27R12.le_tile.le_guts.u_inv_rc_0 "in" 12 11 469.158 U N
{ C27R12.le_tile.le_guts.u_inv_rc_0 "out" 12 11 469.16 U N
{ C27R12.le_tile.le_guts.lbuf "en" 12 11 469.16 U N
}
}
}
}
}
}
}
}
{ C26R12_xbar_tile.xbar_0.ixbar1 "z0 [1]" 12 11 142.1 U N
{ C26R14_xbar_tile.xbar_0.ixbar1 "i2 [0]" 12 13 142.1 U N
{ C26R14_xbar_tile.xbar_0.ixbar1 "z7 [1]" 12 13 310.522 U N
{ C34R14_xbar_tile.xbar_0.ixbar1 "i0 [14]" 16 13 310.522 U N
{ C34R14_xbar_tile.xbar_0.ixbar1 "z5 [1]" 16 13 623.169 U N
{ C34R14_xbar_tile.xbar_0.rcmux0 "in1 [1]" 16 13 623.169 U N
{ C34R14_xbar_tile.xbar_0.rcmux0 "out" 16 13 950.512 U N
{ C35R14.le_tile.le_guts.mux_en "in6" 16 13 950.512 U N
{ C35R14.le_tile.le_guts.mux_en "out" 16 13 950.514 U N
{ C35R14.le_tile.le_guts.u_inv_rc_0 "in" 16 13 950.514 U N
{ C35R14.le_tile.le_guts.u_inv_rc_0 "out" 16 13 950.516 U N
{ C35R14.le_tile.le_guts.lbuf "en" 16 13 950.516 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0590|dx_net []
{ C25R11.le_tile.le_guts.lp0.lut0 "dx" 11 10 0 U N
{ C24R11_xbar_tile.xbar_0.oxbar "d [0]" 11 10 0 U N
{ C24R11_xbar_tile.xbar_0.oxbar "xy [14]" 11 10 144.2 U N
{ C24R11_xbar_tile.xbar_0.ixbar2 "i0 [7]" 11 10 144.2 U N
{ C24R11_xbar_tile.xbar_0.ixbar2 "z4 [0]" 11 10 225.495 U N
{ C25R11.le_tile.le_guts.lp2.mux_di0 "in1" 11 10 225.495 U N
{ C25R11.le_tile.le_guts.lp2.mux_di0 "out" 11 10 401.815 U N
{ C25R11.le_tile.le_guts.lp2.reg0 "di" 11 10 401.815 U N
}
}
}
}
}
}
}
}
rout ii0600|dx_net []
{ C27R12.le_tile.le_guts.lp1.lut41 "dx" 12 11 0 U N
{ C27R12.le_tile.le_guts.lp1.SC_mux_dx4_0 "in1" 12 11 0 U N
}
}
rout u_sdram_to_RGB_addr_cnt__reg[3].sclk_out []
{ C39R16.le_tile.le_guts.lbuf "sclk" 18 15 0 U N
{ C39R16.le_tile.le_guts.lp3.reg0 "sclk" 18 15 0 U N
}
{ C39R16.le_tile.le_guts.lp2.reg0 "sclk" 18 15 0 U N
}
{ C39R16.le_tile.le_guts.lp1.reg0 "sclk" 18 15 0 U N
}
{ C39R16.le_tile.le_guts.lp0.reg0 "sclk" 18 15 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].mclk_out []
{ C49R4.le_tile.le_guts.lbuf "mclk_b" 23 3 0 U N
{ C49R4.le_tile.le_guts.lp3.reg1 "mclk_b" 23 3 0 U N
}
{ C49R4.le_tile.le_guts.lp3.reg0 "mclk_b" 23 3 0 U N
}
{ C49R4.le_tile.le_guts.lp2.reg1 "mclk_b" 23 3 0 U N
}
{ C49R4.le_tile.le_guts.lp2.reg0 "mclk_b" 23 3 0 U N
}
{ C49R4.le_tile.le_guts.lp1.reg1 "mclk_b" 23 3 0 U N
}
{ C49R4.le_tile.le_guts.lp1.reg0 "mclk_b" 23 3 0 U N
}
{ C49R4.le_tile.le_guts.lp0.reg1 "mclk_b" 23 3 0 U N
}
{ C49R4.le_tile.le_guts.lp0.reg0 "mclk_b" 23 3 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [15]
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_15 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_db [15]" 14 12 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[0]_net []
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_q [0]" 14 13 0 U N
{ C31R13.emb_guts.mux_2_sfb_dy_0_ "in0" 14 13 0 U N
{ C31R13.emb_guts.mux_2_sfb_dy_0_ "out" 14 13 0.002 U N
{ C30R14_xbar_tile.xbar_0.oxbar "d [4]" 14 13 0.002 U N
{ C30R14_xbar_tile.xbar_0.oxbar "xy [21]" 14 13 142.912 U N
{ C28R14_xbar_tile.xbar_0.ixbar3 "i2 [13]" 13 13 142.912 U N
{ C28R14_xbar_tile.xbar_0.ixbar3 "z6 [1]" 13 13 229.327 U N
{ C28R18_xbar_tile.xbar_0.ixbar3 "i0 [14]" 13 17 229.327 U N
{ C28R18_xbar_tile.xbar_0.ixbar3 "z5 [0]" 13 17 457.128 U N
{ C28R18_xbar_tile.xbar_0.ixbar2 "i3 [12]" 13 17 457.128 U N
{ C28R18_xbar_tile.xbar_0.ixbar2 "z4 [0]" 13 17 674.488 U N
{ C29R18.le_tile.le_guts.lp2.mux_di0 "in1" 13 17 674.488 U N
{ C29R18.le_tile.le_guts.lp2.mux_di0 "out" 13 17 850.808 U N
{ C29R18.le_tile.le_guts.lp2.reg0 "di" 13 17 850.808 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0711|dx_net []
{ C33R14.le_tile.le_guts.lp0.lut0 "dx" 15 13 0 U N
{ C33R14.le_tile.le_guts.lp0.mux_di0 "in2" 15 13 0 U N
{ C33R14.le_tile.le_guts.lp0.mux_di0 "out" 15 13 60.2 U N
{ C33R14.le_tile.le_guts.lp0.reg0 "di" 15 13 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].mclk_out []
{ C25R10.le_tile.le_guts.lbuf "mclk_b" 11 9 0 U N
{ C25R10.le_tile.le_guts.lp1.reg0 "mclk_b" 11 9 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[9].sr_out []
{ C29R8.le_tile.le_guts.lbuf "a_sr" 13 7 0 U N
{ C29R8.le_tile.le_guts.lp3.reg0 "a_sr" 13 7 0 U N
}
{ C29R8.le_tile.le_guts.lp2.reg0 "a_sr" 13 7 0 U N
}
{ C29R8.le_tile.le_guts.lp1.reg0 "a_sr" 13 7 0 U N
}
{ C29R8.le_tile.le_guts.lp0.reg1 "a_sr" 13 7 0 U N
}
{ C29R8.le_tile.le_guts.lp0.reg0 "a_sr" 13 7 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net []
{ C35R11.le_tile.le_guts.lp0.reg0 "qx" 16 10 0 U N
{ C34R11_xbar_tile.xbar_0.oxbar "d [1]" 16 10 0 U N
{ C34R11_xbar_tile.xbar_0.oxbar "xy [4]" 16 10 179.42 U N
{ C32R11_xbar_tile.xbar_0.ixbar1 "i3 [12]" 15 10 179.42 U N
{ C32R11_xbar_tile.xbar_0.ixbar1 "z2 [2]" 15 10 261.15 U N
{ C32R10_xbar_tile.xbar_0.ixbar1 "i2 [9]" 15 9 261.15 U N
{ C32R10_xbar_tile.xbar_0.ixbar1 "z6 [3]" 15 9 430.572 U N
{ C33R10.le_tile.le_guts.lp1.muxf3_l40 "in0" 15 9 430.572 U N
{ C33R10.le_tile.le_guts.lp1.muxf3_l40 "out" 15 9 597.892 U N
{ C33R10.le_tile.le_guts.lp1.lut40 "f3" 15 9 597.892 U N
}
}
}
}
}
}
}
}
{ C34R11_xbar_tile.xbar_0.oxbar "xy [19]" 16 10 179.42 U N
{ C32R12_xbar_tile.xbar_0.ixbar1 "i0 [13]" 15 11 179.42 U N
{ C32R12_xbar_tile.xbar_0.ixbar1 "z1 [2]" 15 11 265.537 U N
{ C33R12.le_tile.le_guts.lp1.muxf3_l0 "in0" 15 11 265.537 U N
{ C33R12.le_tile.le_guts.lp1.muxf3_l0 "out" 15 11 429.857 U N
{ C33R12.le_tile.le_guts.lp1.lut0 "f3" 15 11 429.857 U N
}
}
}
}
}
}
}
{ C34R11_xbar_tile.xbar_0.ixbar0 "i3 [6]" 16 10 0 U N
{ C34R11_xbar_tile.xbar_0.ixbar0 "z7 [3]" 16 10 122.42 U N
{ C35R11.le_tile.le_guts.lp0.muxf3_l41 "in0" 16 10 122.42 U N
{ C35R11.le_tile.le_guts.lp0.muxf3_l41 "out" 16 10 290.74 U N
{ C35R11.le_tile.le_guts.lp0.lut41 "f3" 16 10 290.74 U N
}
}
}
}
{ C34R11_xbar_tile.xbar_0.ixbar0 "z5 [0]" 16 10 122.42 U N
{ C34R12_xbar_tile.xbar_0.ixbar0 "i2 [12]" 16 11 122.42 U N
{ C34R12_xbar_tile.xbar_0.ixbar0 "z3 [2]" 16 11 291.842 U N
{ C34R10_xbar_tile.xbar_0.ixbar0 "i1 [15]" 16 9 291.842 U N
{ C34R10_xbar_tile.xbar_0.ixbar0 "z6 [3]" 16 9 462.725 U N
{ C35R10.le_tile.le_guts.lp0.muxf3_l40 "in0" 16 9 462.725 U N
{ C35R10.le_tile.le_guts.lp0.muxf3_l40 "out" 16 9 630.045 U N
{ C35R10.le_tile.le_guts.lp0.lut40 "f3" 16 9 630.045 U N
}
}
}
}
}
{ C34R9_xbar_tile.xbar_0.ixbar0 "i2 [4]" 16 8 291.842 U N
{ C34R9_xbar_tile.xbar_0.ixbar0 "z2 [1]" 16 8 472.396 U N
{ C34R9_xbar_tile.xbar_0.ixbar3 "i3 [3]" 16 8 472.396 U N
{ C34R9_xbar_tile.xbar_0.ixbar3 "z5 [0]" 16 8 694.156 U N
{ C35R9.le_tile.le_guts.lp3.muxf3_l0 "in0" 16 8 694.156 U N
{ C35R9.le_tile.le_guts.lp3.muxf3_l0 "out" 16 8 858.476 U N
{ C35R9.le_tile.le_guts.lp3.lut0 "f3" 16 8 858.476 U N
}
}
}
}
{ C34R9_xbar_tile.xbar_0.ixbar3 "z1 [3]" 16 8 694.156 U N
{ C35R9.le_tile.le_guts.lp1.muxf1_l40 "in0" 16 8 694.156 U N
{ C35R9.le_tile.le_guts.lp1.muxf1_l40 "out" 16 8 889.156 U N
{ C35R9.le_tile.le_guts.lp1.lut40 "f1" 16 8 889.156 U N
}
}
}
}
}
}
}
}
}
}
{ C34R11_xbar_tile.xbar_0.ixbar0 "z4 [0]" 16 10 122.42 U N
{ C35R11.le_tile.le_guts.lp0.muxf3_l0 "in0" 16 10 122.42 U N
{ C35R11.le_tile.le_guts.lp0.muxf3_l0 "out" 16 10 286.74 U N
{ C35R11.le_tile.le_guts.lp0.lut0 "f3" 16 10 286.74 U N
}
}
}
}
{ C34R11_xbar_tile.xbar_0.ixbar0 "z3 [2]" 16 10 122.42 U N
{ C34R9_xbar_tile.xbar_0.ixbar0 "i1 [15]" 16 8 122.42 U N
{ C34R9_xbar_tile.xbar_0.ixbar0 "z4 [0]" 16 8 290.842 U N
{ C35R9.le_tile.le_guts.lp0.muxf3_l0 "in0" 16 8 290.842 U N
{ C35R9.le_tile.le_guts.lp0.muxf3_l0 "out" 16 8 455.162 U N
{ C35R9.le_tile.le_guts.lp0.lut0 "f3" 16 8 455.162 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[1]_net []
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_q [1]" 14 17 0 U N
{ C31R17.emb_guts.mux_2_dx_4_ "in0" 14 17 0 U N
{ C31R17.emb_guts.mux_2_dx_4_ "out" 14 17 0.002 U N
{ C30R18_xbar_tile.xbar_0.oxbar "d [2]" 14 17 0.002 U N
{ C30R18_xbar_tile.xbar_0.oxbar "xy [22]" 14 17 144.742 U N
{ C30R19_xbar_tile.xbar_0.ixbar2 "i1 [9]" 14 18 144.742 U N
{ C30R19_xbar_tile.xbar_0.ixbar2 "z6 [2]" 14 18 229.577 U N
{ C28R19_xbar_tile.xbar_0.ixbar2 "i3 [13]" 13 18 229.577 U N
{ C28R19_xbar_tile.xbar_0.ixbar2 "z4 [0]" 13 18 450.348 U N
{ C29R19.le_tile.le_guts.lp2.mux_di0 "in1" 13 18 450.348 U N
{ C29R19.le_tile.le_guts.lp2.mux_di0 "out" 13 18 626.668 U N
{ C29R19.le_tile.le_guts.lp2.reg0 "di" 13 18 626.668 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0547|dx_net []
{ C27R16.le_tile.le_guts.lp3.lut0 "dx" 12 15 0 U N
{ C26R16_xbar_tile.xbar_0.oxbar "d [15]" 12 15 0 U N
{ C26R16_xbar_tile.xbar_0.oxbar "xy [17]" 12 15 144.2 U N
{ C28R17_xbar_tile.xbar_0.ixbar0 "i3 [9]" 13 16 144.2 U N
{ C28R17_xbar_tile.xbar_0.ixbar0 "z6 [3]" 13 16 230.632 U N
{ C28R17_xbar_tile.xbar_0.ixbar1 "i2 [6]" 13 16 230.632 U N
{ C28R17_xbar_tile.xbar_0.ixbar1 "z6 [0]" 13 16 452.391 U N
{ C29R17.le_tile.le_guts.lp3.muxf2_l0 "in0" 13 16 452.391 U N
{ C29R17.le_tile.le_guts.lp3.muxf2_l0 "out" 13 16 614.391 U N
{ C29R17.le_tile.le_guts.lp3.lut0 "f2" 13 16 614.391 U N
}
}
}
}
{ C28R17_xbar_tile.xbar_0.ixbar1 "z5 [3]" 13 16 452.391 U N
{ C29R17.le_tile.le_guts.lp2.lut0 "f1" 13 16 585.391 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net []
{ C39R12.le_tile.le_guts.lp0.reg0 "qx" 18 11 0 U N
{ C38R12_xbar_tile.xbar_0.oxbar "d [1]" 18 11 0 U N
{ C38R12_xbar_tile.xbar_0.oxbar "xy [14]" 18 11 179.42 U N
{ C40R12_xbar_tile.xbar_0.ixbar2 "i0 [3]" 19 11 179.42 U N
{ C40R12_xbar_tile.xbar_0.ixbar2 "z5 [1]" 19 11 261.19 U N
{ C44R12_xbar_tile.xbar_0.ixbar2 "i0 [4]" 21 11 261.19 U N
{ C44R12_xbar_tile.xbar_0.ixbar2 "z6 [0]" 21 11 442.684 U N
{ C45R12.le_tile.le_guts.lp0.muxf2_l0 "in0" 21 11 442.684 U N
{ C45R12.le_tile.le_guts.lp0.muxf2_l0 "out" 21 11 604.684 U N
{ C45R12.le_tile.le_guts.lp0.lut0 "f2" 21 11 604.684 U N
}
}
}
}
}
}
}
}
{ C38R12_xbar_tile.xbar_0.oxbar "xy [11]" 18 11 179.42 U N
{ C38R11_xbar_tile.xbar_0.ixbar3 "i0 [7]" 18 10 179.42 U N
{ C38R11_xbar_tile.xbar_0.ixbar3 "z7 [2]" 18 10 264.984 U N
{ C42R11_xbar_tile.xbar_0.ixbar3 "i0 [15]" 20 10 264.984 U N
{ C42R11_xbar_tile.xbar_0.ixbar3 "z6 [0]" 20 10 445.753 U N
{ C43R11.le_tile.le_guts.lp1.muxf2_l0 "in0" 20 10 445.753 U N
{ C43R11.le_tile.le_guts.lp1.muxf2_l0 "out" 20 10 607.753 U N
{ C43R11.le_tile.le_guts.lp1.lut0 "f2" 20 10 607.753 U N
}
}
}
}
}
}
}
}
{ C38R12_xbar_tile.xbar_0.oxbar "xy [0]" 18 11 179.42 U N
{ C38R11_xbar_tile.xbar_0.ixbar1 "i2 [7]" 18 10 179.42 U N
{ C38R11_xbar_tile.xbar_0.ixbar1 "z5 [3]" 18 10 264.255 U N
{ C39R11.le_tile.le_guts.lp2.lut0 "f1" 18 10 397.255 U N
}
}
}
}
}
{ C38R12_xbar_tile.xbar_0.ixbar0 "i3 [6]" 18 11 0 U N
{ C38R12_xbar_tile.xbar_0.ixbar0 "z7 [0]" 18 11 122.42 U N
{ C39R12.le_tile.le_guts.lp0.lut0 "f0" 18 11 255.42 U N
}
}
{ C38R12_xbar_tile.xbar_0.ixbar0 "z5 [0]" 18 11 122.42 U N
{ C38R15_xbar_tile.xbar_0.ixbar0 "i2 [13]" 18 14 122.42 U N
{ C38R15_xbar_tile.xbar_0.ixbar0 "z0 [0]" 18 14 299.911 U N
{ C38R23_xbar_tile.xbar_0.ixbar0 "i1 [10]" 18 22 299.911 U N
{ C38R23_xbar_tile.xbar_0.ixbar0 "z0 [0]" 18 22 533.126 U N
{ C38R31_xbar_tile.xbar_0.ixbar0 "i1 [10]" 18 30 533.126 U N
{ C38R31_xbar_tile.xbar_0.ixbar0 "z5 [2]" 18 30 766.341 U N
{ C52R31.xbar_tile.xbar_0.ixbar0 "i3 [5]" 25 30 766.341 U N
{ C52R31.xbar_tile.xbar_0.ixbar0 "z6 [3]" 25 30 1090.32 U N
{ C52R31.xbar_tile.xbar_0.ixbar1 "i2 [6]" 25 30 1090.32 U N
{ C52R31.xbar_tile.xbar_0.ixbar1 "z0 [1]" 25 30 1307.68 U N
{ C52R34.xbar_tile.xbar_0.ixbar1 "i1 [11]" 25 33 1307.68 U N
{ C52R34.xbar_tile.xbar_0.ixbar1 "z1 [3]" 25 33 1484.93 U N
{ C53R4.M7S_SOC "fp0_m_ahb_addr [17]" 25 33 1617.93 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C38R12_xbar_tile.xbar_0.ixbar0 "z2 [2]" 18 11 122.42 U N
{ C38R10_xbar_tile.xbar_0.ixbar0 "i2 [11]" 18 9 122.42 U N
{ C38R10_xbar_tile.xbar_0.ixbar0 "z6 [3]" 18 9 291.675 U N
{ C39R10.le_tile.le_guts.lp0.muxf3_l40 "in0" 18 9 291.675 U N
{ C39R10.le_tile.le_guts.lp0.muxf3_l40 "out" 18 9 458.995 U N
{ C39R10.le_tile.le_guts.lp0.lut40 "f3" 18 9 458.995 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|qx_net []
{ C37R10.le_tile.le_guts.lp2.reg0 "qx" 17 9 0 U N
{ C36R10_xbar_tile.xbar_0.oxbar "d [11]" 17 9 0 U N
{ C36R10_xbar_tile.xbar_0.oxbar "xy [22]" 17 9 165.28 U N
{ C36R11_xbar_tile.xbar_0.ixbar2 "i1 [9]" 17 10 165.28 U N
{ C36R11_xbar_tile.xbar_0.ixbar2 "z1 [0]" 17 10 250.115 U N
{ C36R15_xbar_tile.xbar_0.ixbar2 "i1 [5]" 17 14 250.115 U N
{ C36R15_xbar_tile.xbar_0.ixbar2 "z2 [0]" 17 14 477.916 U N
{ C37R15.le_tile.le_guts.lp0.muxf3_l40 "in1" 17 14 477.916 U N
{ C37R15.le_tile.le_guts.lp0.muxf3_l40 "out" 17 14 638.916 U N
{ C37R15.le_tile.le_guts.lp0.lut40 "f3" 17 14 638.916 U N
}
}
}
}
}
}
}
}
{ C36R10_xbar_tile.xbar_0.oxbar "xy [12]" 17 9 165.28 U N
{ C36R10_xbar_tile.xbar_0.ixbar2 "i3 [9]" 17 9 165.28 U N
{ C36R10_xbar_tile.xbar_0.ixbar2 "z1 [2]" 17 9 246.675 U N
{ C37R10.le_tile.le_guts.lp2.muxf3_l0 "in0" 17 9 246.675 U N
{ C37R10.le_tile.le_guts.lp2.muxf3_l0 "out" 17 9 410.995 U N
{ C37R10.le_tile.le_guts.lp2.lut0 "f3" 17 9 410.995 U N
}
}
}
}
}
}
}
{ C36R10_xbar_tile.xbar_0.ixbar2 "i1 [2]" 17 9 0 U N
{ C36R10_xbar_tile.xbar_0.ixbar2 "z6 [2]" 17 9 108.28 U N
{ C32R10_xbar_tile.xbar_0.ixbar2 "i3 [11]" 15 9 108.28 U N
{ C32R10_xbar_tile.xbar_0.ixbar2 "z1 [1]" 15 9 289.774 U N
{ C32R11_xbar_tile.xbar_0.ixbar2 "i1 [6]" 15 10 289.774 U N
{ C32R11_xbar_tile.xbar_0.ixbar2 "z4 [3]" 15 10 459.196 U N
{ C33R11.le_tile.le_guts.lp1.muxf2_l40 "in0" 15 10 459.196 U N
{ C33R11.le_tile.le_guts.lp1.muxf2_l40 "out" 15 10 623.196 U N
{ C33R11.le_tile.le_guts.lp1.lut40 "f2" 15 10 623.196 U N
}
}
}
}
}
}
}
}
{ C36R10_xbar_tile.xbar_0.ixbar2 "z0 [0]" 17 9 108.28 U N
{ C36R18_xbar_tile.xbar_0.ixbar2 "i1 [10]" 17 17 108.28 U N
{ C36R18_xbar_tile.xbar_0.ixbar2 "z0 [0]" 17 17 341.495 U N
{ C36R26_xbar_tile.xbar_0.ixbar2 "i1 [10]" 17 25 341.495 U N
{ C36R26_xbar_tile.xbar_0.ixbar2 "z0 [0]" 17 25 574.71 U N
{ C36R34_xbar_tile.xbar_0.ixbar2 "i1 [10]" 17 33 574.71 U N
{ C36R34_xbar_tile.xbar_0.ixbar2 "z5 [2]" 17 33 807.925 U N
{ C52R34.xbar_tile.xbar_0.ixbar2 "i0 [1]" 25 33 807.925 U N
{ C52R34.xbar_tile.xbar_0.ixbar2 "z1 [1]" 25 33 1131.9 U N
{ C52R35.xbar_tile.xbar_0.ixbar2 "i1 [6]" 25 34 1131.9 U N
{ C52R35.xbar_tile.xbar_0.ixbar2 "z5 [3]" 25 34 1301.32 U N
{ C53R4.M7S_SOC "fp0_m_ahb_addr [26]" 25 34 1434.32 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [16]
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_16 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_db [16]" 14 12 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[2]_net []
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_q [2]" 14 14 0 U N
{ C31R13.emb_guts.mux_3_qx_4_ "in0" 14 14 0 U N
{ C31R13.emb_guts.mux_3_qx_4_ "out" 14 14 0.002 U N
{ C30R15_xbar_tile.xbar_0.oxbar "d [3]" 14 14 0.002 U N
{ C30R15_xbar_tile.xbar_0.oxbar "xy [17]" 14 14 144.072 U N
{ C32R16_xbar_tile.xbar_0.ixbar0 "i3 [9]" 15 15 144.072 U N
{ C32R16_xbar_tile.xbar_0.ixbar0 "z1 [0]" 15 15 230.504 U N
{ C32R20_xbar_tile.xbar_0.ixbar0 "i1 [5]" 15 19 230.504 U N
{ C32R20_xbar_tile.xbar_0.ixbar0 "z1 [2]" 15 19 458.305 U N
{ C33R20.le_tile.le_guts.lp0.mux_di0 "in1" 15 19 458.305 U N
{ C33R20.le_tile.le_guts.lp0.mux_di0 "out" 15 19 634.625 U N
{ C33R20.le_tile.le_guts.lp0.reg0 "di" 15 19 634.625 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0658|dx_net []
{ C37R10.le_tile.le_guts.lp2.lut0 "dx" 17 9 0 U N
{ C37R10.le_tile.le_guts.lp2.mux_di0 "in2" 17 9 0 U N
{ C37R10.le_tile.le_guts.lp2.mux_di0 "out" 17 9 60.2 U N
{ C37R10.le_tile.le_guts.lp2.reg0 "di" 17 9 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[2]|qx_net []
{ C27R15.le_tile.le_guts.lp0.reg1 "qx" 12 14 0 U N
{ C26R15_xbar_tile.xbar_0.ixbar0 "i3 [7]" 12 14 0 U N
{ C26R15_xbar_tile.xbar_0.ixbar0 "z7 [3]" 12 14 87.07 U N
{ C27R15.le_tile.le_guts.lp0.muxf3_l41 "in0" 12 14 87.07 U N
{ C27R15.le_tile.le_guts.lp0.muxf3_l41 "out" 12 14 255.39 U N
{ C27R15.le_tile.le_guts.lp0.lut41 "f3" 12 14 255.39 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net []
{ C29R16.le_tile.le_guts.lp1.reg0 "qx" 13 15 0 U N
{ C28R16_xbar_tile.xbar_0.oxbar "d [6]" 13 15 0 U N
{ C28R16_xbar_tile.xbar_0.oxbar "xy [3]" 13 15 172.35 U N
{ C30R15_xbar_tile.xbar_0.ixbar2 "i3 [2]" 14 14 172.35 U N
{ C30R15_xbar_tile.xbar_0.ixbar2 "z1 [2]" 14 14 258.781 U N
{ C30R15_xbar_tile.xbar_0.ixbar1 "i0 [7]" 14 14 258.781 U N
{ C30R15_xbar_tile.xbar_0.ixbar1 "z5 [0]" 14 14 476.141 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_aa [6]" 14 14 609.141 U N
}
}
}
}
}
}
}
{ C28R16_xbar_tile.xbar_0.ixbar1 "i2 [12]" 13 15 0 U N
{ C28R16_xbar_tile.xbar_0.ixbar1 "z7 [2]" 13 15 115.35 U N
{ C32R16_xbar_tile.xbar_0.ixbar1 "i0 [15]" 15 15 115.35 U N
{ C32R16_xbar_tile.xbar_0.ixbar1 "z0 [2]" 15 15 335.121 U N
{ C30R16_xbar_tile.xbar_0.ixbar1 "i3 [7]" 14 15 335.121 U N
{ C30R16_xbar_tile.xbar_0.ixbar1 "z5 [0]" 14 15 504.67 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_aa [6]" 14 15 637.67 U N
}
}
}
}
}
}
{ C28R16_xbar_tile.xbar_0.ixbar1 "z7 [0]" 13 15 115.35 U N
{ C29R16.le_tile.le_guts.lp1.lut0 "f0" 13 15 248.35 U N
}
}
{ C28R16_xbar_tile.xbar_0.ixbar1 "z3 [2]" 13 15 115.35 U N
{ C28R14_xbar_tile.xbar_0.ixbar1 "i1 [15]" 13 13 115.35 U N
{ C28R14_xbar_tile.xbar_0.ixbar1 "z4 [0]" 13 13 283.772 U N
{ C28R14_xbar_tile.xbar_0.oxbar "d [22]" 13 13 283.772 U N
{ C28R14_xbar_tile.xbar_0.oxbar "xy [18]" 13 13 562.262 U N
{ C30R14_xbar_tile.xbar_0.ixbar1 "i0 [3]" 14 13 562.262 U N
{ C30R14_xbar_tile.xbar_0.ixbar1 "z5 [0]" 14 13 644.177 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_aa [6]" 14 13 777.177 U N
}
}
}
}
}
}
}
}
{ C28R16_xbar_tile.xbar_0.ixbar1 "z2 [3]" 13 15 115.35 U N
{ C28R12_xbar_tile.xbar_0.ixbar1 "i2 [10]" 13 11 115.35 U N
{ C28R12_xbar_tile.xbar_0.ixbar1 "z4 [0]" 13 11 343.609 U N
{ C28R12_xbar_tile.xbar_0.oxbar "d [22]" 13 11 343.609 U N
{ C28R12_xbar_tile.xbar_0.oxbar "xy [23]" 13 11 622.099 U N
{ C30R13_xbar_tile.xbar_0.ixbar1 "i0 [9]" 14 12 622.099 U N
{ C30R13_xbar_tile.xbar_0.ixbar1 "z5 [0]" 14 12 708.53 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_aa [6]" 14 12 841.53 U N
}
}
}
}
}
}
}
}
{ C28R16_xbar_tile.xbar_0.ixbar1 "z0 [2]" 13 15 115.35 U N
{ C26R16_xbar_tile.xbar_0.ixbar1 "i3 [7]" 12 15 115.35 U N
{ C26R16_xbar_tile.xbar_0.ixbar1 "z5 [3]" 12 15 336.121 U N
{ C27R16.le_tile.le_guts.lp2.lut0 "f1" 12 15 469.121 U N
}
}
}
}
{ C28R16_xbar_tile.xbar_0.ixbar1 "z0 [0]" 13 15 115.35 U N
{ C28R20_xbar_tile.xbar_0.ixbar1 "i2 [1]" 13 19 115.35 U N
{ C28R20_xbar_tile.xbar_0.ixbar1 "z4 [0]" 13 19 343.152 U N
{ C28R20_xbar_tile.xbar_0.oxbar "d [22]" 13 19 343.152 U N
{ C28R20_xbar_tile.xbar_0.oxbar "xy [18]" 13 19 621.642 U N
{ C30R20_xbar_tile.xbar_0.ixbar1 "i0 [3]" 14 19 621.642 U N
{ C30R20_xbar_tile.xbar_0.ixbar1 "z5 [0]" 14 19 705.542 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_aa [6]" 14 19 838.542 U N
}
}
{ C30R20_xbar_tile.xbar_0.ixbar1 "z2 [1]" 14 19 705.542 U N
{ C30R19_xbar_tile.xbar_0.ixbar1 "i1 [3]" 14 18 705.542 U N
{ C30R19_xbar_tile.xbar_0.ixbar1 "z5 [0]" 14 18 879.927 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_aa [6]" 14 18 1012.93 U N
}
}
}
{ C30R18_xbar_tile.xbar_0.ixbar1 "i2 [8]" 14 17 705.542 U N
{ C30R18_xbar_tile.xbar_0.ixbar1 "z5 [0]" 14 17 881.438 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_aa [6]" 14 17 1014.44 U N
}
}
}
{ C30R17_xbar_tile.xbar_0.ixbar1 "i1 [2]" 14 16 705.542 U N
{ C30R17_xbar_tile.xbar_0.ixbar1 "z5 [0]" 14 16 890.148 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_aa [6]" 14 16 1023.15 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout sbid1_0_0_dx2_out []
{ C35R13.le_tile.le_guts.lp2.lut40 "dx" 16 12 0 U N
{ C35R13.le_tile.le_guts.carry_skip_out "p2b" 16 12 0 U N
}
}
rout u_colorgen_h_cnt__reg[7]|qx_net []
{ C17R16.le_tile.le_guts.lp3.reg0 "qx" 7 15 0 U N
{ C16R16_xbar_tile.xbar_0.oxbar "d [16]" 7 15 0 U N
{ C16R16_xbar_tile.xbar_0.oxbar "xy [8]" 7 15 165.28 U N
{ C16R17_xbar_tile.xbar_0.ixbar0 "i1 [9]" 7 16 165.28 U N
{ C16R17_xbar_tile.xbar_0.ixbar0 "z4 [0]" 7 16 250.115 U N
{ C17R17.le_tile.le_guts.lp0.muxf3_l0 "in0" 7 16 250.115 U N
{ C17R17.le_tile.le_guts.lp0.muxf3_l0 "out" 7 16 414.435 U N
{ C17R17.le_tile.le_guts.lp0.lut0 "f3" 7 16 414.435 U N
}
}
}
}
}
}
{ C16R16_xbar_tile.xbar_0.oxbar "xy [2]" 7 15 165.28 U N
{ C16R16_xbar_tile.xbar_0.ixbar0 "i0 [7]" 7 15 165.28 U N
{ C16R16_xbar_tile.xbar_0.ixbar0 "z1 [3]" 7 15 246.675 U N
{ C17R16.le_tile.le_guts.lp2.muxf1_l40 "in0" 7 15 246.675 U N
{ C17R16.le_tile.le_guts.lp2.muxf1_l40 "out" 7 15 441.675 U N
{ C17R16.le_tile.le_guts.lp2.lut40 "f1" 7 15 441.675 U N
}
}
}
}
}
}
{ C16R16_xbar_tile.xbar_0.oxbar "xy [0]" 7 15 165.28 U N
{ C16R16_xbar_tile.xbar_0.ixbar0 "i1 [13]" 7 15 165.28 U N
{ C16R16_xbar_tile.xbar_0.ixbar0 "z7 [0]" 7 15 249.701 U N
{ C17R16.le_tile.le_guts.lp0.lut0 "f0" 7 15 382.701 U N
}
}
}
}
}
{ C16R16_xbar_tile.xbar_0.ixbar3 "i0 [8]" 7 15 0 U N
{ C16R16_xbar_tile.xbar_0.ixbar3 "z6 [0]" 7 15 108.28 U N
{ C17R16.le_tile.le_guts.lp1.muxf2_l0 "in0" 7 15 108.28 U N
{ C17R16.le_tile.le_guts.lp1.muxf2_l0 "out" 7 15 270.28 U N
{ C17R16.le_tile.le_guts.lp1.lut0 "f2" 7 15 270.28 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[14]|qx_net []
{ C37R14.le_tile.le_guts.lp0.reg1 "qx" 17 13 0 U N
{ C36R14_xbar_tile.xbar_0.oxbar "d [3]" 17 13 0 U N
{ C36R14_xbar_tile.xbar_0.oxbar "xy [8]" 17 13 144.07 U N
{ C36R15_xbar_tile.xbar_0.ixbar0 "i1 [9]" 17 14 144.07 U N
{ C36R15_xbar_tile.xbar_0.ixbar0 "z4 [0]" 17 14 228.905 U N
{ C36R15_xbar_tile.xbar_0.ixbar3 "i1 [7]" 17 14 228.905 U N
{ C36R15_xbar_tile.xbar_0.ixbar3 "z1 [3]" 17 14 446.265 U N
{ C37R15.le_tile.le_guts.lp1.muxf1_l40 "in0" 17 14 446.265 U N
{ C37R15.le_tile.le_guts.lp1.muxf1_l40 "out" 17 14 641.265 U N
{ C37R15.le_tile.le_guts.lp1.lut40 "f1" 17 14 641.265 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]|qx_net []
{ C33R13.le_tile.le_guts.lp0.reg1 "qx" 15 12 0 U N
{ C32R13_xbar_tile.xbar_0.ixbar0 "i3 [7]" 15 12 0 U N
{ C32R13_xbar_tile.xbar_0.ixbar0 "z3 [1]" 15 12 87.07 U N
{ C38R13_xbar_tile.xbar_0.ixbar0 "i0 [9]" 18 12 87.07 U N
{ C38R13_xbar_tile.xbar_0.ixbar0 "z2 [3]" 18 12 261.116 U N
{ C38R9_xbar_tile.xbar_0.ixbar0 "i2 [10]" 18 8 261.116 U N
{ C38R9_xbar_tile.xbar_0.ixbar0 "z7 [3]" 18 8 489.375 U N
{ C38R9_xbar_tile.xbar_0.ixbar2 "i1 [12]" 18 8 489.375 U N
{ C38R9_xbar_tile.xbar_0.ixbar2 "z1 [2]" 18 8 706.735 U N
{ C39R9.le_tile.le_guts.lp2.muxf3_l0 "in0" 18 8 706.735 U N
{ C39R9.le_tile.le_guts.lp2.muxf3_l0 "out" 18 8 871.055 U N
{ C39R9.le_tile.le_guts.lp2.lut0 "f3" 18 8 871.055 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout C39R14_mux0_ble1_out_0 []
{ C39R14.le_tile.le_guts.lp1.SC_mux_dx4_0 "out" 18 13 0 U N
{ C38R14_xbar_tile.xbar_0.ixbar1 "i0 [12]" 18 13 0 U N
{ C38R14_xbar_tile.xbar_0.ixbar1 "z1 [2]" 18 13 87.2 U N
{ C39R14.le_tile.le_guts.lp1.muxf3_l0 "in0" 18 13 87.2 U N
{ C39R14.le_tile.le_guts.lp1.muxf3_l0 "out" 18 13 251.52 U N
{ C39R14.le_tile.le_guts.lp1.lut0 "f3" 18 13 251.52 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[3]_net []
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_q [3]" 14 16 0 U N
{ C31R17.emb_guts.mux_1_dx_0_ "in0" 14 16 0 U N
{ C31R17.emb_guts.mux_1_dx_0_ "out" 14 16 0.002 U N
{ C30R17_xbar_tile.xbar_0.oxbar "d [0]" 14 16 0.002 U N
{ C30R17_xbar_tile.xbar_0.oxbar "xy [15]" 14 16 144.202 U N
{ C32R18_xbar_tile.xbar_0.ixbar0 "i1 [2]" 15 17 144.202 U N
{ C32R18_xbar_tile.xbar_0.ixbar0 "z2 [1]" 15 17 230.633 U N
{ C33R18.le_tile.le_guts.lp0.mux_di4 "in1" 15 17 230.633 U N
{ C33R18.le_tile.le_guts.lp0.mux_di4 "out" 15 17 427.953 U N
{ C33R18.le_tile.le_guts.lp0.reg1 "di" 15 17 427.953 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [17]
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_17 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_db [17]" 14 12 0 U N
}
}
rout ii0495|dx_net []
{ C15R16.le_tile.le_guts.lp1.lut0 "dx" 6 15 0 U N
{ C14R16_xbar_tile.xbar_0.ixbar1 "i2 [3]" 6 15 0 U N
{ C14R16_xbar_tile.xbar_0.ixbar1 "z7 [1]" 6 15 87.2 U N
{ C22R16_xbar_tile.xbar_0.ixbar1 "i0 [14]" 10 15 87.2 U N
{ C22R16_xbar_tile.xbar_0.ixbar1 "z5 [1]" 10 15 399.848 U N
{ C24R16_xbar_tile.xbar_0.ixbar1 "i0 [2]" 11 15 399.848 U N
{ C24R16_xbar_tile.xbar_0.ixbar1 "z3 [1]" 11 15 569.397 U N
{ C25R16.le_tile.le_guts.lp1.mux_di0 "in1" 11 15 569.397 U N
{ C25R16.le_tile.le_guts.lp1.mux_di0 "out" 11 15 745.717 U N
{ C25R16.le_tile.le_guts.lp1.reg0 "di" 11 15 745.717 U N
}
}
}
}
}
}
}
}
}
}
rout ii0505|dx_net []
{ C37R16.le_tile.le_guts.lp0.lut41 "dx" 17 15 0 U N
{ C37R16.le_tile.le_guts.lp0.SC_mux_dx4_0 "in1" 17 15 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].mclk_out []
{ C37R7.le_tile.le_guts.lbuf "mclk_b" 17 6 0 U N
{ C37R7.le_tile.le_guts.lp2.reg0 "mclk_b" 17 6 0 U N
}
{ C37R7.le_tile.le_guts.lp1.reg0 "mclk_b" 17 6 0 U N
}
{ C37R7.le_tile.le_guts.lp0.reg0 "mclk_b" 17 6 0 U N
}
}
rout u_sdram_to_RGB_addr_cnt__reg[0]|qx_net []
{ C39R16.le_tile.le_guts.lp1.reg0 "qx" 18 15 0 U N
{ C38R16_xbar_tile.xbar_0.oxbar "d [6]" 18 15 0 U N
{ C38R16_xbar_tile.xbar_0.oxbar "xy [6]" 18 15 172.35 U N
{ C38R15_xbar_tile.xbar_0.ixbar2 "i2 [3]" 18 14 172.35 U N
{ C38R15_xbar_tile.xbar_0.ixbar2 "z4 [0]" 18 14 257.185 U N
{ C39R15.le_tile.le_guts.lp2.mux_di0 "in1" 18 14 257.185 U N
{ C39R15.le_tile.le_guts.lp2.mux_di0 "out" 18 14 433.505 U N
{ C39R15.le_tile.le_guts.lp2.reg0 "di" 18 14 433.505 U N
}
}
}
}
}
}
{ C38R16_xbar_tile.xbar_0.oxbar "xy [14]" 18 15 172.35 U N
{ C38R16_xbar_tile.xbar_0.ixbar2 "i0 [7]" 18 15 172.35 U N
{ C38R16_xbar_tile.xbar_0.ixbar2 "z6 [0]" 18 15 253.745 U N
{ C39R16.le_tile.le_guts.lp0.muxf2_l0 "in0" 18 15 253.745 U N
{ C39R16.le_tile.le_guts.lp0.muxf2_l0 "out" 18 15 415.745 U N
{ C39R16.le_tile.le_guts.lp0.lut0 "f2" 18 15 415.745 U N
}
}
}
}
}
}
}
{ C38R16_xbar_tile.xbar_0.ixbar1 "i2 [12]" 18 15 0 U N
{ C38R16_xbar_tile.xbar_0.ixbar1 "z7 [0]" 18 15 115.35 U N
{ C39R16.le_tile.le_guts.lp1.lut0 "f0" 18 15 248.35 U N
}
}
{ C38R16_xbar_tile.xbar_0.ixbar1 "z5 [3]" 18 15 115.35 U N
{ C39R16.le_tile.le_guts.lp2.lut0 "f1" 18 15 248.35 U N
}
}
{ C38R16_xbar_tile.xbar_0.ixbar1 "z5 [0]" 18 15 115.35 U N
{ C39R16.le_tile.le_guts.lp1.lut41 "f0" 18 15 248.35 U N
}
}
{ C38R16_xbar_tile.xbar_0.ixbar1 "z2 [0]" 18 15 115.35 U N
{ C39R16.le_tile.le_guts.lp0.lut41 "f1" 18 15 248.35 U N
}
}
}
}
rout ii0616|dx_net []
{ C37R13.le_tile.le_guts.lp2.lut40 "dx" 17 12 0 U N
{ C37R13.le_tile.le_guts.lp2.SC_mux_dx4_0 "in0" 17 12 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sr_out []
{ C37R11.le_tile.le_guts.lbuf "a_sr" 17 10 0 U N
{ C37R11.le_tile.le_guts.lp2.reg0 "a_sr" 17 10 0 U N
}
{ C37R11.le_tile.le_guts.lp0.reg0 "a_sr" 17 10 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].sh0 []
{ C27R12.le_tile.le_guts.lbuf "sh [0]" 12 11 0 U N
{ C27R12.le_tile.le_guts.lp1.reg0 "shift" 12 11 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[0]_net []
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_q [0]" 14 16 0 U N
{ C31R17.emb_guts.mux_1_sfb_dy_0_ "in0" 14 16 0 U N
{ C31R17.emb_guts.mux_1_sfb_dy_0_ "out" 14 16 0.002 U N
{ C30R17_xbar_tile.xbar_0.ixbar0 "i3 [2]" 14 16 0.002 U N
{ C30R17_xbar_tile.xbar_0.ixbar0 "z1 [0]" 14 16 85.912 U N
{ C30R21_xbar_tile.xbar_0.ixbar0 "i1 [5]" 14 20 85.912 U N
{ C30R21_xbar_tile.xbar_0.ixbar0 "z7 [2]" 14 20 313.714 U N
{ C34R21_xbar_tile.xbar_0.ixbar0 "i0 [15]" 16 20 313.714 U N
{ C34R21_xbar_tile.xbar_0.ixbar0 "z1 [2]" 16 20 533.485 U N
{ C35R21.le_tile.le_guts.lp0.mux_di0 "in1" 16 20 533.485 U N
{ C35R21.le_tile.le_guts.lp0.mux_di0 "out" 16 20 709.805 U N
{ C35R21.le_tile.le_guts.lp0.reg0 "di" 16 20 709.805 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[9]|qx_net []
{ C33R20.le_tile.le_guts.lp0.reg0 "qx" 15 19 0 U N
{ C32R20_xbar_tile.xbar_0.ixbar0 "i3 [6]" 15 19 0 U N
{ C32R20_xbar_tile.xbar_0.ixbar0 "z7 [0]" 15 19 87.07 U N
{ C33R20.le_tile.le_guts.lp0.lut0 "f0" 15 19 220.07 U N
}
}
}
}
rout rstn_final__reg|qx_net []
{ C39R18.le_tile.le_guts.lp0.reg0 "qx" 18 17 0 U N
{ C38R18_xbar_tile.xbar_0.oxbar "d [1]" 18 17 0 U N
{ C38R18_xbar_tile.xbar_0.oxbar "xy [9]" 18 17 264.26 U N
{ C36R17_xbar_tile.xbar_0.ixbar3 "i1 [12]" 17 16 264.26 U N
{ C36R17_xbar_tile.xbar_0.ixbar3 "z3 [3]" 17 16 350.445 U N
{ C36R9_xbar_tile.xbar_0.ixbar3 "i2 [5]" 17 8 350.445 U N
{ C36R9_xbar_tile.xbar_0.ixbar3 "z3 [2]" 17 8 589.101 U N
{ C36R9_xbar_tile.xbar_0.rcmux1 "in3 [1]" 17 8 589.101 U N
{ C36R9_xbar_tile.xbar_0.rcmux1 "out" 17 8 921.256 U N
{ C37R9.le_tile.le_guts.mux_sr "in6" 17 8 921.256 U N
{ C37R9.le_tile.le_guts.mux_sr "out" 17 8 921.258 U N
{ C37R9.le_tile.le_guts.u_inv_rc_1 "in" 17 8 921.258 U N
{ C37R9.le_tile.le_guts.u_inv_rc_1 "out" 17 8 921.26 U N
{ C37R9.le_tile.le_guts.lbuf "sr" 17 8 921.26 U N
}
}
}
}
}
}
}
{ C36R7_xbar_tile.xbar_0.ixbar3 "i1 [15]" 17 6 589.101 U N
{ C36R7_xbar_tile.xbar_0.ixbar3 "z3 [2]" 17 6 759.985 U N
{ C36R7_xbar_tile.xbar_0.rcmux1 "in3 [1]" 17 6 759.985 U N
{ C36R7_xbar_tile.xbar_0.rcmux1 "out" 17 6 1089.04 U N
{ C37R7.le_tile.le_guts.mux_sr "in6" 17 6 1089.04 U N
{ C37R7.le_tile.le_guts.mux_sr "out" 17 6 1089.04 U N
{ C37R7.le_tile.le_guts.u_inv_rc_1 "in" 17 6 1089.04 U N
{ C37R7.le_tile.le_guts.u_inv_rc_1 "out" 17 6 1089.04 U N
{ C37R7.le_tile.le_guts.lbuf "sr" 17 6 1089.04 U N
}
}
}
}
}
}
}
}
}
}
}
{ C36R13_xbar_tile.xbar_0.ixbar3 "i1 [14]" 17 12 350.445 U N
{ C36R13_xbar_tile.xbar_0.ixbar3 "z3 [2]" 17 12 583.173 U N
{ C36R10_xbar_tile.xbar_0.ixbar3 "i2 [4]" 17 9 583.173 U N
{ C36R10_xbar_tile.xbar_0.ixbar3 "z3 [2]" 17 9 763.727 U N
{ C36R10_xbar_tile.xbar_0.rcmux1 "in3 [1]" 17 9 763.727 U N
{ C36R10_xbar_tile.xbar_0.rcmux1 "out" 17 9 1092.78 U N
{ C37R10.le_tile.le_guts.mux_sr "in6" 17 9 1092.78 U N
{ C37R10.le_tile.le_guts.mux_sr "out" 17 9 1092.78 U N
{ C37R10.le_tile.le_guts.u_inv_rc_1 "in" 17 9 1092.78 U N
{ C37R10.le_tile.le_guts.u_inv_rc_1 "out" 17 9 1092.79 U N
{ C37R10.le_tile.le_guts.lbuf "sr" 17 9 1092.79 U N
}
}
}
}
}
}
}
}
}
{ C36R13_xbar_tile.xbar_0.rcmux1 "in3 [1]" 17 12 583.173 U N
{ C36R13_xbar_tile.xbar_0.rcmux1 "out" 17 12 915.328 U N
{ C37R13.le_tile.le_guts.mux_sr "in6" 17 12 915.328 U N
{ C37R13.le_tile.le_guts.mux_sr "out" 17 12 915.33 U N
{ C37R13.le_tile.le_guts.u_inv_rc_1 "in" 17 12 915.33 U N
{ C37R13.le_tile.le_guts.u_inv_rc_1 "out" 17 12 915.332 U N
{ C37R13.le_tile.le_guts.lbuf "sr" 17 12 915.332 U N
}
}
}
}
}
}
}
}
}
}
}
}
{ C38R18_xbar_tile.xbar_0.oxbar "xy [8]" 18 17 264.26 U N
{ C38R19_xbar_tile.xbar_0.ixbar0 "i1 [9]" 18 18 264.26 U N
{ C38R19_xbar_tile.xbar_0.ixbar0 "z2 [3]" 18 18 349.095 U N
{ C38R11_xbar_tile.xbar_0.ixbar0 "i1 [1]" 18 10 349.095 U N
{ C38R11_xbar_tile.xbar_0.ixbar0 "z3 [2]" 18 10 582.802 U N
{ C38R9_xbar_tile.xbar_0.ixbar0 "i1 [15]" 18 8 582.802 U N
{ C38R9_xbar_tile.xbar_0.ixbar0 "z3 [2]" 18 8 753.686 U N
{ C38R9_xbar_tile.xbar_0.rcmux1 "in3 [0]" 18 8 753.686 U N
{ C38R9_xbar_tile.xbar_0.rcmux1 "out" 18 8 1085.84 U N
{ C39R9.le_tile.le_guts.mux_sr "in6" 18 8 1085.84 U N
{ C39R9.le_tile.le_guts.mux_sr "out" 18 8 1085.84 U N
{ C39R9.le_tile.le_guts.u_inv_rc_1 "in" 18 8 1085.84 U N
{ C39R9.le_tile.le_guts.u_inv_rc_1 "out" 18 8 1085.84 U N
{ C39R9.le_tile.le_guts.lbuf "sr" 18 8 1085.84 U N
}
}
}
}
}
}
}
{ C38R7_xbar_tile.xbar_0.ixbar0 "i1 [15]" 18 6 753.686 U N
{ C38R7_xbar_tile.xbar_0.ixbar0 "z4 [1]" 18 6 927.071 U N
{ C34R7_xbar_tile.xbar_0.ixbar0 "i3 [0]" 16 6 927.071 U N
{ C34R7_xbar_tile.xbar_0.ixbar0 "z1 [1]" 16 6 1110.61 U N
{ C34R7_xbar_tile.xbar_0.rcmux1 "in0 [0]" 16 6 1110.61 U N
{ C34R7_xbar_tile.xbar_0.rcmux1 "out" 16 6 1439.67 U N
{ C35R7.le_tile.le_guts.mux_sr "in6" 16 6 1439.67 U N
{ C35R7.le_tile.le_guts.mux_sr "out" 16 6 1439.67 U N
{ C35R7.le_tile.le_guts.u_inv_rc_1 "in" 16 6 1439.67 U N
{ C35R7.le_tile.le_guts.u_inv_rc_1 "out" 16 6 1439.67 U N
{ C35R7.le_tile.le_guts.lbuf "sr" 16 6 1439.67 U N
}
}
}
}
}
}
}
}
}
{ C32R7_xbar_tile.xbar_0.ixbar0 "i3 [4]" 15 6 927.071 U N
{ C32R7_xbar_tile.xbar_0.ixbar0 "z1 [1]" 15 6 1120.1 U N
{ C32R7_xbar_tile.xbar_0.rcmux1 "in0 [0]" 15 6 1120.1 U N
{ C32R7_xbar_tile.xbar_0.rcmux1 "out" 15 6 1449.15 U N
{ C33R7.le_tile.le_guts.mux_sr "in6" 15 6 1449.15 U N
{ C33R7.le_tile.le_guts.mux_sr "out" 15 6 1449.15 U N
{ C33R7.le_tile.le_guts.u_inv_rc_1 "in" 15 6 1449.15 U N
{ C33R7.le_tile.le_guts.u_inv_rc_1 "out" 15 6 1449.16 U N
{ C33R7.le_tile.le_guts.lbuf "sr" 15 6 1449.16 U N
}
}
}
}
}
}
}
}
}
}
{ C38R7_xbar_tile.xbar_0.ixbar0 "z1 [1]" 18 6 927.071 U N
{ C38R7_xbar_tile.xbar_0.rcmux1 "in0 [0]" 18 6 927.071 U N
{ C38R7_xbar_tile.xbar_0.rcmux1 "out" 18 6 1256.13 U N
{ C39R7.le_tile.le_guts.mux_sr "in6" 18 6 1256.13 U N
{ C39R7.le_tile.le_guts.mux_sr "out" 18 6 1256.13 U N
{ C39R7.le_tile.le_guts.u_inv_rc_1 "in" 18 6 1256.13 U N
{ C39R7.le_tile.le_guts.u_inv_rc_1 "out" 18 6 1256.13 U N
{ C39R7.le_tile.le_guts.lbuf "sr" 18 6 1256.13 U N
}
}
}
}
}
}
}
}
}
}
}
{ C38R11_xbar_tile.xbar_0.rcmux1 "in3 [0]" 18 10 582.802 U N
{ C38R11_xbar_tile.xbar_0.rcmux1 "out" 18 10 914.957 U N
{ C39R11.le_tile.le_guts.mux_sr "in6" 18 10 914.957 U N
{ C39R11.le_tile.le_guts.mux_sr "out" 18 10 914.959 U N
{ C39R11.le_tile.le_guts.u_inv_rc_1 "in" 18 10 914.959 U N
{ C39R11.le_tile.le_guts.u_inv_rc_1 "out" 18 10 914.961 U N
{ C39R11.le_tile.le_guts.lbuf "sr" 18 10 914.961 U N
}
}
}
}
}
}
}
}
}
}
}
}
{ C38R18_xbar_tile.xbar_0.oxbar "xy [7]" 18 17 264.26 U N
{ C36R17_xbar_tile.xbar_0.ixbar3 "i2 [6]" 17 16 264.26 U N
{ C36R17_xbar_tile.xbar_0.ixbar3 "z4 [2]" 17 16 350.445 U N
{ C20R17_xbar_tile.xbar_0.ixbar3 "i3 [5]" 9 16 350.445 U N
{ C20R17_xbar_tile.xbar_0.ixbar3 "z5 [0]" 9 16 674.423 U N
{ C20R17_xbar_tile.xbar_0.ixbar2 "i3 [12]" 9 16 674.423 U N
{ C20R17_xbar_tile.xbar_0.ixbar2 "z6 [2]" 9 16 891.783 U N
{ C18R17_xbar_tile.xbar_0.rcmux1 "in2 [0]" 8 16 891.783 U N
{ C18R17_xbar_tile.xbar_0.rcmux1 "out" 8 16 1010.78 U N
{ C19R17.le_tile.le_guts.mux_sr "in6" 8 16 1010.78 U N
{ C19R17.le_tile.le_guts.mux_sr "out" 8 16 1010.79 U N
{ C19R17.le_tile.le_guts.u_inv_rc_1 "in" 8 16 1010.79 U N
{ C19R17.le_tile.le_guts.u_inv_rc_1 "out" 8 16 1010.79 U N
{ C19R17.le_tile.le_guts.lbuf "sr" 8 16 1010.79 U N
}
}
}
}
}
}
}
{ C16R17_xbar_tile.xbar_0.ixbar2 "i3 [11]" 7 16 891.783 U N
{ C16R17_xbar_tile.xbar_0.ixbar2 "z6 [2]" 7 16 1087.63 U N
{ C14R17_xbar_tile.xbar_0.rcmux1 "in2 [0]" 6 16 1087.63 U N
{ C14R17_xbar_tile.xbar_0.rcmux1 "out" 6 16 1206.63 U N
{ C15R17.le_tile.le_guts.mux_sr "in6" 6 16 1206.63 U N
{ C15R17.le_tile.le_guts.mux_sr "out" 6 16 1206.63 U N
{ C15R17.le_tile.le_guts.u_inv_rc_1 "in" 6 16 1206.63 U N
{ C15R17.le_tile.le_guts.u_inv_rc_1 "out" 6 16 1206.63 U N
{ C15R17.le_tile.le_guts.lbuf "sr" 6 16 1206.63 U N
}
}
}
}
}
}
}
}
{ C16R17_xbar_tile.xbar_0.ixbar2 "z5 [0]" 7 16 1087.63 U N
{ C16R17_xbar_tile.xbar_0.rcmux1 "in1 [0]" 7 16 1087.63 U N
{ C16R17_xbar_tile.xbar_0.rcmux1 "out" 7 16 1416.68 U N
{ C17R17.le_tile.le_guts.mux_sr "in6" 7 16 1416.68 U N
{ C17R17.le_tile.le_guts.mux_sr "out" 7 16 1416.68 U N
{ C17R17.le_tile.le_guts.u_inv_rc_1 "in" 7 16 1416.68 U N
{ C17R17.le_tile.le_guts.u_inv_rc_1 "out" 7 16 1416.69 U N
{ C17R17.le_tile.le_guts.lbuf "sr" 7 16 1416.69 U N
}
}
}
}
}
}
}
}
{ C16R17_xbar_tile.xbar_0.ixbar2 "z2 [2]" 7 16 1087.63 U N
{ C16R16_xbar_tile.xbar_0.ixbar2 "i2 [9]" 7 15 1087.63 U N
{ C16R16_xbar_tile.xbar_0.ixbar2 "z6 [2]" 7 15 1262.01 U N
{ C14R16_xbar_tile.xbar_0.rcmux1 "in2 [0]" 6 15 1262.01 U N
{ C14R16_xbar_tile.xbar_0.rcmux1 "out" 6 15 1381.01 U N
{ C15R16.le_tile.le_guts.mux_sr "in6" 6 15 1381.01 U N
{ C15R16.le_tile.le_guts.mux_sr "out" 6 15 1381.01 U N
{ C15R16.le_tile.le_guts.u_inv_rc_1 "in" 6 15 1381.01 U N
{ C15R16.le_tile.le_guts.u_inv_rc_1 "out" 6 15 1381.02 U N
{ C15R16.le_tile.le_guts.lbuf "sr" 6 15 1381.02 U N
}
}
}
}
}
}
}
{ C14R16_xbar_tile.xbar_0.ixbar2 "i3 [13]" 6 15 1262.01 U N
{ C14R16_xbar_tile.xbar_0.ixbar2 "z7 [2]" 6 15 1457.9 U N
{ C20R16_xbar_tile.xbar_0.ixbar2 "i0 [11]" 9 15 1457.9 U N
{ C20R16_xbar_tile.xbar_0.ixbar2 "z6 [2]" 9 15 1647.39 U N
{ C18R16_xbar_tile.xbar_0.rcmux1 "in2 [0]" 8 15 1647.39 U N
{ C18R16_xbar_tile.xbar_0.rcmux1 "out" 8 15 1766.4 U N
{ C19R16.le_tile.le_guts.mux_sr "in6" 8 15 1766.4 U N
{ C19R16.le_tile.le_guts.mux_sr "out" 8 15 1766.4 U N
{ C19R16.le_tile.le_guts.u_inv_rc_1 "in" 8 15 1766.4 U N
{ C19R16.le_tile.le_guts.u_inv_rc_1 "out" 8 15 1766.4 U N
{ C19R16.le_tile.le_guts.lbuf "sr" 8 15 1766.4 U N
}
}
}
}
}
}
}
}
}
}
{ C14R16_xbar_tile.xbar_0.ixbar2 "z6 [2]" 6 15 1457.9 U N
{ C12R16_xbar_tile.xbar_0.rcmux1 "in2 [0]" 5 15 1457.9 U N
{ C12R16_xbar_tile.xbar_0.rcmux1 "out" 5 15 1576.9 U N
{ C13R16.le_tile.le_guts.mux_sr "in6" 5 15 1576.9 U N
{ C13R16.le_tile.le_guts.mux_sr "out" 5 15 1576.9 U N
{ C13R16.le_tile.le_guts.u_inv_rc_1 "in" 5 15 1576.9 U N
{ C13R16.le_tile.le_guts.u_inv_rc_1 "out" 5 15 1576.91 U N
{ C13R16.le_tile.le_guts.lbuf "sr" 5 15 1576.91 U N
}
}
}
}
}
}
}
}
}
}
{ C16R16_xbar_tile.xbar_0.ixbar2 "z5 [0]" 7 15 1262.01 U N
{ C16R16_xbar_tile.xbar_0.rcmux1 "in1 [0]" 7 15 1262.01 U N
{ C16R16_xbar_tile.xbar_0.rcmux1 "out" 7 15 1591.07 U N
{ C17R16.le_tile.le_guts.mux_sr "in6" 7 15 1591.07 U N
{ C17R16.le_tile.le_guts.mux_sr "out" 7 15 1591.07 U N
{ C17R16.le_tile.le_guts.u_inv_rc_1 "in" 7 15 1591.07 U N
{ C17R16.le_tile.le_guts.u_inv_rc_1 "out" 7 15 1591.07 U N
{ C17R16.le_tile.le_guts.lbuf "sr" 7 15 1591.07 U N
}
}
}
}
}
}
}
}
}
{ C16R14_xbar_tile.xbar_0.ixbar2 "i1 [0]" 7 13 1087.63 U N
{ C16R14_xbar_tile.xbar_0.ixbar2 "z7 [1]" 7 13 1272.23 U N
{ C24R14_xbar_tile.xbar_0.ixbar2 "i0 [14]" 11 13 1272.23 U N
{ C24R14_xbar_tile.xbar_0.ixbar2 "z5 [0]" 11 13 1584.88 U N
{ C24R16_xbar_tile.xbar_0.ixbar2 "i1 [7]" 11 15 1584.88 U N
{ C24R16_xbar_tile.xbar_0.ixbar2 "z5 [0]" 11 15 1760.78 U N
{ C24R16_xbar_tile.xbar_0.rcmux1 "in1 [0]" 11 15 1760.78 U N
{ C24R16_xbar_tile.xbar_0.rcmux1 "out" 11 15 2089.83 U N
{ C25R16.le_tile.le_guts.mux_sr "in6" 11 15 2089.83 U N
{ C25R16.le_tile.le_guts.mux_sr "out" 11 15 2089.83 U N
{ C25R16.le_tile.le_guts.u_inv_rc_1 "in" 11 15 2089.83 U N
{ C25R16.le_tile.le_guts.u_inv_rc_1 "out" 11 15 2089.84 U N
{ C25R16.le_tile.le_guts.lbuf "sr" 11 15 2089.84 U N
}
}
}
}
}
}
}
}
}
{ C24R15_xbar_tile.xbar_0.ixbar2 "i2 [12]" 11 14 1584.88 U N
{ C24R15_xbar_tile.xbar_0.ixbar2 "z3 [2]" 11 14 1759.26 U N
{ C24R13_xbar_tile.xbar_0.ixbar2 "i1 [15]" 11 12 1759.26 U N
{ C24R13_xbar_tile.xbar_0.ixbar2 "z5 [1]" 11 12 1930.15 U N
{ C30R13_xbar_tile.xbar_0.ixbar2 "i0 [0]" 14 12 1930.15 U N
{ C30R13_xbar_tile.xbar_0.ixbar2 "z2 [2]" 14 12 2155.82 U N
{ C30R10_xbar_tile.xbar_0.ixbar2 "i1 [0]" 14 9 2155.82 U N
{ C30R10_xbar_tile.xbar_0.ixbar2 "z6 [2]" 14 9 2340.42 U N
{ C28R10_xbar_tile.xbar_0.rcmux1 "in2 [0]" 13 9 2340.42 U N
{ C28R10_xbar_tile.xbar_0.rcmux1 "out" 13 9 2459.42 U N
{ C29R10.le_tile.le_guts.mux_sr "in6" 13 9 2459.42 U N
{ C29R10.le_tile.le_guts.mux_sr "out" 13 9 2459.43 U N
{ C29R10.le_tile.le_guts.u_inv_rc_1 "in" 13 9 2459.43 U N
{ C29R10.le_tile.le_guts.u_inv_rc_1 "out" 13 9 2459.43 U N
{ C29R10.le_tile.le_guts.lbuf "sr" 13 9 2459.43 U N
}
}
}
}
}
}
}
{ C28R10_xbar_tile.xbar_0.ixbar2 "i3 [13]" 13 9 2340.42 U N
{ C28R10_xbar_tile.xbar_0.ixbar2 "z6 [2]" 13 9 2565.03 U N
{ C26R10_xbar_tile.xbar_0.rcmux1 "in2 [0]" 12 9 2565.03 U N
{ C26R10_xbar_tile.xbar_0.rcmux1 "out" 12 9 2684.03 U N
{ C27R10.le_tile.le_guts.mux_sr "in6" 12 9 2684.03 U N
{ C27R10.le_tile.le_guts.mux_sr "out" 12 9 2684.03 U N
{ C27R10.le_tile.le_guts.u_inv_rc_1 "in" 12 9 2684.03 U N
{ C27R10.le_tile.le_guts.u_inv_rc_1 "out" 12 9 2684.03 U N
{ C27R10.le_tile.le_guts.lbuf "sr" 12 9 2684.03 U N
}
}
}
}
}
}
}
{ C26R10_xbar_tile.xbar_0.ixbar2 "i3 [13]" 12 9 2565.03 U N
{ C26R10_xbar_tile.xbar_0.ixbar2 "z6 [2]" 12 9 2789.63 U N
{ C24R10_xbar_tile.xbar_0.rcmux1 "in2 [0]" 11 9 2789.63 U N
{ C24R10_xbar_tile.xbar_0.rcmux1 "out" 11 9 2908.63 U N
{ C25R10.le_tile.le_guts.mux_sr "in6" 11 9 2908.63 U N
{ C25R10.le_tile.le_guts.mux_sr "out" 11 9 2908.63 U N
{ C25R10.le_tile.le_guts.u_inv_rc_1 "in" 11 9 2908.63 U N
{ C25R10.le_tile.le_guts.u_inv_rc_1 "out" 11 9 2908.63 U N
{ C25R10.le_tile.le_guts.lbuf "sr" 11 9 2908.63 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C30R12_xbar_tile.xbar_0.ixbar2 "i2 [9]" 14 11 2155.82 U N
{ C30R12_xbar_tile.xbar_0.ixbar2 "z6 [2]" 14 11 2330.2 U N
{ C28R12_xbar_tile.xbar_0.rcmux1 "in2 [0]" 13 11 2330.2 U N
{ C28R12_xbar_tile.xbar_0.rcmux1 "out" 13 11 2449.2 U N
{ C29R12.le_tile.le_guts.mux_sr "in6" 13 11 2449.2 U N
{ C29R12.le_tile.le_guts.mux_sr "out" 13 11 2449.21 U N
{ C29R12.le_tile.le_guts.u_inv_rc_1 "in" 13 11 2449.21 U N
{ C29R12.le_tile.le_guts.u_inv_rc_1 "out" 13 11 2449.21 U N
{ C29R12.le_tile.le_guts.lbuf "sr" 13 11 2449.21 U N
}
}
}
}
}
}
}
}
}
{ C30R11_xbar_tile.xbar_0.ixbar2 "i2 [11]" 14 10 2155.82 U N
{ C30R11_xbar_tile.xbar_0.ixbar2 "z6 [2]" 14 10 2331.71 U N
{ C28R11_xbar_tile.xbar_0.rcmux1 "in2 [0]" 13 10 2331.71 U N
{ C28R11_xbar_tile.xbar_0.rcmux1 "out" 13 10 2450.71 U N
{ C29R11.le_tile.le_guts.mux_sr "in6" 13 10 2450.71 U N
{ C29R11.le_tile.le_guts.mux_sr "out" 13 10 2450.72 U N
{ C29R11.le_tile.le_guts.u_inv_rc_1 "in" 13 10 2450.72 U N
{ C29R11.le_tile.le_guts.u_inv_rc_1 "out" 13 10 2450.72 U N
{ C29R11.le_tile.le_guts.lbuf "sr" 13 10 2450.72 U N
}
}
}
}
}
}
}
{ C28R11_xbar_tile.xbar_0.ixbar2 "i3 [13]" 13 10 2331.71 U N
{ C28R11_xbar_tile.xbar_0.ixbar2 "z7 [1]" 13 10 2572.24 U N
{ C44R11_xbar_tile.xbar_0.ixbar2 "i0 [10]" 21 10 2572.24 U N
{ C44R11_xbar_tile.xbar_0.ixbar2 "z5 [0]" 21 10 2901.31 U N
{ C44R13_xbar_tile.xbar_0.ixbar2 "i1 [7]" 21 12 2901.31 U N
{ C44R13_xbar_tile.xbar_0.ixbar2 "z5 [0]" 21 12 3080.59 U N
{ C44R15_xbar_tile.xbar_0.ixbar2 "i1 [7]" 21 14 3080.59 U N
{ C44R15_xbar_tile.xbar_0.ixbar2 "z5 [0]" 21 14 3253.14 U N
{ C44R15_xbar_tile.xbar_0.rcmux1 "in1 [0]" 21 14 3253.14 U N
{ C44R15_xbar_tile.xbar_0.rcmux1 "out" 21 14 3582.2 U N
{ C45R15.le_tile.le_guts.mux_sr "in6" 21 14 3582.2 U N
{ C45R15.le_tile.le_guts.mux_sr "out" 21 14 3582.2 U N
{ C45R15.le_tile.le_guts.u_inv_rc_1 "in" 21 14 3582.2 U N
{ C45R15.le_tile.le_guts.u_inv_rc_1 "out" 21 14 3582.2 U N
{ C45R15.le_tile.le_guts.lbuf "sr" 21 14 3582.2 U N
}
}
}
}
}
}
}
}
}
{ C44R13_xbar_tile.xbar_0.rcmux1 "in1 [0]" 21 12 3080.59 U N
{ C44R13_xbar_tile.xbar_0.rcmux1 "out" 21 12 3412.74 U N
{ C45R13.le_tile.le_guts.mux_sr "in6" 21 12 3412.74 U N
{ C45R13.le_tile.le_guts.mux_sr "out" 21 12 3412.75 U N
{ C45R13.le_tile.le_guts.u_inv_rc_1 "in" 21 12 3412.75 U N
{ C45R13.le_tile.le_guts.u_inv_rc_1 "out" 21 12 3412.75 U N
{ C45R13.le_tile.le_guts.lbuf "sr" 21 12 3412.75 U N
}
}
}
}
}
}
}
}
}
{ C44R12_xbar_tile.xbar_0.ixbar2 "i2 [12]" 21 11 2901.31 U N
{ C44R12_xbar_tile.xbar_0.ixbar2 "z6 [2]" 21 11 3078.23 U N
{ C42R12_xbar_tile.xbar_0.rcmux1 "in2 [0]" 20 11 3078.23 U N
{ C42R12_xbar_tile.xbar_0.rcmux1 "out" 20 11 3197.24 U N
{ C43R12.le_tile.le_guts.mux_sr "in6" 20 11 3197.24 U N
{ C43R12.le_tile.le_guts.mux_sr "out" 20 11 3197.24 U N
{ C43R12.le_tile.le_guts.u_inv_rc_1 "in" 20 11 3197.24 U N
{ C43R12.le_tile.le_guts.u_inv_rc_1 "out" 20 11 3197.24 U N
{ C43R12.le_tile.le_guts.lbuf "sr" 20 11 3197.24 U N
}
}
}
}
}
}
}
{ C38R12_xbar_tile.xbar_0.ixbar2 "i3 [15]" 18 11 3078.23 U N
{ C38R12_xbar_tile.xbar_0.ixbar2 "z6 [2]" 18 11 3311.85 U N
{ C36R12_xbar_tile.xbar_0.rcmux1 "in2 [0]" 17 11 3311.85 U N
{ C36R12_xbar_tile.xbar_0.rcmux1 "out" 17 11 3430.85 U N
{ C37R12.le_tile.le_guts.mux_sr "in6" 17 11 3430.85 U N
{ C37R12.le_tile.le_guts.mux_sr "out" 17 11 3430.85 U N
{ C37R12.le_tile.le_guts.u_inv_rc_1 "in" 17 11 3430.85 U N
{ C37R12.le_tile.le_guts.u_inv_rc_1 "out" 17 11 3430.85 U N
{ C37R12.le_tile.le_guts.lbuf "sr" 17 11 3430.85 U N
}
}
}
}
}
}
}
}
}
}
{ C44R12_xbar_tile.xbar_0.ixbar2 "z5 [0]" 21 11 3078.23 U N
{ C44R14_xbar_tile.xbar_0.ixbar2 "i1 [7]" 21 13 3078.23 U N
{ C44R14_xbar_tile.xbar_0.ixbar2 "z6 [2]" 21 13 3254.13 U N
{ C42R14_xbar_tile.xbar_0.rcmux1 "in2 [0]" 20 13 3254.13 U N
{ C42R14_xbar_tile.xbar_0.rcmux1 "out" 20 13 3373.13 U N
{ C43R14.le_tile.le_guts.mux_sr "in6" 20 13 3373.13 U N
{ C43R14.le_tile.le_guts.mux_sr "out" 20 13 3373.13 U N
{ C43R14.le_tile.le_guts.u_inv_rc_1 "in" 20 13 3373.13 U N
{ C43R14.le_tile.le_guts.u_inv_rc_1 "out" 20 13 3373.14 U N
{ C43R14.le_tile.le_guts.lbuf "sr" 20 13 3373.14 U N
}
}
}
}
}
}
}
{ C40R14_xbar_tile.xbar_0.ixbar2 "i3 [11]" 19 13 3254.13 U N
{ C40R14_xbar_tile.xbar_0.ixbar2 "z6 [2]" 19 13 3477.82 U N
{ C38R14_xbar_tile.xbar_0.rcmux1 "in2 [0]" 18 13 3477.82 U N
{ C38R14_xbar_tile.xbar_0.rcmux1 "out" 18 13 3596.82 U N
{ C39R14.le_tile.le_guts.mux_sr "in6" 18 13 3596.82 U N
{ C39R14.le_tile.le_guts.mux_sr "out" 18 13 3596.83 U N
{ C39R14.le_tile.le_guts.u_inv_rc_1 "in" 18 13 3596.83 U N
{ C39R14.le_tile.le_guts.u_inv_rc_1 "out" 18 13 3596.83 U N
{ C39R14.le_tile.le_guts.lbuf "sr" 18 13 3596.83 U N
}
}
}
}
}
}
}
{ C38R14_xbar_tile.xbar_0.ixbar2 "i3 [13]" 18 13 3477.82 U N
{ C38R14_xbar_tile.xbar_0.ixbar2 "z6 [2]" 18 13 3666.17 U N
{ C36R14_xbar_tile.xbar_0.rcmux1 "in2 [0]" 17 13 3666.17 U N
{ C36R14_xbar_tile.xbar_0.rcmux1 "out" 17 13 3785.18 U N
{ C37R14.le_tile.le_guts.mux_sr "in6" 17 13 3785.18 U N
{ C37R14.le_tile.le_guts.mux_sr "out" 17 13 3785.18 U N
{ C37R14.le_tile.le_guts.u_inv_rc_1 "in" 17 13 3785.18 U N
{ C37R14.le_tile.le_guts.u_inv_rc_1 "out" 17 13 3785.18 U N
{ C37R14.le_tile.le_guts.lbuf "sr" 17 13 3785.18 U N
}
}
}
}
}
}
}
}
}
}
}
}
{ C44R14_xbar_tile.xbar_0.ixbar2 "z5 [0]" 21 13 3254.13 U N
{ C44R14_xbar_tile.xbar_0.rcmux1 "in1 [0]" 21 13 3254.13 U N
{ C44R14_xbar_tile.xbar_0.rcmux1 "out" 21 13 3583.19 U N
{ C45R14.le_tile.le_guts.mux_sr "in6" 21 13 3583.19 U N
{ C45R14.le_tile.le_guts.mux_sr "out" 21 13 3583.19 U N
{ C45R14.le_tile.le_guts.u_inv_rc_1 "in" 21 13 3583.19 U N
{ C45R14.le_tile.le_guts.u_inv_rc_1 "out" 21 13 3583.19 U N
{ C45R14.le_tile.le_guts.lbuf "sr" 21 13 3583.19 U N
}
}
}
}
}
}
}
}
}
{ C44R12_xbar_tile.xbar_0.rcmux1 "in1 [0]" 21 11 3078.23 U N
{ C44R12_xbar_tile.xbar_0.rcmux1 "out" 21 11 3410.39 U N
{ C45R12.le_tile.le_guts.mux_sr "in6" 21 11 3410.39 U N
{ C45R12.le_tile.le_guts.mux_sr "out" 21 11 3410.39 U N
{ C45R12.le_tile.le_guts.u_inv_rc_1 "in" 21 11 3410.39 U N
{ C45R12.le_tile.le_guts.u_inv_rc_1 "out" 21 11 3410.39 U N
{ C45R12.le_tile.le_guts.lbuf "sr" 21 11 3410.39 U N
}
}
}
}
}
}
}
}
}
{ C44R11_xbar_tile.xbar_0.rcmux1 "in1 [0]" 21 10 2901.31 U N
{ C44R11_xbar_tile.xbar_0.rcmux1 "out" 21 10 3236.6 U N
{ C45R11.le_tile.le_guts.mux_sr "in6" 21 10 3236.6 U N
{ C45R11.le_tile.le_guts.mux_sr "out" 21 10 3236.61 U N
{ C45R11.le_tile.le_guts.u_inv_rc_1 "in" 21 10 3236.61 U N
{ C45R11.le_tile.le_guts.u_inv_rc_1 "out" 21 10 3236.61 U N
{ C45R11.le_tile.le_guts.lbuf "sr" 21 10 3236.61 U N
}
}
}
}
}
}
}
}
}
{ C36R11_xbar_tile.xbar_0.ixbar2 "i0 [14]" 17 10 2572.24 U N
{ C36R11_xbar_tile.xbar_0.ixbar2 "z5 [0]" 17 10 2888.62 U N
{ C36R11_xbar_tile.xbar_0.rcmux1 "in1 [0]" 17 10 2888.62 U N
{ C36R11_xbar_tile.xbar_0.rcmux1 "out" 17 10 3217.68 U N
{ C37R11.le_tile.le_guts.mux_sr "in6" 17 10 3217.68 U N
{ C37R11.le_tile.le_guts.mux_sr "out" 17 10 3217.68 U N
{ C37R11.le_tile.le_guts.u_inv_rc_1 "in" 17 10 3217.68 U N
{ C37R11.le_tile.le_guts.u_inv_rc_1 "out" 17 10 3217.68 U N
{ C37R11.le_tile.le_guts.lbuf "sr" 17 10 3217.68 U N
}
}
}
}
}
}
}
}
}
}
{ C28R11_xbar_tile.xbar_0.ixbar2 "z3 [2]" 13 10 2572.24 U N
{ C28R9_xbar_tile.xbar_0.ixbar2 "i1 [15]" 13 8 2572.24 U N
{ C28R9_xbar_tile.xbar_0.ixbar2 "z5 [0]" 13 8 2740.66 U N
{ C28R9_xbar_tile.xbar_0.rcmux1 "in1 [0]" 13 8 2740.66 U N
{ C28R9_xbar_tile.xbar_0.rcmux1 "out" 13 8 3072.82 U N
{ C29R9.le_tile.le_guts.mux_sr "in6" 13 8 3072.82 U N
{ C29R9.le_tile.le_guts.mux_sr "out" 13 8 3072.82 U N
{ C29R9.le_tile.le_guts.u_inv_rc_1 "in" 13 8 3072.82 U N
{ C29R9.le_tile.le_guts.u_inv_rc_1 "out" 13 8 3072.82 U N
{ C29R9.le_tile.le_guts.lbuf "sr" 13 8 3072.82 U N
}
}
}
}
}
}
}
{ C28R12_xbar_tile.xbar_0.ixbar2 "i2 [13]" 13 11 2740.66 U N
{ C28R12_xbar_tile.xbar_0.ixbar2 "z6 [2]" 13 11 2921.69 U N
{ C26R12_xbar_tile.xbar_0.rcmux1 "in2 [0]" 12 11 2921.69 U N
{ C26R12_xbar_tile.xbar_0.rcmux1 "out" 12 11 3040.69 U N
{ C27R12.le_tile.le_guts.mux_sr "in6" 12 11 3040.69 U N
{ C27R12.le_tile.le_guts.mux_sr "out" 12 11 3040.69 U N
{ C27R12.le_tile.le_guts.u_inv_rc_1 "in" 12 11 3040.69 U N
{ C27R12.le_tile.le_guts.u_inv_rc_1 "out" 12 11 3040.7 U N
{ C27R12.le_tile.le_guts.lbuf "sr" 12 11 3040.7 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C26R11_xbar_tile.xbar_0.ixbar2 "i3 [11]" 12 10 2331.71 U N
{ C26R11_xbar_tile.xbar_0.ixbar2 "z6 [2]" 12 10 2572.06 U N
{ C24R11_xbar_tile.xbar_0.rcmux1 "in2 [0]" 11 10 2572.06 U N
{ C24R11_xbar_tile.xbar_0.rcmux1 "out" 11 10 2691.06 U N
{ C25R11.le_tile.le_guts.mux_sr "in6" 11 10 2691.06 U N
{ C25R11.le_tile.le_guts.mux_sr "out" 11 10 2691.07 U N
{ C25R11.le_tile.le_guts.u_inv_rc_1 "in" 11 10 2691.07 U N
{ C25R11.le_tile.le_guts.u_inv_rc_1 "out" 11 10 2691.07 U N
{ C25R11.le_tile.le_guts.lbuf "sr" 11 10 2691.07 U N
}
}
}
}
}
}
}
}
{ C26R11_xbar_tile.xbar_0.ixbar2 "z5 [0]" 12 10 2572.06 U N
{ C26R12_xbar_tile.xbar_0.ixbar2 "i2 [12]" 12 11 2572.06 U N
{ C26R12_xbar_tile.xbar_0.ixbar2 "z6 [2]" 12 11 2743.95 U N
{ C24R12_xbar_tile.xbar_0.rcmux1 "in2 [0]" 11 11 2743.95 U N
{ C24R12_xbar_tile.xbar_0.rcmux1 "out" 11 11 2862.95 U N
{ C25R12.le_tile.le_guts.mux_sr "in6" 11 11 2862.95 U N
{ C25R12.le_tile.le_guts.mux_sr "out" 11 11 2862.95 U N
{ C25R12.le_tile.le_guts.u_inv_rc_1 "in" 11 11 2862.95 U N
{ C25R12.le_tile.le_guts.u_inv_rc_1 "out" 11 11 2862.95 U N
{ C25R12.le_tile.le_guts.lbuf "sr" 11 11 2862.95 U N
}
}
}
}
}
}
}
}
}
{ C26R11_xbar_tile.xbar_0.rcmux1 "in1 [0]" 12 10 2572.06 U N
{ C26R11_xbar_tile.xbar_0.rcmux1 "out" 12 10 2904.22 U N
{ C27R11.le_tile.le_guts.mux_sr "in6" 12 10 2904.22 U N
{ C27R11.le_tile.le_guts.mux_sr "out" 12 10 2904.22 U N
{ C27R11.le_tile.le_guts.u_inv_rc_1 "in" 12 10 2904.22 U N
{ C27R11.le_tile.le_guts.u_inv_rc_1 "out" 12 10 2904.22 U N
{ C27R11.le_tile.le_guts.lbuf "sr" 12 10 2904.22 U N
}
}
}
}
}
}
}
}
{ C26R11_xbar_tile.xbar_0.ixbar2 "z3 [2]" 12 10 2572.06 U N
{ C26R9_xbar_tile.xbar_0.ixbar2 "i1 [15]" 12 8 2572.06 U N
{ C26R9_xbar_tile.xbar_0.ixbar2 "z6 [2]" 12 8 2745.45 U N
{ C24R9_xbar_tile.xbar_0.rcmux1 "in2 [0]" 11 8 2745.45 U N
{ C24R9_xbar_tile.xbar_0.rcmux1 "out" 11 8 2864.45 U N
{ C25R9.le_tile.le_guts.mux_sr "in6" 11 8 2864.45 U N
{ C25R9.le_tile.le_guts.mux_sr "out" 11 8 2864.45 U N
{ C25R9.le_tile.le_guts.u_inv_rc_1 "in" 11 8 2864.45 U N
{ C25R9.le_tile.le_guts.u_inv_rc_1 "out" 11 8 2864.45 U N
{ C25R9.le_tile.le_guts.lbuf "sr" 11 8 2864.45 U N
}
}
}
}
}
}
}
}
{ C26R9_xbar_tile.xbar_0.ixbar2 "z5 [0]" 12 8 2745.45 U N
{ C26R9_xbar_tile.xbar_0.rcmux1 "in1 [0]" 12 8 2745.45 U N
{ C26R9_xbar_tile.xbar_0.rcmux1 "out" 12 8 3074.5 U N
{ C27R9.le_tile.le_guts.mux_sr "in6" 12 8 3074.5 U N
{ C27R9.le_tile.le_guts.mux_sr "out" 12 8 3074.51 U N
{ C27R9.le_tile.le_guts.u_inv_rc_1 "in" 12 8 3074.51 U N
{ C27R9.le_tile.le_guts.u_inv_rc_1 "out" 12 8 3074.51 U N
{ C27R9.le_tile.le_guts.lbuf "sr" 12 8 3074.51 U N
}
}
}
}
}
}
}
}
}
{ C26R8_xbar_tile.xbar_0.ixbar2 "i2 [4]" 12 7 2572.06 U N
{ C26R8_xbar_tile.xbar_0.ixbar2 "z3 [1]" 12 7 2755.96 U N
{ C32R8_xbar_tile.xbar_0.ixbar2 "i0 [9]" 15 7 2755.96 U N
{ C32R8_xbar_tile.xbar_0.ixbar2 "z3 [1]" 15 7 2980.29 U N
{ C38R8_xbar_tile.xbar_0.ixbar2 "i0 [9]" 18 7 2980.29 U N
{ C38R8_xbar_tile.xbar_0.ixbar2 "z6 [2]" 18 7 3154.43 U N
{ C36R8_xbar_tile.xbar_0.rcmux1 "in2 [0]" 17 7 3154.43 U N
{ C36R8_xbar_tile.xbar_0.rcmux1 "out" 17 7 3273.43 U N
{ C37R8.le_tile.le_guts.mux_sr "in6" 17 7 3273.43 U N
{ C37R8.le_tile.le_guts.mux_sr "out" 17 7 3273.44 U N
{ C37R8.le_tile.le_guts.u_inv_rc_1 "in" 17 7 3273.44 U N
{ C37R8.le_tile.le_guts.u_inv_rc_1 "out" 17 7 3273.44 U N
{ C37R8.le_tile.le_guts.lbuf "sr" 17 7 3273.44 U N
}
}
}
}
}
}
}
}
}
{ C36R8_xbar_tile.xbar_0.ixbar2 "i0 [13]" 17 7 2980.29 U N
{ C36R8_xbar_tile.xbar_0.ixbar2 "z6 [2]" 17 7 3153.19 U N
{ C34R8_xbar_tile.xbar_0.rcmux1 "in2 [0]" 16 7 3153.19 U N
{ C34R8_xbar_tile.xbar_0.rcmux1 "out" 16 7 3272.19 U N
{ C35R8.le_tile.le_guts.mux_sr "in6" 16 7 3272.19 U N
{ C35R8.le_tile.le_guts.mux_sr "out" 16 7 3272.2 U N
{ C35R8.le_tile.le_guts.u_inv_rc_1 "in" 16 7 3272.2 U N
{ C35R8.le_tile.le_guts.u_inv_rc_1 "out" 16 7 3272.2 U N
{ C35R8.le_tile.le_guts.lbuf "sr" 16 7 3272.2 U N
}
}
}
}
}
}
}
{ C34R8_xbar_tile.xbar_0.ixbar2 "i3 [13]" 16 7 3153.19 U N
{ C34R8_xbar_tile.xbar_0.ixbar2 "z6 [2]" 16 7 3341.54 U N
{ C32R8_xbar_tile.xbar_0.rcmux1 "in2 [0]" 15 7 3341.54 U N
{ C32R8_xbar_tile.xbar_0.rcmux1 "out" 15 7 3460.54 U N
{ C33R8.le_tile.le_guts.mux_sr "in6" 15 7 3460.54 U N
{ C33R8.le_tile.le_guts.mux_sr "out" 15 7 3460.55 U N
{ C33R8.le_tile.le_guts.u_inv_rc_1 "in" 15 7 3460.55 U N
{ C33R8.le_tile.le_guts.u_inv_rc_1 "out" 15 7 3460.55 U N
{ C33R8.le_tile.le_guts.lbuf "sr" 15 7 3460.55 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C30R8_xbar_tile.xbar_0.ixbar2 "i0 [13]" 14 7 2755.96 U N
{ C30R8_xbar_tile.xbar_0.ixbar2 "z6 [2]" 14 7 2979.65 U N
{ C28R8_xbar_tile.xbar_0.rcmux1 "in2 [0]" 13 7 2979.65 U N
{ C28R8_xbar_tile.xbar_0.rcmux1 "out" 13 7 3098.65 U N
{ C29R8.le_tile.le_guts.mux_sr "in6" 13 7 3098.65 U N
{ C29R8.le_tile.le_guts.mux_sr "out" 13 7 3098.66 U N
{ C29R8.le_tile.le_guts.u_inv_rc_1 "in" 13 7 3098.66 U N
{ C29R8.le_tile.le_guts.u_inv_rc_1 "out" 13 7 3098.66 U N
{ C29R8.le_tile.le_guts.lbuf "sr" 13 7 3098.66 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C30R13_xbar_tile.xbar_0.ixbar2 "z1 [1]" 14 12 2155.82 U N
{ C30R16_xbar_tile.xbar_0.ixbar2 "i2 [15]" 14 15 2155.82 U N
{ C30R16_xbar_tile.xbar_0.ixbar2 "z6 [2]" 14 15 2340.42 U N
{ C28R16_xbar_tile.xbar_0.rcmux1 "in2 [0]" 13 15 2340.42 U N
{ C28R16_xbar_tile.xbar_0.rcmux1 "out" 13 15 2459.42 U N
{ C29R16.le_tile.le_guts.mux_sr "in6" 13 15 2459.42 U N
{ C29R16.le_tile.le_guts.mux_sr "out" 13 15 2459.43 U N
{ C29R16.le_tile.le_guts.u_inv_rc_1 "in" 13 15 2459.43 U N
{ C29R16.le_tile.le_guts.u_inv_rc_1 "out" 13 15 2459.43 U N
{ C29R16.le_tile.le_guts.lbuf "sr" 13 15 2459.43 U N
}
}
}
}
}
}
}
}
}
{ C30R15_xbar_tile.xbar_0.ixbar2 "i1 [4]" 14 14 2155.82 U N
{ C30R15_xbar_tile.xbar_0.ixbar2 "z6 [2]" 14 14 2331.71 U N
{ C28R15_xbar_tile.xbar_0.rcmux1 "in2 [0]" 13 14 2331.71 U N
{ C28R15_xbar_tile.xbar_0.rcmux1 "out" 13 14 2450.71 U N
{ C29R15.le_tile.le_guts.mux_sr "in6" 13 14 2450.71 U N
{ C29R15.le_tile.le_guts.mux_sr "out" 13 14 2450.72 U N
{ C29R15.le_tile.le_guts.u_inv_rc_1 "in" 13 14 2450.72 U N
{ C29R15.le_tile.le_guts.u_inv_rc_1 "out" 13 14 2450.72 U N
{ C29R15.le_tile.le_guts.lbuf "sr" 13 14 2450.72 U N
}
}
}
}
}
}
}
{ C26R15_xbar_tile.xbar_0.ixbar2 "i3 [11]" 12 14 2331.71 U N
{ C26R15_xbar_tile.xbar_0.ixbar2 "z5 [0]" 12 14 2555.41 U N
{ C26R15_xbar_tile.xbar_0.rcmux1 "in1 [0]" 12 14 2555.41 U N
{ C26R15_xbar_tile.xbar_0.rcmux1 "out" 12 14 2884.46 U N
{ C27R15.le_tile.le_guts.mux_sr "in6" 12 14 2884.46 U N
{ C27R15.le_tile.le_guts.mux_sr "out" 12 14 2884.46 U N
{ C27R15.le_tile.le_guts.u_inv_rc_1 "in" 12 14 2884.46 U N
{ C27R15.le_tile.le_guts.u_inv_rc_1 "out" 12 14 2884.47 U N
{ C27R15.le_tile.le_guts.lbuf "sr" 12 14 2884.47 U N
}
}
}
}
}
}
}
}
}
}
}
{ C30R14_xbar_tile.xbar_0.ixbar2 "i1 [6]" 14 13 2155.82 U N
{ C30R14_xbar_tile.xbar_0.ixbar2 "z6 [2]" 14 13 2330.2 U N
{ C28R14_xbar_tile.xbar_0.rcmux1 "in2 [0]" 13 13 2330.2 U N
{ C28R14_xbar_tile.xbar_0.rcmux1 "out" 13 13 2449.2 U N
{ C29R14.le_tile.le_guts.mux_sr "in6" 13 13 2449.2 U N
{ C29R14.le_tile.le_guts.mux_sr "out" 13 13 2449.21 U N
{ C29R14.le_tile.le_guts.u_inv_rc_1 "in" 13 13 2449.21 U N
{ C29R14.le_tile.le_guts.u_inv_rc_1 "out" 13 13 2449.21 U N
{ C29R14.le_tile.le_guts.lbuf "sr" 13 13 2449.21 U N
}
}
}
}
}
}
}
{ C26R14_xbar_tile.xbar_0.ixbar2 "i3 [11]" 12 13 2330.2 U N
{ C26R14_xbar_tile.xbar_0.ixbar2 "z5 [0]" 12 13 2553.9 U N
{ C26R14_xbar_tile.xbar_0.rcmux1 "in1 [0]" 12 13 2553.9 U N
{ C26R14_xbar_tile.xbar_0.rcmux1 "out" 12 13 2882.95 U N
{ C27R14.le_tile.le_guts.mux_sr "in6" 12 13 2882.95 U N
{ C27R14.le_tile.le_guts.mux_sr "out" 12 13 2882.95 U N
{ C27R14.le_tile.le_guts.u_inv_rc_1 "in" 12 13 2882.95 U N
{ C27R14.le_tile.le_guts.u_inv_rc_1 "out" 12 13 2882.96 U N
{ C27R14.le_tile.le_guts.lbuf "sr" 12 13 2882.96 U N
}
}
}
}
}
}
}
}
}
}
}
}
{ C30R13_xbar_tile.xbar_0.ixbar2 "z1 [0]" 14 12 2155.82 U N
{ C30R21_xbar_tile.xbar_0.ixbar2 "i2 [14]" 14 20 2155.82 U N
{ C30R21_xbar_tile.xbar_0.ixbar2 "z6 [2]" 14 20 2393.38 U N
{ C28R21_xbar_tile.xbar_0.rcmux1 "in2 [0]" 13 20 2393.38 U N
{ C28R21_xbar_tile.xbar_0.rcmux1 "out" 13 20 2512.38 U N
{ C29R21.le_tile.le_guts.mux_sr "in6" 13 20 2512.38 U N
{ C29R21.le_tile.le_guts.mux_sr "out" 13 20 2512.39 U N
{ C29R21.le_tile.le_guts.u_inv_rc_1 "in" 13 20 2512.39 U N
{ C29R21.le_tile.le_guts.u_inv_rc_1 "out" 13 20 2512.39 U N
{ C29R21.le_tile.le_guts.lbuf "sr" 13 20 2512.39 U N
}
}
}
}
}
}
}
{ C28R21_xbar_tile.xbar_0.ixbar2 "i3 [13]" 13 20 2393.38 U N
{ C28R21_xbar_tile.xbar_0.ixbar2 "z2 [2]" 13 20 2617.99 U N
{ C28R20_xbar_tile.xbar_0.ixbar2 "i2 [9]" 13 19 2617.99 U N
{ C28R20_xbar_tile.xbar_0.ixbar2 "z5 [0]" 13 19 2792.37 U N
{ C28R20_xbar_tile.xbar_0.rcmux1 "in1 [0]" 13 19 2792.37 U N
{ C28R20_xbar_tile.xbar_0.rcmux1 "out" 13 19 3121.43 U N
{ C29R20.le_tile.le_guts.mux_sr "in6" 13 19 3121.43 U N
{ C29R20.le_tile.le_guts.mux_sr "out" 13 19 3121.43 U N
{ C29R20.le_tile.le_guts.u_inv_rc_1 "in" 13 19 3121.43 U N
{ C29R20.le_tile.le_guts.u_inv_rc_1 "out" 13 19 3121.43 U N
{ C29R20.le_tile.le_guts.lbuf "sr" 13 19 3121.43 U N
}
}
}
}
}
}
}
}
}
{ C28R19_xbar_tile.xbar_0.ixbar2 "i2 [11]" 13 18 2617.99 U N
{ C28R19_xbar_tile.xbar_0.ixbar2 "z5 [0]" 13 18 2793.88 U N
{ C28R19_xbar_tile.xbar_0.rcmux1 "in1 [0]" 13 18 2793.88 U N
{ C28R19_xbar_tile.xbar_0.rcmux1 "out" 13 18 3122.94 U N
{ C29R19.le_tile.le_guts.mux_sr "in6" 13 18 3122.94 U N
{ C29R19.le_tile.le_guts.mux_sr "out" 13 18 3122.94 U N
{ C29R19.le_tile.le_guts.u_inv_rc_1 "in" 13 18 3122.94 U N
{ C29R19.le_tile.le_guts.u_inv_rc_1 "out" 13 18 3122.94 U N
{ C29R19.le_tile.le_guts.lbuf "sr" 13 18 3122.94 U N
}
}
}
}
}
}
}
}
}
{ C28R18_xbar_tile.xbar_0.ixbar2 "i1 [0]" 13 17 2617.99 U N
{ C28R18_xbar_tile.xbar_0.ixbar2 "z5 [0]" 13 17 2802.59 U N
{ C28R18_xbar_tile.xbar_0.rcmux1 "in1 [0]" 13 17 2802.59 U N
{ C28R18_xbar_tile.xbar_0.rcmux1 "out" 13 17 3131.65 U N
{ C29R18.le_tile.le_guts.mux_sr "in6" 13 17 3131.65 U N
{ C29R18.le_tile.le_guts.mux_sr "out" 13 17 3131.65 U N
{ C29R18.le_tile.le_guts.u_inv_rc_1 "in" 13 17 3131.65 U N
{ C29R18.le_tile.le_guts.u_inv_rc_1 "out" 13 17 3131.65 U N
{ C29R18.le_tile.le_guts.lbuf "sr" 13 17 3131.65 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C30R17_xbar_tile.xbar_0.ixbar2 "i1 [5]" 14 16 2155.82 U N
{ C30R17_xbar_tile.xbar_0.ixbar2 "z6 [2]" 14 16 2387.61 U N
{ C28R17_xbar_tile.xbar_0.rcmux1 "in2 [0]" 13 16 2387.61 U N
{ C28R17_xbar_tile.xbar_0.rcmux1 "out" 13 16 2506.61 U N
{ C29R17.le_tile.le_guts.mux_sr "in6" 13 16 2506.61 U N
{ C29R17.le_tile.le_guts.mux_sr "out" 13 16 2506.61 U N
{ C29R17.le_tile.le_guts.u_inv_rc_1 "in" 13 16 2506.61 U N
{ C29R17.le_tile.le_guts.u_inv_rc_1 "out" 13 16 2506.62 U N
{ C29R17.le_tile.le_guts.lbuf "sr" 13 16 2506.62 U N
}
}
}
}
}
}
}
{ C28R17_xbar_tile.xbar_0.ixbar2 "i3 [13]" 13 16 2387.61 U N
{ C28R17_xbar_tile.xbar_0.ixbar2 "z6 [2]" 13 16 2612.21 U N
{ C26R17_xbar_tile.xbar_0.rcmux1 "in2 [0]" 12 16 2612.21 U N
{ C26R17_xbar_tile.xbar_0.rcmux1 "out" 12 16 2731.22 U N
{ C27R17.le_tile.le_guts.mux_sr "in6" 12 16 2731.22 U N
{ C27R17.le_tile.le_guts.mux_sr "out" 12 16 2731.22 U N
{ C27R17.le_tile.le_guts.u_inv_rc_1 "in" 12 16 2731.22 U N
{ C27R17.le_tile.le_guts.u_inv_rc_1 "out" 12 16 2731.22 U N
{ C27R17.le_tile.le_guts.lbuf "sr" 12 16 2731.22 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C28R13_xbar_tile.xbar_0.ixbar2 "i0 [4]" 13 12 1930.15 U N
{ C28R13_xbar_tile.xbar_0.ixbar2 "z7 [2]" 13 12 2166.18 U N
{ C32R13_xbar_tile.xbar_0.ixbar2 "i0 [15]" 15 12 2166.18 U N
{ C32R13_xbar_tile.xbar_0.ixbar2 "z5 [0]" 15 12 2385.95 U N
{ C32R13_xbar_tile.xbar_0.rcmux1 "in1 [0]" 15 12 2385.95 U N
{ C32R13_xbar_tile.xbar_0.rcmux1 "out" 15 12 2715 U N
{ C33R13.le_tile.le_guts.mux_sr "in6" 15 12 2715 U N
{ C33R13.le_tile.le_guts.mux_sr "out" 15 12 2715.01 U N
{ C33R13.le_tile.le_guts.u_inv_rc_1 "in" 15 12 2715.01 U N
{ C33R13.le_tile.le_guts.u_inv_rc_1 "out" 15 12 2715.01 U N
{ C33R13.le_tile.le_guts.lbuf "sr" 15 12 2715.01 U N
}
}
}
}
}
}
}
}
}
}
{ C28R13_xbar_tile.xbar_0.ixbar2 "z6 [2]" 13 12 2166.18 U N
{ C26R13_xbar_tile.xbar_0.rcmux1 "in2 [0]" 12 12 2166.18 U N
{ C26R13_xbar_tile.xbar_0.rcmux1 "out" 12 12 2285.18 U N
{ C27R13.le_tile.le_guts.mux_sr "in6" 12 12 2285.18 U N
{ C27R13.le_tile.le_guts.mux_sr "out" 12 12 2285.18 U N
{ C27R13.le_tile.le_guts.u_inv_rc_1 "in" 12 12 2285.18 U N
{ C27R13.le_tile.le_guts.u_inv_rc_1 "out" 12 12 2285.18 U N
{ C27R13.le_tile.le_guts.lbuf "sr" 12 12 2285.18 U N
}
}
}
}
}
}
}
{ C26R13_xbar_tile.xbar_0.ixbar2 "i3 [13]" 12 12 2166.18 U N
{ C26R13_xbar_tile.xbar_0.ixbar2 "z7 [1]" 12 12 2394.67 U N
{ C42R13_xbar_tile.xbar_0.ixbar2 "i0 [10]" 20 12 2394.67 U N
{ C42R13_xbar_tile.xbar_0.ixbar2 "z5 [0]" 20 12 2718.65 U N
{ C42R15_xbar_tile.xbar_0.ixbar2 "i1 [7]" 20 14 2718.65 U N
{ C42R15_xbar_tile.xbar_0.ixbar2 "z5 [0]" 20 14 2891.2 U N
{ C42R15_xbar_tile.xbar_0.rcmux1 "in1 [0]" 20 14 2891.2 U N
{ C42R15_xbar_tile.xbar_0.rcmux1 "out" 20 14 3220.26 U N
{ C43R15.le_tile.le_guts.mux_sr "in6" 20 14 3220.26 U N
{ C43R15.le_tile.le_guts.mux_sr "out" 20 14 3220.26 U N
{ C43R15.le_tile.le_guts.u_inv_rc_1 "in" 20 14 3220.26 U N
{ C43R15.le_tile.le_guts.u_inv_rc_1 "out" 20 14 3220.26 U N
{ C43R15.le_tile.le_guts.lbuf "sr" 20 14 3220.26 U N
}
}
}
}
}
}
}
}
}
{ C42R13_xbar_tile.xbar_0.rcmux1 "in1 [0]" 20 12 2718.65 U N
{ C42R13_xbar_tile.xbar_0.rcmux1 "out" 20 12 3050.8 U N
{ C43R13.le_tile.le_guts.mux_sr "in6" 20 12 3050.8 U N
{ C43R13.le_tile.le_guts.mux_sr "out" 20 12 3050.8 U N
{ C43R13.le_tile.le_guts.u_inv_rc_1 "in" 20 12 3050.8 U N
{ C43R13.le_tile.le_guts.u_inv_rc_1 "out" 20 12 3050.81 U N
{ C43R13.le_tile.le_guts.lbuf "sr" 20 12 3050.81 U N
}
}
}
}
}
}
}
}
}
}
{ C26R13_xbar_tile.xbar_0.ixbar2 "z6 [2]" 12 12 2394.67 U N
{ C24R13_xbar_tile.xbar_0.rcmux1 "in2 [0]" 11 12 2394.67 U N
{ C24R13_xbar_tile.xbar_0.rcmux1 "out" 11 12 2513.67 U N
{ C25R13.le_tile.le_guts.mux_sr "in6" 11 12 2513.67 U N
{ C25R13.le_tile.le_guts.mux_sr "out" 11 12 2513.67 U N
{ C25R13.le_tile.le_guts.u_inv_rc_1 "in" 11 12 2513.67 U N
{ C25R13.le_tile.le_guts.u_inv_rc_1 "out" 11 12 2513.67 U N
{ C25R13.le_tile.le_guts.lbuf "sr" 11 12 2513.67 U N
}
}
}
}
}
}
}
{ C24R13_xbar_tile.xbar_0.ixbar2 "i3 [13]" 11 12 2394.67 U N
{ C24R13_xbar_tile.xbar_0.ixbar2 "z6 [2]" 11 12 2619.27 U N
{ C22R13_xbar_tile.xbar_0.rcmux1 "in2 [0]" 10 12 2619.27 U N
{ C22R13_xbar_tile.xbar_0.rcmux1 "out" 10 12 2738.27 U N
{ C23R13.le_tile.le_guts.mux_sr "in6" 10 12 2738.27 U N
{ C23R13.le_tile.le_guts.mux_sr "out" 10 12 2738.28 U N
{ C23R13.le_tile.le_guts.u_inv_rc_1 "in" 10 12 2738.28 U N
{ C23R13.le_tile.le_guts.u_inv_rc_1 "out" 10 12 2738.28 U N
{ C23R13.le_tile.le_guts.lbuf "sr" 10 12 2738.28 U N
}
}
}
}
}
}
}
}
}
}
}
}
{ C28R13_xbar_tile.xbar_0.ixbar2 "z5 [0]" 13 12 2166.18 U N
{ C28R16_xbar_tile.xbar_0.ixbar2 "i2 [13]" 13 15 2166.18 U N
{ C28R16_xbar_tile.xbar_0.ixbar2 "z6 [2]" 13 15 2347.2 U N
{ C26R16_xbar_tile.xbar_0.rcmux1 "in2 [0]" 12 15 2347.2 U N
{ C26R16_xbar_tile.xbar_0.rcmux1 "out" 12 15 2466.2 U N
{ C27R16.le_tile.le_guts.mux_sr "in6" 12 15 2466.2 U N
{ C27R16.le_tile.le_guts.mux_sr "out" 12 15 2466.21 U N
{ C27R16.le_tile.le_guts.u_inv_rc_1 "in" 12 15 2466.21 U N
{ C27R16.le_tile.le_guts.u_inv_rc_1 "out" 12 15 2466.21 U N
{ C27R16.le_tile.le_guts.lbuf "sr" 12 15 2466.21 U N
}
}
}
}
}
}
}
}
}
{ C28R13_xbar_tile.xbar_0.rcmux1 "in1 [0]" 13 12 2166.18 U N
{ C28R13_xbar_tile.xbar_0.rcmux1 "out" 13 12 2498.33 U N
{ C29R13.le_tile.le_guts.mux_sr "in6" 13 12 2498.33 U N
{ C29R13.le_tile.le_guts.mux_sr "out" 13 12 2498.33 U N
{ C29R13.le_tile.le_guts.u_inv_rc_1 "in" 13 12 2498.33 U N
{ C29R13.le_tile.le_guts.u_inv_rc_1 "out" 13 12 2498.33 U N
{ C29R13.le_tile.le_guts.lbuf "sr" 13 12 2498.33 U N
}
}
}
}
}
}
}
}
}
}
}
{ C24R12_xbar_tile.xbar_0.ixbar2 "i2 [4]" 11 11 1759.26 U N
{ C24R12_xbar_tile.xbar_0.ixbar2 "z6 [2]" 11 11 1939.82 U N
{ C22R12_xbar_tile.xbar_0.rcmux1 "in2 [0]" 10 11 1939.82 U N
{ C22R12_xbar_tile.xbar_0.rcmux1 "out" 10 11 2058.82 U N
{ C23R12.le_tile.le_guts.mux_sr "in6" 10 11 2058.82 U N
{ C23R12.le_tile.le_guts.mux_sr "out" 10 11 2058.82 U N
{ C23R12.le_tile.le_guts.u_inv_rc_1 "in" 10 11 2058.82 U N
{ C23R12.le_tile.le_guts.u_inv_rc_1 "out" 10 11 2058.82 U N
{ C23R12.le_tile.le_guts.lbuf "sr" 10 11 2058.82 U N
}
}
}
}
}
}
}
}
}
}
}
{ C24R14_xbar_tile.xbar_0.rcmux1 "in1 [0]" 11 13 1584.88 U N
{ C24R14_xbar_tile.xbar_0.rcmux1 "out" 11 13 1920.18 U N
{ C25R14.le_tile.le_guts.mux_sr "in6" 11 13 1920.18 U N
{ C25R14.le_tile.le_guts.mux_sr "out" 11 13 1920.18 U N
{ C25R14.le_tile.le_guts.u_inv_rc_1 "in" 11 13 1920.18 U N
{ C25R14.le_tile.le_guts.u_inv_rc_1 "out" 11 13 1920.18 U N
{ C25R14.le_tile.le_guts.lbuf "sr" 11 13 1920.18 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C14R17_xbar_tile.xbar_0.ixbar2 "i3 [15]" 6 16 891.783 U N
{ C14R17_xbar_tile.xbar_0.ixbar2 "z6 [2]" 6 16 1096.99 U N
{ C12R17_xbar_tile.xbar_0.rcmux1 "in2 [0]" 5 16 1096.99 U N
{ C12R17_xbar_tile.xbar_0.rcmux1 "out" 5 16 1215.99 U N
{ C13R17.le_tile.le_guts.mux_sr "in6" 5 16 1215.99 U N
{ C13R17.le_tile.le_guts.mux_sr "out" 5 16 1215.99 U N
{ C13R17.le_tile.le_guts.u_inv_rc_1 "in" 5 16 1215.99 U N
{ C13R17.le_tile.le_guts.u_inv_rc_1 "out" 5 16 1216 U N
{ C13R17.le_tile.le_guts.lbuf "sr" 5 16 1216 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C38R18_xbar_tile.xbar_0.oxbar "xy [6]" 18 17 264.26 U N
{ C38R17_xbar_tile.xbar_0.ixbar2 "i2 [3]" 18 16 264.26 U N
{ C38R17_xbar_tile.xbar_0.ixbar2 "z6 [2]" 18 16 349.095 U N
{ C36R17_xbar_tile.xbar_0.rcmux1 "in2 [0]" 17 16 349.095 U N
{ C36R17_xbar_tile.xbar_0.rcmux1 "out" 17 16 468.096 U N
{ C37R17.le_tile.le_guts.mux_sr "in6" 17 16 468.096 U N
{ C37R17.le_tile.le_guts.mux_sr "out" 17 16 468.098 U N
{ C37R17.le_tile.le_guts.u_inv_rc_1 "in" 17 16 468.098 U N
{ C37R17.le_tile.le_guts.u_inv_rc_1 "out" 17 16 468.1 U N
{ C37R17.le_tile.le_guts.lbuf "sr" 17 16 468.1 U N
}
}
}
}
}
}
}
{ C36R17_xbar_tile.xbar_0.ixbar2 "i3 [13]" 17 16 349.095 U N
{ C36R17_xbar_tile.xbar_0.ixbar2 "z6 [2]" 17 16 537.445 U N
{ C34R17_xbar_tile.xbar_0.rcmux1 "in2 [0]" 16 16 537.445 U N
{ C34R17_xbar_tile.xbar_0.rcmux1 "out" 16 16 656.446 U N
{ C35R17.le_tile.le_guts.mux_sr "in6" 16 16 656.446 U N
{ C35R17.le_tile.le_guts.mux_sr "out" 16 16 656.448 U N
{ C35R17.le_tile.le_guts.u_inv_rc_1 "in" 16 16 656.448 U N
{ C35R17.le_tile.le_guts.u_inv_rc_1 "out" 16 16 656.45 U N
{ C35R17.le_tile.le_guts.lbuf "sr" 16 16 656.45 U N
}
}
}
}
}
}
}
}
}
}
}
}
{ C38R18_xbar_tile.xbar_0.oxbar "xy [5]" 18 17 264.26 U N
{ C40R17_xbar_tile.xbar_0.ixbar2 "i3 [3]" 19 16 264.26 U N
{ C40R17_xbar_tile.xbar_0.ixbar2 "z6 [2]" 19 16 350.445 U N
{ C38R17_xbar_tile.xbar_0.rcmux1 "in2 [0]" 18 16 350.445 U N
{ C38R17_xbar_tile.xbar_0.rcmux1 "out" 18 16 469.446 U N
{ C39R17.le_tile.le_guts.mux_sr "in6" 18 16 469.446 U N
{ C39R17.le_tile.le_guts.mux_sr "out" 18 16 469.448 U N
{ C39R17.le_tile.le_guts.u_inv_rc_1 "in" 18 16 469.448 U N
{ C39R17.le_tile.le_guts.u_inv_rc_1 "out" 18 16 469.45 U N
{ C39R17.le_tile.le_guts.lbuf "sr" 18 16 469.45 U N
}
}
}
}
}
}
}
}
}
}
{ C38R18_xbar_tile.xbar_0.oxbar "xy [22]" 18 17 264.26 U N
{ C38R19_xbar_tile.xbar_0.ixbar2 "i1 [9]" 18 18 264.26 U N
{ C38R19_xbar_tile.xbar_0.ixbar2 "z4 [1]" 18 18 349.095 U N
{ C34R19_xbar_tile.xbar_0.ixbar2 "i3 [0]" 16 18 349.095 U N
{ C34R19_xbar_tile.xbar_0.ixbar2 "z6 [2]" 16 18 529.863 U N
{ C32R19_xbar_tile.xbar_0.rcmux1 "in2 [0]" 15 18 529.863 U N
{ C32R19_xbar_tile.xbar_0.rcmux1 "out" 15 18 648.864 U N
{ C33R19.le_tile.le_guts.mux_sr "in6" 15 18 648.864 U N
{ C33R19.le_tile.le_guts.mux_sr "out" 15 18 648.866 U N
{ C33R19.le_tile.le_guts.u_inv_rc_1 "in" 15 18 648.866 U N
{ C33R19.le_tile.le_guts.u_inv_rc_1 "out" 15 18 648.868 U N
{ C33R19.le_tile.le_guts.lbuf "sr" 15 18 648.868 U N
}
}
}
}
}
}
}
}
}
}
}
}
{ C38R18_xbar_tile.xbar_0.oxbar "xy [21]" 18 17 264.26 U N
{ C36R19_xbar_tile.xbar_0.ixbar1 "i0 [6]" 17 18 264.26 U N
{ C36R19_xbar_tile.xbar_0.ixbar1 "z1 [1]" 17 18 350.445 U N
{ C36R22_xbar_tile.xbar_0.ixbar1 "i2 [15]" 17 21 350.445 U N
{ C36R22_xbar_tile.xbar_0.ixbar1 "z1 [1]" 17 21 538.674 U N
{ C36R22_xbar_tile.xbar_0.rcmux1 "in0 [1]" 17 21 538.674 U N
{ C36R22_xbar_tile.xbar_0.rcmux1 "out" 17 21 867.73 U N
{ C37R22.le_tile.le_guts.mux_sr "in6" 17 21 867.73 U N
{ C37R22.le_tile.le_guts.mux_sr "out" 17 21 867.732 U N
{ C37R22.le_tile.le_guts.u_inv_rc_1 "in" 17 21 867.732 U N
{ C37R22.le_tile.le_guts.u_inv_rc_1 "out" 17 21 867.734 U N
{ C37R22.le_tile.le_guts.lbuf "sr" 17 21 867.734 U N
}
}
}
}
}
}
}
}
}
{ C36R21_xbar_tile.xbar_0.ixbar1 "i1 [4]" 17 20 350.445 U N
{ C36R21_xbar_tile.xbar_0.ixbar1 "z1 [1]" 17 20 529.728 U N
{ C36R21_xbar_tile.xbar_0.rcmux1 "in0 [1]" 17 20 529.728 U N
{ C36R21_xbar_tile.xbar_0.rcmux1 "out" 17 20 858.784 U N
{ C37R21.le_tile.le_guts.mux_sr "in6" 17 20 858.784 U N
{ C37R21.le_tile.le_guts.mux_sr "out" 17 20 858.786 U N
{ C37R21.le_tile.le_guts.u_inv_rc_1 "in" 17 20 858.786 U N
{ C37R21.le_tile.le_guts.u_inv_rc_1 "out" 17 20 858.788 U N
{ C37R21.le_tile.le_guts.lbuf "sr" 17 20 858.788 U N
}
}
}
}
}
}
}
}
}
{ C36R20_xbar_tile.xbar_0.ixbar1 "i1 [6]" 17 19 350.445 U N
{ C36R20_xbar_tile.xbar_0.ixbar1 "z1 [1]" 17 19 527.372 U N
{ C36R20_xbar_tile.xbar_0.rcmux1 "in0 [1]" 17 19 527.372 U N
{ C36R20_xbar_tile.xbar_0.rcmux1 "out" 17 19 856.428 U N
{ C37R20.le_tile.le_guts.mux_sr "in6" 17 19 856.428 U N
{ C37R20.le_tile.le_guts.mux_sr "out" 17 19 856.43 U N
{ C37R20.le_tile.le_guts.u_inv_rc_1 "in" 17 19 856.43 U N
{ C37R20.le_tile.le_guts.u_inv_rc_1 "out" 17 19 856.432 U N
{ C37R20.le_tile.le_guts.lbuf "sr" 17 19 856.432 U N
}
}
}
}
}
}
}
}
}
{ C36R19_xbar_tile.xbar_0.rcmux1 "in0 [1]" 17 18 350.445 U N
{ C36R19_xbar_tile.xbar_0.rcmux1 "out" 17 18 688.925 U N
{ C37R19.le_tile.le_guts.mux_sr "in6" 17 18 688.925 U N
{ C37R19.le_tile.le_guts.mux_sr "out" 17 18 688.927 U N
{ C37R19.le_tile.le_guts.u_inv_rc_1 "in" 17 18 688.927 U N
{ C37R19.le_tile.le_guts.u_inv_rc_1 "out" 17 18 688.929 U N
{ C37R19.le_tile.le_guts.lbuf "sr" 17 18 688.929 U N
}
}
}
}
}
}
}
}
}
}
{ C38R18_xbar_tile.xbar_0.oxbar "xy [20]" 18 17 264.26 U N
{ C36R18_xbar_tile.xbar_0.ixbar3 "i3 [12]" 17 17 264.26 U N
{ C36R18_xbar_tile.xbar_0.ixbar3 "z3 [2]" 17 17 346.03 U N
{ C36R15_xbar_tile.xbar_0.ixbar3 "i2 [4]" 17 14 346.03 U N
{ C36R15_xbar_tile.xbar_0.ixbar3 "z3 [2]" 17 14 523.285 U N
{ C36R15_xbar_tile.xbar_0.rcmux1 "in3 [1]" 17 14 523.285 U N
{ C36R15_xbar_tile.xbar_0.rcmux1 "out" 17 14 852.341 U N
{ C37R15.le_tile.le_guts.mux_sr "in6" 17 14 852.341 U N
{ C37R15.le_tile.le_guts.mux_sr "out" 17 14 852.343 U N
{ C37R15.le_tile.le_guts.u_inv_rc_1 "in" 17 14 852.343 U N
{ C37R15.le_tile.le_guts.u_inv_rc_1 "out" 17 14 852.345 U N
{ C37R15.le_tile.le_guts.lbuf "sr" 17 14 852.345 U N
}
}
}
}
}
}
}
}
}
}
}
}
{ C38R18_xbar_tile.xbar_0.oxbar "xy [19]" 18 17 264.26 U N
{ C36R19_xbar_tile.xbar_0.ixbar1 "i0 [13]" 17 18 264.26 U N
{ C36R19_xbar_tile.xbar_0.ixbar1 "z1 [0]" 17 18 350.445 U N
{ C36R23_xbar_tile.xbar_0.ixbar1 "i1 [5]" 17 22 350.445 U N
{ C36R23_xbar_tile.xbar_0.ixbar1 "z1 [1]" 17 22 578.247 U N
{ C36R23_xbar_tile.xbar_0.rcmux1 "in0 [1]" 17 22 578.247 U N
{ C36R23_xbar_tile.xbar_0.rcmux1 "out" 17 22 907.303 U N
{ C37R23.le_tile.le_guts.mux_sr "in6" 17 22 907.303 U N
{ C37R23.le_tile.le_guts.mux_sr "out" 17 22 907.305 U N
{ C37R23.le_tile.le_guts.u_inv_rc_1 "in" 17 22 907.305 U N
{ C37R23.le_tile.le_guts.u_inv_rc_1 "out" 17 22 907.307 U N
{ C37R23.le_tile.le_guts.lbuf "sr" 17 22 907.307 U N
}
}
}
}
}
}
}
}
}
}
}
}
{ C38R18_xbar_tile.xbar_0.oxbar "xy [16]" 18 17 264.26 U N
{ C38R19_xbar_tile.xbar_0.ixbar1 "i1 [13]" 18 18 264.26 U N
{ C38R19_xbar_tile.xbar_0.ixbar1 "z1 [1]" 18 18 349.095 U N
{ C38R19_xbar_tile.xbar_0.rcmux1 "in0 [1]" 18 18 349.095 U N
{ C38R19_xbar_tile.xbar_0.rcmux1 "out" 18 18 678.151 U N
{ C39R19.le_tile.le_guts.mux_sr "in6" 18 18 678.151 U N
{ C39R19.le_tile.le_guts.mux_sr "out" 18 18 678.152 U N
{ C39R19.le_tile.le_guts.u_inv_rc_1 "in" 18 18 678.152 U N
{ C39R19.le_tile.le_guts.u_inv_rc_1 "out" 18 18 678.154 U N
{ C39R19.le_tile.le_guts.lbuf "sr" 18 18 678.154 U N
}
}
}
}
}
}
}
}
}
}
{ C38R18_xbar_tile.xbar_0.oxbar "xy [12]" 18 17 264.26 U N
{ C36R18_xbar_tile.xbar_0.ixbar0 "i0 [6]" 17 17 264.26 U N
{ C36R18_xbar_tile.xbar_0.ixbar0 "z3 [2]" 17 17 346.03 U N
{ C36R16_xbar_tile.xbar_0.ixbar0 "i1 [15]" 17 15 346.03 U N
{ C36R16_xbar_tile.xbar_0.ixbar0 "z1 [1]" 17 15 514.452 U N
{ C36R16_xbar_tile.xbar_0.rcmux1 "in0 [0]" 17 15 514.452 U N
{ C36R16_xbar_tile.xbar_0.rcmux1 "out" 17 15 843.508 U N
{ C37R16.le_tile.le_guts.mux_sr "in6" 17 15 843.508 U N
{ C37R16.le_tile.le_guts.mux_sr "out" 17 15 843.51 U N
{ C37R16.le_tile.le_guts.u_inv_rc_1 "in" 17 15 843.51 U N
{ C37R16.le_tile.le_guts.u_inv_rc_1 "out" 17 15 843.512 U N
{ C37R16.le_tile.le_guts.lbuf "sr" 17 15 843.512 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C38R18_xbar_tile.xbar_0.ixbar0 "i3 [6]" 18 17 0 U N
{ C38R18_xbar_tile.xbar_0.ixbar0 "z6 [2]" 18 17 207.26 U N
{ C32R18_xbar_tile.xbar_0.ixbar0 "i3 [15]" 15 17 207.26 U N
{ C32R18_xbar_tile.xbar_0.ixbar0 "z2 [3]" 15 17 397.025 U N
{ C32R14_xbar_tile.xbar_0.ixbar0 "i2 [10]" 15 13 397.025 U N
{ C32R14_xbar_tile.xbar_0.ixbar0 "z3 [2]" 15 13 625.283 U N
{ C32R14_xbar_tile.xbar_0.rcmux1 "in3 [0]" 15 13 625.283 U N
{ C32R14_xbar_tile.xbar_0.rcmux1 "out" 15 13 957.438 U N
{ C33R14.le_tile.le_guts.mux_sr "in6" 15 13 957.438 U N
{ C33R14.le_tile.le_guts.mux_sr "out" 15 13 957.44 U N
{ C33R14.le_tile.le_guts.u_inv_rc_1 "in" 15 13 957.44 U N
{ C33R14.le_tile.le_guts.u_inv_rc_1 "out" 15 13 957.442 U N
{ C33R14.le_tile.le_guts.lbuf "sr" 15 13 957.442 U N
}
}
}
}
}
}
}
{ C32R12_xbar_tile.xbar_0.ixbar0 "i1 [15]" 15 11 625.283 U N
{ C32R12_xbar_tile.xbar_0.ixbar0 "z0 [1]" 15 11 796.167 U N
{ C32R12.rbufx6.rbuf_c4.clk_mux "in3" 15 11 796.167 U N
{ C32R12.rbufx6.rbuf_c4.clk_mux "out" 15 11 1069.48 U N
{ C32R12.rbufx6.rbuf_c4.clk_gate_mux "in0" 15 11 1069.48 U N
{ C32R12.rbufx6.rbuf_c4.clk_gate_mux "out" 15 11 1469.48 U N
{ C35R10.le_tile.le_guts.mux_sr "in4" 16 9 1469.48 U N
{ C35R10.le_tile.le_guts.mux_sr "out" 16 9 1469.48 U N
{ C35R10.le_tile.le_guts.u_inv_rc_1 "in" 16 9 1469.48 U N
{ C35R10.le_tile.le_guts.u_inv_rc_1 "out" 16 9 1469.48 U N
{ C35R10.le_tile.le_guts.lbuf "sr" 16 9 1469.48 U N
}
}
}
}
}
{ C35R16.le_tile.le_guts.mux_sr "in4" 16 15 1469.48 U N
{ C35R16.le_tile.le_guts.mux_sr "out" 16 15 1469.48 U N
{ C35R16.le_tile.le_guts.u_inv_rc_1 "in" 16 15 1469.48 U N
{ C35R16.le_tile.le_guts.u_inv_rc_1 "out" 16 15 1469.48 U N
{ C35R16.le_tile.le_guts.lbuf "sr" 16 15 1469.48 U N
}
}
}
}
}
{ C35R15.le_tile.le_guts.mux_sr "in4" 16 14 1469.48 U N
{ C35R15.le_tile.le_guts.mux_sr "out" 16 14 1469.48 U N
{ C35R15.le_tile.le_guts.u_inv_rc_1 "in" 16 14 1469.48 U N
{ C35R15.le_tile.le_guts.u_inv_rc_1 "out" 16 14 1469.48 U N
{ C35R15.le_tile.le_guts.lbuf "sr" 16 14 1469.48 U N
}
}
}
}
}
{ C35R14.le_tile.le_guts.mux_sr "in4" 16 13 1469.48 U N
{ C35R14.le_tile.le_guts.mux_sr "out" 16 13 1469.48 U N
{ C35R14.le_tile.le_guts.u_inv_rc_1 "in" 16 13 1469.48 U N
{ C35R14.le_tile.le_guts.u_inv_rc_1 "out" 16 13 1469.48 U N
{ C35R14.le_tile.le_guts.lbuf "sr" 16 13 1469.48 U N
}
}
}
}
}
{ C35R12.le_tile.le_guts.mux_sr "in4" 16 11 1469.48 U N
{ C35R12.le_tile.le_guts.mux_sr "out" 16 11 1469.48 U N
{ C35R12.le_tile.le_guts.u_inv_rc_1 "in" 16 11 1469.48 U N
{ C35R12.le_tile.le_guts.u_inv_rc_1 "out" 16 11 1469.48 U N
{ C35R12.le_tile.le_guts.lbuf "sr" 16 11 1469.48 U N
}
}
}
}
}
{ C35R11.le_tile.le_guts.mux_sr "in4" 16 10 1469.48 U N
{ C35R11.le_tile.le_guts.mux_sr "out" 16 10 1469.48 U N
{ C35R11.le_tile.le_guts.u_inv_rc_1 "in" 16 10 1469.48 U N
{ C35R11.le_tile.le_guts.u_inv_rc_1 "out" 16 10 1469.48 U N
{ C35R11.le_tile.le_guts.lbuf "sr" 16 10 1469.48 U N
}
}
}
}
}
{ C33R10.le_tile.le_guts.mux_sr "in4" 15 9 1469.48 U N
{ C33R10.le_tile.le_guts.mux_sr "out" 15 9 1469.48 U N
{ C33R10.le_tile.le_guts.u_inv_rc_1 "in" 15 9 1469.48 U N
{ C33R10.le_tile.le_guts.u_inv_rc_1 "out" 15 9 1469.48 U N
{ C33R10.le_tile.le_guts.lbuf "sr" 15 9 1469.48 U N
}
}
}
}
}
{ C33R9.le_tile.le_guts.mux_sr "in4" 15 8 1469.48 U N
{ C33R9.le_tile.le_guts.mux_sr "out" 15 8 1469.48 U N
{ C33R9.le_tile.le_guts.u_inv_rc_1 "in" 15 8 1469.48 U N
{ C33R9.le_tile.le_guts.u_inv_rc_1 "out" 15 8 1469.48 U N
{ C33R9.le_tile.le_guts.lbuf "sr" 15 8 1469.48 U N
}
}
}
}
}
{ C33R16.le_tile.le_guts.mux_sr "in4" 15 15 1469.48 U N
{ C33R16.le_tile.le_guts.mux_sr "out" 15 15 1469.48 U N
{ C33R16.le_tile.le_guts.u_inv_rc_1 "in" 15 15 1469.48 U N
{ C33R16.le_tile.le_guts.u_inv_rc_1 "out" 15 15 1469.48 U N
{ C33R16.le_tile.le_guts.lbuf "sr" 15 15 1469.48 U N
}
}
}
}
}
{ C33R15.le_tile.le_guts.mux_sr "in4" 15 14 1469.48 U N
{ C33R15.le_tile.le_guts.mux_sr "out" 15 14 1469.48 U N
{ C33R15.le_tile.le_guts.u_inv_rc_1 "in" 15 14 1469.48 U N
{ C33R15.le_tile.le_guts.u_inv_rc_1 "out" 15 14 1469.48 U N
{ C33R15.le_tile.le_guts.lbuf "sr" 15 14 1469.48 U N
}
}
}
}
}
{ C33R12.le_tile.le_guts.mux_sr "in4" 15 11 1469.48 U N
{ C33R12.le_tile.le_guts.mux_sr "out" 15 11 1469.48 U N
{ C33R12.le_tile.le_guts.u_inv_rc_1 "in" 15 11 1469.48 U N
{ C33R12.le_tile.le_guts.u_inv_rc_1 "out" 15 11 1469.48 U N
{ C33R12.le_tile.le_guts.lbuf "sr" 15 11 1469.48 U N
}
}
}
}
}
{ C33R11.le_tile.le_guts.mux_sr "in4" 15 10 1469.48 U N
{ C33R11.le_tile.le_guts.mux_sr "out" 15 10 1469.48 U N
{ C33R11.le_tile.le_guts.u_inv_rc_1 "in" 15 10 1469.48 U N
{ C33R11.le_tile.le_guts.u_inv_rc_1 "out" 15 10 1469.48 U N
{ C33R11.le_tile.le_guts.lbuf "sr" 15 10 1469.48 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C38R18_xbar_tile.xbar_0.ixbar0 "z5 [0]" 18 17 207.26 U N
{ C38R20_xbar_tile.xbar_0.ixbar0 "i1 [7]" 18 19 207.26 U N
{ C38R20_xbar_tile.xbar_0.ixbar0 "z1 [1]" 18 19 376.515 U N
{ C38R20_xbar_tile.xbar_0.rcmux1 "in0 [0]" 18 19 376.515 U N
{ C38R20_xbar_tile.xbar_0.rcmux1 "out" 18 19 705.571 U N
{ C39R20.le_tile.le_guts.mux_sr "in6" 18 19 705.571 U N
{ C39R20.le_tile.le_guts.mux_sr "out" 18 19 705.573 U N
{ C39R20.le_tile.le_guts.u_inv_rc_1 "in" 18 19 705.573 U N
{ C39R20.le_tile.le_guts.u_inv_rc_1 "out" 18 19 705.575 U N
{ C39R20.le_tile.le_guts.lbuf "sr" 18 19 705.575 U N
}
}
}
}
}
}
}
}
}
}
{ C38R18_xbar_tile.xbar_0.ixbar0 "z4 [1]" 18 17 207.26 U N
{ C32R18_xbar_tile.xbar_0.ixbar0 "i3 [4]" 15 17 207.26 U N
{ C32R18_xbar_tile.xbar_0.ixbar0 "z0 [1]" 15 17 396.754 U N
{ C32R21_xbar_tile.xbar_0.ixbar0 "i1 [11]" 15 20 396.754 U N
{ C32R21_xbar_tile.xbar_0.ixbar0 "z3 [2]" 15 20 574.009 U N
{ C32R21_xbar_tile.xbar_0.rcmux1 "in3 [0]" 15 20 574.009 U N
{ C32R21_xbar_tile.xbar_0.rcmux1 "out" 15 20 906.164 U N
{ C33R21.le_tile.le_guts.mux_sr "in6" 15 20 906.164 U N
{ C33R21.le_tile.le_guts.mux_sr "out" 15 20 906.166 U N
{ C33R21.le_tile.le_guts.u_inv_rc_1 "in" 15 20 906.166 U N
{ C33R21.le_tile.le_guts.u_inv_rc_1 "out" 15 20 906.168 U N
{ C33R21.le_tile.le_guts.lbuf "sr" 15 20 906.168 U N
}
}
}
}
}
}
}
{ C32R20.rbufx6.rbuf_c5.clk_mux "in3" 15 19 574.009 U N
{ C32R20.rbufx6.rbuf_c5.clk_mux "out" 15 19 848.713 U N
{ C32R20.rbufx6.rbuf_c5.clk_gate_mux "in0" 15 19 848.713 U N
{ C32R20.rbufx6.rbuf_c5.clk_gate_mux "out" 15 19 1248.71 U N
{ C35R21.le_tile.le_guts.mux_sr "in5" 16 20 1248.71 U N
{ C35R21.le_tile.le_guts.mux_sr "out" 16 20 1248.72 U N
{ C35R21.le_tile.le_guts.u_inv_rc_1 "in" 16 20 1248.72 U N
{ C35R21.le_tile.le_guts.u_inv_rc_1 "out" 16 20 1248.72 U N
{ C35R21.le_tile.le_guts.lbuf "sr" 16 20 1248.72 U N
}
}
}
}
}
{ C35R20.le_tile.le_guts.mux_sr "in5" 16 19 1248.71 U N
{ C35R20.le_tile.le_guts.mux_sr "out" 16 19 1248.72 U N
{ C35R20.le_tile.le_guts.u_inv_rc_1 "in" 16 19 1248.72 U N
{ C35R20.le_tile.le_guts.u_inv_rc_1 "out" 16 19 1248.72 U N
{ C35R20.le_tile.le_guts.lbuf "sr" 16 19 1248.72 U N
}
}
}
}
}
{ C35R19.le_tile.le_guts.mux_sr "in5" 16 18 1248.71 U N
{ C35R19.le_tile.le_guts.mux_sr "out" 16 18 1248.72 U N
{ C35R19.le_tile.le_guts.u_inv_rc_1 "in" 16 18 1248.72 U N
{ C35R19.le_tile.le_guts.u_inv_rc_1 "out" 16 18 1248.72 U N
{ C35R19.le_tile.le_guts.lbuf "sr" 16 18 1248.72 U N
}
}
}
}
}
{ C35R18.le_tile.le_guts.mux_sr "in5" 16 17 1248.71 U N
{ C35R18.le_tile.le_guts.mux_sr "out" 16 17 1248.72 U N
{ C35R18.le_tile.le_guts.u_inv_rc_1 "in" 16 17 1248.72 U N
{ C35R18.le_tile.le_guts.u_inv_rc_1 "out" 16 17 1248.72 U N
{ C35R18.le_tile.le_guts.lbuf "sr" 16 17 1248.72 U N
}
}
}
}
}
{ C33R20.le_tile.le_guts.mux_sr "in5" 15 19 1248.71 U N
{ C33R20.le_tile.le_guts.mux_sr "out" 15 19 1248.72 U N
{ C33R20.le_tile.le_guts.u_inv_rc_1 "in" 15 19 1248.72 U N
{ C33R20.le_tile.le_guts.u_inv_rc_1 "out" 15 19 1248.72 U N
{ C33R20.le_tile.le_guts.lbuf "sr" 15 19 1248.72 U N
}
}
}
}
}
{ C33R18.le_tile.le_guts.mux_sr "in5" 15 17 1248.71 U N
{ C33R18.le_tile.le_guts.mux_sr "out" 15 17 1248.72 U N
{ C33R18.le_tile.le_guts.u_inv_rc_1 "in" 15 17 1248.72 U N
{ C33R18.le_tile.le_guts.u_inv_rc_1 "out" 15 17 1248.72 U N
{ C33R18.le_tile.le_guts.lbuf "sr" 15 17 1248.72 U N
}
}
}
}
}
{ C33R17.le_tile.le_guts.mux_sr "in5" 15 16 1248.71 U N
{ C33R17.le_tile.le_guts.mux_sr "out" 15 16 1248.72 U N
{ C33R17.le_tile.le_guts.u_inv_rc_1 "in" 15 16 1248.72 U N
{ C33R17.le_tile.le_guts.u_inv_rc_1 "out" 15 16 1248.72 U N
{ C33R17.le_tile.le_guts.lbuf "sr" 15 16 1248.72 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C38R18_xbar_tile.xbar_0.ixbar0 "z3 [2]" 18 17 207.26 U N
{ C38R16_xbar_tile.xbar_0.ixbar0 "i1 [15]" 18 15 207.26 U N
{ C38R16_xbar_tile.xbar_0.ixbar0 "z6 [1]" 18 15 380.645 U N
{ C22R16_xbar_tile.xbar_0.ixbar0 "i3 [14]" 10 15 380.645 U N
{ C22R16_xbar_tile.xbar_0.ixbar0 "z1 [1]" 10 15 704.623 U N
{ C22R16_xbar_tile.xbar_0.rcmux1 "in0 [0]" 10 15 704.623 U N
{ C22R16_xbar_tile.xbar_0.rcmux1 "out" 10 15 1033.68 U N
{ C23R16.le_tile.le_guts.mux_sr "in6" 10 15 1033.68 U N
{ C23R16.le_tile.le_guts.mux_sr "out" 10 15 1033.68 U N
{ C23R16.le_tile.le_guts.u_inv_rc_1 "in" 10 15 1033.68 U N
{ C23R16.le_tile.le_guts.u_inv_rc_1 "out" 10 15 1033.68 U N
{ C23R16.le_tile.le_guts.lbuf "sr" 10 15 1033.68 U N
}
}
}
}
}
}
}
}
}
}
{ C38R16_xbar_tile.xbar_0.ixbar0 "z3 [2]" 18 15 380.645 U N
{ C38R16_xbar_tile.xbar_0.rcmux1 "in3 [0]" 18 15 380.645 U N
{ C38R16_xbar_tile.xbar_0.rcmux1 "out" 18 15 712.8 U N
{ C39R16.le_tile.le_guts.mux_sr "in6" 18 15 712.8 U N
{ C39R16.le_tile.le_guts.mux_sr "out" 18 15 712.802 U N
{ C39R16.le_tile.le_guts.u_inv_rc_1 "in" 18 15 712.802 U N
{ C39R16.le_tile.le_guts.u_inv_rc_1 "out" 18 15 712.804 U N
{ C39R16.le_tile.le_guts.lbuf "sr" 18 15 712.804 U N
}
}
}
}
}
}
}
{ C38R13_xbar_tile.xbar_0.ixbar0 "i2 [4]" 18 12 380.645 U N
{ C38R13_xbar_tile.xbar_0.ixbar0 "z1 [1]" 18 12 561.199 U N
{ C38R13_xbar_tile.xbar_0.rcmux1 "in0 [0]" 18 12 561.199 U N
{ C38R13_xbar_tile.xbar_0.rcmux1 "out" 18 12 890.255 U N
{ C39R13.le_tile.le_guts.mux_sr "in6" 18 12 890.255 U N
{ C39R13.le_tile.le_guts.mux_sr "out" 18 12 890.257 U N
{ C39R13.le_tile.le_guts.u_inv_rc_1 "in" 18 12 890.257 U N
{ C39R13.le_tile.le_guts.u_inv_rc_1 "out" 18 12 890.259 U N
{ C39R13.le_tile.le_guts.lbuf "sr" 18 12 890.259 U N
}
}
}
}
}
}
}
}
}
}
}
{ C38R15_xbar_tile.xbar_0.ixbar0 "i2 [4]" 18 14 207.26 U N
{ C38R15_xbar_tile.xbar_0.ixbar0 "z3 [2]" 18 14 391.156 U N
{ C38R15_xbar_tile.xbar_0.rcmux1 "in3 [0]" 18 14 391.156 U N
{ C38R15_xbar_tile.xbar_0.rcmux1 "out" 18 14 723.311 U N
{ C39R15.le_tile.le_guts.mux_sr "in6" 18 14 723.311 U N
{ C39R15.le_tile.le_guts.mux_sr "out" 18 14 723.313 U N
{ C39R15.le_tile.le_guts.u_inv_rc_1 "in" 18 14 723.313 U N
{ C39R15.le_tile.le_guts.u_inv_rc_1 "out" 18 14 723.315 U N
{ C39R15.le_tile.le_guts.lbuf "sr" 18 14 723.315 U N
}
}
}
}
}
}
}
{ C38R12_xbar_tile.xbar_0.ixbar0 "i2 [4]" 18 11 391.156 U N
{ C38R12_xbar_tile.xbar_0.ixbar0 "z3 [2]" 18 11 571.71 U N
{ C38R12_xbar_tile.xbar_0.rcmux1 "in3 [0]" 18 11 571.71 U N
{ C38R12_xbar_tile.xbar_0.rcmux1 "out" 18 11 900.766 U N
{ C39R12.le_tile.le_guts.mux_sr "in6" 18 11 900.766 U N
{ C39R12.le_tile.le_guts.mux_sr "out" 18 11 900.768 U N
{ C39R12.le_tile.le_guts.u_inv_rc_1 "in" 18 11 900.768 U N
{ C39R12.le_tile.le_guts.u_inv_rc_1 "out" 18 11 900.77 U N
{ C39R12.le_tile.le_guts.lbuf "sr" 18 11 900.77 U N
}
}
}
}
}
}
}
}
}
}
}
}
{ C38R18_xbar_tile.xbar_0.ixbar0 "z2 [3]" 18 17 207.26 U N
{ C38R10_xbar_tile.xbar_0.ixbar0 "i1 [1]" 18 9 207.26 U N
{ C38R10_xbar_tile.xbar_0.ixbar0 "z3 [2]" 18 9 445.916 U N
{ C38R10_xbar_tile.xbar_0.rcmux1 "in3 [0]" 18 9 445.916 U N
{ C38R10_xbar_tile.xbar_0.rcmux1 "out" 18 9 774.972 U N
{ C39R10.le_tile.le_guts.mux_sr "in6" 18 9 774.972 U N
{ C39R10.le_tile.le_guts.mux_sr "out" 18 9 774.974 U N
{ C39R10.le_tile.le_guts.u_inv_rc_1 "in" 18 9 774.974 U N
{ C39R10.le_tile.le_guts.u_inv_rc_1 "out" 18 9 774.976 U N
{ C39R10.le_tile.le_guts.lbuf "sr" 18 9 774.976 U N
}
}
}
}
}
}
}
}
{ C38R10_xbar_tile.xbar_0.ixbar0 "z2 [3]" 18 9 445.916 U N
{ C38R2_xbar_tile.xbar_0.ixbar0 "i1 [1]" 18 1 445.916 U N
{ C38R2_xbar_tile.xbar_0.ixbar0 "z7 [1]" 18 1 684.573 U N
{ C52R2.xbar_tile.xbar_0.ixbar0 "i3 [14]" 25 1 684.573 U N
{ C52R2.xbar_tile.xbar_0.ixbar0 "z1 [3]" 25 1 1013.64 U N
{ C53R4.M7S_SOC "fp2soc_rst_n" 25 1 1146.64 U N
}
}
}
{ C46R2_xbar_tile.xbar_0.ixbar0 "i0 [14]" 22 1 684.573 U N
{ C46R2_xbar_tile.xbar_0.ixbar0 "z0 [1]" 22 1 1000.95 U N
{ C46R5_xbar_tile.xbar_0.ixbar0 "i1 [11]" 22 4 1000.95 U N
{ C46R5_xbar_tile.xbar_0.ixbar0 "z3 [2]" 22 4 1178.21 U N
{ C46R4.rbufx6.rbuf_c5.clk_mux "in3" 22 3 1178.21 U N
{ C46R4.rbufx6.rbuf_c5.clk_mux "out" 22 3 1451.52 U N
{ C46R4.rbufx6.rbuf_c5.clk_gate_mux "in0" 22 3 1451.52 U N
{ C46R4.rbufx6.rbuf_c5.clk_gate_mux "out" 22 3 1851.52 U N
{ C49R5.le_tile.le_guts.mux_sr "in5" 23 4 1851.52 U N
{ C49R5.le_tile.le_guts.mux_sr "out" 23 4 1851.52 U N
{ C49R5.le_tile.le_guts.u_inv_rc_1 "in" 23 4 1851.52 U N
{ C49R5.le_tile.le_guts.u_inv_rc_1 "out" 23 4 1851.52 U N
{ C49R5.le_tile.le_guts.lbuf "sr" 23 4 1851.52 U N
}
}
}
}
}
{ C49R4.le_tile.le_guts.mux_sr "in5" 23 3 1851.52 U N
{ C49R4.le_tile.le_guts.mux_sr "out" 23 3 1851.52 U N
{ C49R4.le_tile.le_guts.u_inv_rc_1 "in" 23 3 1851.52 U N
{ C49R4.le_tile.le_guts.u_inv_rc_1 "out" 23 3 1851.52 U N
{ C49R4.le_tile.le_guts.lbuf "sr" 23 3 1851.52 U N
}
}
}
}
}
{ C47R4.le_tile.le_guts.mux_sr "in5" 22 3 1851.52 U N
{ C47R4.le_tile.le_guts.mux_sr "out" 22 3 1851.52 U N
{ C47R4.le_tile.le_guts.u_inv_rc_1 "in" 22 3 1851.52 U N
{ C47R4.le_tile.le_guts.u_inv_rc_1 "out" 22 3 1851.52 U N
{ C47R4.le_tile.le_guts.lbuf "sr" 22 3 1851.52 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C38R2_xbar_tile.xbar_0.ixbar0 "z0 [1]" 18 1 684.573 U N
{ C38R4_xbar_tile.xbar_0.ixbar0 "i2 [0]" 18 3 684.573 U N
{ C38R4_xbar_tile.xbar_0.ixbar0 "z1 [1]" 18 3 852.994 U N
{ C38R4_xbar_tile.xbar_0.rcmux1 "in0 [0]" 18 3 852.994 U N
{ C38R4_xbar_tile.xbar_0.rcmux1 "out" 18 3 1182.05 U N
{ C39R4.le_tile.le_guts.mux_sr "in6" 18 3 1182.05 U N
{ C39R4.le_tile.le_guts.mux_sr "out" 18 3 1182.05 U N
{ C39R4.le_tile.le_guts.u_inv_rc_1 "in" 18 3 1182.05 U N
{ C39R4.le_tile.le_guts.u_inv_rc_1 "out" 18 3 1182.05 U N
{ C39R4.le_tile.le_guts.lbuf "sr" 18 3 1182.05 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C38R18_xbar_tile.xbar_0.ixbar0 "z1 [0]" 18 17 207.26 U N
{ C38R26_xbar_tile.xbar_0.ixbar0 "i2 [14]" 18 25 207.26 U N
{ C38R26_xbar_tile.xbar_0.ixbar0 "z1 [0]" 18 25 440.475 U N
{ C38R34_xbar_tile.xbar_0.ixbar0 "i2 [14]" 18 33 440.475 U N
{ C38R34_xbar_tile.xbar_0.ixbar0 "z7 [1]" 18 33 682.528 U N
{ C52R34.xbar_tile.xbar_0.ixbar0 "i3 [14]" 25 33 682.528 U N
{ C52R34.xbar_tile.xbar_0.ixbar0 "z0 [1]" 25 33 1006.51 U N
{ C52R36.xbar_tile.xbar_0.ixbar0 "i2 [0]" 25 35 1006.51 U N
{ C52R36.xbar_tile.xbar_0.ixbar0 "z5 [0]" 25 35 1174.93 U N
{ C52R36.xbar_tile.xbar_0.rcmux2 "in0 [0]" 25 35 1174.93 U N
{ C52R36.xbar_tile.xbar_0.rcmux2 "out" 25 35 1494.98 U N
{ C53R4.M7S_SOC "rst_ahb_fp0_n" 25 3 1494.98 U N
}
}
}
}
}
}
}
}
{ C38R34_xbar_tile.xbar_0.ixbar0 "z0 [0]" 18 33 682.528 U N
{ C38R42_xbar_tile.xbar_0.ixbar0 "i1 [10]" 18 41 682.528 U N
{ C38R42_xbar_tile.xbar_0.ixbar0 "z0 [1]" 18 41 915.743 U N
{ C38R45_xbar_tile.xbar_0.ixbar0 "i1 [11]" 18 44 915.743 U N
{ C38R45_xbar_tile.xbar_0.ixbar0 "z5 [2]" 18 44 1093 U N
{ C52R45.xbar_tile.xbar_0.ixbar0 "i3 [5]" 25 44 1093 U N
{ C52R45.xbar_tile.xbar_0.ixbar0 "z7 [2]" 25 44 1416.98 U N
{ C35R49.u0_bank11_mux.u0_bank11.u369.u0_io_align_rstn_mux "in0" 25 44 1416.98 U N
{ C35R49.u0_bank11_mux.u0_bank11.u369.u0_io_align_rstn_mux "out" 25 44 1646.51 U N
{ C35R49.io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS "align_rstn" 25 44 1646.51 U N
}
}
}
{ C31R49.u0_bank11_mux.u0_bank11.u379.u0_io_align_rstn_mux "in0" 25 44 1416.98 U N
{ C31R49.u0_bank11_mux.u0_bank11.u379.u0_io_align_rstn_mux "out" 25 44 1646.51 U N
{ C31R49.io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS "align_rstn" 25 44 1646.51 U N
}
}
}
{ C27R49.u0_bank11_mux.u0_bank11.u389.u0_io_align_rstn_mux "in0" 25 44 1416.98 U N
{ C27R49.u0_bank11_mux.u0_bank11.u389.u0_io_align_rstn_mux "out" 25 44 1646.51 U N
{ C27R49.io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS "align_rstn" 25 44 1646.51 U N
}
}
}
{ C25R49.u0_bank11_mux.u0_bank11.u395.u0_io_align_rstn_mux "in0" 25 44 1416.98 U N
{ C25R49.u0_bank11_mux.u0_bank11.u395.u0_io_align_rstn_mux "out" 25 44 1646.51 U N
{ C25R49.io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS "align_rstn" 25 44 1646.51 U N
}
}
}
{ C25R49.u0_bank11_mux.u0_bank11.u393.u0_io_align_rstn_mux "in0" 25 44 1416.98 U N
{ C25R49.u0_bank11_mux.u0_bank11.u393.u0_io_align_rstn_mux "out" 25 44 1646.51 U N
{ C25R49.io_top.u0_bank11_mux.u0_bank11.u393.u0_M7A_IO_LVDS "align_rstn" 25 44 1646.51 U N
}
}
}
}
}
}
}
}
}
}
}
{ C38R30_xbar_tile.xbar_0.ixbar0 "i1 [5]" 18 29 440.475 U N
{ C38R30_xbar_tile.xbar_0.ixbar0 "z4 [2]" 18 29 676.455 U N
{ C30R30_xbar_tile.xbar_0.ixbar0 "i3 [1]" 14 29 676.455 U N
{ C30R30_xbar_tile.xbar_0.ixbar0 "z2 [1]" 14 29 989.102 U N
{ C30R30_xbar_tile.xbar_0.oxbar "d [23]" 14 29 989.102 U N
{ C30R30_xbar_tile.xbar_0.oxbar "xy [22]" 14 29 1276.1 U N
{ C30R31_xbar_tile.xbar_0.ixbar2 "i1 [9]" 14 30 1276.1 U N
{ C30R31_xbar_tile.xbar_0.ixbar2 "z6 [2]" 14 30 1365.81 U N
{ C28R31_xbar_tile.xbar_0.rcmux1 "in2 [0]" 13 30 1365.81 U N
{ C28R31_xbar_tile.xbar_0.rcmux1 "out" 13 30 1484.81 U N
{ C29R31.le_tile.le_guts.mux_sr "in6" 13 30 1484.81 U N
{ C29R31.le_tile.le_guts.mux_sr "out" 13 30 1484.81 U N
{ C29R31.le_tile.le_guts.u_inv_rc_1 "in" 13 30 1484.81 U N
{ C29R31.le_tile.le_guts.u_inv_rc_1 "out" 13 30 1484.82 U N
{ C29R31.le_tile.le_guts.lbuf "sr" 13 30 1484.82 U N
}
}
}
}
}
}
}
}
{ C30R31_xbar_tile.xbar_0.ixbar2 "z0 [1]" 14 30 1365.81 U N
{ C30R33_xbar_tile.xbar_0.ixbar2 "i2 [0]" 14 32 1365.81 U N
{ C30R33_xbar_tile.xbar_0.ixbar2 "z5 [1]" 14 32 1534.23 U N
{ C34R33_xbar_tile.xbar_0.ixbar2 "i0 [4]" 16 32 1534.23 U N
{ C34R33_xbar_tile.xbar_0.ixbar2 "z6 [2]" 16 32 1757.93 U N
{ C32R33_xbar_tile.xbar_0.rcmux1 "in2 [0]" 15 32 1757.93 U N
{ C32R33_xbar_tile.xbar_0.rcmux1 "out" 15 32 1876.93 U N
{ C33R33.le_tile.le_guts.mux_sr "in6" 15 32 1876.93 U N
{ C33R33.le_tile.le_guts.mux_sr "out" 15 32 1876.93 U N
{ C33R33.le_tile.le_guts.u_inv_rc_1 "in" 15 32 1876.93 U N
{ C33R33.le_tile.le_guts.u_inv_rc_1 "out" 15 32 1876.93 U N
{ C33R33.le_tile.le_guts.lbuf "sr" 15 32 1876.93 U N
}
}
}
}
}
}
}
}
{ C34R33_xbar_tile.xbar_0.ixbar2 "z2 [2]" 16 32 1757.93 U N
{ C34R32_xbar_tile.xbar_0.ixbar2 "i2 [9]" 16 31 1757.93 U N
{ C34R32_xbar_tile.xbar_0.ixbar2 "z6 [2]" 16 31 1937.43 U N
{ C32R32_xbar_tile.xbar_0.rcmux1 "in2 [0]" 15 31 1937.43 U N
{ C32R32_xbar_tile.xbar_0.rcmux1 "out" 15 31 2056.44 U N
{ C33R32.le_tile.le_guts.mux_sr "in6" 15 31 2056.44 U N
{ C33R32.le_tile.le_guts.mux_sr "out" 15 31 2056.44 U N
{ C33R32.le_tile.le_guts.u_inv_rc_1 "in" 15 31 2056.44 U N
{ C33R32.le_tile.le_guts.u_inv_rc_1 "out" 15 31 2056.44 U N
{ C33R32.le_tile.le_guts.lbuf "sr" 15 31 2056.44 U N
}
}
}
}
}
}
}
}
{ C34R32_xbar_tile.xbar_0.ixbar2 "z5 [0]" 16 31 1937.43 U N
{ C34R33_xbar_tile.xbar_0.ixbar2 "i2 [12]" 16 32 1937.43 U N
{ C34R33_xbar_tile.xbar_0.ixbar2 "z2 [3]" 16 32 2109.32 U N
{ C34R25_xbar_tile.xbar_0.ixbar2 "i1 [1]" 16 24 2109.32 U N
{ C34R25_xbar_tile.xbar_0.ixbar2 "z5 [0]" 16 24 2343.03 U N
{ C34R26_xbar_tile.xbar_0.ixbar2 "i2 [12]" 16 25 2343.03 U N
{ C34R26_xbar_tile.xbar_0.ixbar2 "z3 [2]" 16 25 2514.91 U N
{ C34R24_xbar_tile.xbar_0.ixbar2 "i1 [15]" 16 23 2514.91 U N
{ C34R24_xbar_tile.xbar_0.ixbar2 "z6 [2]" 16 23 2688.29 U N
{ C32R24_xbar_tile.xbar_0.rcmux1 "in2 [0]" 15 23 2688.29 U N
{ C32R24_xbar_tile.xbar_0.rcmux1 "out" 15 23 2807.3 U N
{ C33R24.le_tile.le_guts.mux_sr "in6" 15 23 2807.3 U N
{ C33R24.le_tile.le_guts.mux_sr "out" 15 23 2807.3 U N
{ C33R24.le_tile.le_guts.u_inv_rc_1 "in" 15 23 2807.3 U N
{ C33R24.le_tile.le_guts.u_inv_rc_1 "out" 15 23 2807.3 U N
{ C33R24.le_tile.le_guts.lbuf "sr" 15 23 2807.3 U N
}
}
}
}
}
}
}
}
}
{ C34R23_xbar_tile.xbar_0.ixbar2 "i2 [4]" 16 22 2514.91 U N
{ C34R23_xbar_tile.xbar_0.ixbar2 "z6 [2]" 16 22 2698.81 U N
{ C32R23_xbar_tile.xbar_0.rcmux1 "in2 [0]" 15 22 2698.81 U N
{ C32R23_xbar_tile.xbar_0.rcmux1 "out" 15 22 2817.81 U N
{ C33R23.le_tile.le_guts.mux_sr "in6" 15 22 2817.81 U N
{ C33R23.le_tile.le_guts.mux_sr "out" 15 22 2817.81 U N
{ C33R23.le_tile.le_guts.u_inv_rc_1 "in" 15 22 2817.81 U N
{ C33R23.le_tile.le_guts.u_inv_rc_1 "out" 15 22 2817.81 U N
{ C33R23.le_tile.le_guts.lbuf "sr" 15 22 2817.81 U N
}
}
}
}
}
}
}
}
{ C34R23_xbar_tile.xbar_0.ixbar2 "z5 [0]" 16 22 2698.81 U N
{ C34R23_xbar_tile.xbar_0.rcmux1 "in1 [0]" 16 22 2698.81 U N
{ C34R23_xbar_tile.xbar_0.rcmux1 "out" 16 22 3027.86 U N
{ C35R23.le_tile.le_guts.mux_sr "in6" 16 22 3027.86 U N
{ C35R23.le_tile.le_guts.mux_sr "out" 16 22 3027.86 U N
{ C35R23.le_tile.le_guts.u_inv_rc_1 "in" 16 22 3027.86 U N
{ C35R23.le_tile.le_guts.u_inv_rc_1 "out" 16 22 3027.86 U N
{ C35R23.le_tile.le_guts.lbuf "sr" 16 22 3027.86 U N
}
}
}
}
}
}
}
}
}
}
}
{ C34R25_xbar_tile.xbar_0.rcmux1 "in1 [0]" 16 24 2343.03 U N
{ C34R25_xbar_tile.xbar_0.rcmux1 "out" 16 24 2675.18 U N
{ C35R25.le_tile.le_guts.mux_sr "in6" 16 24 2675.18 U N
{ C35R25.le_tile.le_guts.mux_sr "out" 16 24 2675.18 U N
{ C35R25.le_tile.le_guts.u_inv_rc_1 "in" 16 24 2675.18 U N
{ C35R25.le_tile.le_guts.u_inv_rc_1 "out" 16 24 2675.18 U N
{ C35R25.le_tile.le_guts.lbuf "sr" 16 24 2675.18 U N
}
}
}
}
}
}
}
}
}
}
}
{ C34R32_xbar_tile.xbar_0.rcmux1 "in1 [0]" 16 31 1937.43 U N
{ C34R32_xbar_tile.xbar_0.rcmux1 "out" 16 31 2269.59 U N
{ C35R32.le_tile.le_guts.mux_sr "in6" 16 31 2269.59 U N
{ C35R32.le_tile.le_guts.mux_sr "out" 16 31 2269.59 U N
{ C35R32.le_tile.le_guts.u_inv_rc_1 "in" 16 31 2269.59 U N
{ C35R32.le_tile.le_guts.u_inv_rc_1 "out" 16 31 2269.59 U N
{ C35R32.le_tile.le_guts.lbuf "sr" 16 31 2269.59 U N
}
}
}
}
}
}
}
}
}
{ C34R31_xbar_tile.xbar_0.ixbar2 "i2 [11]" 16 30 1757.93 U N
{ C34R31_xbar_tile.xbar_0.ixbar2 "z5 [0]" 16 30 1940.64 U N
{ C34R31_xbar_tile.xbar_0.rcmux1 "in1 [0]" 16 30 1940.64 U N
{ C34R31_xbar_tile.xbar_0.rcmux1 "out" 16 30 2269.69 U N
{ C35R31.le_tile.le_guts.mux_sr "in6" 16 30 2269.69 U N
{ C35R31.le_tile.le_guts.mux_sr "out" 16 30 2269.7 U N
{ C35R31.le_tile.le_guts.u_inv_rc_1 "in" 16 30 2269.7 U N
{ C35R31.le_tile.le_guts.u_inv_rc_1 "out" 16 30 2269.7 U N
{ C35R31.le_tile.le_guts.lbuf "sr" 16 30 2269.7 U N
}
}
}
}
}
}
}
}
}
{ C34R30_xbar_tile.xbar_0.ixbar2 "i1 [0]" 16 29 1757.93 U N
{ C34R30_xbar_tile.xbar_0.ixbar2 "z6 [2]" 16 29 1949.82 U N
{ C32R30_xbar_tile.xbar_0.rcmux1 "in2 [0]" 15 29 1949.82 U N
{ C32R30_xbar_tile.xbar_0.rcmux1 "out" 15 29 2068.82 U N
{ C33R30.le_tile.le_guts.mux_sr "in6" 15 29 2068.82 U N
{ C33R30.le_tile.le_guts.mux_sr "out" 15 29 2068.83 U N
{ C33R30.le_tile.le_guts.u_inv_rc_1 "in" 15 29 2068.83 U N
{ C33R30.le_tile.le_guts.u_inv_rc_1 "out" 15 29 2068.83 U N
{ C33R30.le_tile.le_guts.lbuf "sr" 15 29 2068.83 U N
}
}
}
}
}
}
}
}
{ C34R30_xbar_tile.xbar_0.ixbar2 "z5 [0]" 16 29 1949.82 U N
{ C34R30_xbar_tile.xbar_0.rcmux1 "in1 [0]" 16 29 1949.82 U N
{ C34R30_xbar_tile.xbar_0.rcmux1 "out" 16 29 2278.88 U N
{ C35R30.le_tile.le_guts.mux_sr "in6" 16 29 2278.88 U N
{ C35R30.le_tile.le_guts.mux_sr "out" 16 29 2278.88 U N
{ C35R30.le_tile.le_guts.u_inv_rc_1 "in" 16 29 2278.88 U N
{ C35R30.le_tile.le_guts.u_inv_rc_1 "out" 16 29 2278.88 U N
{ C35R30.le_tile.le_guts.lbuf "sr" 16 29 2278.88 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C30R30_xbar_tile.xbar_0.oxbar "xy [12]" 14 29 1276.1 U N
{ C30R30_xbar_tile.xbar_0.ixbar2 "i3 [9]" 14 29 1276.1 U N
{ C30R30_xbar_tile.xbar_0.ixbar2 "z6 [2]" 14 29 1358.01 U N
{ C28R30_xbar_tile.xbar_0.rcmux1 "in2 [0]" 13 29 1358.01 U N
{ C28R30_xbar_tile.xbar_0.rcmux1 "out" 13 29 1477.01 U N
{ C29R30.le_tile.le_guts.mux_sr "in6" 13 29 1477.01 U N
{ C29R30.le_tile.le_guts.mux_sr "out" 13 29 1477.01 U N
{ C29R30.le_tile.le_guts.u_inv_rc_1 "in" 13 29 1477.01 U N
{ C29R30.le_tile.le_guts.u_inv_rc_1 "out" 13 29 1477.01 U N
{ C29R30.le_tile.le_guts.lbuf "sr" 13 29 1477.01 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C38R18_xbar_tile.xbar_0.ixbar0 "z0 [1]" 18 17 207.26 U N
{ C38R21_xbar_tile.xbar_0.ixbar0 "i1 [11]" 18 20 207.26 U N
{ C38R21_xbar_tile.xbar_0.ixbar0 "z3 [2]" 18 20 384.515 U N
{ C38R21_xbar_tile.xbar_0.rcmux1 "in3 [0]" 18 20 384.515 U N
{ C38R21_xbar_tile.xbar_0.rcmux1 "out" 18 20 713.571 U N
{ C39R21.le_tile.le_guts.mux_sr "in6" 18 20 713.571 U N
{ C39R21.le_tile.le_guts.mux_sr "out" 18 20 713.573 U N
{ C39R21.le_tile.le_guts.u_inv_rc_1 "in" 18 20 713.573 U N
{ C39R21.le_tile.le_guts.u_inv_rc_1 "out" 18 20 713.575 U N
{ C39R21.le_tile.le_guts.lbuf "sr" 18 20 713.575 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[11]|qx_net []
{ C29R31.le_tile.le_guts.lp0.reg0 "qx" 13 30 0 U N
{ C28R31_xbar_tile.xbar_0.oxbar "d [1]" 13 30 0 U N
{ C28R31_xbar_tile.xbar_0.oxbar "xy [21]" 13 30 144.07 U N
{ C26R32_xbar_tile.xbar_0.ixbar1 "i0 [6]" 12 31 144.07 U N
{ C26R32_xbar_tile.xbar_0.ixbar1 "z0 [0]" 12 31 230.502 U N
{ C26R40_xbar_tile.xbar_0.ixbar1 "i1 [10]" 12 39 230.502 U N
{ C26R40_xbar_tile.xbar_0.ixbar1 "z0 [0]" 12 39 463.716 U N
{ C26R44_xbar_tile.xbar_0.ixbar1 "i2 [1]" 12 43 463.716 U N
{ C26R44_xbar_tile.xbar_0.ixbar1 "z4 [0]" 12 43 691.518 U N
{ C26R44_xbar_tile.xbar_0.oxbar "d [22]" 12 43 691.518 U N
{ C26R44_xbar_tile.xbar_0.oxbar "xy [21]" 12 43 970.008 U N
{ C24R45_xbar_tile.xbar_0.ixbar1 "i0 [6]" 11 44 970.008 U N
{ C24R45_xbar_tile.xbar_0.ixbar1 "z1 [0]" 11 44 1056.44 U N
{ C25R49.io_top.u0_bank11_mux.u0_bank11.u393.u0_M7A_IO_LVDS "od_d_0 [3]" 11 44 1056.44 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].mclk_out []
{ C37R11.le_tile.le_guts.lbuf "mclk_b" 17 10 0 U N
{ C37R11.le_tile.le_guts.lp2.reg0 "mclk_b" 17 10 0 U N
}
{ C37R11.le_tile.le_guts.lp0.reg0 "mclk_b" 17 10 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[1]_net []
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_q [1]" 14 15 0 U N
{ C31R13.emb_guts.mux_4_dx_4_ "in0" 14 15 0 U N
{ C31R13.emb_guts.mux_4_dx_4_ "out" 14 15 0.002 U N
{ C30R16_xbar_tile.xbar_0.oxbar "d [2]" 14 15 0.002 U N
{ C30R16_xbar_tile.xbar_0.oxbar "xy [15]" 14 15 144.742 U N
{ C32R17_xbar_tile.xbar_0.ixbar0 "i1 [2]" 15 16 144.742 U N
{ C32R17_xbar_tile.xbar_0.ixbar0 "z1 [0]" 15 16 231.174 U N
{ C32R21_xbar_tile.xbar_0.ixbar0 "i1 [5]" 15 20 231.174 U N
{ C32R21_xbar_tile.xbar_0.ixbar0 "z1 [2]" 15 20 458.975 U N
{ C33R21.le_tile.le_guts.lp0.mux_di0 "in1" 15 20 458.975 U N
{ C33R21.le_tile.le_guts.lp0.mux_di0 "out" 15 20 635.295 U N
{ C33R21.le_tile.le_guts.lp0.reg0 "di" 15 20 635.295 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0727|dx_net []
{ C27R14.le_tile.le_guts.lp2.lut0 "dx" 12 13 0 U N
{ C26R14_xbar_tile.xbar_0.ixbar2 "i2 [7]" 12 13 0 U N
{ C26R14_xbar_tile.xbar_0.ixbar2 "z5 [1]" 12 13 87.2 U N
{ C32R14_xbar_tile.xbar_0.ixbar2 "i0 [0]" 15 13 87.2 U N
{ C32R14_xbar_tile.xbar_0.ixbar2 "z4 [0]" 15 13 311.311 U N
{ C33R14.le_tile.le_guts.lp2.mux_di0 "in1" 15 13 311.311 U N
{ C33R14.le_tile.le_guts.lp2.mux_di0 "out" 15 13 487.631 U N
{ C33R14.le_tile.le_guts.lp2.reg0 "di" 15 13 487.631 U N
}
}
}
}
}
}
}
}
rout u_colorgen_v_valid__reg|qx_net []
{ C25R16.le_tile.le_guts.lp1.reg0 "qx" 11 15 0 U N
{ C24R16_xbar_tile.xbar_0.oxbar "d [6]" 11 15 0 U N
{ C24R16_xbar_tile.xbar_0.oxbar "xy [14]" 11 15 151.14 U N
{ C24R16_xbar_tile.xbar_0.ixbar2 "i0 [7]" 11 15 151.14 U N
{ C24R16_xbar_tile.xbar_0.ixbar2 "z6 [0]" 11 15 232.435 U N
{ C25R16.le_tile.le_guts.lp0.muxf2_l0 "in0" 11 15 232.435 U N
{ C25R16.le_tile.le_guts.lp0.muxf2_l0 "out" 11 15 394.435 U N
{ C25R16.le_tile.le_guts.lp0.lut0 "f2" 11 15 394.435 U N
}
}
}
}
}
}
}
{ C24R16_xbar_tile.xbar_0.ixbar1 "i2 [12]" 11 15 0 U N
{ C24R16_xbar_tile.xbar_0.ixbar1 "z7 [1]" 11 15 94.14 U N
{ C40R16_xbar_tile.xbar_0.ixbar1 "i0 [10]" 19 15 94.14 U N
{ C40R16_xbar_tile.xbar_0.ixbar1 "z2 [2]" 19 15 418.118 U N
{ C40R15_xbar_tile.xbar_0.ixbar1 "i2 [9]" 19 14 418.118 U N
{ C40R15_xbar_tile.xbar_0.ixbar1 "z0 [2]" 19 14 587.54 U N
{ C38R15_xbar_tile.xbar_0.ixbar1 "i3 [7]" 18 14 587.54 U N
{ C38R15_xbar_tile.xbar_0.ixbar1 "z4 [0]" 18 14 770.261 U N
{ C39R15.le_tile.le_guts.lp1.mux_di4 "in1" 18 14 770.261 U N
{ C39R15.le_tile.le_guts.lp1.mux_di4 "out" 18 14 967.581 U N
{ C39R15.le_tile.le_guts.lp1.reg1 "di" 18 14 967.581 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out []
{ C25R14.le_tile.le_guts.lbuf "mclk_b" 11 13 0 U N
{ C25R14.le_tile.le_guts.lp3.reg1 "mclk_b" 11 13 0 U N
}
{ C25R14.le_tile.le_guts.lp3.reg0 "mclk_b" 11 13 0 U N
}
{ C25R14.le_tile.le_guts.lp2.reg1 "mclk_b" 11 13 0 U N
}
{ C25R14.le_tile.le_guts.lp2.reg0 "mclk_b" 11 13 0 U N
}
{ C25R14.le_tile.le_guts.lp1.reg1 "mclk_b" 11 13 0 U N
}
{ C25R14.le_tile.le_guts.lp1.reg0 "mclk_b" 11 13 0 U N
}
{ C25R14.le_tile.le_guts.lp0.reg1 "mclk_b" 11 13 0 U N
}
{ C25R14.le_tile.le_guts.lp0.reg0 "mclk_b" 11 13 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].sclk_out []
{ C39R9.le_tile.le_guts.lbuf "sclk" 18 8 0 U N
{ C39R9.le_tile.le_guts.lp2.reg0 "sclk" 18 8 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|qx_net []
{ C35R12.le_tile.le_guts.lp3.reg0 "qx" 16 11 0 U N
{ C34R12_xbar_tile.xbar_0.oxbar "d [16]" 16 11 0 U N
{ C34R12_xbar_tile.xbar_0.oxbar "xy [8]" 16 11 158.21 U N
{ C34R13_xbar_tile.xbar_0.ixbar0 "i1 [9]" 16 12 158.21 U N
{ C34R13_xbar_tile.xbar_0.ixbar0 "z5 [0]" 16 12 243.045 U N
{ C34R14_xbar_tile.xbar_0.ixbar0 "i2 [12]" 16 13 243.045 U N
{ C34R14_xbar_tile.xbar_0.ixbar0 "z4 [3]" 16 13 412.466 U N
{ C35R14.le_tile.le_guts.lp3.muxf2_l40 "in0" 16 13 412.466 U N
{ C35R14.le_tile.le_guts.lp3.muxf2_l40 "out" 16 13 576.466 U N
{ C35R14.le_tile.le_guts.lp3.lut40 "f2" 16 13 576.466 U N
}
}
}
}
}
}
}
}
}
{ C34R12_xbar_tile.xbar_0.ixbar3 "i0 [8]" 16 11 0 U N
{ C34R12_xbar_tile.xbar_0.ixbar3 "z3 [0]" 16 11 101.21 U N
{ C35R12.le_tile.le_guts.lp0.muxf0_l40 "in0" 16 11 101.21 U N
{ C35R12.le_tile.le_guts.lp0.muxf0_l40 "out" 16 11 294.21 U N
{ C35R12.le_tile.le_guts.lp0.lut40 "f0" 16 11 294.21 U N
}
}
}
}
{ C34R12_xbar_tile.xbar_0.ixbar3 "z1 [1]" 16 11 101.21 U N
{ C34R14_xbar_tile.xbar_0.ixbar3 "i1 [4]" 16 13 101.21 U N
{ C34R14_xbar_tile.xbar_0.ixbar3 "z4 [0]" 16 13 270.465 U N
{ C35R14.le_tile.le_guts.lp3.byp_inv "in" 16 13 270.465 U N
{ C35R14.le_tile.le_guts.lp3.byp_inv "out" 16 13 403.786 U N
{ C35R14.le_tile.le_guts.lp3.mux_ca "in1" 16 13 403.786 U N
{ C35R14.le_tile.le_guts.lp3.mux_ca "out" 16 13 497.787 U N
{ C35R14.le_tile.le_guts.lp3.mux_ca_inv "in" 16 13 497.787 U N
{ C35R14.le_tile.le_guts.lp3.mux_ca_inv "out" 16 13 497.789 U N
{ C35R14.le_tile.le_guts.lp3.lut40 "ca" 16 13 497.789 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[14].mclk_out []
{ C35R31.le_tile.le_guts.lbuf "mclk_b" 16 30 0 U N
{ C35R31.le_tile.le_guts.lp0.reg0 "mclk_b" 16 30 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]|qx_net []
{ C33R7.le_tile.le_guts.lp3.reg1 "qx" 15 6 0 U N
{ C32R7_xbar_tile.xbar_0.ixbar3 "i0 [9]" 15 6 0 U N
{ C32R7_xbar_tile.xbar_0.ixbar3 "z0 [0]" 15 6 87.07 U N
{ C32R15_xbar_tile.xbar_0.ixbar3 "i1 [10]" 15 14 87.07 U N
{ C32R15_xbar_tile.xbar_0.ixbar3 "z4 [2]" 15 14 320.285 U N
{ C24R15_xbar_tile.xbar_0.ixbar3 "i3 [1]" 11 14 320.285 U N
{ C24R15_xbar_tile.xbar_0.ixbar3 "z1 [2]" 11 14 632.933 U N
{ C24R15_xbar_tile.xbar_0.oxbar "d [20]" 11 14 632.933 U N
{ C24R15_xbar_tile.xbar_0.oxbar "xy [0]" 11 14 911.423 U N
{ C24R14_xbar_tile.xbar_0.ixbar1 "i2 [7]" 11 13 911.423 U N
{ C24R14_xbar_tile.xbar_0.ixbar1 "z3 [1]" 11 13 996.257 U N
{ C25R14.le_tile.le_guts.lp1.mux_di0 "in1" 11 13 996.257 U N
{ C25R14.le_tile.le_guts.lp1.mux_di0 "out" 11 13 1172.58 U N
{ C25R14.le_tile.le_guts.lp1.reg0 "di" 11 13 1172.58 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].mclk_out []
{ C25R11.le_tile.le_guts.lbuf "mclk_b" 11 10 0 U N
{ C25R11.le_tile.le_guts.lp2.reg0 "mclk_b" 11 10 0 U N
}
{ C25R11.le_tile.le_guts.lp0.reg0 "mclk_b" 11 10 0 U N
}
}
rout ii0453|dx_net []
{ C17R16.le_tile.le_guts.lp2.lut40 "dx" 7 15 0 U N
{ C17R16.le_tile.le_guts.lp2.SC_mux_dx4_0 "in0" 7 15 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[1].sh0 []
{ C35R20.le_tile.le_guts.lbuf "sh [0]" 16 19 0 U N
{ C35R20.le_tile.le_guts.lp1.reg0 "shift" 16 19 0 U N
}
}
rout C35R15_ble2_out_to_muxdx []
{ C35R15.le_tile.le_guts.lp2.mux_f5 "out" 16 14 0 U N
{ C35R15.le_tile.le_guts.lp2.SC_mux_dx4_0 "sel" 16 14 0 U N
}
}
rout ii0564|dx_net []
{ C33R19.le_tile.le_guts.lp0.lut0 "dx" 15 18 0 U N
{ C32R19_xbar_tile.xbar_0.ixbar0 "i3 [3]" 15 18 0 U N
{ C32R19_xbar_tile.xbar_0.ixbar0 "z4 [1]" 15 18 87.2 U N
{ C28R19_xbar_tile.xbar_0.ixbar0 "i3 [0]" 13 18 87.2 U N
{ C28R19_xbar_tile.xbar_0.ixbar0 "z0 [0]" 13 18 255.749 U N
{ C28R27_xbar_tile.xbar_0.ixbar0 "i1 [10]" 13 26 255.749 U N
{ C28R27_xbar_tile.xbar_0.ixbar0 "z1 [1]" 13 26 488.964 U N
{ C28R30_xbar_tile.xbar_0.ixbar0 "i2 [15]" 13 29 488.964 U N
{ C28R30_xbar_tile.xbar_0.ixbar0 "z1 [2]" 13 29 666.456 U N
{ C29R30.le_tile.le_guts.lp0.mux_di0 "in1" 13 29 666.456 U N
{ C29R30.le_tile.le_guts.lp0.mux_di0 "out" 13 29 842.776 U N
{ C29R30.le_tile.le_guts.lp0.reg0 "di" 13 29 842.776 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[13].sh0 []
{ C29R30.le_tile.le_guts.lbuf "sh [0]" 13 29 0 U N
{ C29R30.le_tile.le_guts.lp1.reg0 "shift" 13 29 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]|qx_net []
{ C33R14.le_tile.le_guts.lp2.reg0 "qx" 15 13 0 U N
{ C32R14_xbar_tile.xbar_0.ixbar2 "i1 [2]" 15 13 0 U N
{ C32R14_xbar_tile.xbar_0.ixbar2 "z2 [3]" 15 13 87.07 U N
{ C32R10_xbar_tile.xbar_0.ixbar2 "i2 [10]" 15 9 87.07 U N
{ C32R10_xbar_tile.xbar_0.ixbar2 "z7 [0]" 15 9 315.329 U N
{ C33R10.le_tile.le_guts.lp2.lut0 "f0" 15 9 448.329 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [0]
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_0 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_db [0]" 14 12 0 U N
}
}
rout C35R16_ble0_out_to_mux []
{ C35R16.le_tile.le_guts.lp0.const_f5 "out" 16 15 0 U N
{ C35R16.le_tile.le_guts.lp0.mux_f5 "in1" 16 15 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].sr_out []
{ C27R13.le_tile.le_guts.lbuf "a_sr" 12 12 0 U N
{ C27R13.le_tile.le_guts.lp2.reg0 "a_sr" 12 12 0 U N
}
{ C27R13.le_tile.le_guts.lp0.reg0 "a_sr" 12 12 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]|qx_net []
{ C39R4.le_tile.le_guts.lp0.reg1 "qx" 18 3 0 U N
{ C38R4_xbar_tile.xbar_0.ixbar0 "i3 [7]" 18 3 0 U N
{ C38R4_xbar_tile.xbar_0.ixbar0 "z2 [1]" 18 3 94.14 U N
{ C39R4.le_tile.le_guts.lp0.mux_di4 "in1" 18 3 94.14 U N
{ C39R4.le_tile.le_guts.lp0.mux_di4 "out" 18 3 291.46 U N
{ C39R4.le_tile.le_guts.lp0.reg1 "di" 18 3 291.46 U N
}
}
}
}
{ C38R4_xbar_tile.xbar_0.ixbar0 "z0 [0]" 18 3 94.14 U N
{ C38R12_xbar_tile.xbar_0.ixbar0 "i1 [10]" 18 11 94.14 U N
{ C38R12_xbar_tile.xbar_0.ixbar0 "z0 [0]" 18 11 327.355 U N
{ C38R20_xbar_tile.xbar_0.ixbar0 "i1 [10]" 18 19 327.355 U N
{ C38R20_xbar_tile.xbar_0.ixbar0 "z0 [0]" 18 19 560.57 U N
{ C38R28_xbar_tile.xbar_0.ixbar0 "i1 [10]" 18 27 560.57 U N
{ C38R28_xbar_tile.xbar_0.ixbar0 "z5 [2]" 18 27 793.785 U N
{ C52R28.xbar_tile.xbar_0.ixbar0 "i3 [5]" 25 27 793.785 U N
{ C52R28.xbar_tile.xbar_0.ixbar0 "z2 [1]" 25 27 1117.76 U N
{ C52R28.xbar_tile.xbar_0.oxbar "d [23]" 25 27 1117.76 U N
{ C52R28.xbar_tile.xbar_0.oxbar "xy [15]" 25 27 1396.25 U N
{ C52R29.xbar_tile.xbar_0.ixbar3 "i1 [12]" 25 28 1396.25 U N
{ C52R29.xbar_tile.xbar_0.ixbar3 "z3 [1]" 25 28 1482.37 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [13]" 25 28 1615.37 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0675|dx_net []
{ C39R12.le_tile.le_guts.lp0.lut40 "dx" 18 11 0 U N
{ C39R12.le_tile.le_guts.lp0.SC_mux_dx4_1 "in1" 18 11 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sclk_out []
{ C33R8.le_tile.le_guts.lbuf "sclk" 15 7 0 U N
{ C33R8.le_tile.le_guts.lp3.reg1 "sclk" 15 7 0 U N
}
{ C33R8.le_tile.le_guts.lp3.reg0 "sclk" 15 7 0 U N
}
{ C33R8.le_tile.le_guts.lp2.reg1 "sclk" 15 7 0 U N
}
{ C33R8.le_tile.le_guts.lp2.reg0 "sclk" 15 7 0 U N
}
{ C33R8.le_tile.le_guts.lp1.reg1 "sclk" 15 7 0 U N
}
{ C33R8.le_tile.le_guts.lp1.reg0 "sclk" 15 7 0 U N
}
{ C33R8.le_tile.le_guts.lp0.reg1 "sclk" 15 7 0 U N
}
{ C33R8.le_tile.le_guts.lp0.reg0 "sclk" 15 7 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[10].sh0 []
{ C33R33.le_tile.le_guts.lbuf "sh [0]" 15 32 0 U N
{ C33R33.le_tile.le_guts.lp0.reg0 "shift" 15 32 0 U N
}
}
rout u_colorgen_v_cnt__reg[0]|qx_net []
{ C15R17.le_tile.le_guts.lp0.reg0 "qx" 6 16 0 U N
{ C14R17_xbar_tile.xbar_0.oxbar "d [1]" 6 16 0 U N
{ C14R17_xbar_tile.xbar_0.oxbar "xy [0]" 6 16 158.21 U N
{ C14R16_xbar_tile.xbar_0.ixbar1 "i2 [7]" 6 15 158.21 U N
{ C14R16_xbar_tile.xbar_0.ixbar1 "z4 [1]" 6 15 243.045 U N
{ C8R16_xbar_tile.xbar_0.ixbar1 "i3 [4]" 3 15 243.045 U N
{ C8R16_xbar_tile.xbar_0.ixbar1 "z6 [0]" 3 15 436.07 U N
{ C9R16.le_tile.le_guts.lp3.muxf2_l0 "in0" 3 15 436.07 U N
{ C9R16.le_tile.le_guts.lp3.muxf2_l0 "out" 3 15 598.07 U N
{ C9R16.le_tile.le_guts.lp3.lut0 "f2" 3 15 598.07 U N
}
}
}
}
{ C8R16_xbar_tile.xbar_0.ixbar1 "z5 [0]" 3 15 436.07 U N
{ C9R16.le_tile.le_guts.lp1.lut41 "f0" 3 15 569.07 U N
}
}
}
}
}
}
}
{ C14R17_xbar_tile.xbar_0.ixbar0 "i3 [6]" 6 16 0 U N
{ C14R17_xbar_tile.xbar_0.ixbar0 "z6 [2]" 6 16 101.21 U N
{ C8R17_xbar_tile.xbar_0.ixbar0 "i3 [15]" 3 16 101.21 U N
{ C8R17_xbar_tile.xbar_0.ixbar0 "z5 [3]" 3 16 290.975 U N
{ C9R17.le_tile.le_guts.lp1.lut0 "f1" 3 16 423.975 U N
}
}
}
}
{ C14R17_xbar_tile.xbar_0.ixbar0 "z4 [1]" 6 16 101.21 U N
{ C8R17_xbar_tile.xbar_0.ixbar0 "i3 [4]" 3 16 101.21 U N
{ C8R17_xbar_tile.xbar_0.ixbar0 "z6 [0]" 3 16 294.236 U N
{ C9R17.le_tile.le_guts.lp2.muxf2_l0 "in0" 3 16 294.236 U N
{ C9R17.le_tile.le_guts.lp2.muxf2_l0 "out" 3 16 456.236 U N
{ C9R17.le_tile.le_guts.lp2.lut0 "f2" 3 16 456.236 U N
}
}
}
}
{ C8R17_xbar_tile.xbar_0.ixbar0 "z4 [0]" 3 16 294.236 U N
{ C9R17.le_tile.le_guts.lp0.muxf3_l0 "in0" 3 16 294.236 U N
{ C9R17.le_tile.le_guts.lp0.muxf3_l0 "out" 3 16 458.556 U N
{ C9R17.le_tile.le_guts.lp0.lut0 "f3" 3 16 458.556 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].sr_out []
{ C39R7.le_tile.le_guts.lbuf "a_sr" 18 6 0 U N
{ C39R7.le_tile.le_guts.lp0.reg0 "a_sr" 18 6 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]|qx_net []
{ C37R7.le_tile.le_guts.lp1.reg0 "qx" 17 6 0 U N
{ C36R7_xbar_tile.xbar_0.ixbar1 "i2 [12]" 17 6 0 U N
{ C36R7_xbar_tile.xbar_0.ixbar1 "z0 [0]" 17 6 87.07 U N
{ C36R15_xbar_tile.xbar_0.ixbar1 "i1 [10]" 17 14 87.07 U N
{ C36R15_xbar_tile.xbar_0.ixbar1 "z2 [2]" 17 14 320.285 U N
{ C36R14_xbar_tile.xbar_0.ixbar1 "i2 [9]" 17 13 320.285 U N
{ C36R14_xbar_tile.xbar_0.ixbar1 "z3 [1]" 17 13 489.707 U N
{ C37R14.le_tile.le_guts.lp1.mux_di0 "in1" 17 13 489.707 U N
{ C37R14.le_tile.le_guts.lp1.mux_di0 "out" 17 13 666.027 U N
{ C37R14.le_tile.le_guts.lp1.reg0 "di" 17 13 666.027 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [1]
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_1 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_db [1]" 14 12 0 U N
}
}
rout C33R13_ble2_out_to_muxdx []
{ C33R13.le_tile.le_guts.lp2.mux_f5 "out" 15 12 0 U N
{ C33R13.le_tile.le_guts.lp2.SC_mux_dx4_0 "sel" 15 12 0 U N
}
}
rout ii0522|dx_net []
{ C45R15.le_tile.le_guts.lp1.lut0 "dx" 21 14 0 U N
{ C44R15_xbar_tile.xbar_0.oxbar "d [5]" 21 14 0 U N
{ C44R15_xbar_tile.xbar_0.oxbar "xy [0]" 21 14 144.2 U N
{ C44R14_xbar_tile.xbar_0.ixbar1 "i2 [7]" 21 13 144.2 U N
{ C44R14_xbar_tile.xbar_0.ixbar1 "z3 [1]" 21 13 229.035 U N
{ C45R14.le_tile.le_guts.lp1.mux_di0 "in1" 21 13 229.035 U N
{ C45R14.le_tile.le_guts.lp1.mux_di0 "out" 21 13 405.354 U N
{ C45R14.le_tile.le_guts.lp1.reg0 "di" 21 13 405.354 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]|qx_net []
{ C35R7.le_tile.le_guts.lp3.reg0 "qx" 16 6 0 U N
{ C34R7_xbar_tile.xbar_0.oxbar "d [16]" 16 6 0 U N
{ C34R7_xbar_tile.xbar_0.oxbar "xy [9]" 16 6 144.07 U N
{ C32R6_xbar_tile.xbar_0.ixbar3 "i1 [12]" 15 5 144.07 U N
{ C32R6_xbar_tile.xbar_0.ixbar3 "z4 [1]" 15 5 230.187 U N
{ C26R6_xbar_tile.xbar_0.ixbar3 "i3 [4]" 12 5 230.187 U N
{ C26R6_xbar_tile.xbar_0.ixbar3 "z0 [0]" 12 5 407.613 U N
{ C26R14_xbar_tile.xbar_0.ixbar3 "i1 [10]" 12 13 407.613 U N
{ C26R14_xbar_tile.xbar_0.ixbar3 "z6 [2]" 12 13 640.828 U N
{ C24R14_xbar_tile.xbar_0.ixbar3 "i3 [13]" 11 13 640.828 U N
{ C24R14_xbar_tile.xbar_0.ixbar3 "z4 [0]" 11 13 861.599 U N
{ C25R14.le_tile.le_guts.lp3.mux_di0 "in1" 11 13 861.599 U N
{ C25R14.le_tile.le_guts.lp3.mux_di0 "out" 11 13 1037.92 U N
{ C25R14.le_tile.le_guts.lp3.reg0 "di" 11 13 1037.92 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]|qx_net []
{ C33R8.le_tile.le_guts.lp1.reg1 "qx" 15 7 0 U N
{ C32R8_xbar_tile.xbar_0.ixbar1 "i2 [13]" 15 7 0 U N
{ C32R8_xbar_tile.xbar_0.ixbar1 "z0 [0]" 15 7 87.07 U N
{ C32R16_xbar_tile.xbar_0.ixbar1 "i1 [10]" 15 15 87.07 U N
{ C32R16_xbar_tile.xbar_0.ixbar1 "z2 [1]" 15 15 320.285 U N
{ C32R15_xbar_tile.xbar_0.ixbar1 "i1 [3]" 15 14 320.285 U N
{ C32R15_xbar_tile.xbar_0.ixbar1 "z4 [0]" 15 14 489.707 U N
{ C33R15.le_tile.le_guts.lp1.mux_di4 "in1" 15 14 489.707 U N
{ C33R15.le_tile.le_guts.lp1.mux_di4 "out" 15 14 687.027 U N
{ C33R15.le_tile.le_guts.lp1.reg1 "di" 15 14 687.027 U N
}
}
}
}
}
}
}
}
}
}
rout C27R15_ble0_out_to_muxdx []
{ C27R15.le_tile.le_guts.lp0.mux_f5 "out" 12 14 0 U N
{ C27R15.le_tile.le_guts.lp0.SC_mux_dx4_0 "sel" 12 14 0 U N
}
}
rout ii0633|dx_net []
{ C37R8.le_tile.le_guts.lp0.lut0 "dx" 17 7 0 U N
{ C36R8_xbar_tile.xbar_0.oxbar "d [0]" 17 7 0 U N
{ C36R8_xbar_tile.xbar_0.oxbar "xy [6]" 17 7 188.44 U N
{ C36R7_xbar_tile.xbar_0.ixbar2 "i2 [3]" 17 6 188.44 U N
{ C36R7_xbar_tile.xbar_0.ixbar2 "z6 [2]" 17 6 273.275 U N
{ C34R7_xbar_tile.xbar_0.rcmux0 "in2 [0]" 16 6 273.275 U N
{ C34R7_xbar_tile.xbar_0.rcmux0 "out" 16 6 389.276 U N
{ C35R7.le_tile.le_guts.mux_en "in6" 16 6 389.276 U N
{ C35R7.le_tile.le_guts.mux_en "out" 16 6 389.278 U N
{ C35R7.le_tile.le_guts.u_inv_rc_0 "in" 16 6 389.278 U N
{ C35R7.le_tile.le_guts.u_inv_rc_0 "out" 16 6 389.28 U N
{ C35R7.le_tile.le_guts.lbuf "en" 16 6 389.28 U N
}
}
}
}
}
}
}
}
}
}
{ C36R8_xbar_tile.xbar_0.oxbar "xy [5]" 17 7 188.44 U N
{ C38R7_xbar_tile.xbar_0.ixbar2 "i3 [3]" 18 6 188.44 U N
{ C38R7_xbar_tile.xbar_0.ixbar2 "z1 [0]" 18 6 274.625 U N
{ C38R15_xbar_tile.xbar_0.ixbar2 "i2 [14]" 18 14 274.625 U N
{ C38R15_xbar_tile.xbar_0.ixbar2 "z7 [3]" 18 14 507.84 U N
{ C38R15_xbar_tile.xbar_0.ixbar0 "i2 [3]" 18 14 507.84 U N
{ C38R15_xbar_tile.xbar_0.ixbar0 "z1 [2]" 18 14 725.2 U N
{ C39R15.le_tile.le_guts.lp0.mux_di0 "in1" 18 14 725.2 U N
{ C39R15.le_tile.le_guts.lp0.mux_di0 "out" 18 14 901.52 U N
{ C39R15.le_tile.le_guts.lp0.reg0 "di" 18 14 901.52 U N
}
}
}
}
}
}
}
}
}
}
{ C36R8_xbar_tile.xbar_0.oxbar "xy [3]" 17 7 188.44 U N
{ C38R7_xbar_tile.xbar_0.ixbar2 "i3 [2]" 18 6 188.44 U N
{ C38R7_xbar_tile.xbar_0.ixbar2 "z5 [0]" 18 6 274.625 U N
{ C38R7_xbar_tile.xbar_0.rcmux0 "in1 [0]" 18 6 274.625 U N
{ C38R7_xbar_tile.xbar_0.rcmux0 "out" 18 6 601.681 U N
{ C39R7.le_tile.le_guts.mux_en "in6" 18 6 601.681 U N
{ C39R7.le_tile.le_guts.mux_en "out" 18 6 601.683 U N
{ C39R7.le_tile.le_guts.u_inv_rc_0 "in" 18 6 601.683 U N
{ C39R7.le_tile.le_guts.u_inv_rc_0 "out" 18 6 601.685 U N
{ C39R7.le_tile.le_guts.lbuf "en" 18 6 601.685 U N
}
}
}
}
}
}
}
}
}
}
{ C36R8_xbar_tile.xbar_0.oxbar "xy [16]" 17 7 188.44 U N
{ C36R9_xbar_tile.xbar_0.ixbar1 "i1 [13]" 17 8 188.44 U N
{ C36R9_xbar_tile.xbar_0.ixbar1 "z1 [1]" 17 8 273.275 U N
{ C36R9_xbar_tile.xbar_0.rcmux0 "in0 [1]" 17 8 273.275 U N
{ C36R9_xbar_tile.xbar_0.rcmux0 "out" 17 8 600.331 U N
{ C37R9.le_tile.le_guts.mux_en "in6" 17 8 600.331 U N
{ C37R9.le_tile.le_guts.mux_en "out" 17 8 600.332 U N
{ C37R9.le_tile.le_guts.u_inv_rc_0 "in" 17 8 600.332 U N
{ C37R9.le_tile.le_guts.u_inv_rc_0 "out" 17 8 600.334 U N
{ C37R9.le_tile.le_guts.lbuf "en" 17 8 600.334 U N
}
}
}
}
}
}
}
}
}
}
}
{ C36R8_xbar_tile.xbar_0.ixbar0 "i3 [3]" 17 7 0 U N
{ C36R8_xbar_tile.xbar_0.ixbar0 "z6 [2]" 17 7 131.44 U N
{ C32R8_xbar_tile.xbar_0.ixbar0 "i3 [11]" 15 7 131.44 U N
{ C32R8_xbar_tile.xbar_0.ixbar0 "z2 [2]" 15 7 312.934 U N
{ C32R7_xbar_tile.xbar_0.ixbar0 "i2 [9]" 15 6 312.934 U N
{ C32R7_xbar_tile.xbar_0.ixbar0 "z3 [2]" 15 6 482.356 U N
{ C32R7_xbar_tile.xbar_0.rcmux0 "in3 [0]" 15 6 482.356 U N
{ C32R7_xbar_tile.xbar_0.rcmux0 "out" 15 6 809.412 U N
{ C33R7.le_tile.le_guts.mux_en "in6" 15 6 809.412 U N
{ C33R7.le_tile.le_guts.mux_en "out" 15 6 809.414 U N
{ C33R7.le_tile.le_guts.u_inv_rc_0 "in" 15 6 809.414 U N
{ C33R7.le_tile.le_guts.u_inv_rc_0 "out" 15 6 809.416 U N
{ C33R7.le_tile.le_guts.lbuf "en" 15 6 809.416 U N
}
}
}
}
}
}
}
}
}
}
}
}
{ C36R8_xbar_tile.xbar_0.ixbar0 "z4 [1]" 17 7 131.44 U N
{ C32R8_xbar_tile.xbar_0.ixbar0 "i3 [0]" 15 7 131.44 U N
{ C32R8_xbar_tile.xbar_0.ixbar0 "z1 [1]" 15 7 312.209 U N
{ C32R8_xbar_tile.xbar_0.rcmux0 "in0 [0]" 15 7 312.209 U N
{ C32R8_xbar_tile.xbar_0.rcmux0 "out" 15 7 639.265 U N
{ C33R8.le_tile.le_guts.mux_en "in6" 15 7 639.265 U N
{ C33R8.le_tile.le_guts.mux_en "out" 15 7 639.267 U N
{ C33R8.le_tile.le_guts.u_inv_rc_0 "in" 15 7 639.267 U N
{ C33R8.le_tile.le_guts.u_inv_rc_0 "out" 15 7 639.269 U N
{ C33R8.le_tile.le_guts.lbuf "en" 15 7 639.269 U N
}
}
}
}
}
}
}
}
}
}
{ C36R8_xbar_tile.xbar_0.ixbar0 "z3 [2]" 17 7 131.44 U N
{ C36R8_xbar_tile.xbar_0.rcmux0 "in3 [0]" 17 7 131.44 U N
{ C36R8_xbar_tile.xbar_0.rcmux0 "out" 17 7 458.496 U N
{ C37R8.le_tile.le_guts.mux_en "in6" 17 7 458.496 U N
{ C37R8.le_tile.le_guts.mux_en "out" 17 7 458.498 U N
{ C37R8.le_tile.le_guts.u_inv_rc_0 "in" 17 7 458.498 U N
{ C37R8.le_tile.le_guts.u_inv_rc_0 "out" 17 7 458.5 U N
{ C37R8.le_tile.le_guts.lbuf "en" 17 7 458.5 U N
}
}
}
}
}
}
}
}
{ C36R8_xbar_tile.xbar_0.ixbar0 "z2 [2]" 17 7 131.44 U N
{ C36R7_xbar_tile.xbar_0.ixbar0 "i2 [9]" 17 6 131.44 U N
{ C36R7_xbar_tile.xbar_0.ixbar0 "z3 [2]" 17 6 300.862 U N
{ C36R7_xbar_tile.xbar_0.rcmux0 "in3 [0]" 17 6 300.862 U N
{ C36R7_xbar_tile.xbar_0.rcmux0 "out" 17 6 627.918 U N
{ C37R7.le_tile.le_guts.mux_en "in6" 17 6 627.918 U N
{ C37R7.le_tile.le_guts.mux_en "out" 17 6 627.92 U N
{ C37R7.le_tile.le_guts.u_inv_rc_0 "in" 17 6 627.92 U N
{ C37R7.le_tile.le_guts.u_inv_rc_0 "out" 17 6 627.922 U N
{ C37R7.le_tile.le_guts.lbuf "en" 17 6 627.922 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net []
{ C37R17.le_tile.le_guts.lp1.reg0 "qx" 17 16 0 U N
{ C36R17_xbar_tile.xbar_0.oxbar "d [6]" 17 16 0 U N
{ C36R17_xbar_tile.xbar_0.oxbar "xy [5]" 17 16 165.28 U N
{ C36R16_xbar_tile.xbar_0.ixbar2 "i0 [6]" 17 15 165.28 U N
{ C36R16_xbar_tile.xbar_0.ixbar2 "z4 [1]" 17 15 250.844 U N
{ C32R16_xbar_tile.xbar_0.ixbar2 "i3 [0]" 15 15 250.844 U N
{ C32R16_xbar_tile.xbar_0.ixbar2 "z7 [3]" 15 15 431.613 U N
{ C32R16_xbar_tile.xbar_0.ixbar0 "i2 [3]" 15 15 431.613 U N
{ C32R16_xbar_tile.xbar_0.ixbar0 "z1 [2]" 15 15 648.973 U N
{ C33R16.le_tile.le_guts.lp0.mux_di0 "in1" 15 15 648.973 U N
{ C33R16.le_tile.le_guts.lp0.mux_di0 "out" 15 15 825.293 U N
{ C33R16.le_tile.le_guts.lp0.reg0 "di" 15 15 825.293 U N
}
}
}
}
}
}
}
}
}
}
{ C36R17_xbar_tile.xbar_0.oxbar "xy [1]" 17 16 165.28 U N
{ C34R17_xbar_tile.xbar_0.ixbar0 "i1 [12]" 16 16 165.28 U N
{ C34R17_xbar_tile.xbar_0.ixbar0 "z7 [0]" 16 16 250.844 U N
{ C35R17.le_tile.le_guts.lp0.lut0 "f0" 16 16 383.844 U N
}
}
}
}
}
{ C36R17_xbar_tile.xbar_0.ixbar1 "i2 [12]" 17 16 0 U N
{ C36R17_xbar_tile.xbar_0.ixbar1 "z7 [0]" 17 16 108.28 U N
{ C37R17.le_tile.le_guts.lp1.lut0 "f0" 17 16 241.28 U N
}
}
{ C36R17_xbar_tile.xbar_0.ixbar1 "z0 [2]" 17 16 108.28 U N
{ C34R17_xbar_tile.xbar_0.ixbar1 "i3 [7]" 16 16 108.28 U N
{ C34R17_xbar_tile.xbar_0.ixbar1 "z5 [3]" 16 16 291.001 U N
{ C35R17.le_tile.le_guts.lp2.lut0 "f1" 16 16 424.001 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[8].mclk_out []
{ C29R18.le_tile.le_guts.lbuf "mclk_b" 13 17 0 U N
{ C29R18.le_tile.le_guts.lp2.reg0 "mclk_b" 13 17 0 U N
}
{ C29R18.le_tile.le_guts.lp0.reg0 "mclk_b" 13 17 0 U N
}
}
rout C27R15_ble0_out_to_mux []
{ C27R15.le_tile.le_guts.lp0.const_f5 "out" 12 14 0 U N
{ C27R15.le_tile.le_guts.lp0.mux_f5 "in1" 12 14 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net []
{ C33R12.le_tile.le_guts.lp1.reg1 "qx" 15 11 0 U N
{ C32R12_xbar_tile.xbar_0.oxbar "d [8]" 15 11 0 U N
{ C32R12_xbar_tile.xbar_0.oxbar "xy [7]" 15 11 151.14 U N
{ C30R11_xbar_tile.xbar_0.ixbar3 "i2 [6]" 14 10 151.14 U N
{ C30R11_xbar_tile.xbar_0.ixbar3 "z0 [1]" 14 10 237.257 U N
{ C30R13_xbar_tile.xbar_0.ixbar3 "i2 [0]" 14 12 237.257 U N
{ C30R13_xbar_tile.xbar_0.ixbar3 "z3 [1]" 14 12 405.679 U N
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_2 "in1" 14 12 538.679 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_10 "in1" 14 12 538.679 U N
}
}
}
}
}
}
{ C32R12_xbar_tile.xbar_0.oxbar "xy [20]" 15 11 151.14 U N
{ C30R12_xbar_tile.xbar_0.ixbar3 "i3 [12]" 14 11 151.14 U N
{ C30R12_xbar_tile.xbar_0.ixbar3 "z6 [1]" 14 11 232.87 U N
{ C30R20_xbar_tile.xbar_0.ixbar3 "i0 [10]" 14 19 232.87 U N
{ C30R20_xbar_tile.xbar_0.ixbar3 "z3 [1]" 14 19 466.085 U N
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_2 "in1" 14 19 599.085 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_10 "in1" 14 19 599.085 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[13]|qx_net []
{ C29R19.le_tile.le_guts.lp0.reg1 "qx" 13 18 0 U N
{ C28R19_xbar_tile.xbar_0.ixbar0 "i3 [7]" 13 18 0 U N
{ C28R19_xbar_tile.xbar_0.ixbar0 "z7 [3]" 13 18 87.07 U N
{ C29R19.le_tile.le_guts.lp0.muxf3_l41 "in0" 13 18 87.07 U N
{ C29R19.le_tile.le_guts.lp0.muxf3_l41 "out" 13 18 255.39 U N
{ C29R19.le_tile.le_guts.lp0.lut41 "f3" 13 18 255.39 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]|qx_net []
{ C39R4.le_tile.le_guts.lp3.reg1 "qx" 18 3 0 U N
{ C38R4_xbar_tile.xbar_0.ixbar3 "i0 [9]" 18 3 0 U N
{ C38R4_xbar_tile.xbar_0.ixbar3 "z1 [2]" 18 3 87.07 U N
{ C39R4.le_tile.le_guts.lp3.mux_di4 "in1" 18 3 87.07 U N
{ C39R4.le_tile.le_guts.lp3.mux_di4 "out" 18 3 284.39 U N
{ C39R4.le_tile.le_guts.lp3.reg1 "di" 18 3 284.39 U N
}
}
}
}
{ C38R4_xbar_tile.xbar_0.ixbar3 "z1 [0]" 18 3 87.07 U N
{ C38R12_xbar_tile.xbar_0.ixbar3 "i2 [14]" 18 11 87.07 U N
{ C38R12_xbar_tile.xbar_0.ixbar3 "z6 [1]" 18 11 320.285 U N
{ C38R20_xbar_tile.xbar_0.ixbar3 "i0 [10]" 18 19 320.285 U N
{ C38R20_xbar_tile.xbar_0.ixbar3 "z6 [1]" 18 19 553.5 U N
{ C38R28_xbar_tile.xbar_0.ixbar3 "i0 [10]" 18 27 553.5 U N
{ C38R28_xbar_tile.xbar_0.ixbar3 "z0 [1]" 18 27 786.715 U N
{ C38R31_xbar_tile.xbar_0.ixbar3 "i1 [11]" 18 30 786.715 U N
{ C38R31_xbar_tile.xbar_0.ixbar3 "z5 [2]" 18 30 963.97 U N
{ C52R31.xbar_tile.xbar_0.ixbar3 "i3 [5]" 25 30 963.97 U N
{ C52R31.xbar_tile.xbar_0.ixbar3 "z7 [0]" 25 30 1287.95 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [31]" 25 30 1420.95 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [2]
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_2 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_db [2]" 14 12 0 U N
}
}
rout u_sdram_to_RGB_other_1_beat_valid__reg.mclk_out []
{ C45R13.le_tile.le_guts.lbuf "mclk_b" 21 12 0 U N
{ C45R13.le_tile.le_guts.lp2.reg0 "mclk_b" 21 12 0 U N
}
{ C45R13.le_tile.le_guts.lp1.reg0 "mclk_b" 21 12 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sclk_out []
{ C39R14.le_tile.le_guts.lbuf "sclk" 18 13 0 U N
{ C39R14.le_tile.le_guts.lp2.reg0 "sclk" 18 13 0 U N
}
{ C39R14.le_tile.le_guts.lp1.reg1 "sclk" 18 13 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sclk_out []
{ C29R11.le_tile.le_guts.lbuf "sclk" 13 10 0 U N
{ C29R11.le_tile.le_guts.lp3.reg0 "sclk" 13 10 0 U N
}
{ C29R11.le_tile.le_guts.lp2.reg0 "sclk" 13 10 0 U N
}
}
rout ii0469|dx_net []
{ C17R16.le_tile.le_guts.lp1.lut0 "dx" 7 15 0 U N
{ C16R16_xbar_tile.xbar_0.ixbar1 "i2 [3]" 7 15 0 U N
{ C16R16_xbar_tile.xbar_0.ixbar1 "z5 [3]" 7 15 87.2 U N
{ C17R16.le_tile.le_guts.lp2.lut0 "f1" 7 15 220.2 U N
}
}
}
}
rout ii0470|dx_net []
{ C17R16.le_tile.le_guts.lp2.lut0 "dx" 7 15 0 U N
{ C16R16_xbar_tile.xbar_0.oxbar "d [10]" 7 15 0 U N
{ C16R16_xbar_tile.xbar_0.oxbar "xy [4]" 7 15 144.2 U N
{ C16R16_xbar_tile.xbar_0.ixbar1 "i3 [9]" 7 15 144.2 U N
{ C16R16_xbar_tile.xbar_0.ixbar1 "z3 [1]" 7 15 225.595 U N
{ C17R16.le_tile.le_guts.lp1.mux_di0 "in1" 7 15 225.595 U N
{ C17R16.le_tile.le_guts.lp1.mux_di0 "out" 7 15 401.915 U N
{ C17R16.le_tile.le_guts.lp1.reg0 "di" 7 15 401.915 U N
}
}
}
}
}
}
}
}
rout C35R15_ble1_out_to_muxdx []
{ C35R15.le_tile.le_guts.lp1.mux_f5 "out" 16 14 0 U N
{ C35R15.le_tile.le_guts.lp1.SC_mux_dx4_0 "sel" 16 14 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net []
{ C33R16.le_tile.le_guts.lp3.reg0 "qx" 15 15 0 U N
{ C32R16_xbar_tile.xbar_0.oxbar "d [16]" 15 15 0 U N
{ C32R16_xbar_tile.xbar_0.oxbar "xy [23]" 15 15 165.28 U N
{ C34R17_xbar_tile.xbar_0.ixbar1 "i0 [9]" 16 16 165.28 U N
{ C34R17_xbar_tile.xbar_0.ixbar1 "z4 [1]" 16 16 251.397 U N
{ C30R17_xbar_tile.xbar_0.ixbar1 "i3 [0]" 14 16 251.397 U N
{ C30R17_xbar_tile.xbar_0.ixbar1 "z0 [3]" 14 16 432.166 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_ab [11]" 14 16 565.166 U N
}
}
}
}
}
}
{ C32R16_xbar_tile.xbar_0.oxbar "xy [18]" 15 15 165.28 U N
{ C34R16_xbar_tile.xbar_0.ixbar1 "i0 [3]" 16 15 165.28 U N
{ C34R16_xbar_tile.xbar_0.ixbar1 "z6 [2]" 16 15 247.01 U N
{ C30R16_xbar_tile.xbar_0.ixbar1 "i3 [11]" 14 15 247.01 U N
{ C30R16_xbar_tile.xbar_0.ixbar1 "z0 [3]" 14 15 428.504 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_ab [11]" 14 15 561.504 U N
}
}
}
}
}
}
}
{ C32R16_xbar_tile.xbar_0.ixbar3 "i0 [8]" 15 15 0 U N
{ C32R16_xbar_tile.xbar_0.ixbar3 "z3 [2]" 15 15 108.28 U N
{ C32R13_xbar_tile.xbar_0.ixbar3 "i2 [4]" 15 12 108.28 U N
{ C32R13_xbar_tile.xbar_0.ixbar3 "z7 [3]" 15 12 285.535 U N
{ C32R13_xbar_tile.xbar_0.ixbar1 "i1 [8]" 15 12 285.535 U N
{ C32R13_xbar_tile.xbar_0.ixbar1 "z0 [2]" 15 12 502.895 U N
{ C30R13_xbar_tile.xbar_0.ixbar1 "i3 [7]" 14 12 502.895 U N
{ C30R13_xbar_tile.xbar_0.ixbar1 "z2 [2]" 14 12 675.036 U N
{ C30R12_xbar_tile.xbar_0.ixbar1 "i2 [9]" 14 11 675.036 U N
{ C30R12_xbar_tile.xbar_0.ixbar1 "z1 [1]" 14 11 844.457 U N
{ C30R15_xbar_tile.xbar_0.ixbar1 "i2 [15]" 14 14 844.457 U N
{ C30R15_xbar_tile.xbar_0.ixbar1 "z0 [3]" 14 14 1025.48 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_ab [11]" 14 14 1158.48 U N
}
}
{ C30R15_xbar_tile.xbar_0.ixbar1 "z0 [1]" 14 14 1025.48 U N
{ C30R18_xbar_tile.xbar_0.ixbar1 "i1 [11]" 14 17 1025.48 U N
{ C30R18_xbar_tile.xbar_0.ixbar1 "z0 [3]" 14 17 1202.74 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_ab [11]" 14 17 1335.74 U N
}
}
}
}
{ C30R15_xbar_tile.xbar_0.ixbar1 "z0 [0]" 14 14 1025.48 U N
{ C30R19_xbar_tile.xbar_0.ixbar1 "i2 [1]" 14 18 1025.48 U N
{ C30R19_xbar_tile.xbar_0.ixbar1 "z0 [3]" 14 18 1253.29 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_ab [11]" 14 18 1386.29 U N
}
}
}
}
}
{ C30R14_xbar_tile.xbar_0.ixbar1 "i1 [4]" 14 13 844.457 U N
{ C30R14_xbar_tile.xbar_0.ixbar1 "z0 [3]" 14 13 1017.01 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_ab [11]" 14 13 1150.01 U N
}
}
}
}
}
}
{ C30R13_xbar_tile.xbar_0.ixbar1 "z0 [3]" 14 12 675.036 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_ab [11]" 14 12 808.036 U N
}
}
}
}
}
}
}
}
{ C32R16_xbar_tile.xbar_0.ixbar3 "z0 [1]" 15 15 108.28 U N
{ C32R19_xbar_tile.xbar_0.ixbar3 "i1 [11]" 15 18 108.28 U N
{ C32R19_xbar_tile.xbar_0.ixbar3 "z1 [2]" 15 18 285.535 U N
{ C32R19_xbar_tile.xbar_0.oxbar "d [20]" 15 18 285.535 U N
{ C32R19_xbar_tile.xbar_0.oxbar "xy [21]" 15 18 564.025 U N
{ C30R20_xbar_tile.xbar_0.ixbar1 "i0 [6]" 14 19 564.025 U N
{ C30R20_xbar_tile.xbar_0.ixbar1 "z0 [3]" 14 19 650.142 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_ab [11]" 14 19 783.142 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_bmp_fig_cnt__reg[1].sr_out []
{ C37R22.le_tile.le_guts.lbuf "a_sr" 17 21 0 U N
{ C37R22.le_tile.le_guts.lp0.reg0 "a_sr" 17 21 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[1].sr_out []
{ C35R30.le_tile.le_guts.lbuf "a_sr" 16 29 0 U N
{ C35R30.le_tile.le_guts.lp1.reg0 "a_sr" 16 29 0 U N
}
{ C35R30.le_tile.le_guts.lp0.reg0 "a_sr" 16 29 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]|qx_net []
{ C29R13.le_tile.le_guts.lp3.reg0 "qx" 13 12 0 U N
{ C28R13_xbar_tile.xbar_0.oxbar "d [16]" 13 12 0 U N
{ C28R13_xbar_tile.xbar_0.oxbar "xy [1]" 13 12 151.14 U N
{ C26R12_xbar_tile.xbar_0.ixbar2 "i3 [6]" 12 11 151.14 U N
{ C26R12_xbar_tile.xbar_0.ixbar2 "z3 [2]" 12 11 237.572 U N
{ C26R10_xbar_tile.xbar_0.ixbar2 "i1 [15]" 12 9 237.572 U N
{ C26R10_xbar_tile.xbar_0.ixbar2 "z7 [0]" 12 9 405.993 U N
{ C27R10.le_tile.le_guts.lp2.lut0 "f0" 12 9 538.993 U N
}
}
}
}
}
}
}
{ C28R13_xbar_tile.xbar_0.ixbar3 "i0 [8]" 13 12 0 U N
{ C28R13_xbar_tile.xbar_0.ixbar3 "z5 [3]" 13 12 94.14 U N
{ C29R13.le_tile.le_guts.lp0.lut0 "f1" 13 12 227.14 U N
}
}
}
}
rout ii0581|dx_net []
{ C33R13.le_tile.le_guts.lp2.lut41 "dx" 15 12 0 U N
{ C33R13.le_tile.le_guts.lp2.SC_mux_dx4_0 "in1" 15 12 0 U N
}
}
rout u_colorgen_v_valid__reg.sh0 []
{ C25R16.le_tile.le_guts.lbuf "sh [0]" 11 15 0 U N
{ C25R16.le_tile.le_guts.lp1.reg0 "shift" 11 15 0 U N
}
}
rout u_sdram_to_RGB_de_i_r_sclk__reg[3].mclk_out []
{ C33R23.le_tile.le_guts.lbuf "mclk_b" 15 22 0 U N
{ C33R23.le_tile.le_guts.lp0.reg0 "mclk_b" 15 22 0 U N
}
}
rout C35R16_ble1_out_to_mux []
{ C35R16.le_tile.le_guts.lp1.const_f5 "out" 16 15 0 U N
{ C35R16.le_tile.le_guts.lp1.mux_f5 "in1" 16 15 0 U N
}
}
rout ii0692|dx_net []
{ C25R9.le_tile.le_guts.lp0.lut0 "dx" 11 8 0 U N
{ C25R9.le_tile.le_guts.lp0.mux_di0 "in2" 11 8 0 U N
{ C25R9.le_tile.le_guts.lp0.mux_di0 "out" 11 8 60.2 U N
{ C25R9.le_tile.le_guts.lp0.reg0 "di" 11 8 60.2 U N
}
}
}
}
rout ii0702|dx_net []
{ C33R12.le_tile.le_guts.lp0.lut0 "dx" 15 11 0 U N
{ C33R12.le_tile.le_guts.lp0.mux_di0 "in2" 15 11 0 U N
{ C33R12.le_tile.le_guts.lp0.mux_di0 "out" 15 11 60.2 U N
{ C33R12.le_tile.le_guts.lp0.reg0 "di" 15 11 60.2 U N
}
}
}
}
rout ii0749|co_net []
{ C35R14.le_tile.le_guts.lp2.lut40 "co" 16 13 0 U N
{ C35R14.le_tile.le_guts.lp3.lut40 "ci" 16 13 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[5]|qx_net []
{ C29R30.le_tile.le_guts.lp2.reg0 "qx" 13 29 0 U N
{ C28R30_xbar_tile.xbar_0.oxbar "d [11]" 13 29 0 U N
{ C28R30_xbar_tile.xbar_0.oxbar "xy [13]" 13 29 144.07 U N
{ C26R31_xbar_tile.xbar_0.ixbar0 "i2 [6]" 12 30 144.07 U N
{ C26R31_xbar_tile.xbar_0.ixbar0 "z1 [0]" 12 30 230.502 U N
{ C26R39_xbar_tile.xbar_0.ixbar0 "i2 [14]" 12 38 230.502 U N
{ C26R39_xbar_tile.xbar_0.ixbar0 "z0 [0]" 12 38 463.716 U N
{ C26R47_xbar_tile.xbar_0.ixbar0 "i1 [10]" 12 46 463.716 U N
{ C26R47_xbar_tile.xbar_0.ixbar0 "z6 [2]" 12 46 696.932 U N
{ C24R47_xbar_tile.xbar_0.ixbar0 "i3 [13]" 11 46 696.932 U N
{ C24R47_xbar_tile.xbar_0.ixbar0 "z5 [0]" 11 46 917.703 U N
{ C25R49.io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS "od_d_1 [1]" 11 46 917.703 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].mclk_out []
{ C39R13.le_tile.le_guts.lbuf "mclk_b" 18 12 0 U N
{ C39R13.le_tile.le_guts.lp2.reg1 "mclk_b" 18 12 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [3]
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_3 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_db [3]" 14 12 0 U N
}
}
rout C27R12_mux0_ble1_out_0 []
{ C27R12.le_tile.le_guts.lp1.SC_mux_dx4_0 "out" 12 11 0 U N
{ C27R12.le_tile.le_guts.lp2.muxf3_l0 "in1" 12 11 0 U N
{ C27R12.le_tile.le_guts.lp2.muxf3_l0 "out" 12 11 136.2 U N
{ C27R12.le_tile.le_guts.lp2.lut0 "f3" 12 11 136.2 U N
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out []
{ C39R4.le_tile.le_guts.lbuf "a_sr" 18 3 0 U N
{ C39R4.le_tile.le_guts.lp3.reg1 "a_sr" 18 3 0 U N
}
{ C39R4.le_tile.le_guts.lp3.reg0 "a_sr" 18 3 0 U N
}
{ C39R4.le_tile.le_guts.lp2.reg1 "a_sr" 18 3 0 U N
}
{ C39R4.le_tile.le_guts.lp2.reg0 "a_sr" 18 3 0 U N
}
{ C39R4.le_tile.le_guts.lp1.reg1 "a_sr" 18 3 0 U N
}
{ C39R4.le_tile.le_guts.lp1.reg0 "a_sr" 18 3 0 U N
}
{ C39R4.le_tile.le_guts.lp0.reg1 "a_sr" 18 3 0 U N
}
{ C39R4.le_tile.le_guts.lp0.reg0 "a_sr" 18 3 0 U N
}
}
rout C33R13_ble1_out_to_muxdx []
{ C33R13.le_tile.le_guts.lp1.mux_f5 "out" 15 12 0 U N
{ C33R13.le_tile.le_guts.lp1.SC_mux_dx4_0 "sel" 15 12 0 U N
}
}
rout ii0538|dx_net []
{ C29R16.le_tile.le_guts.lp0.lut41 "dx" 13 15 0 U N
{ C29R16.le_tile.le_guts.lp0.SC_mux_dx4_0 "in1" 13 15 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net []
{ C33R9.le_tile.le_guts.lp1.reg0 "qx" 15 8 0 U N
{ C32R9_xbar_tile.xbar_0.oxbar "d [6]" 15 8 0 U N
{ C32R9_xbar_tile.xbar_0.oxbar "xy [1]" 15 8 151.14 U N
{ C30R8_xbar_tile.xbar_0.ixbar2 "i3 [6]" 14 7 151.14 U N
{ C30R8_xbar_tile.xbar_0.ixbar2 "z0 [0]" 14 7 237.257 U N
{ C30R16_xbar_tile.xbar_0.ixbar2 "i1 [10]" 14 15 237.257 U N
{ C30R16_xbar_tile.xbar_0.ixbar2 "z0 [3]" 14 15 470.472 U N
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_7 "in1" 14 15 603.472 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_15 "in1" 14 15 603.472 U N
}
}
}
}
}
}
{ C32R9_xbar_tile.xbar_0.oxbar "xy [12]" 15 8 151.14 U N
{ C30R9_xbar_tile.xbar_0.ixbar0 "i0 [6]" 14 8 151.14 U N
{ C30R9_xbar_tile.xbar_0.ixbar0 "z1 [0]" 14 8 232.87 U N
{ C30R17_xbar_tile.xbar_0.ixbar0 "i2 [14]" 14 16 232.87 U N
{ C30R17_xbar_tile.xbar_0.ixbar0 "z7 [3]" 14 16 466.085 U N
{ C30R17_xbar_tile.xbar_0.ixbar2 "i1 [12]" 14 16 466.085 U N
{ C30R17_xbar_tile.xbar_0.ixbar2 "z0 [3]" 14 16 683.445 U N
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_7 "in1" 14 16 816.445 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_15 "in1" 14 16 816.445 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net []
{ C35R10.le_tile.le_guts.lp1.reg1 "qx" 16 9 0 U N
{ C34R10_xbar_tile.xbar_0.ixbar1 "i2 [13]" 16 9 0 U N
{ C34R10_xbar_tile.xbar_0.ixbar1 "z0 [0]" 16 9 87.07 U N
{ C34R18_xbar_tile.xbar_0.ixbar1 "i1 [10]" 16 17 87.07 U N
{ C34R18_xbar_tile.xbar_0.ixbar1 "z7 [3]" 16 17 320.285 U N
{ C34R18_xbar_tile.xbar_0.ixbar3 "i0 [6]" 16 17 320.285 U N
{ C34R18_xbar_tile.xbar_0.ixbar3 "z4 [1]" 16 17 537.645 U N
{ C30R18_xbar_tile.xbar_0.ixbar3 "i3 [0]" 14 17 537.645 U N
{ C30R18_xbar_tile.xbar_0.ixbar3 "z2 [3]" 14 17 721.186 U N
{ C30R14_xbar_tile.xbar_0.ixbar3 "i2 [10]" 14 13 721.186 U N
{ C30R14_xbar_tile.xbar_0.ixbar3 "z7 [0]" 14 13 949.444 U N
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_8 "in1" 14 13 1082.44 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_0 "in1" 14 13 1082.44 U N
}
}
}
}
{ C30R18_xbar_tile.xbar_0.ixbar3 "z1 [1]" 14 17 721.186 U N
{ C30R19_xbar_tile.xbar_0.ixbar3 "i1 [6]" 14 18 721.186 U N
{ C30R19_xbar_tile.xbar_0.ixbar3 "z7 [0]" 14 18 890.608 U N
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_8 "in1" 14 18 1023.61 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_0 "in1" 14 18 1023.61 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]|qx_net []
{ C49R5.le_tile.le_guts.lp2.reg1 "qx" 23 4 0 U N
{ C48R5_xbar_tile.xbar_0.oxbar "d [13]" 23 4 0 U N
{ C48R5_xbar_tile.xbar_0.oxbar "xy [11]" 23 4 151.14 U N
{ C50R4_xbar_tile.xbar_0.ixbar3 "i0 [3]" 24 3 151.14 U N
{ C50R4_xbar_tile.xbar_0.ixbar3 "z6 [1]" 24 3 237.572 U N
{ C50R12_xbar_tile.xbar_0.ixbar3 "i0 [10]" 24 11 237.572 U N
{ C50R12_xbar_tile.xbar_0.ixbar3 "z0 [0]" 24 11 470.786 U N
{ C50R20_xbar_tile.xbar_0.ixbar3 "i1 [10]" 24 19 470.786 U N
{ C50R20_xbar_tile.xbar_0.ixbar3 "z0 [0]" 24 19 704.001 U N
{ C50R28_xbar_tile.xbar_0.ixbar3 "i1 [10]" 24 27 704.001 U N
{ C50R28_xbar_tile.xbar_0.ixbar3 "z7 [3]" 24 27 937.216 U N
{ C50R28_xbar_tile.xbar_0.ixbar1 "i1 [8]" 24 27 937.216 U N
{ C50R28_xbar_tile.xbar_0.ixbar1 "z7 [2]" 24 27 1154.58 U N
{ C52R28.xbar_tile.xbar_0.ixbar1 "i3 [0]" 25 27 1154.58 U N
{ C52R28.xbar_tile.xbar_0.ixbar1 "z6 [0]" 25 27 1374.35 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [4]" 25 27 1507.35 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C48R5_xbar_tile.xbar_0.ixbar2 "i1 [3]" 23 4 0 U N
{ C48R5_xbar_tile.xbar_0.ixbar2 "z0 [2]" 23 4 94.14 U N
{ C49R5.le_tile.le_guts.lp2.mux_di4 "in1" 23 4 94.14 U N
{ C49R5.le_tile.le_guts.lp2.mux_di4 "out" 23 4 291.46 U N
{ C49R5.le_tile.le_guts.lp2.reg1 "di" 23 4 291.46 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [10]
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_10 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_db [10]" 14 12 0 U N
}
}
rout ii0649|dx_net []
{ C39R13.le_tile.le_guts.lp2.lut40 "dx" 18 12 0 U N
{ C39R13.le_tile.le_guts.lp2.SC_mux_dx4_0 "in0" 18 12 0 U N
}
}
rout ii0650|dx_net []
{ C39R13.le_tile.le_guts.lp3.lut0 "dx" 18 12 0 U N
{ C38R13_xbar_tile.xbar_0.oxbar "d [15]" 18 12 0 U N
{ C38R13_xbar_tile.xbar_0.oxbar "xy [4]" 18 12 144.2 U N
{ C36R13_xbar_tile.xbar_0.ixbar1 "i3 [12]" 17 12 144.2 U N
{ C36R13_xbar_tile.xbar_0.ixbar1 "z3 [1]" 17 12 225.97 U N
{ C37R13.le_tile.le_guts.lp1.mux_di0 "in1" 17 12 225.97 U N
{ C37R13.le_tile.le_guts.lp1.mux_di0 "out" 17 12 402.29 U N
{ C37R13.le_tile.le_guts.lp1.reg0 "di" 17 12 402.29 U N
}
}
}
}
}
}
}
}
rout u_pll_pll_u0|clkout0_net []
{ C53R1.gclk_ctrl_c2r1.pll "clkout0" 4 16 0 U N
{ C53R1.gclk_ctrl_c2r1.gco2_in_mux_1 "in0" 25 0 0 U N
{ C53R1.gclk_ctrl_c2r1.gco2_in_mux_1 "out" 19 16 153.001 U N
{ C53R1.gclk_ctrl_c2r1.gco2_mux "in1" 25 0 153.001 U N
{ C53R1.gclk_ctrl_c2r1.gco2_mux "out" 19 16 289.002 U N
{ C26R36.spine.c0r1_gbufx16.c0r14_gbuf_fp.clk_mux "in1" 12 35 289.002 U N
{ C26R36.spine.c0r1_gbufx16.c0r14_gbuf_fp.clk_mux "out" 12 35 414.003 U N
{ C26R36.spine.c0r1_gbufx16.c0r14_gbuf_fp.clk_gate_mux "in0" 12 35 414.003 U N
{ C26R36.spine.c0r1_gbufx16.c0r14_gbuf_fp.clk_gate_mux "out" 12 35 814.004 U N
{ C26R36.spine.c0r14_ckmux "in1" 12 35 814.004 U N
{ C26R36.spine.c0r14_ckmux "out" 12 35 814.006 U N
{ C53R4.ckmux.u_fp_clk_sys "in14" 25 3 814.006 U N
{ C53R4.ckmux.u_fp_clk_sys "out" 25 3 1217.01 U N
{ C53R4.ckmux.ckmux_sys "in0" 25 3 1217.01 U N
{ C53R4.ckmux.ckmux_sys "out" 25 3 1217.01 U N
{ C53R4.M7S_SOC "fp_clk_sys" 25 3 1217.01 U N
}
}
}
}
}
{ C53R4.ckmux.u_fp_clk_arm "in14" 25 3 814.006 U N
{ C53R4.ckmux.u_fp_clk_arm "out" 25 3 1320.01 U N
{ C53R4.M7S_SOC "fp_clk_arm" 25 3 1320.01 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C53R1.gclk_ctrl_c2r1.dll_in_mux "in4" 25 0 0 U N
{ C53R1.gclk_ctrl_c2r1.dll_in_mux "out" 25 0 255.001 U N
{ C53R1.gclk_ctrl_c2r1.dll "clkin" 25 0 255.001 U N
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [4]
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_4 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_db [4]" 14 12 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[0]|qx_net []
{ C35R21.le_tile.le_guts.lp0.reg0 "qx" 16 20 0 U N
{ C34R21_xbar_tile.xbar_0.ixbar0 "i3 [6]" 16 20 0 U N
{ C34R21_xbar_tile.xbar_0.ixbar0 "z7 [0]" 16 20 87.07 U N
{ C35R21.le_tile.le_guts.lp0.lut0 "f0" 16 20 220.07 U N
}
}
}
}
rout ii0761|dx_net []
{ C29R14.le_tile.le_guts.lp3.lut0 "dx" 13 13 0 U N
{ C29R14.le_tile.le_guts.lp3.mux_di0 "in2" 13 13 0 U N
{ C29R14.le_tile.le_guts.lp3.mux_di0 "out" 13 13 60.2 U N
{ C29R14.le_tile.le_guts.lp3.reg0 "di" 13 13 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].mclk_out []
{ C45R12.le_tile.le_guts.lbuf "mclk_b" 21 11 0 U N
{ C45R12.le_tile.le_guts.lp0.reg0 "mclk_b" 21 11 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[7].sclk_out []
{ C27R15.le_tile.le_guts.lbuf "sclk" 12 14 0 U N
{ C27R15.le_tile.le_guts.lp2.reg0 "sclk" 12 14 0 U N
}
{ C27R15.le_tile.le_guts.lp1.reg0 "sclk" 12 14 0 U N
}
{ C27R15.le_tile.le_guts.lp0.reg1 "sclk" 12 14 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].sr_out []
{ C39R13.le_tile.le_guts.lbuf "a_sr" 18 12 0 U N
{ C39R13.le_tile.le_guts.lp2.reg1 "a_sr" 18 12 0 U N
}
}
rout C27R12_mux0_ble0_out_0 []
{ C27R12.le_tile.le_guts.lp0.SC_mux_dx4_0 "out" 12 11 0 U N
{ C26R12_xbar_tile.xbar_0.oxbar "d [2]" 12 11 0 U N
{ C26R12_xbar_tile.xbar_0.oxbar "xy [10]" 12 11 144.2 U N
{ C26R11_xbar_tile.xbar_0.ixbar3 "i2 [7]" 12 10 144.2 U N
{ C26R11_xbar_tile.xbar_0.ixbar3 "z3 [0]" 12 10 229.035 U N
{ C27R11.le_tile.le_guts.lp0.muxf0_l40 "in0" 12 10 229.035 U N
{ C27R11.le_tile.le_guts.lp0.muxf0_l40 "out" 12 10 422.034 U N
{ C27R11.le_tile.le_guts.lp0.lut40 "f0" 12 10 422.034 U N
}
}
}
}
}
}
}
}
rout ii0486|dx_net []
{ C9R16.le_tile.le_guts.lp2.lut41 "dx" 3 15 0 U N
{ C9R16.le_tile.le_guts.lp2.SC_mux_dx4_0 "in1" 3 15 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sh0 []
{ C39R10.le_tile.le_guts.lbuf "sh [0]" 18 9 0 U N
{ C39R10.le_tile.le_guts.lp0.reg0 "shift" 18 9 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [11]
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_11 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_db [11]" 14 12 0 U N
}
}
rout C27R12_mux0_ble0_out_1 []
{ C27R12.le_tile.le_guts.lp0.SC_mux_dx4_1 "out" 12 11 0 U N
{ C27R12.le_tile.le_guts.lp0.mux_dy "in0" 12 11 0 U N
{ C27R12.le_tile.le_guts.lp0.mux_dy "out" 12 11 54.001 U N
{ C26R12_xbar_tile.xbar_0.oxbar "d [4]" 12 11 54.001 U N
{ C26R12_xbar_tile.xbar_0.oxbar "xy [21]" 12 11 202.701 U N
{ C24R12_xbar_tile.xbar_0.ixbar3 "i2 [13]" 11 11 202.701 U N
{ C24R12_xbar_tile.xbar_0.ixbar3 "z6 [0]" 11 11 295.601 U N
{ C25R12.le_tile.le_guts.lp1.muxf2_l0 "in0" 11 11 295.601 U N
{ C25R12.le_tile.le_guts.lp1.muxf2_l0 "out" 11 11 457.601 U N
{ C25R12.le_tile.le_guts.lp1.lut0 "f2" 11 11 457.601 U N
}
}
}
}
{ C24R12_xbar_tile.xbar_0.ixbar3 "z5 [3]" 11 11 295.601 U N
{ C25R12.le_tile.le_guts.lp0.lut0 "f1" 11 11 428.601 U N
}
}
}
}
{ C26R12_xbar_tile.xbar_0.oxbar "xy [14]" 12 11 202.701 U N
{ C26R12_xbar_tile.xbar_0.ixbar2 "i0 [7]" 12 11 202.701 U N
{ C26R12_xbar_tile.xbar_0.ixbar2 "z5 [3]" 12 11 284.606 U N
{ C27R12.le_tile.le_guts.lp3.lut0 "f1" 12 11 417.606 U N
}
}
}
}
}
}
}
}
rout C35R15_ble0_out_to_muxdx []
{ C35R15.le_tile.le_guts.lp0.mux_f5 "out" 16 14 0 U N
{ C35R15.le_tile.le_guts.lp0.SC_mux_dx4_0 "sel" 16 14 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [5]
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_5 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_db [5]" 14 12 0 U N
}
}
rout C37R12_mux0_ble2_out_0 []
{ C37R12.le_tile.le_guts.lp2.SC_mux_dx4_0 "out" 17 11 0 U N
{ C36R12_xbar_tile.xbar_0.oxbar "d [12]" 17 11 0 U N
{ C36R12_xbar_tile.xbar_0.oxbar "xy [8]" 17 11 151.18 U N
{ C36R12_xbar_tile.xbar_0.ixbar1 "i2 [2]" 17 11 151.18 U N
{ C36R12_xbar_tile.xbar_0.ixbar1 "z5 [3]" 17 11 235.601 U N
{ C37R12.le_tile.le_guts.lp2.lut0 "f1" 17 11 368.601 U N
}
}
}
}
{ C36R12_xbar_tile.xbar_0.oxbar "xy [10]" 17 11 151.18 U N
{ C36R11_xbar_tile.xbar_0.ixbar3 "i2 [7]" 17 10 151.18 U N
{ C36R11_xbar_tile.xbar_0.ixbar3 "z6 [0]" 17 10 236.014 U N
{ C37R11.le_tile.le_guts.lp1.muxf2_l0 "in0" 17 10 236.014 U N
{ C37R11.le_tile.le_guts.lp1.muxf2_l0 "out" 17 10 398.014 U N
{ C37R11.le_tile.le_guts.lp1.lut0 "f2" 17 10 398.014 U N
}
}
}
}
}
}
}
}
rout ii0597|dx_net []
{ C37R14.le_tile.le_guts.lp1.lut0 "dx" 17 13 0 U N
{ C36R14_xbar_tile.xbar_0.oxbar "d [5]" 17 13 0 U N
{ C36R14_xbar_tile.xbar_0.oxbar "xy [7]" 17 13 144.2 U N
{ C34R13_xbar_tile.xbar_0.ixbar3 "i2 [6]" 16 12 144.2 U N
{ C34R13_xbar_tile.xbar_0.ixbar3 "z7 [0]" 16 12 230.385 U N
{ C35R13.le_tile.le_guts.lp3.lut0 "f0" 16 12 363.385 U N
}
}
}
}
}
}
rout ii0607|dx_net []
{ C27R12.le_tile.le_guts.lp3.lut0 "dx" 12 11 0 U N
{ C26R12_xbar_tile.xbar_0.ixbar3 "i2 [3]" 12 11 0 U N
{ C26R12_xbar_tile.xbar_0.ixbar3 "z4 [1]" 12 11 87.2 U N
{ C22R12_xbar_tile.xbar_0.ixbar3 "i3 [0]" 10 11 87.2 U N
{ C22R12_xbar_tile.xbar_0.ixbar3 "z5 [3]" 10 11 306.971 U N
{ C23R12.le_tile.le_guts.lp0.lut0 "f1" 10 11 439.971 U N
}
}
}
}
}
}
rout u_colorgen_h_cnt__reg[8].sr_out []
{ C17R16.le_tile.le_guts.lbuf "a_sr" 7 15 0 U N
{ C17R16.le_tile.le_guts.lp3.reg0 "a_sr" 7 15 0 U N
}
{ C17R16.le_tile.le_guts.lp1.reg0 "a_sr" 7 15 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].sh0 []
{ C39R13.le_tile.le_guts.lbuf "sh [1]" 18 12 0 U N
{ C39R13.le_tile.le_guts.lp2.reg1 "shift" 18 12 0 U N
}
}
rout ii0718|dx_net []
{ C43R15.le_tile.le_guts.lp0.lut0 "dx" 20 14 0 U N
{ C43R15.le_tile.le_guts.lp0.mux_di4 "in2" 20 14 0 U N
{ C43R15.le_tile.le_guts.lp0.mux_di4 "out" 20 14 55.2 U N
{ C43R15.le_tile.le_guts.lp0.reg1 "di" 20 14 55.2 U N
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[7]|qx_net []
{ C27R15.le_tile.le_guts.lp2.reg0 "qx" 12 14 0 U N
{ C26R15_xbar_tile.xbar_0.ixbar2 "i1 [2]" 12 14 0 U N
{ C26R15_xbar_tile.xbar_0.ixbar2 "z1 [2]" 12 14 87.07 U N
{ C27R15.le_tile.le_guts.lp2.muxf3_l0 "in0" 12 14 87.07 U N
{ C27R15.le_tile.le_guts.lp2.muxf3_l0 "out" 12 14 251.39 U N
{ C27R15.le_tile.le_guts.lp2.lut0 "f3" 12 14 251.39 U N
}
}
}
}
}
}
rout C37R15_ble0_out_to_mux []
{ C37R15.le_tile.le_guts.lp0.const_f5 "out" 17 14 0 U N
{ C37R15.le_tile.le_guts.lp0.mux_f5 "in1" 17 14 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net []
{ C29R17.le_tile.le_guts.lp2.reg0 "qx" 13 16 0 U N
{ C28R17_xbar_tile.xbar_0.oxbar "d [11]" 13 16 0 U N
{ C28R17_xbar_tile.xbar_0.oxbar "xy [3]" 13 16 165.28 U N
{ C30R17_xbar_tile.xbar_0.ixbar0 "i2 [8]" 14 16 165.28 U N
{ C30R17_xbar_tile.xbar_0.ixbar0 "z5 [0]" 14 16 264.737 U N
{ C30R19_xbar_tile.xbar_0.ixbar0 "i1 [7]" 14 18 264.737 U N
{ C30R19_xbar_tile.xbar_0.ixbar0 "z2 [0]" 14 18 437.29 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_aa [11]" 14 18 570.29 U N
}
}
}
{ C30R18_xbar_tile.xbar_0.ixbar0 "i2 [12]" 14 17 264.737 U N
{ C30R18_xbar_tile.xbar_0.ixbar0 "z2 [0]" 14 17 436.62 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_aa [11]" 14 17 569.62 U N
}
}
}
}
{ C30R17_xbar_tile.xbar_0.ixbar0 "z3 [3]" 14 16 264.737 U N
{ C30R13_xbar_tile.xbar_0.ixbar0 "i1 [14]" 14 12 264.737 U N
{ C30R13_xbar_tile.xbar_0.ixbar0 "z2 [0]" 14 12 492.995 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_aa [11]" 14 12 625.995 U N
}
}
}
}
{ C30R17_xbar_tile.xbar_0.ixbar0 "z2 [2]" 14 16 264.737 U N
{ C30R16_xbar_tile.xbar_0.ixbar0 "i2 [9]" 14 15 264.737 U N
{ C30R16_xbar_tile.xbar_0.ixbar0 "z2 [0]" 14 15 439.122 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_aa [11]" 14 15 572.122 U N
}
}
{ C30R16_xbar_tile.xbar_0.ixbar0 "z0 [0]" 14 15 439.122 U N
{ C30R20_xbar_tile.xbar_0.ixbar0 "i2 [1]" 14 19 439.122 U N
{ C30R20_xbar_tile.xbar_0.ixbar0 "z2 [0]" 14 19 666.924 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_aa [11]" 14 19 799.924 U N
}
}
}
}
}
{ C30R15_xbar_tile.xbar_0.ixbar0 "i2 [11]" 14 14 264.737 U N
{ C30R15_xbar_tile.xbar_0.ixbar0 "z2 [0]" 14 14 440.633 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_aa [11]" 14 14 573.633 U N
}
}
}
}
}
}
{ C28R17_xbar_tile.xbar_0.oxbar "xy [17]" 13 16 165.28 U N
{ C30R18_xbar_tile.xbar_0.ixbar0 "i3 [9]" 14 17 165.28 U N
{ C30R18_xbar_tile.xbar_0.ixbar0 "z2 [3]" 14 17 251.712 U N
{ C30R14_xbar_tile.xbar_0.ixbar0 "i2 [10]" 14 13 251.712 U N
{ C30R14_xbar_tile.xbar_0.ixbar0 "z2 [0]" 14 13 479.97 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_aa [11]" 14 13 612.97 U N
}
}
}
}
}
}
{ C28R17_xbar_tile.xbar_0.oxbar "xy [12]" 13 16 165.28 U N
{ C26R17_xbar_tile.xbar_0.ixbar0 "i0 [6]" 12 16 165.28 U N
{ C26R17_xbar_tile.xbar_0.ixbar0 "z7 [2]" 12 16 247.195 U N
{ C30R17_xbar_tile.xbar_0.ixbar0 "i0 [15]" 14 16 247.195 U N
{ C30R17_xbar_tile.xbar_0.ixbar0 "z2 [0]" 14 16 466.966 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_aa [11]" 14 16 599.966 U N
}
}
}
}
}
}
}
{ C28R17_xbar_tile.xbar_0.ixbar2 "i1 [2]" 13 16 0 U N
{ C28R17_xbar_tile.xbar_0.ixbar2 "z7 [0]" 13 16 108.28 U N
{ C29R17.le_tile.le_guts.lp2.lut0 "f0" 13 16 241.28 U N
}
}
}
}
rout C35R16_ble2_out_to_mux []
{ C35R16.le_tile.le_guts.lp2.const_f5 "out" 16 15 0 U N
{ C35R16.le_tile.le_guts.lp2.mux_f5 "in1" 16 15 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[19]|qx_net []
{ C39R19.le_tile.le_guts.lp0.reg0 "qx" 18 18 0 U N
{ C38R19_xbar_tile.xbar_0.ixbar0 "i3 [6]" 18 18 0 U N
{ C38R19_xbar_tile.xbar_0.ixbar0 "z3 [3]" 18 18 87.07 U N
{ C38R15_xbar_tile.xbar_0.ixbar0 "i1 [14]" 18 14 87.07 U N
{ C38R15_xbar_tile.xbar_0.ixbar0 "z3 [1]" 18 14 315.329 U N
{ C42R15_xbar_tile.xbar_0.ixbar0 "i0 [13]" 20 14 315.329 U N
{ C42R15_xbar_tile.xbar_0.ixbar0 "z7 [0]" 20 14 496.823 U N
{ C43R15.le_tile.le_guts.lp0.lut0 "f0" 20 14 629.823 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[20]|qx_net []
{ C35R23.le_tile.le_guts.lp1.reg0 "qx" 16 22 0 U N
{ C34R23_xbar_tile.xbar_0.ixbar1 "i2 [12]" 16 22 0 U N
{ C34R23_xbar_tile.xbar_0.ixbar1 "z3 [3]" 16 22 87.07 U N
{ C34R15_xbar_tile.xbar_0.ixbar1 "i2 [5]" 16 14 87.07 U N
{ C34R15_xbar_tile.xbar_0.ixbar1 "z6 [2]" 16 14 320.778 U N
{ C32R15_xbar_tile.xbar_0.ixbar1 "i3 [13]" 15 14 320.778 U N
{ C32R15_xbar_tile.xbar_0.ixbar1 "z7 [0]" 15 14 503.499 U N
{ C33R15.le_tile.le_guts.lp1.lut0 "f0" 15 14 636.499 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [12]
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_12 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_db [12]" 14 12 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]|qx_net []
{ C37R15.le_tile.le_guts.lp2.reg0 "qx" 17 14 0 U N
{ C36R15_xbar_tile.xbar_0.oxbar "d [11]" 17 14 0 U N
{ C36R15_xbar_tile.xbar_0.oxbar "xy [3]" 17 14 144.07 U N
{ C38R14_xbar_tile.xbar_0.ixbar2 "i3 [2]" 18 13 144.07 U N
{ C38R14_xbar_tile.xbar_0.ixbar2 "z3 [2]" 18 13 230.255 U N
{ C38R11_xbar_tile.xbar_0.ixbar2 "i2 [4]" 18 10 230.255 U N
{ C38R11_xbar_tile.xbar_0.ixbar2 "z2 [0]" 18 10 407.51 U N
{ C39R11.le_tile.le_guts.lp0.lut41 "f2" 18 10 540.51 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].sh0 []
{ C37R13.le_tile.le_guts.lbuf "sh [0]" 17 12 0 U N
{ C37R13.le_tile.le_guts.lp0.reg0 "shift" 17 12 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [6]
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_6 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_db [6]" 14 12 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|qx_net []
{ C37R14.le_tile.le_guts.lp2.reg0 "qx" 17 13 0 U N
{ C36R14_xbar_tile.xbar_0.oxbar "d [11]" 17 13 0 U N
{ C36R14_xbar_tile.xbar_0.oxbar "xy [22]" 17 13 158.21 U N
{ C36R14_xbar_tile.xbar_0.ixbar3 "i2 [2]" 17 13 158.21 U N
{ C36R14_xbar_tile.xbar_0.ixbar3 "z5 [3]" 17 13 242.631 U N
{ C37R14.le_tile.le_guts.lp0.lut0 "f1" 17 13 375.631 U N
}
}
}
}
{ C36R14_xbar_tile.xbar_0.oxbar "xy [18]" 17 13 158.21 U N
{ C36R14_xbar_tile.xbar_0.ixbar3 "i0 [12]" 17 13 158.21 U N
{ C36R14_xbar_tile.xbar_0.ixbar3 "z3 [2]" 17 13 239.605 U N
{ C36R12_xbar_tile.xbar_0.ixbar3 "i1 [15]" 17 11 239.605 U N
{ C36R12_xbar_tile.xbar_0.ixbar3 "z5 [3]" 17 11 408.027 U N
{ C37R12.le_tile.le_guts.lp0.lut0 "f1" 17 11 541.027 U N
}
}
}
}
}
}
}
{ C36R14_xbar_tile.xbar_0.ixbar2 "i1 [2]" 17 13 0 U N
{ C36R14_xbar_tile.xbar_0.ixbar2 "z2 [2]" 17 13 101.21 U N
{ C36R12_xbar_tile.xbar_0.ixbar2 "i2 [11]" 17 11 101.21 U N
{ C36R12_xbar_tile.xbar_0.ixbar2 "z7 [0]" 17 11 273.764 U N
{ C37R12.le_tile.le_guts.lp2.lut0 "f0" 17 11 406.764 U N
}
}
}
{ C36R11_xbar_tile.xbar_0.ixbar2 "i1 [0]" 17 10 101.21 U N
{ C36R11_xbar_tile.xbar_0.ixbar2 "z0 [2]" 17 10 282.237 U N
{ C36R11_xbar_tile.xbar_0.ixbar1 "i3 [3]" 17 10 282.237 U N
{ C36R11_xbar_tile.xbar_0.ixbar1 "z7 [0]" 17 10 503.997 U N
{ C37R11.le_tile.le_guts.lp1.lut0 "f0" 17 10 636.997 U N
}
}
{ C36R11_xbar_tile.xbar_0.ixbar1 "z4 [3]" 17 10 503.997 U N
{ C37R11.le_tile.le_guts.lp0.muxf2_l40 "in0" 17 10 503.997 U N
{ C37R11.le_tile.le_guts.lp0.muxf2_l40 "out" 17 10 667.997 U N
{ C37R11.le_tile.le_guts.lp0.lut40 "f2" 17 10 667.997 U N
}
}
}
}
}
}
}
}
}
}
rout ii0555|dx_net []
{ C35R16.le_tile.le_guts.lp2.lut0 "dx" 16 15 0 U N
{ C35R16.le_tile.le_guts.lp2.mux_di4 "in2" 16 15 0 U N
{ C35R16.le_tile.le_guts.lp2.mux_di4 "out" 16 15 55.2 U N
{ C35R16.le_tile.le_guts.lp2.reg1 "di" 16 15 55.2 U N
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].sclk_out []
{ C29R15.le_tile.le_guts.lbuf "sclk" 13 14 0 U N
{ C29R15.le_tile.le_guts.lp0.reg0 "sclk" 13 14 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sclk_out []
{ C37R15.le_tile.le_guts.lbuf "sclk" 17 14 0 U N
{ C37R15.le_tile.le_guts.lp3.reg0 "sclk" 17 14 0 U N
}
{ C37R15.le_tile.le_guts.lp2.reg0 "sclk" 17 14 0 U N
}
{ C37R15.le_tile.le_guts.lp1.reg1 "sclk" 17 14 0 U N
}
{ C37R15.le_tile.le_guts.lp1.reg0 "sclk" 17 14 0 U N
}
{ C37R15.le_tile.le_guts.lp0.reg1 "sclk" 17 14 0 U N
}
{ C37R15.le_tile.le_guts.lp0.reg0 "sclk" 17 14 0 U N
}
}
rout u_sdram_to_RGB_addr_cnt__reg[5]|qx_net []
{ C37R16.le_tile.le_guts.lp3.reg0 "qx" 17 15 0 U N
{ C36R16_xbar_tile.xbar_0.oxbar "d [16]" 17 15 0 U N
{ C36R16_xbar_tile.xbar_0.oxbar "xy [9]" 17 15 165.28 U N
{ C34R15_xbar_tile.xbar_0.ixbar3 "i1 [12]" 16 14 165.28 U N
{ C34R15_xbar_tile.xbar_0.ixbar3 "z7 [3]" 16 14 251.465 U N
{ C34R15_xbar_tile.xbar_0.ixbar1 "i1 [8]" 16 14 251.465 U N
{ C34R15_xbar_tile.xbar_0.ixbar1 "z3 [1]" 16 14 468.825 U N
{ C35R15.le_tile.le_guts.lp1.mux_di0 "in1" 16 14 468.825 U N
{ C35R15.le_tile.le_guts.lp1.mux_di0 "out" 16 14 645.145 U N
{ C35R15.le_tile.le_guts.lp1.reg0 "di" 16 14 645.145 U N
}
}
}
}
}
}
}
}
{ C36R16_xbar_tile.xbar_0.oxbar "xy [4]" 17 15 165.28 U N
{ C36R16_xbar_tile.xbar_0.ixbar1 "i3 [9]" 17 15 165.28 U N
{ C36R16_xbar_tile.xbar_0.ixbar1 "z2 [0]" 17 15 246.675 U N
{ C37R16.le_tile.le_guts.lp0.lut41 "f1" 17 15 379.675 U N
}
}
}
}
}
{ C36R16_xbar_tile.xbar_0.ixbar3 "i0 [8]" 17 15 0 U N
{ C36R16_xbar_tile.xbar_0.ixbar3 "z5 [0]" 17 15 108.28 U N
{ C37R16.le_tile.le_guts.lp3.muxf3_l0 "in0" 17 15 108.28 U N
{ C37R16.le_tile.le_guts.lp3.muxf3_l0 "out" 17 15 272.6 U N
{ C37R16.le_tile.le_guts.lp3.lut0 "f3" 17 15 272.6 U N
}
}
}
}
{ C36R16_xbar_tile.xbar_0.ixbar3 "z2 [0]" 17 15 108.28 U N
{ C37R16.le_tile.le_guts.lp1.lut41 "f1" 17 15 241.28 U N
}
}
}
}
rout ii0666|dx_net []
{ C29R11.le_tile.le_guts.lp3.lut0 "dx" 13 10 0 U N
{ C29R11.le_tile.le_guts.lp3.mux_di0 "in2" 13 10 0 U N
{ C29R11.le_tile.le_guts.lp3.mux_di0 "out" 13 10 60.2 U N
{ C29R11.le_tile.le_guts.lp3.reg0 "di" 13 10 60.2 U N
}
}
}
}
rout C37R12_mux0_ble1_out_0 []
{ C37R12.le_tile.le_guts.lp1.SC_mux_dx4_0 "out" 17 11 0 U N
{ C37R12.le_tile.le_guts.lp2.muxf3_l0 "in1" 17 11 0 U N
{ C37R12.le_tile.le_guts.lp2.muxf3_l0 "out" 17 11 136.2 U N
{ C37R12.le_tile.le_guts.lp2.lut0 "f3" 17 11 136.2 U N
}
}
}
}
rout u_sdram_to_RGB_bmp_fig_chg__reg[1].mclk_out []
{ C39R21.le_tile.le_guts.lbuf "mclk_b" 18 20 0 U N
{ C39R21.le_tile.le_guts.lp2.reg0 "mclk_b" 18 20 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[22].sclk_out []
{ C37R21.le_tile.le_guts.lbuf "sclk" 17 20 0 U N
{ C37R21.le_tile.le_guts.lp2.reg0 "sclk" 17 20 0 U N
}
{ C37R21.le_tile.le_guts.lp1.reg0 "sclk" 17 20 0 U N
}
{ C37R21.le_tile.le_guts.lp0.reg0 "sclk" 17 20 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]|qx_net []
{ C27R12.le_tile.le_guts.lp2.reg0 "qx" 12 11 0 U N
{ C26R12_xbar_tile.xbar_0.oxbar "d [11]" 12 11 0 U N
{ C26R12_xbar_tile.xbar_0.oxbar "xy [20]" 12 11 158.21 U N
{ C26R12_xbar_tile.xbar_0.ixbar3 "i3 [9]" 12 11 158.21 U N
{ C26R12_xbar_tile.xbar_0.ixbar3 "z5 [3]" 12 11 240.115 U N
{ C27R12.le_tile.le_guts.lp0.lut0 "f1" 12 11 373.115 U N
}
}
}
}
}
{ C26R12_xbar_tile.xbar_0.ixbar2 "i1 [2]" 12 11 0 U N
{ C26R12_xbar_tile.xbar_0.ixbar2 "z4 [3]" 12 11 101.21 U N
{ C27R12.le_tile.le_guts.lp1.muxf3_l41 "in1" 12 11 101.21 U N
{ C27R12.le_tile.le_guts.lp1.muxf3_l41 "out" 12 11 266.21 U N
{ C27R12.le_tile.le_guts.lp1.lut41 "f3" 12 11 266.21 U N
}
}
}
}
{ C26R12_xbar_tile.xbar_0.ixbar2 "z2 [0]" 12 11 101.21 U N
{ C27R12.le_tile.le_guts.lp0.lut41 "f2" 12 11 234.21 U N
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [13]
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_13 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_db [13]" 14 12 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].sh0 []
{ C39R7.le_tile.le_guts.lbuf "sh [0]" 18 6 0 U N
{ C39R7.le_tile.le_guts.lp0.reg0 "shift" 18 6 0 U N
}
}
rout C17R16_ble2_out_to_muxdx []
{ C17R16.le_tile.le_guts.lp2.mux_f5 "out" 7 15 0 U N
{ C17R16.le_tile.le_guts.lp2.SC_mux_dx4_0 "sel" 7 15 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_wr__reg[2].mclk_out []
{ C37R17.le_tile.le_guts.lbuf "mclk_b" 17 16 0 U N
{ C37R17.le_tile.le_guts.lp1.reg0 "mclk_b" 17 16 0 U N
}
{ C37R17.le_tile.le_guts.lp0.reg0 "mclk_b" 17 16 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [7]
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_7 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_db [7]" 14 12 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].mclk_out []
{ C43R15.le_tile.le_guts.lbuf "mclk_b" 20 14 0 U N
{ C43R15.le_tile.le_guts.lp2.reg0 "mclk_b" 20 14 0 U N
}
{ C43R15.le_tile.le_guts.lp1.reg0 "mclk_b" 20 14 0 U N
}
{ C43R15.le_tile.le_guts.lp0.reg1 "mclk_b" 20 14 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].sr_out []
{ C29R15.le_tile.le_guts.lbuf "a_sr" 13 14 0 U N
{ C29R15.le_tile.le_guts.lp0.reg0 "a_sr" 13 14 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sr_out []
{ C37R15.le_tile.le_guts.lbuf "a_sr" 17 14 0 U N
{ C37R15.le_tile.le_guts.lp3.reg0 "a_sr" 17 14 0 U N
}
{ C37R15.le_tile.le_guts.lp2.reg0 "a_sr" 17 14 0 U N
}
{ C37R15.le_tile.le_guts.lp1.reg1 "a_sr" 17 14 0 U N
}
{ C37R15.le_tile.le_guts.lp1.reg0 "a_sr" 17 14 0 U N
}
{ C37R15.le_tile.le_guts.lp0.reg1 "a_sr" 17 14 0 U N
}
{ C37R15.le_tile.le_guts.lp0.reg0 "a_sr" 17 14 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg|qx_net []
{ C37R12.le_tile.le_guts.lp2.reg1 "qx" 17 11 0 U N
{ C36R12_xbar_tile.xbar_0.oxbar "d [13]" 17 11 0 U N
{ C36R12_xbar_tile.xbar_0.oxbar "xy [7]" 17 11 158.21 U N
{ C34R12_xbar_tile.xbar_0.ixbar1 "i1 [12]" 16 11 158.21 U N
{ C34R12_xbar_tile.xbar_0.ixbar1 "z3 [2]" 16 11 243.775 U N
{ C34R10_xbar_tile.xbar_0.ixbar1 "i1 [15]" 16 9 243.775 U N
{ C34R10_xbar_tile.xbar_0.ixbar1 "z6 [0]" 16 9 412.196 U N
{ C35R10.le_tile.le_guts.lp3.muxf2_l0 "in0" 16 9 412.196 U N
{ C35R10.le_tile.le_guts.lp3.muxf2_l0 "out" 16 9 574.196 U N
{ C35R10.le_tile.le_guts.lp3.lut0 "f2" 16 9 574.196 U N
}
}
}
}
}
}
}
}
}
{ C36R12_xbar_tile.xbar_0.ixbar2 "i1 [3]" 17 11 0 U N
{ C36R12_xbar_tile.xbar_0.ixbar2 "z6 [0]" 17 11 101.21 U N
{ C37R12.le_tile.le_guts.lp0.muxf2_l0 "in0" 17 11 101.21 U N
{ C37R12.le_tile.le_guts.lp0.muxf2_l0 "out" 17 11 263.21 U N
{ C37R12.le_tile.le_guts.lp0.lut0 "f2" 17 11 263.21 U N
}
}
}
}
{ C36R12_xbar_tile.xbar_0.ixbar2 "z2 [1]" 17 11 101.21 U N
{ C37R12.le_tile.le_guts.lp2.lut41 "f0" 17 11 234.21 U N
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]|qx_net []
{ C37R9.le_tile.le_guts.lp0.reg0 "qx" 17 8 0 U N
{ C36R9_xbar_tile.xbar_0.oxbar "d [1]" 17 8 0 U N
{ C36R9_xbar_tile.xbar_0.oxbar "xy [13]" 17 8 144.07 U N
{ C34R10_xbar_tile.xbar_0.ixbar0 "i2 [6]" 16 9 144.07 U N
{ C34R10_xbar_tile.xbar_0.ixbar0 "z1 [2]" 16 9 230.255 U N
{ C35R10.le_tile.le_guts.lp0.mux_di0 "in1" 16 9 230.255 U N
{ C35R10.le_tile.le_guts.lp0.mux_di0 "out" 16 9 406.575 U N
{ C35R10.le_tile.le_guts.lp0.reg0 "di" 16 9 406.575 U N
}
}
}
}
}
}
}
}
rout ii0513|dx_net []
{ C37R23.le_tile.le_guts.lp0.lut0 "dx" 17 22 0 U N
{ C36R23_xbar_tile.xbar_0.oxbar "d [0]" 17 22 0 U N
{ C36R23_xbar_tile.xbar_0.oxbar "xy [4]" 17 22 144.2 U N
{ C36R23_xbar_tile.xbar_0.ixbar1 "i3 [9]" 17 22 144.2 U N
{ C36R23_xbar_tile.xbar_0.ixbar1 "z3 [1]" 17 22 225.595 U N
{ C37R23.le_tile.le_guts.lp1.mux_di0 "in1" 17 22 225.595 U N
{ C37R23.le_tile.le_guts.lp1.mux_di0 "out" 17 22 401.915 U N
{ C37R23.le_tile.le_guts.lp1.reg0 "di" 17 22 401.915 U N
}
}
}
}
}
}
}
}
rout ii0624|dx_net []
{ C27R12.le_tile.le_guts.lp0.lut41 "dx" 12 11 0 U N
{ C27R12.le_tile.le_guts.lp0.SC_mux_dx4_0 "in1" 12 11 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[19].mclk_out []
{ C39R19.le_tile.le_guts.lbuf "mclk_b" 18 18 0 U N
{ C39R19.le_tile.le_guts.lp2.reg0 "mclk_b" 18 18 0 U N
}
{ C39R19.le_tile.le_guts.lp0.reg0 "mclk_b" 18 18 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sh0 []
{ C37R11.le_tile.le_guts.lbuf "sh [0]" 17 10 0 U N
{ C37R11.le_tile.le_guts.lp0.reg0 "shift" 17 10 0 U N
}
}
rout C39R12_ble1_out_to_muxdx []
{ C39R12.le_tile.le_guts.lp1.mux_f5 "out" 18 11 0 U N
{ C39R12.le_tile.le_guts.lp1.SC_mux_dx4_0 "sel" 18 11 0 U N
}
}
rout u_sdram_to_RGB_v_valid_r__reg[1].mclk_out []
{ C45R15.le_tile.le_guts.lbuf "mclk_b" 21 14 0 U N
{ C45R15.le_tile.le_guts.lp2.reg0 "mclk_b" 21 14 0 U N
}
{ C45R15.le_tile.le_guts.lp1.reg0 "mclk_b" 21 14 0 U N
}
{ C45R15.le_tile.le_guts.lp0.reg0 "mclk_b" 21 14 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [14]
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_14 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_db [14]" 14 12 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[26].sclk_out []
{ C29R9.le_tile.le_guts.lbuf "sclk" 13 8 0 U N
{ C29R9.le_tile.le_guts.lp0.reg1 "sclk" 13 8 0 U N
}
}
rout u_sdram_to_RGB_buffer_rd_sel__reg.sclk_out []
{ C33R17.le_tile.le_guts.lbuf "sclk" 15 16 0 U N
{ C33R17.le_tile.le_guts.lp3.reg1 "sclk" 15 16 0 U N
}
{ C33R17.le_tile.le_guts.lp3.reg0 "sclk" 15 16 0 U N
}
{ C33R17.le_tile.le_guts.lp2.reg1 "sclk" 15 16 0 U N
}
{ C33R17.le_tile.le_guts.lp2.reg0 "sclk" 15 16 0 U N
}
{ C33R17.le_tile.le_guts.lp1.reg1 "sclk" 15 16 0 U N
}
{ C33R17.le_tile.le_guts.lp1.reg0 "sclk" 15 16 0 U N
}
{ C33R17.le_tile.le_guts.lp0.reg1 "sclk" 15 16 0 U N
}
{ C33R17.le_tile.le_guts.lp0.reg0 "sclk" 15 16 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]|qx_net []
{ C49R4.le_tile.le_guts.lp0.reg1 "qx" 23 3 0 U N
{ C48R4_xbar_tile.xbar_0.oxbar "d [3]" 23 3 0 U N
{ C48R4_xbar_tile.xbar_0.oxbar "xy [17]" 23 3 151.14 U N
{ C50R5_xbar_tile.xbar_0.ixbar0 "i3 [9]" 24 4 151.14 U N
{ C50R5_xbar_tile.xbar_0.ixbar0 "z0 [0]" 24 4 237.572 U N
{ C50R13_xbar_tile.xbar_0.ixbar0 "i1 [10]" 24 12 237.572 U N
{ C50R13_xbar_tile.xbar_0.ixbar0 "z1 [0]" 24 12 470.786 U N
{ C50R21_xbar_tile.xbar_0.ixbar0 "i2 [14]" 24 20 470.786 U N
{ C50R21_xbar_tile.xbar_0.ixbar0 "z1 [0]" 24 20 704.001 U N
{ C50R29_xbar_tile.xbar_0.ixbar0 "i2 [14]" 24 28 704.001 U N
{ C50R29_xbar_tile.xbar_0.ixbar0 "z1 [1]" 24 28 937.216 U N
{ C50R31_xbar_tile.xbar_0.ixbar0 "i1 [4]" 24 30 937.216 U N
{ C50R31_xbar_tile.xbar_0.ixbar0 "z2 [1]" 24 30 1106.47 U N
{ C50R31_xbar_tile.xbar_0.oxbar "d [23]" 24 30 1106.47 U N
{ C50R31_xbar_tile.xbar_0.oxbar "xy [3]" 24 30 1384.96 U N
{ C52R30.xbar_tile.xbar_0.ixbar2 "i3 [2]" 25 29 1384.96 U N
{ C52R30.xbar_tile.xbar_0.ixbar2 "z5 [3]" 25 29 1471.39 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [18]" 25 29 1604.39 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C48R4_xbar_tile.xbar_0.ixbar0 "i3 [7]" 23 3 0 U N
{ C48R4_xbar_tile.xbar_0.ixbar0 "z2 [1]" 23 3 94.14 U N
{ C49R4.le_tile.le_guts.lp0.mux_di4 "in1" 23 3 94.14 U N
{ C49R4.le_tile.le_guts.lp0.mux_di4 "out" 23 3 291.46 U N
{ C49R4.le_tile.le_guts.lp0.reg1 "di" 23 3 291.46 U N
}
}
}
}
}
}
rout ii0735|dx_net []
{ C29R12.le_tile.le_guts.lp0.lut0 "dx" 13 11 0 U N
{ C29R12.le_tile.le_guts.lp0.mux_di0 "in2" 13 11 0 U N
{ C29R12.le_tile.le_guts.lp0.mux_di0 "out" 13 11 60.2 U N
{ C29R12.le_tile.le_guts.lp0.reg0 "di" 13 11 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sh0 []
{ C37R7.le_tile.le_guts.lbuf "sh [0]" 17 6 0 U N
{ C37R7.le_tile.le_guts.lp2.reg0 "shift" 17 6 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [8]
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_8 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_db [8]" 14 12 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].sclk_out []
{ C27R13.le_tile.le_guts.lbuf "sclk" 12 12 0 U N
{ C27R13.le_tile.le_guts.lp2.reg0 "sclk" 12 12 0 U N
}
{ C27R13.le_tile.le_guts.lp0.reg0 "sclk" 12 12 0 U N
}
}
rout C37R15_ble1_out_to_mux []
{ C37R15.le_tile.le_guts.lp1.const_f5 "out" 17 14 0 U N
{ C37R15.le_tile.le_guts.lp1.mux_f5 "in1" 17 14 0 U N
}
}
rout u_colorgen_v_cnt__reg[5]|qx_net []
{ C13R17.le_tile.le_guts.lp3.reg0 "qx" 5 16 0 U N
{ C12R17_xbar_tile.xbar_0.oxbar "d [16]" 5 16 0 U N
{ C12R17_xbar_tile.xbar_0.oxbar "xy [6]" 5 16 165.28 U N
{ C12R16_xbar_tile.xbar_0.ixbar2 "i2 [3]" 5 15 165.28 U N
{ C12R16_xbar_tile.xbar_0.ixbar2 "z1 [3]" 5 15 250.115 U N
{ C13R16.le_tile.le_guts.lp0.muxf1_l40 "in0" 5 15 250.115 U N
{ C13R16.le_tile.le_guts.lp0.muxf1_l40 "out" 5 15 445.115 U N
{ C13R16.le_tile.le_guts.lp0.lut40 "f1" 5 15 445.115 U N
}
}
}
}
}
}
{ C12R17_xbar_tile.xbar_0.oxbar "xy [5]" 5 16 165.28 U N
{ C12R16_xbar_tile.xbar_0.ixbar2 "i0 [6]" 5 15 165.28 U N
{ C12R16_xbar_tile.xbar_0.ixbar2 "z5 [3]" 5 15 250.658 U N
{ C13R16.le_tile.le_guts.lp3.lut0 "f1" 5 15 383.658 U N
}
}
}
}
{ C12R17_xbar_tile.xbar_0.oxbar "xy [4]" 5 16 165.28 U N
{ C12R17_xbar_tile.xbar_0.ixbar1 "i3 [9]" 5 16 165.28 U N
{ C12R17_xbar_tile.xbar_0.ixbar1 "z5 [3]" 5 16 246.575 U N
{ C13R17.le_tile.le_guts.lp2.lut0 "f1" 5 16 379.575 U N
}
}
}
}
}
{ C12R17_xbar_tile.xbar_0.ixbar3 "i0 [8]" 5 16 0 U N
{ C12R17_xbar_tile.xbar_0.ixbar3 "z5 [0]" 5 16 108.28 U N
{ C13R17.le_tile.le_guts.lp3.muxf3_l0 "in0" 5 16 108.28 U N
{ C13R17.le_tile.le_guts.lp3.muxf3_l0 "out" 5 16 272.6 U N
{ C13R17.le_tile.le_guts.lp3.lut0 "f3" 5 16 272.6 U N
}
}
}
}
}
}
rout C35R16_ble3_out_to_mux []
{ C35R16.le_tile.le_guts.lp3.const_f5 "out" 16 15 0 U N
{ C35R16.le_tile.le_guts.lp3.mux_f5 "in1" 16 15 0 U N
}
}
rout ii0461|dx_net []
{ C23R17.le_tile.le_guts.lp2.lut0 "dx" 10 16 0 U N
{ C22R17_xbar_tile.xbar_0.oxbar "d [10]" 10 16 0 U N
{ C22R17_xbar_tile.xbar_0.oxbar "xy [10]" 10 16 144.2 U N
{ C22R16_xbar_tile.xbar_0.ixbar3 "i2 [7]" 10 15 144.2 U N
{ C22R16_xbar_tile.xbar_0.ixbar3 "z6 [3]" 10 15 229.035 U N
{ C22R16_xbar_tile.xbar_0.ixbar0 "i2 [7]" 10 15 229.035 U N
{ C22R16_xbar_tile.xbar_0.ixbar0 "z1 [2]" 10 15 446.395 U N
{ C23R16.le_tile.le_guts.lp0.mux_di0 "in1" 10 15 446.395 U N
{ C23R16.le_tile.le_guts.lp0.mux_di0 "out" 10 15 622.714 U N
{ C23R16.le_tile.le_guts.lp0.reg0 "di" 10 15 622.714 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sr_out []
{ C33R8.le_tile.le_guts.lbuf "a_sr" 15 7 0 U N
{ C33R8.le_tile.le_guts.lp3.reg1 "a_sr" 15 7 0 U N
}
{ C33R8.le_tile.le_guts.lp3.reg0 "a_sr" 15 7 0 U N
}
{ C33R8.le_tile.le_guts.lp2.reg1 "a_sr" 15 7 0 U N
}
{ C33R8.le_tile.le_guts.lp2.reg0 "a_sr" 15 7 0 U N
}
{ C33R8.le_tile.le_guts.lp1.reg1 "a_sr" 15 7 0 U N
}
{ C33R8.le_tile.le_guts.lp1.reg0 "a_sr" 15 7 0 U N
}
{ C33R8.le_tile.le_guts.lp0.reg1 "a_sr" 15 7 0 U N
}
{ C33R8.le_tile.le_guts.lp0.reg0 "a_sr" 15 7 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_wr__reg[3].sr_out []
{ C35R17.le_tile.le_guts.lbuf "a_sr" 16 16 0 U N
{ C35R17.le_tile.le_guts.lp2.reg0 "a_sr" 16 16 0 U N
}
{ C35R17.le_tile.le_guts.lp0.reg0 "a_sr" 16 16 0 U N
}
}
rout ii0572|dx_net []
{ C29R19.le_tile.le_guts.lp2.lut0 "dx" 13 18 0 U N
{ C28R19_xbar_tile.xbar_0.ixbar2 "i2 [7]" 13 18 0 U N
{ C28R19_xbar_tile.xbar_0.ixbar2 "z1 [0]" 13 18 87.2 U N
{ C28R27_xbar_tile.xbar_0.ixbar2 "i2 [14]" 13 26 87.2 U N
{ C28R27_xbar_tile.xbar_0.ixbar2 "z0 [1]" 13 26 320.415 U N
{ C28R30_xbar_tile.xbar_0.ixbar2 "i1 [11]" 13 29 320.415 U N
{ C28R30_xbar_tile.xbar_0.ixbar2 "z4 [0]" 13 29 497.67 U N
{ C29R30.le_tile.le_guts.lp2.mux_di0 "in1" 13 29 497.67 U N
{ C29R30.le_tile.le_guts.lp2.mux_di0 "out" 13 29 673.99 U N
{ C29R30.le_tile.le_guts.lp2.reg0 "di" 13 29 673.99 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out []
{ C39R4.le_tile.le_guts.lbuf "mclk_b" 18 3 0 U N
{ C39R4.le_tile.le_guts.lp3.reg1 "mclk_b" 18 3 0 U N
}
{ C39R4.le_tile.le_guts.lp3.reg0 "mclk_b" 18 3 0 U N
}
{ C39R4.le_tile.le_guts.lp2.reg1 "mclk_b" 18 3 0 U N
}
{ C39R4.le_tile.le_guts.lp2.reg0 "mclk_b" 18 3 0 U N
}
{ C39R4.le_tile.le_guts.lp1.reg1 "mclk_b" 18 3 0 U N
}
{ C39R4.le_tile.le_guts.lp1.reg0 "mclk_b" 18 3 0 U N
}
{ C39R4.le_tile.le_guts.lp0.reg1 "mclk_b" 18 3 0 U N
}
{ C39R4.le_tile.le_guts.lp0.reg0 "mclk_b" 18 3 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [15]
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_15 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_db [15]" 14 12 0 U N
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[29]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [29]" 25 35 0 U N
{ C52R36.xbar_tile.xbar_0.ixbar3 "i2 [3]" 25 35 0 U N
{ C52R36.xbar_tile.xbar_0.ixbar3 "z4 [2]" 25 35 87.2 U N
{ C36R36_xbar_tile.xbar_0.ixbar3 "i3 [5]" 17 35 87.2 U N
{ C36R36_xbar_tile.xbar_0.ixbar3 "z2 [3]" 17 35 377.702 U N
{ C36R28_xbar_tile.xbar_0.ixbar3 "i1 [1]" 17 27 377.702 U N
{ C36R28_xbar_tile.xbar_0.ixbar3 "z3 [3]" 17 27 611.41 U N
{ C36R20_xbar_tile.xbar_0.ixbar3 "i2 [5]" 17 19 611.41 U N
{ C36R20_xbar_tile.xbar_0.ixbar3 "z3 [3]" 17 19 845.117 U N
{ C36R12_xbar_tile.xbar_0.ixbar3 "i2 [5]" 17 11 845.117 U N
{ C36R12_xbar_tile.xbar_0.ixbar3 "z2 [3]" 17 11 1078.82 U N
{ C36R8_xbar_tile.xbar_0.ixbar3 "i2 [10]" 17 7 1078.82 U N
{ C36R8_xbar_tile.xbar_0.ixbar3 "z4 [1]" 17 7 1307.08 U N
{ C32R8_xbar_tile.xbar_0.ixbar3 "i3 [0]" 15 7 1307.08 U N
{ C32R8_xbar_tile.xbar_0.ixbar3 "z7 [3]" 15 7 1487.85 U N
{ C32R8_xbar_tile.xbar_0.ixbar1 "i1 [8]" 15 7 1487.85 U N
{ C32R8_xbar_tile.xbar_0.ixbar1 "z4 [0]" 15 7 1705.21 U N
{ C33R8.le_tile.le_guts.lp1.mux_di4 "in1" 15 7 1705.21 U N
{ C33R8.le_tile.le_guts.lp1.mux_di4 "out" 15 7 1902.53 U N
{ C33R8.le_tile.le_guts.lp1.reg1 "di" 15 7 1902.53 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[30]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [30]" 25 35 0 U N
{ C52R36.xbar_tile.xbar_0.ixbar3 "i0 [9]" 25 35 0 U N
{ C52R36.xbar_tile.xbar_0.ixbar3 "z7 [1]" 25 35 87.07 U N
{ C52R28.xbar_tile.xbar_0.ixbar3 "i3 [14]" 25 27 87.07 U N
{ C52R28.xbar_tile.xbar_0.ixbar3 "z4 [2]" 25 27 320.778 U N
{ C36R28_xbar_tile.xbar_0.ixbar3 "i3 [5]" 17 27 320.778 U N
{ C36R28_xbar_tile.xbar_0.ixbar3 "z2 [3]" 17 27 611.28 U N
{ C36R20_xbar_tile.xbar_0.ixbar3 "i1 [1]" 17 19 611.28 U N
{ C36R20_xbar_tile.xbar_0.ixbar3 "z2 [3]" 17 19 844.987 U N
{ C36R12_xbar_tile.xbar_0.ixbar3 "i1 [1]" 17 11 844.987 U N
{ C36R12_xbar_tile.xbar_0.ixbar3 "z3 [3]" 17 11 1078.7 U N
{ C36R8_xbar_tile.xbar_0.ixbar3 "i1 [14]" 17 7 1078.7 U N
{ C36R8_xbar_tile.xbar_0.ixbar3 "z0 [2]" 17 7 1306.95 U N
{ C34R8_xbar_tile.xbar_0.ixbar3 "i3 [7]" 16 7 1306.95 U N
{ C34R8_xbar_tile.xbar_0.ixbar3 "z2 [2]" 16 7 1489.67 U N
{ C34R7_xbar_tile.xbar_0.ixbar3 "i2 [9]" 16 6 1489.67 U N
{ C34R7_xbar_tile.xbar_0.ixbar3 "z4 [0]" 16 6 1659.1 U N
{ C35R7.le_tile.le_guts.lp3.mux_di0 "in1" 16 6 1659.1 U N
{ C35R7.le_tile.le_guts.lp3.mux_di0 "out" 16 6 1835.42 U N
{ C35R7.le_tile.le_guts.lp3.reg0 "di" 16 6 1835.42 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].mclk_out []
{ C27R10.le_tile.le_guts.lbuf "mclk_b" 12 9 0 U N
{ C27R10.le_tile.le_guts.lp1.reg0 "mclk_b" 12 9 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [9]
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_9 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_db [9]" 14 12 0 U N
}
}
rout ii0683|dx_net []
{ C39R10.le_tile.le_guts.lp0.lut40 "dx" 18 9 0 U N
{ C39R10.le_tile.le_guts.lp0.SC_mux_dx4_0 "in0" 18 9 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_wr__reg[7]|qx_net []
{ C35R16.le_tile.le_guts.lp0.reg0 "qx" 16 15 0 U N
{ C34R16_xbar_tile.xbar_0.oxbar "d [1]" 16 15 0 U N
{ C34R16_xbar_tile.xbar_0.oxbar "xy [12]" 16 15 158.21 U N
{ C32R16_xbar_tile.xbar_0.ixbar0 "i0 [6]" 15 15 158.21 U N
{ C32R16_xbar_tile.xbar_0.ixbar0 "z2 [1]" 15 15 239.94 U N
{ C33R16.le_tile.le_guts.lp0.mux_di4 "in1" 15 15 239.94 U N
{ C33R16.le_tile.le_guts.lp0.mux_di4 "out" 15 15 437.26 U N
{ C33R16.le_tile.le_guts.lp0.reg1 "di" 15 15 437.26 U N
}
}
}
}
}
}
}
{ C34R16_xbar_tile.xbar_0.ixbar0 "i3 [6]" 16 15 0 U N
{ C34R16_xbar_tile.xbar_0.ixbar0 "z7 [3]" 16 15 101.21 U N
{ C35R16.le_tile.le_guts.lp0.muxf3_l41 "in0" 16 15 101.21 U N
{ C35R16.le_tile.le_guts.lp0.muxf3_l41 "out" 16 15 269.53 U N
{ C35R16.le_tile.le_guts.lp0.lut41 "f3" 16 15 269.53 U N
}
}
}
}
{ C34R16_xbar_tile.xbar_0.ixbar0 "z2 [0]" 16 15 101.21 U N
{ C35R16.le_tile.le_guts.lp1.lut41 "f2" 16 15 234.21 U N
}
}
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[26]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [26]" 25 35 0 U N
{ C52R36.xbar_tile.xbar_0.ixbar2 "i0 [12]" 25 35 0 U N
{ C52R36.xbar_tile.xbar_0.ixbar2 "z4 [2]" 25 35 87.74 U N
{ C36R36_xbar_tile.xbar_0.ixbar2 "i3 [5]" 17 35 87.74 U N
{ C36R36_xbar_tile.xbar_0.ixbar2 "z3 [2]" 17 35 378.242 U N
{ C36R33_xbar_tile.xbar_0.ixbar2 "i2 [4]" 17 32 378.242 U N
{ C36R33_xbar_tile.xbar_0.ixbar2 "z2 [3]" 17 32 555.497 U N
{ C36R25_xbar_tile.xbar_0.ixbar2 "i1 [1]" 17 24 555.497 U N
{ C36R25_xbar_tile.xbar_0.ixbar2 "z2 [3]" 17 24 789.205 U N
{ C36R17_xbar_tile.xbar_0.ixbar2 "i1 [1]" 17 16 789.205 U N
{ C36R17_xbar_tile.xbar_0.ixbar2 "z2 [3]" 17 16 1022.91 U N
{ C36R9_xbar_tile.xbar_0.ixbar2 "i1 [1]" 17 8 1022.91 U N
{ C36R9_xbar_tile.xbar_0.ixbar2 "z4 [0]" 17 8 1256.62 U N
{ C37R9.le_tile.le_guts.lp2.mux_di0 "in1" 17 8 1256.62 U N
{ C37R9.le_tile.le_guts.lp2.mux_di0 "out" 17 8 1432.94 U N
{ C37R9.le_tile.le_guts.lp2.reg0 "di" 17 8 1432.94 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sr_out []
{ C29R12.le_tile.le_guts.lbuf "a_sr" 13 11 0 U N
{ C29R12.le_tile.le_guts.lp1.reg0 "a_sr" 13 11 0 U N
}
{ C29R12.le_tile.le_guts.lp0.reg0 "a_sr" 13 11 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net []
{ C25R14.le_tile.le_guts.lp0.reg0 "qx" 11 13 0 U N
{ C24R14_xbar_tile.xbar_0.ixbar0 "i3 [6]" 11 13 0 U N
{ C24R14_xbar_tile.xbar_0.ixbar0 "z3 [1]" 11 13 87.07 U N
{ C30R14_xbar_tile.xbar_0.ixbar0 "i0 [9]" 14 13 87.07 U N
{ C30R14_xbar_tile.xbar_0.ixbar0 "z0 [1]" 14 13 311.181 U N
{ C30R17_xbar_tile.xbar_0.ixbar0 "i1 [11]" 14 16 311.181 U N
{ C30R17_xbar_tile.xbar_0.ixbar0 "z4 [3]" 14 16 491.735 U N
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_4 "in1" 14 16 624.735 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_12 "in1" 14 16 624.735 U N
}
}
}
{ C30R16_xbar_tile.xbar_0.ixbar0 "i2 [0]" 14 15 311.181 U N
{ C30R16_xbar_tile.xbar_0.ixbar0 "z4 [3]" 14 15 482.065 U N
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_4 "in1" 14 15 615.065 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_12 "in1" 14 15 615.065 U N
}
}
}
}
}
}
}
}
rout C33R11_mux0_ble1_out_0 []
{ C33R11.le_tile.le_guts.lp1.SC_mux_dx4_0 "out" 15 10 0 U N
{ C33R11.le_tile.le_guts.lp2.muxf3_l0 "in1" 15 10 0 U N
{ C33R11.le_tile.le_guts.lp2.muxf3_l0 "out" 15 10 149.94 U N
{ C33R11.le_tile.le_guts.lp2.lut0 "f3" 15 10 149.94 U N
}
}
}
{ C32R11_xbar_tile.xbar_0.oxbar "d [7]" 15 10 0 U N
{ C32R11_xbar_tile.xbar_0.oxbar "xy [6]" 15 10 157.94 U N
{ C32R10_xbar_tile.xbar_0.ixbar2 "i2 [3]" 15 9 157.94 U N
{ C32R10_xbar_tile.xbar_0.ixbar2 "z6 [0]" 15 9 242.775 U N
{ C33R10.le_tile.le_guts.lp0.muxf2_l0 "in0" 15 9 242.775 U N
{ C33R10.le_tile.le_guts.lp0.muxf2_l0 "out" 15 9 404.775 U N
{ C33R10.le_tile.le_guts.lp0.lut0 "f2" 15 9 404.775 U N
}
}
}
}
}
}
}
{ C32R11_xbar_tile.xbar_0.ixbar1 "i0 [12]" 15 10 0 U N
{ C32R11_xbar_tile.xbar_0.ixbar1 "z5 [1]" 15 10 100.94 U N
{ C38R11_xbar_tile.xbar_0.ixbar1 "i0 [0]" 18 10 100.94 U N
{ C38R11_xbar_tile.xbar_0.ixbar1 "z1 [1]" 18 10 274.986 U N
{ C38R13_xbar_tile.xbar_0.ixbar1 "i1 [4]" 18 12 274.986 U N
{ C38R13_xbar_tile.xbar_0.ixbar1 "z0 [3]" 18 12 444.241 U N
{ C39R13.le_tile.le_guts.lp2.lut41 "f2" 18 12 577.241 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [16]
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_16 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_db [16]" 14 12 0 U N
}
}
rout ii0529|dx_net []
{ C35R23.le_tile.le_guts.lp0.lut0 "dx" 16 22 0 U N
{ C34R23_xbar_tile.xbar_0.oxbar "d [0]" 16 22 0 U N
{ C34R23_xbar_tile.xbar_0.oxbar "xy [4]" 16 22 144.2 U N
{ C34R23_xbar_tile.xbar_0.ixbar1 "i3 [9]" 16 22 144.2 U N
{ C34R23_xbar_tile.xbar_0.ixbar1 "z3 [1]" 16 22 225.495 U N
{ C35R23.le_tile.le_guts.lp1.mux_di0 "in1" 16 22 225.495 U N
{ C35R23.le_tile.le_guts.lp1.mux_di0 "out" 16 22 401.815 U N
{ C35R23.le_tile.le_guts.lp1.reg0 "di" 16 22 401.815 U N
}
}
}
}
}
}
}
}
rout ii0530|dx_net []
{ C37R23.le_tile.le_guts.lp3.lut0 "dx" 17 22 0 U N
{ C36R23_xbar_tile.xbar_0.ixbar3 "i2 [3]" 17 22 0 U N
{ C36R23_xbar_tile.xbar_0.ixbar3 "z3 [2]" 17 22 87.2 U N
{ C36R21_xbar_tile.xbar_0.ixbar3 "i1 [15]" 17 20 87.2 U N
{ C36R21_xbar_tile.xbar_0.ixbar3 "z7 [3]" 17 20 255.622 U N
{ C36R21_xbar_tile.xbar_0.ixbar1 "i1 [8]" 17 20 255.622 U N
{ C36R21_xbar_tile.xbar_0.ixbar1 "z3 [1]" 17 20 472.982 U N
{ C37R21.le_tile.le_guts.lp1.mux_di0 "in1" 17 20 472.982 U N
{ C37R21.le_tile.le_guts.lp1.mux_di0 "out" 17 20 649.302 U N
{ C37R21.le_tile.le_guts.lp1.reg0 "di" 17 20 649.302 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].sclk_out []
{ C33R7.le_tile.le_guts.lbuf "sclk" 15 6 0 U N
{ C33R7.le_tile.le_guts.lp3.reg1 "sclk" 15 6 0 U N
}
{ C33R7.le_tile.le_guts.lp3.reg0 "sclk" 15 6 0 U N
}
{ C33R7.le_tile.le_guts.lp2.reg1 "sclk" 15 6 0 U N
}
{ C33R7.le_tile.le_guts.lp2.reg0 "sclk" 15 6 0 U N
}
{ C33R7.le_tile.le_guts.lp1.reg1 "sclk" 15 6 0 U N
}
{ C33R7.le_tile.le_guts.lp1.reg0 "sclk" 15 6 0 U N
}
{ C33R7.le_tile.le_guts.lp0.reg1 "sclk" 15 6 0 U N
}
{ C33R7.le_tile.le_guts.lp0.reg0 "sclk" 15 6 0 U N
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[23]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [23]" 25 34 0 U N
{ C52R35.xbar_tile.xbar_0.ixbar3 "i0 [8]" 25 34 0 U N
{ C52R35.xbar_tile.xbar_0.ixbar3 "z4 [1]" 25 34 87.07 U N
{ C48R35_xbar_tile.xbar_0.ixbar3 "i3 [0]" 23 34 87.07 U N
{ C48R35_xbar_tile.xbar_0.ixbar3 "z4 [2]" 23 34 255.619 U N
{ C32R35_xbar_tile.xbar_0.ixbar3 "i3 [5]" 15 34 255.619 U N
{ C32R35_xbar_tile.xbar_0.ixbar3 "z3 [2]" 15 34 579.598 U N
{ C32R32_xbar_tile.xbar_0.ixbar3 "i2 [4]" 15 31 579.598 U N
{ C32R32_xbar_tile.xbar_0.ixbar3 "z2 [3]" 15 31 756.852 U N
{ C32R24_xbar_tile.xbar_0.ixbar3 "i1 [1]" 15 23 756.852 U N
{ C32R24_xbar_tile.xbar_0.ixbar3 "z2 [3]" 15 23 990.56 U N
{ C32R16_xbar_tile.xbar_0.ixbar3 "i1 [1]" 15 15 990.56 U N
{ C32R16_xbar_tile.xbar_0.ixbar3 "z2 [3]" 15 15 1224.27 U N
{ C32R8_xbar_tile.xbar_0.ixbar3 "i1 [1]" 15 7 1224.27 U N
{ C32R8_xbar_tile.xbar_0.ixbar3 "z6 [3]" 15 7 1457.98 U N
{ C32R8_xbar_tile.xbar_0.ixbar0 "i2 [7]" 15 7 1457.98 U N
{ C32R8_xbar_tile.xbar_0.ixbar0 "z1 [2]" 15 7 1675.34 U N
{ C33R8.le_tile.le_guts.lp0.mux_di0 "in1" 15 7 1675.34 U N
{ C33R8.le_tile.le_guts.lp0.mux_di0 "out" 15 7 1851.66 U N
{ C33R8.le_tile.le_guts.lp0.reg0 "di" 15 7 1851.66 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout C29R11_mux0_ble0_out_0 []
{ C29R11.le_tile.le_guts.lp0.SC_mux_dx4_0 "out" 13 10 0 U N
{ C28R11_xbar_tile.xbar_0.oxbar "d [2]" 13 10 0 U N
{ C28R11_xbar_tile.xbar_0.oxbar "xy [4]" 13 10 144.2 U N
{ C28R11_xbar_tile.xbar_0.ixbar1 "i3 [9]" 13 10 144.2 U N
{ C28R11_xbar_tile.xbar_0.ixbar1 "z6 [0]" 13 10 226.105 U N
{ C29R11.le_tile.le_guts.lp3.muxf2_l0 "in0" 13 10 226.105 U N
{ C29R11.le_tile.le_guts.lp3.muxf2_l0 "out" 13 10 388.105 U N
{ C29R11.le_tile.le_guts.lp3.lut0 "f2" 13 10 388.105 U N
}
}
}
}
}
}
}
}
rout ii0641|dx_net []
{ C27R13.le_tile.le_guts.lp2.lut0 "dx" 12 12 0 U N
{ C26R13_xbar_tile.xbar_0.oxbar "d [10]" 12 12 0 U N
{ C26R13_xbar_tile.xbar_0.oxbar "xy [22]" 12 12 151.18 U N
{ C26R14_xbar_tile.xbar_0.ixbar2 "i1 [9]" 12 13 151.18 U N
{ C26R14_xbar_tile.xbar_0.ixbar2 "z6 [0]" 12 13 236.014 U N
{ C27R14.le_tile.le_guts.lp0.muxf2_l0 "in0" 12 13 236.014 U N
{ C27R14.le_tile.le_guts.lp0.muxf2_l0 "out" 12 13 398.014 U N
{ C27R14.le_tile.le_guts.lp0.lut0 "f2" 12 13 398.014 U N
}
}
}
}
}
}
{ C26R13_xbar_tile.xbar_0.oxbar "xy [11]" 12 12 151.18 U N
{ C28R12_xbar_tile.xbar_0.ixbar3 "i0 [3]" 13 11 151.18 U N
{ C28R12_xbar_tile.xbar_0.ixbar3 "z2 [2]" 13 11 237.611 U N
{ C28R9_xbar_tile.xbar_0.ixbar3 "i1 [0]" 13 8 237.611 U N
{ C28R9_xbar_tile.xbar_0.ixbar3 "z5 [3]" 13 8 415.103 U N
{ C29R9.le_tile.le_guts.lp0.lut0 "f1" 13 8 548.103 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[0].sclk_out []
{ C35R21.le_tile.le_guts.lbuf "sclk" 16 20 0 U N
{ C35R21.le_tile.le_guts.lp0.reg0 "sclk" 16 20 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sh0 []
{ C33R11.le_tile.le_guts.lbuf "sh [0]" 15 10 0 U N
{ C33R11.le_tile.le_guts.lp0.reg0 "shift" 15 10 0 U N
}
}
rout C39R12_ble0_out_to_muxdx []
{ C39R12.le_tile.le_guts.lp0.mux_f5 "out" 18 11 0 U N
{ C39R12.le_tile.le_guts.lp0.SC_mux_dx4_1 "sel" 18 11 0 U N
}
{ C39R12.le_tile.le_guts.lp0.SC_mux_dx4_0 "sel" 18 11 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_wr__reg[3].sh0 []
{ C35R17.le_tile.le_guts.lbuf "sh [0]" 16 16 0 U N
{ C35R17.le_tile.le_guts.lp0.reg0 "shift" 16 16 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[29].mclk_out []
{ C35R15.le_tile.le_guts.lbuf "mclk_b" 16 14 0 U N
{ C35R15.le_tile.le_guts.lp1.reg0 "mclk_b" 16 14 0 U N
}
{ C35R15.le_tile.le_guts.lp0.reg0 "mclk_b" 16 14 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[30].mclk_out []
{ C35R25.le_tile.le_guts.lbuf "mclk_b" 16 24 0 U N
{ C35R25.le_tile.le_guts.lp0.reg0 "mclk_b" 16 24 0 U N
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[19]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [19]" 25 34 0 U N
{ C52R35.xbar_tile.xbar_0.ixbar3 "i2 [3]" 25 34 0 U N
{ C52R35.xbar_tile.xbar_0.ixbar3 "z5 [2]" 25 34 87.2 U N
{ C38R35_xbar_tile.xbar_0.ixbar3 "i3 [5]" 18 34 87.2 U N
{ C38R35_xbar_tile.xbar_0.ixbar3 "z3 [2]" 18 34 377.702 U N
{ C38R32_xbar_tile.xbar_0.ixbar3 "i2 [4]" 18 31 377.702 U N
{ C38R32_xbar_tile.xbar_0.ixbar3 "z2 [3]" 18 31 554.957 U N
{ C38R24_xbar_tile.xbar_0.ixbar3 "i1 [1]" 18 23 554.957 U N
{ C38R24_xbar_tile.xbar_0.ixbar3 "z2 [3]" 18 23 788.665 U N
{ C38R16_xbar_tile.xbar_0.ixbar3 "i1 [1]" 18 15 788.665 U N
{ C38R16_xbar_tile.xbar_0.ixbar3 "z2 [3]" 18 15 1022.37 U N
{ C38R8_xbar_tile.xbar_0.ixbar3 "i1 [1]" 18 7 1022.37 U N
{ C38R8_xbar_tile.xbar_0.ixbar3 "z4 [1]" 18 7 1256.08 U N
{ C32R8_xbar_tile.xbar_0.ixbar3 "i3 [4]" 15 7 1256.08 U N
{ C32R8_xbar_tile.xbar_0.ixbar3 "z4 [0]" 15 7 1445.57 U N
{ C33R8.le_tile.le_guts.lp3.mux_di0 "in1" 15 7 1445.57 U N
{ C33R8.le_tile.le_guts.lp3.mux_di0 "out" 15 7 1621.89 U N
{ C33R8.le_tile.le_guts.lp3.reg0 "di" 15 7 1621.89 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[20]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [20]" 25 34 0 U N
{ C52R35.xbar_tile.xbar_0.oxbar "d [18]" 25 34 0 U N
{ C52R35.xbar_tile.xbar_0.oxbar "xy [1]" 25 34 144.07 U N
{ C50R34_xbar_tile.xbar_0.ixbar2 "i3 [6]" 24 33 144.07 U N
{ C50R34_xbar_tile.xbar_0.ixbar2 "z3 [2]" 24 33 230.187 U N
{ C50R31_xbar_tile.xbar_0.ixbar2 "i2 [4]" 24 30 230.187 U N
{ C50R31_xbar_tile.xbar_0.ixbar2 "z6 [1]" 24 30 407.442 U N
{ C34R31_xbar_tile.xbar_0.ixbar2 "i3 [14]" 16 30 407.442 U N
{ C34R31_xbar_tile.xbar_0.ixbar2 "z3 [3]" 16 30 731.42 U N
{ C34R23_xbar_tile.xbar_0.ixbar2 "i2 [5]" 16 22 731.42 U N
{ C34R23_xbar_tile.xbar_0.ixbar2 "z3 [3]" 16 22 965.128 U N
{ C34R15_xbar_tile.xbar_0.ixbar2 "i2 [5]" 16 14 965.128 U N
{ C34R15_xbar_tile.xbar_0.ixbar2 "z3 [3]" 16 14 1198.84 U N
{ C34R7_xbar_tile.xbar_0.ixbar2 "i2 [5]" 16 6 1198.84 U N
{ C34R7_xbar_tile.xbar_0.ixbar2 "z6 [2]" 16 6 1432.54 U N
{ C32R7_xbar_tile.xbar_0.ixbar2 "i3 [13]" 15 6 1432.54 U N
{ C32R7_xbar_tile.xbar_0.ixbar2 "z7 [3]" 15 6 1615.26 U N
{ C32R7_xbar_tile.xbar_0.ixbar0 "i2 [3]" 15 6 1615.26 U N
{ C32R7_xbar_tile.xbar_0.ixbar0 "z1 [2]" 15 6 1832.62 U N
{ C33R7.le_tile.le_guts.lp0.mux_di0 "in1" 15 6 1832.62 U N
{ C33R7.le_tile.le_guts.lp0.mux_di0 "out" 15 6 2008.94 U N
{ C33R7.le_tile.le_guts.lp0.reg0 "di" 15 6 2008.94 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[9].sclk_out []
{ C29R8.le_tile.le_guts.lbuf "sclk" 13 7 0 U N
{ C29R8.le_tile.le_guts.lp3.reg0 "sclk" 13 7 0 U N
}
{ C29R8.le_tile.le_guts.lp2.reg0 "sclk" 13 7 0 U N
}
{ C29R8.le_tile.le_guts.lp1.reg0 "sclk" 13 7 0 U N
}
{ C29R8.le_tile.le_guts.lp0.reg1 "sclk" 13 7 0 U N
}
{ C29R8.le_tile.le_guts.lp0.reg0 "sclk" 13 7 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [17]
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_17 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_db [17]" 14 12 0 U N
}
}
rout u_colorgen_v_cnt__reg[5].sclk_out []
{ C13R17.le_tile.le_guts.lbuf "sclk" 5 16 0 U N
{ C13R17.le_tile.le_guts.lp3.reg0 "sclk" 5 16 0 U N
}
{ C13R17.le_tile.le_guts.lp2.reg0 "sclk" 5 16 0 U N
}
{ C13R17.le_tile.le_guts.lp1.reg0 "sclk" 5 16 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[29].sr_out []
{ C33R15.le_tile.le_guts.lbuf "a_sr" 15 14 0 U N
{ C33R15.le_tile.le_guts.lp3.reg1 "a_sr" 15 14 0 U N
}
{ C33R15.le_tile.le_guts.lp3.reg0 "a_sr" 15 14 0 U N
}
{ C33R15.le_tile.le_guts.lp2.reg1 "a_sr" 15 14 0 U N
}
{ C33R15.le_tile.le_guts.lp2.reg0 "a_sr" 15 14 0 U N
}
{ C33R15.le_tile.le_guts.lp1.reg1 "a_sr" 15 14 0 U N
}
{ C33R15.le_tile.le_guts.lp1.reg0 "a_sr" 15 14 0 U N
}
{ C33R15.le_tile.le_guts.lp0.reg1 "a_sr" 15 14 0 U N
}
{ C33R15.le_tile.le_guts.lp0.reg0 "a_sr" 15 14 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].sr_out []
{ C49R5.le_tile.le_guts.lbuf "a_sr" 23 4 0 U N
{ C49R5.le_tile.le_guts.lp3.reg1 "a_sr" 23 4 0 U N
}
{ C49R5.le_tile.le_guts.lp3.reg0 "a_sr" 23 4 0 U N
}
{ C49R5.le_tile.le_guts.lp2.reg1 "a_sr" 23 4 0 U N
}
{ C49R5.le_tile.le_guts.lp2.reg0 "a_sr" 23 4 0 U N
}
{ C49R5.le_tile.le_guts.lp1.reg1 "a_sr" 23 4 0 U N
}
{ C49R5.le_tile.le_guts.lp1.reg0 "a_sr" 23 4 0 U N
}
{ C49R5.le_tile.le_guts.lp0.reg1 "a_sr" 23 4 0 U N
}
{ C49R5.le_tile.le_guts.lp0.reg0 "a_sr" 23 4 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.mclk_out []
{ C37R12.le_tile.le_guts.lbuf "mclk_b" 17 11 0 U N
{ C37R12.le_tile.le_guts.lp2.reg1 "mclk_b" 17 11 0 U N
}
{ C37R12.le_tile.le_guts.lp0.reg0 "mclk_b" 17 11 0 U N
}
}
rout ii0477|dx_net []
{ C15R16.le_tile.le_guts.lp0.lut40 "dx" 6 15 0 U N
{ C15R16.le_tile.le_guts.lp0.SC_mux_dx4_1 "in1" 6 15 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[15].sclk_out []
{ C33R32.le_tile.le_guts.lbuf "sclk" 15 31 0 U N
{ C33R32.le_tile.le_guts.lp1.reg0 "sclk" 15 31 0 U N
}
{ C33R32.le_tile.le_guts.lp0.reg0 "sclk" 15 31 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|qx_net []
{ C39R9.le_tile.le_guts.lp2.reg0 "qx" 18 8 0 U N
{ C38R9_xbar_tile.xbar_0.oxbar "d [11]" 18 8 0 U N
{ C38R9_xbar_tile.xbar_0.oxbar "xy [4]" 18 8 165.28 U N
{ C38R9_xbar_tile.xbar_0.ixbar1 "i3 [9]" 18 8 165.28 U N
{ C38R9_xbar_tile.xbar_0.ixbar1 "z7 [0]" 18 8 246.675 U N
{ C39R9.le_tile.le_guts.lp1.lut0 "f0" 18 8 379.675 U N
}
}
}
}
}
{ C38R9_xbar_tile.xbar_0.ixbar2 "i1 [2]" 18 8 0 U N
{ C38R9_xbar_tile.xbar_0.ixbar2 "z7 [0]" 18 8 108.28 U N
{ C39R9.le_tile.le_guts.lp2.lut0 "f0" 18 8 241.28 U N
}
}
{ C38R9_xbar_tile.xbar_0.ixbar2 "z6 [2]" 18 8 108.28 U N
{ C32R9_xbar_tile.xbar_0.ixbar2 "i3 [15]" 15 8 108.28 U N
{ C32R9_xbar_tile.xbar_0.ixbar2 "z1 [0]" 15 8 298.044 U N
{ C32R13_xbar_tile.xbar_0.ixbar2 "i1 [5]" 15 12 298.044 U N
{ C32R13_xbar_tile.xbar_0.ixbar2 "z6 [0]" 15 12 525.846 U N
{ C33R13.le_tile.le_guts.lp0.muxf2_l0 "in0" 15 12 525.846 U N
{ C33R13.le_tile.le_guts.lp0.muxf2_l0 "out" 15 12 687.846 U N
{ C33R13.le_tile.le_guts.lp0.lut0 "f2" 15 12 687.846 U N
}
}
}
}
}
}
}
}
{ C38R9_xbar_tile.xbar_0.ixbar2 "z0 [1]" 18 8 108.28 U N
{ C38R12_xbar_tile.xbar_0.ixbar2 "i1 [11]" 18 11 108.28 U N
{ C38R12_xbar_tile.xbar_0.ixbar2 "z2 [0]" 18 11 285.535 U N
{ C39R12.le_tile.le_guts.lp0.lut41 "f2" 18 11 418.535 U N
}
}
}
}
{ C38R9_xbar_tile.xbar_0.ixbar2 "z0 [0]" 18 8 108.28 U N
{ C38R17_xbar_tile.xbar_0.ixbar2 "i1 [10]" 18 16 108.28 U N
{ C38R17_xbar_tile.xbar_0.ixbar2 "z1 [0]" 18 16 345.846 U N
{ C38R25_xbar_tile.xbar_0.ixbar2 "i2 [14]" 18 24 345.846 U N
{ C38R25_xbar_tile.xbar_0.ixbar2 "z1 [0]" 18 24 579.061 U N
{ C38R33_xbar_tile.xbar_0.ixbar2 "i2 [14]" 18 32 579.061 U N
{ C38R33_xbar_tile.xbar_0.ixbar2 "z5 [2]" 18 32 812.276 U N
{ C52R33.xbar_tile.xbar_0.ixbar2 "i3 [5]" 25 32 812.276 U N
{ C52R33.xbar_tile.xbar_0.ixbar2 "z7 [3]" 25 32 1136.25 U N
{ C52R33.xbar_tile.xbar_0.ixbar0 "i2 [3]" 25 32 1136.25 U N
{ C52R33.xbar_tile.xbar_0.ixbar0 "z4 [3]" 25 32 1353.61 U N
{ C53R4.M7S_SOC "fp0_m_ahb_addr [11]" 25 32 1486.61 U N
}
}
}
}
}
}
}
}
}
}
}
{ C38R13_xbar_tile.xbar_0.ixbar2 "i2 [1]" 18 12 108.28 U N
{ C38R13_xbar_tile.xbar_0.ixbar2 "z7 [2]" 18 12 340.075 U N
{ C42R13_xbar_tile.xbar_0.ixbar2 "i0 [15]" 20 12 340.075 U N
{ C42R13_xbar_tile.xbar_0.ixbar2 "z6 [0]" 20 12 520.844 U N
{ C43R13.le_tile.le_guts.lp0.muxf2_l0 "in0" 20 12 520.844 U N
{ C43R13.le_tile.le_guts.lp0.muxf2_l0 "out" 20 12 682.844 U N
{ C43R13.le_tile.le_guts.lp0.lut0 "f2" 20 12 682.844 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net []
{ C39R10.le_tile.le_guts.lp0.reg1 "qx" 18 9 0 U N
{ C38R10_xbar_tile.xbar_0.oxbar "d [3]" 18 9 0 U N
{ C38R10_xbar_tile.xbar_0.oxbar "xy [19]" 18 9 179.42 U N
{ C36R11_xbar_tile.xbar_0.ixbar1 "i0 [13]" 17 10 179.42 U N
{ C36R11_xbar_tile.xbar_0.ixbar1 "z0 [2]" 17 10 265.605 U N
{ C32R11_xbar_tile.xbar_0.ixbar1 "i3 [2]" 15 10 265.605 U N
{ C32R11_xbar_tile.xbar_0.ixbar1 "z1 [0]" 15 10 447.099 U N
{ C32R15_xbar_tile.xbar_0.ixbar1 "i1 [5]" 15 14 447.099 U N
{ C32R15_xbar_tile.xbar_0.ixbar1 "z1 [2]" 15 14 674.901 U N
{ C33R15.le_tile.le_guts.lp1.muxf3_l0 "in0" 15 14 674.901 U N
{ C33R15.le_tile.le_guts.lp1.muxf3_l0 "out" 15 14 839.221 U N
{ C33R15.le_tile.le_guts.lp1.lut0 "f3" 15 14 839.221 U N
}
}
}
}
}
}
}
}
}
}
{ C38R10_xbar_tile.xbar_0.oxbar "xy [15]" 18 9 179.42 U N
{ C38R11_xbar_tile.xbar_0.ixbar0 "i0 [12]" 18 10 179.42 U N
{ C38R11_xbar_tile.xbar_0.ixbar0 "z0 [1]" 18 10 264.984 U N
{ C38R14_xbar_tile.xbar_0.ixbar0 "i1 [11]" 18 13 264.984 U N
{ C38R14_xbar_tile.xbar_0.ixbar0 "z4 [0]" 18 13 442.239 U N
{ C39R14.le_tile.le_guts.lp0.muxf3_l0 "in0" 18 13 442.239 U N
{ C39R14.le_tile.le_guts.lp0.muxf3_l0 "out" 18 13 606.559 U N
{ C39R14.le_tile.le_guts.lp0.lut0 "f3" 18 13 606.559 U N
}
}
}
}
}
}
}
}
{ C38R10_xbar_tile.xbar_0.oxbar "xy [12]" 18 9 179.42 U N
{ C36R10_xbar_tile.xbar_0.ixbar0 "i0 [6]" 17 9 179.42 U N
{ C36R10_xbar_tile.xbar_0.ixbar0 "z0 [1]" 17 9 261.19 U N
{ C36R13_xbar_tile.xbar_0.ixbar0 "i1 [11]" 17 12 261.19 U N
{ C36R13_xbar_tile.xbar_0.ixbar0 "z5 [3]" 17 12 438.445 U N
{ C37R13.le_tile.le_guts.lp1.lut0 "f1" 17 12 571.445 U N
}
}
}
}
}
}
}
{ C38R10_xbar_tile.xbar_0.ixbar0 "i3 [7]" 18 9 0 U N
{ C38R10_xbar_tile.xbar_0.ixbar0 "z7 [1]" 18 9 122.42 U N
{ C52R10.xbar_tile.xbar_0.ixbar0 "i3 [14]" 25 9 122.42 U N
{ C52R10.xbar_tile.xbar_0.ixbar0 "z0 [0]" 25 9 446.398 U N
{ C52R18.xbar_tile.xbar_0.ixbar0 "i1 [10]" 25 17 446.398 U N
{ C52R18.xbar_tile.xbar_0.ixbar0 "z0 [0]" 25 17 679.613 U N
{ C52R26.xbar_tile.xbar_0.ixbar0 "i1 [10]" 25 25 679.613 U N
{ C52R26.xbar_tile.xbar_0.ixbar0 "z0 [0]" 25 25 912.828 U N
{ C52R34.xbar_tile.xbar_0.ixbar0 "i1 [10]" 25 33 912.828 U N
{ C52R34.xbar_tile.xbar_0.ixbar0 "z6 [3]" 25 33 1146.04 U N
{ C52R34.xbar_tile.xbar_0.ixbar1 "i2 [6]" 25 33 1146.04 U N
{ C52R34.xbar_tile.xbar_0.ixbar1 "z6 [0]" 25 33 1363.4 U N
{ C53R4.M7S_SOC "fp0_m_ahb_addr [20]" 25 33 1496.4 U N
}
}
}
}
}
}
}
}
}
}
}
}
{ C38R10_xbar_tile.xbar_0.ixbar0 "z1 [1]" 18 9 122.42 U N
{ C38R13_xbar_tile.xbar_0.ixbar0 "i2 [15]" 18 12 122.42 U N
{ C38R13_xbar_tile.xbar_0.ixbar0 "z1 [3]" 18 12 299.911 U N
{ C39R13.le_tile.le_guts.lp2.muxf1_l40 "in0" 18 12 299.911 U N
{ C39R13.le_tile.le_guts.lp2.muxf1_l40 "out" 18 12 494.911 U N
{ C39R13.le_tile.le_guts.lp2.lut40 "f1" 18 12 494.911 U N
}
}
}
}
}
}
{ C38R10_xbar_tile.xbar_0.ixbar0 "z0 [2]" 18 9 122.42 U N
{ C39R10.le_tile.le_guts.lp0.lut41 "f0" 18 9 255.42 U N
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sclk_out []
{ C27R11.le_tile.le_guts.lbuf "sclk" 12 10 0 U N
{ C27R11.le_tile.le_guts.lp3.reg0 "sclk" 12 10 0 U N
}
{ C27R11.le_tile.le_guts.lp0.reg0 "sclk" 12 10 0 U N
}
}
rout C29R19_mux0_ble0_out_0 []
{ C29R19.le_tile.le_guts.lp0.SC_mux_dx4_0 "out" 13 18 0 U N
{ C28R19_xbar_tile.xbar_0.ixbar0 "i3 [8]" 13 18 0 U N
{ C28R19_xbar_tile.xbar_0.ixbar0 "z1 [0]" 13 18 87.2 U N
{ C28R27_xbar_tile.xbar_0.ixbar0 "i2 [14]" 13 26 87.2 U N
{ C28R27_xbar_tile.xbar_0.ixbar0 "z0 [1]" 13 26 320.415 U N
{ C28R30_xbar_tile.xbar_0.ixbar0 "i1 [11]" 13 29 320.415 U N
{ C28R30_xbar_tile.xbar_0.ixbar0 "z6 [3]" 13 29 497.67 U N
{ C28R30_xbar_tile.xbar_0.ixbar1 "i2 [6]" 13 29 497.67 U N
{ C28R30_xbar_tile.xbar_0.ixbar1 "z3 [1]" 13 29 715.03 U N
{ C29R30.le_tile.le_guts.lp1.mux_di0 "in1" 13 29 715.03 U N
{ C29R30.le_tile.le_guts.lp1.mux_di0 "out" 13 29 891.35 U N
{ C29R30.le_tile.le_guts.lp1.reg0 "di" 13 29 891.35 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[16]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [16]" 25 34 0 U N
{ C52R35.xbar_tile.xbar_0.ixbar2 "i0 [12]" 25 34 0 U N
{ C52R35.xbar_tile.xbar_0.ixbar2 "z6 [2]" 25 34 87.74 U N
{ C48R35_xbar_tile.xbar_0.ixbar2 "i3 [11]" 23 34 87.74 U N
{ C48R35_xbar_tile.xbar_0.ixbar2 "z4 [2]" 23 34 257.166 U N
{ C32R35_xbar_tile.xbar_0.ixbar2 "i3 [5]" 15 34 257.166 U N
{ C32R35_xbar_tile.xbar_0.ixbar2 "z2 [3]" 15 34 581.144 U N
{ C32R27_xbar_tile.xbar_0.ixbar2 "i1 [1]" 15 26 581.144 U N
{ C32R27_xbar_tile.xbar_0.ixbar2 "z2 [3]" 15 26 814.852 U N
{ C32R19_xbar_tile.xbar_0.ixbar2 "i1 [1]" 15 18 814.852 U N
{ C32R19_xbar_tile.xbar_0.ixbar2 "z2 [3]" 15 18 1048.56 U N
{ C32R11_xbar_tile.xbar_0.ixbar2 "i1 [1]" 15 10 1048.56 U N
{ C32R11_xbar_tile.xbar_0.ixbar2 "z2 [3]" 15 10 1282.27 U N
{ C32R7_xbar_tile.xbar_0.ixbar2 "i2 [10]" 15 6 1282.27 U N
{ C32R7_xbar_tile.xbar_0.ixbar2 "z0 [2]" 15 6 1510.53 U N
{ C33R7.le_tile.le_guts.lp2.mux_di4 "in1" 15 6 1510.53 U N
{ C33R7.le_tile.le_guts.lp2.mux_di4 "out" 15 6 1707.85 U N
{ C33R7.le_tile.le_guts.lp2.reg1 "di" 15 6 1707.85 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0588|dx_net []
{ C35R10.le_tile.le_guts.lp2.lut0 "dx" 16 9 0 U N
{ C34R10_xbar_tile.xbar_0.oxbar "d [10]" 16 9 0 U N
{ C34R10_xbar_tile.xbar_0.oxbar "xy [20]" 16 9 157.94 U N
{ C32R10_xbar_tile.xbar_0.ixbar3 "i3 [12]" 15 9 157.94 U N
{ C32R10_xbar_tile.xbar_0.ixbar3 "z4 [1]" 15 9 239.67 U N
{ C26R10_xbar_tile.xbar_0.ixbar3 "i3 [4]" 12 9 239.67 U N
{ C26R10_xbar_tile.xbar_0.ixbar3 "z0 [1]" 12 9 417.096 U N
{ C26R12_xbar_tile.xbar_0.ixbar3 "i2 [0]" 12 11 417.096 U N
{ C26R12_xbar_tile.xbar_0.ixbar3 "z6 [0]" 12 11 585.518 U N
{ C27R12.le_tile.le_guts.lp1.muxf2_l0 "in0" 12 11 585.518 U N
{ C27R12.le_tile.le_guts.lp1.muxf2_l0 "out" 12 11 747.518 U N
{ C27R12.le_tile.le_guts.lp1.lut0 "f2" 12 11 747.518 U N
}
}
}
}
}
}
}
}
}
}
{ C34R10_xbar_tile.xbar_0.oxbar "xy [16]" 16 9 157.94 U N
{ C34R11_xbar_tile.xbar_0.ixbar1 "i1 [13]" 16 10 157.94 U N
{ C34R11_xbar_tile.xbar_0.ixbar1 "z4 [3]" 16 10 242.775 U N
{ C35R11.le_tile.le_guts.lp0.muxf2_l40 "in0" 16 10 242.775 U N
{ C35R11.le_tile.le_guts.lp0.muxf2_l40 "out" 16 10 406.775 U N
{ C35R11.le_tile.le_guts.lp0.lut40 "f2" 16 10 406.775 U N
}
}
}
}
}
}
{ C34R10_xbar_tile.xbar_0.oxbar "xy [0]" 16 9 157.94 U N
{ C34R10_xbar_tile.xbar_0.ixbar0 "i1 [13]" 16 9 157.94 U N
{ C34R10_xbar_tile.xbar_0.ixbar0 "z4 [0]" 16 9 242.361 U N
{ C35R10.le_tile.le_guts.lp0.muxf3_l0 "in0" 16 9 242.361 U N
{ C35R10.le_tile.le_guts.lp0.muxf3_l0 "out" 16 9 406.681 U N
{ C35R10.le_tile.le_guts.lp0.lut0 "f3" 16 9 406.681 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[6].sh0 []
{ C25R12.le_tile.le_guts.lbuf "sh [0]" 11 11 0 U N
{ C25R12.le_tile.le_guts.lp0.reg0 "shift" 11 11 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net []
{ C37R14.le_tile.le_guts.lp1.reg0 "qx" 17 13 0 U N
{ C36R14_xbar_tile.xbar_0.oxbar "d [6]" 17 13 0 U N
{ C36R14_xbar_tile.xbar_0.oxbar "xy [1]" 17 13 151.14 U N
{ C34R13_xbar_tile.xbar_0.ixbar2 "i3 [6]" 16 12 151.14 U N
{ C34R13_xbar_tile.xbar_0.ixbar2 "z4 [1]" 16 12 237.325 U N
{ C30R13_xbar_tile.xbar_0.ixbar2 "i3 [0]" 14 12 237.325 U N
{ C30R13_xbar_tile.xbar_0.ixbar2 "z3 [0]" 14 12 418.094 U N
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_9 "in1" 14 12 551.094 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_1 "in1" 14 12 551.094 U N
}
}
}
}
}
}
}
{ C36R14_xbar_tile.xbar_0.ixbar1 "i2 [12]" 17 13 0 U N
{ C36R14_xbar_tile.xbar_0.ixbar1 "z6 [2]" 17 13 94.14 U N
{ C30R14_xbar_tile.xbar_0.ixbar1 "i3 [15]" 14 13 94.14 U N
{ C30R14_xbar_tile.xbar_0.ixbar1 "z1 [0]" 14 13 283.905 U N
{ C30R22_xbar_tile.xbar_0.ixbar1 "i2 [14]" 14 21 283.905 U N
{ C30R22_xbar_tile.xbar_0.ixbar1 "z6 [3]" 14 21 517.12 U N
{ C30R22_xbar_tile.xbar_0.ixbar2 "i3 [7]" 14 21 517.12 U N
{ C30R22_xbar_tile.xbar_0.ixbar2 "z2 [2]" 14 21 734.479 U N
{ C30R20_xbar_tile.xbar_0.ixbar2 "i2 [11]" 14 19 734.479 U N
{ C30R20_xbar_tile.xbar_0.ixbar2 "z3 [0]" 14 19 903.734 U N
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_9 "in1" 14 19 1036.73 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_1 "in1" 14 19 1036.73 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]|qx_net []
{ C47R4.le_tile.le_guts.lp3.reg1 "qx" 22 3 0 U N
{ C46R4_xbar_tile.xbar_0.ixbar3 "i0 [9]" 22 3 0 U N
{ C46R4_xbar_tile.xbar_0.ixbar3 "z6 [1]" 22 3 94.14 U N
{ C46R12_xbar_tile.xbar_0.ixbar3 "i0 [10]" 22 11 94.14 U N
{ C46R12_xbar_tile.xbar_0.ixbar3 "z0 [0]" 22 11 327.355 U N
{ C46R20_xbar_tile.xbar_0.ixbar3 "i1 [10]" 22 19 327.355 U N
{ C46R20_xbar_tile.xbar_0.ixbar3 "z0 [0]" 22 19 560.57 U N
{ C46R28_xbar_tile.xbar_0.ixbar3 "i1 [10]" 22 27 560.57 U N
{ C46R28_xbar_tile.xbar_0.ixbar3 "z7 [2]" 22 27 793.785 U N
{ C52R28.xbar_tile.xbar_0.ixbar3 "i0 [11]" 25 27 793.785 U N
{ C52R28.xbar_tile.xbar_0.ixbar3 "z7 [3]" 25 27 1021.58 U N
{ C52R28.xbar_tile.xbar_0.ixbar1 "i1 [8]" 25 27 1021.58 U N
{ C52R28.xbar_tile.xbar_0.ixbar1 "z1 [1]" 25 27 1238.94 U N
{ C52R29.xbar_tile.xbar_0.ixbar1 "i1 [6]" 25 28 1238.94 U N
{ C52R29.xbar_tile.xbar_0.ixbar1 "z1 [3]" 25 28 1408.36 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [9]" 25 28 1541.36 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C46R4_xbar_tile.xbar_0.ixbar3 "z1 [2]" 22 3 94.14 U N
{ C47R4.le_tile.le_guts.lp3.mux_di4 "in1" 22 3 94.14 U N
{ C47R4.le_tile.le_guts.lp3.mux_di4 "out" 22 3 291.46 U N
{ C47R4.le_tile.le_guts.lp3.reg1 "di" 22 3 291.46 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[7].mclk_out []
{ C37R14.le_tile.le_guts.lbuf "mclk_b" 17 13 0 U N
{ C37R14.le_tile.le_guts.lp3.reg1 "mclk_b" 17 13 0 U N
}
{ C37R14.le_tile.le_guts.lp3.reg0 "mclk_b" 17 13 0 U N
}
{ C37R14.le_tile.le_guts.lp2.reg1 "mclk_b" 17 13 0 U N
}
{ C37R14.le_tile.le_guts.lp2.reg0 "mclk_b" 17 13 0 U N
}
{ C37R14.le_tile.le_guts.lp1.reg0 "mclk_b" 17 13 0 U N
}
{ C37R14.le_tile.le_guts.lp0.reg1 "mclk_b" 17 13 0 U N
}
{ C37R14.le_tile.le_guts.lp0.reg0 "mclk_b" 17 13 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out []
{ C47R4.le_tile.le_guts.lbuf "mclk_b" 22 3 0 U N
{ C47R4.le_tile.le_guts.lp3.reg1 "mclk_b" 22 3 0 U N
}
{ C47R4.le_tile.le_guts.lp3.reg0 "mclk_b" 22 3 0 U N
}
{ C47R4.le_tile.le_guts.lp2.reg1 "mclk_b" 22 3 0 U N
}
{ C47R4.le_tile.le_guts.lp2.reg0 "mclk_b" 22 3 0 U N
}
{ C47R4.le_tile.le_guts.lp1.reg1 "mclk_b" 22 3 0 U N
}
{ C47R4.le_tile.le_guts.lp1.reg0 "mclk_b" 22 3 0 U N
}
{ C47R4.le_tile.le_guts.lp0.reg1 "mclk_b" 22 3 0 U N
}
{ C47R4.le_tile.le_guts.lp0.reg0 "mclk_b" 22 3 0 U N
}
}
rout ii0699|dx_net []
{ C29R10.le_tile.le_guts.lp2.lut0 "dx" 13 9 0 U N
{ C29R10.le_tile.le_guts.lp2.mux_di0 "in2" 13 9 0 U N
{ C29R10.le_tile.le_guts.lp2.mux_di0 "out" 13 9 60.2 U N
{ C29R10.le_tile.le_guts.lp2.reg0 "di" 13 9 60.2 U N
}
}
}
}
rout ii0709|dx_net []
{ C33R14.le_tile.le_guts.lp3.lut0 "dx" 15 13 0 U N
{ C32R14_xbar_tile.xbar_0.oxbar "d [15]" 15 13 0 U N
{ C32R14_xbar_tile.xbar_0.oxbar "xy [5]" 15 13 188.44 U N
{ C34R13_xbar_tile.xbar_0.ixbar2 "i3 [3]" 16 12 188.44 U N
{ C34R13_xbar_tile.xbar_0.ixbar2 "z6 [2]" 16 12 274.557 U N
{ C32R13_xbar_tile.xbar_0.rcmux0 "in2 [0]" 15 12 274.557 U N
{ C32R13_xbar_tile.xbar_0.rcmux0 "out" 15 12 390.558 U N
{ C33R13.le_tile.le_guts.mux_en "in6" 15 12 390.558 U N
{ C33R13.le_tile.le_guts.mux_en "out" 15 12 390.56 U N
{ C33R13.le_tile.le_guts.u_inv_rc_0 "in" 15 12 390.56 U N
{ C33R13.le_tile.le_guts.u_inv_rc_0 "out" 15 12 390.562 U N
{ C33R13.le_tile.le_guts.lbuf "en" 15 12 390.562 U N
}
}
}
}
}
}
}
}
}
}
{ C32R14_xbar_tile.xbar_0.oxbar "xy [23]" 15 13 188.44 U N
{ C34R15_xbar_tile.xbar_0.ixbar1 "i0 [9]" 16 14 188.44 U N
{ C34R15_xbar_tile.xbar_0.ixbar1 "z5 [2]" 16 14 274.557 U N
{ C42R15_xbar_tile.xbar_0.ixbar1 "i0 [5]" 20 14 274.557 U N
{ C42R15_xbar_tile.xbar_0.ixbar1 "z1 [1]" 20 14 587.205 U N
{ C42R15_xbar_tile.xbar_0.rcmux0 "in0 [1]" 20 14 587.205 U N
{ C42R15_xbar_tile.xbar_0.rcmux0 "out" 20 14 914.261 U N
{ C43R15.le_tile.le_guts.mux_en "in6" 20 14 914.261 U N
{ C43R15.le_tile.le_guts.mux_en "out" 20 14 914.263 U N
{ C43R15.le_tile.le_guts.u_inv_rc_0 "in" 20 14 914.263 U N
{ C43R15.le_tile.le_guts.u_inv_rc_0 "out" 20 14 914.265 U N
{ C43R15.le_tile.le_guts.lbuf "en" 20 14 914.265 U N
}
}
}
}
}
}
}
}
}
}
}
}
{ C32R14_xbar_tile.xbar_0.oxbar "xy [22]" 15 13 188.44 U N
{ C32R15_xbar_tile.xbar_0.ixbar2 "i1 [9]" 15 14 188.44 U N
{ C32R15_xbar_tile.xbar_0.ixbar2 "z7 [2]" 15 14 273.275 U N
{ C38R15_xbar_tile.xbar_0.ixbar2 "i0 [11]" 18 14 273.275 U N
{ C38R15_xbar_tile.xbar_0.ixbar2 "z6 [2]" 18 14 450.701 U N
{ C36R15_xbar_tile.xbar_0.rcmux0 "in2 [0]" 17 14 450.701 U N
{ C36R15_xbar_tile.xbar_0.rcmux0 "out" 17 14 566.702 U N
{ C37R15.le_tile.le_guts.mux_en "in6" 17 14 566.702 U N
{ C37R15.le_tile.le_guts.mux_en "out" 17 14 566.704 U N
{ C37R15.le_tile.le_guts.u_inv_rc_0 "in" 17 14 566.704 U N
{ C37R15.le_tile.le_guts.u_inv_rc_0 "out" 17 14 566.706 U N
{ C37R15.le_tile.le_guts.lbuf "en" 17 14 566.706 U N
}
}
}
}
}
}
}
}
}
}
}
}
{ C32R14_xbar_tile.xbar_0.oxbar "xy [21]" 15 13 188.44 U N
{ C30R15_xbar_tile.xbar_0.ixbar1 "i0 [6]" 14 14 188.44 U N
{ C30R15_xbar_tile.xbar_0.ixbar1 "z0 [2]" 14 14 274.557 U N
{ C28R15_xbar_tile.xbar_0.ixbar1 "i3 [7]" 13 14 274.557 U N
{ C28R15_xbar_tile.xbar_0.ixbar1 "z1 [1]" 13 14 495.328 U N
{ C28R15_xbar_tile.xbar_0.rcmux0 "in0 [1]" 13 14 495.328 U N
{ C28R15_xbar_tile.xbar_0.rcmux0 "out" 13 14 822.384 U N
{ C29R15.le_tile.le_guts.mux_en "in6" 13 14 822.384 U N
{ C29R15.le_tile.le_guts.mux_en "out" 13 14 822.386 U N
{ C29R15.le_tile.le_guts.u_inv_rc_0 "in" 13 14 822.386 U N
{ C29R15.le_tile.le_guts.u_inv_rc_0 "out" 13 14 822.388 U N
{ C29R15.le_tile.le_guts.lbuf "en" 13 14 822.388 U N
}
}
}
}
}
}
}
}
}
}
}
}
{ C32R14_xbar_tile.xbar_0.oxbar "xy [1]" 15 13 188.44 U N
{ C30R13_xbar_tile.xbar_0.ixbar2 "i3 [6]" 14 12 188.44 U N
{ C30R13_xbar_tile.xbar_0.ixbar2 "z7 [1]" 14 12 280.728 U N
{ C46R13_xbar_tile.xbar_0.ixbar2 "i0 [10]" 22 12 280.728 U N
{ C46R13_xbar_tile.xbar_0.ixbar2 "z2 [2]" 22 12 604.706 U N
{ C46R12_xbar_tile.xbar_0.ixbar2 "i2 [9]" 22 11 604.706 U N
{ C46R12_xbar_tile.xbar_0.ixbar2 "z6 [2]" 22 11 774.128 U N
{ C44R12_xbar_tile.xbar_0.rcmux0 "in2 [0]" 21 11 774.128 U N
{ C44R12_xbar_tile.xbar_0.rcmux0 "out" 21 11 890.129 U N
{ C45R12.le_tile.le_guts.mux_en "in6" 21 11 890.129 U N
{ C45R12.le_tile.le_guts.mux_en "out" 21 11 890.131 U N
{ C45R12.le_tile.le_guts.u_inv_rc_0 "in" 21 11 890.131 U N
{ C45R12.le_tile.le_guts.u_inv_rc_0 "out" 21 11 890.133 U N
{ C45R12.le_tile.le_guts.lbuf "en" 21 11 890.133 U N
}
}
}
}
}
}
}
}
}
}
}
}
{ C30R13_xbar_tile.xbar_0.ixbar2 "z6 [2]" 14 12 280.728 U N
{ C28R13_xbar_tile.xbar_0.rcmux0 "in2 [0]" 13 12 280.728 U N
{ C28R13_xbar_tile.xbar_0.rcmux0 "out" 13 12 396.729 U N
{ C29R13.le_tile.le_guts.mux_en "in6" 13 12 396.729 U N
{ C29R13.le_tile.le_guts.mux_en "out" 13 12 396.731 U N
{ C29R13.le_tile.le_guts.u_inv_rc_0 "in" 13 12 396.731 U N
{ C29R13.le_tile.le_guts.u_inv_rc_0 "out" 13 12 396.733 U N
{ C29R13.le_tile.le_guts.lbuf "en" 13 12 396.733 U N
}
}
}
}
}
}
}
}
}
}
{ C32R14_xbar_tile.xbar_0.oxbar "xy [14]" 15 13 188.44 U N
{ C32R14_xbar_tile.xbar_0.ixbar2 "i0 [7]" 15 13 188.44 U N
{ C32R14_xbar_tile.xbar_0.ixbar2 "z5 [0]" 15 13 269.735 U N
{ C32R14_xbar_tile.xbar_0.rcmux0 "in1 [0]" 15 13 269.735 U N
{ C32R14_xbar_tile.xbar_0.rcmux0 "out" 15 13 596.791 U N
{ C33R14.le_tile.le_guts.mux_en "in6" 15 13 596.791 U N
{ C33R14.le_tile.le_guts.mux_en "out" 15 13 596.793 U N
{ C33R14.le_tile.le_guts.u_inv_rc_0 "in" 15 13 596.793 U N
{ C33R14.le_tile.le_guts.u_inv_rc_0 "out" 15 13 596.795 U N
{ C33R14.le_tile.le_guts.lbuf "en" 15 13 596.795 U N
}
}
}
}
}
}
}
}
}
}
}
{ C32R14_xbar_tile.xbar_0.ixbar3 "i2 [3]" 15 13 0 U N
{ C32R14_xbar_tile.xbar_0.ixbar3 "z7 [2]" 15 13 131.44 U N
{ C38R14_xbar_tile.xbar_0.ixbar3 "i0 [11]" 18 13 131.44 U N
{ C38R14_xbar_tile.xbar_0.ixbar3 "z7 [2]" 18 13 308.866 U N
{ C42R14_xbar_tile.xbar_0.ixbar3 "i0 [15]" 20 13 308.866 U N
{ C42R14_xbar_tile.xbar_0.ixbar3 "z3 [2]" 20 13 489.635 U N
{ C42R14_xbar_tile.xbar_0.rcmux0 "in3 [1]" 20 13 489.635 U N
{ C42R14_xbar_tile.xbar_0.rcmux0 "out" 20 13 816.691 U N
{ C43R14.le_tile.le_guts.mux_en "in6" 20 13 816.691 U N
{ C43R14.le_tile.le_guts.mux_en "out" 20 13 816.693 U N
{ C43R14.le_tile.le_guts.u_inv_rc_0 "in" 20 13 816.693 U N
{ C43R14.le_tile.le_guts.u_inv_rc_0 "out" 20 13 816.695 U N
{ C43R14.le_tile.le_guts.lbuf "en" 20 13 816.695 U N
}
}
}
}
}
}
}
}
}
}
}
}
{ C32R14_xbar_tile.xbar_0.ixbar3 "z0 [2]" 15 13 131.44 U N
{ C28R14_xbar_tile.xbar_0.ixbar3 "i3 [2]" 13 13 131.44 U N
{ C28R14_xbar_tile.xbar_0.ixbar3 "z3 [2]" 13 13 300.866 U N
{ C28R12_xbar_tile.xbar_0.ixbar3 "i1 [15]" 13 11 300.866 U N
{ C28R12_xbar_tile.xbar_0.ixbar3 "z3 [2]" 13 11 469.288 U N
{ C28R12_xbar_tile.xbar_0.rcmux0 "in3 [1]" 13 11 469.288 U N
{ C28R12_xbar_tile.xbar_0.rcmux0 "out" 13 11 796.344 U N
{ C29R12.le_tile.le_guts.mux_en "in6" 13 11 796.344 U N
{ C29R12.le_tile.le_guts.mux_en "out" 13 11 796.346 U N
{ C29R12.le_tile.le_guts.u_inv_rc_0 "in" 13 11 796.346 U N
{ C29R12.le_tile.le_guts.u_inv_rc_0 "out" 13 11 796.348 U N
{ C29R12.le_tile.le_guts.lbuf "en" 13 11 796.348 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0710|dx_net []
{ C33R13.le_tile.le_guts.lp0.lut0 "dx" 15 12 0 U N
{ C33R13.le_tile.le_guts.lp0.mux_di4 "in2" 15 12 0 U N
{ C33R13.le_tile.le_guts.lp0.mux_di4 "out" 15 12 55.2 U N
{ C33R13.le_tile.le_guts.lp0.reg1 "di" 15 12 55.2 U N
}
}
}
}
rout u_colorgen_h_cnt__reg[1]|qx_net []
{ C23R16.le_tile.le_guts.lp0.reg0 "qx" 10 15 0 U N
{ C22R16_xbar_tile.xbar_0.oxbar "d [1]" 10 15 0 U N
{ C22R16_xbar_tile.xbar_0.oxbar "xy [8]" 10 15 172.35 U N
{ C22R17_xbar_tile.xbar_0.ixbar0 "i1 [9]" 10 16 172.35 U N
{ C22R17_xbar_tile.xbar_0.ixbar0 "z5 [3]" 10 16 257.185 U N
{ C23R17.le_tile.le_guts.lp1.lut0 "f1" 10 16 390.185 U N
}
}
}
}
{ C22R16_xbar_tile.xbar_0.oxbar "xy [4]" 10 15 172.35 U N
{ C22R16_xbar_tile.xbar_0.ixbar1 "i3 [9]" 10 15 172.35 U N
{ C22R16_xbar_tile.xbar_0.ixbar1 "z5 [0]" 10 15 253.645 U N
{ C23R16.le_tile.le_guts.lp1.lut41 "f0" 10 15 386.645 U N
}
}
}
}
{ C22R16_xbar_tile.xbar_0.oxbar "xy [13]" 10 15 172.35 U N
{ C22R17_xbar_tile.xbar_0.ixbar0 "i2 [2]" 10 16 172.35 U N
{ C22R17_xbar_tile.xbar_0.ixbar0 "z6 [0]" 10 16 257.728 U N
{ C23R17.le_tile.le_guts.lp2.muxf2_l0 "in0" 10 16 257.728 U N
{ C23R17.le_tile.le_guts.lp2.muxf2_l0 "out" 10 16 419.728 U N
{ C23R17.le_tile.le_guts.lp2.lut0 "f2" 10 16 419.728 U N
}
}
}
}
}
}
}
{ C22R16_xbar_tile.xbar_0.ixbar0 "i3 [6]" 10 15 0 U N
{ C22R16_xbar_tile.xbar_0.ixbar0 "z7 [3]" 10 15 115.35 U N
{ C23R16.le_tile.le_guts.lp0.muxf3_l41 "in0" 10 15 115.35 U N
{ C23R16.le_tile.le_guts.lp0.muxf3_l41 "out" 10 15 283.67 U N
{ C23R16.le_tile.le_guts.lp0.lut41 "f3" 10 15 283.67 U N
}
}
}
}
{ C22R16_xbar_tile.xbar_0.ixbar0 "z4 [0]" 10 15 115.35 U N
{ C23R16.le_tile.le_guts.lp0.muxf3_l0 "in0" 10 15 115.35 U N
{ C23R16.le_tile.le_guts.lp0.muxf3_l0 "out" 10 15 279.67 U N
{ C23R16.le_tile.le_guts.lp0.lut0 "f3" 10 15 279.67 U N
}
}
}
}
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[13]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [13]" 25 33 0 U N
{ C52R34.xbar_tile.xbar_0.ixbar3 "i2 [12]" 25 33 0 U N
{ C52R34.xbar_tile.xbar_0.ixbar3 "z5 [2]" 25 33 87.74 U N
{ C38R34_xbar_tile.xbar_0.ixbar3 "i3 [5]" 18 33 87.74 U N
{ C38R34_xbar_tile.xbar_0.ixbar3 "z3 [2]" 18 33 378.242 U N
{ C38R31_xbar_tile.xbar_0.ixbar3 "i2 [4]" 18 30 378.242 U N
{ C38R31_xbar_tile.xbar_0.ixbar3 "z2 [3]" 18 30 555.497 U N
{ C38R23_xbar_tile.xbar_0.ixbar3 "i1 [1]" 18 22 555.497 U N
{ C38R23_xbar_tile.xbar_0.ixbar3 "z2 [3]" 18 22 789.205 U N
{ C38R15_xbar_tile.xbar_0.ixbar3 "i1 [1]" 18 14 789.205 U N
{ C38R15_xbar_tile.xbar_0.ixbar3 "z2 [3]" 18 14 1022.91 U N
{ C38R7_xbar_tile.xbar_0.ixbar3 "i1 [1]" 18 6 1022.91 U N
{ C38R7_xbar_tile.xbar_0.ixbar3 "z4 [1]" 18 6 1256.62 U N
{ C32R7_xbar_tile.xbar_0.ixbar3 "i3 [4]" 15 6 1256.62 U N
{ C32R7_xbar_tile.xbar_0.ixbar3 "z6 [3]" 15 6 1446.11 U N
{ C32R7_xbar_tile.xbar_0.ixbar0 "i2 [7]" 15 6 1446.11 U N
{ C32R7_xbar_tile.xbar_0.ixbar0 "z2 [1]" 15 6 1663.47 U N
{ C33R7.le_tile.le_guts.lp0.mux_di4 "in1" 15 6 1663.47 U N
{ C33R7.le_tile.le_guts.lp0.mux_di4 "out" 15 6 1860.79 U N
{ C33R7.le_tile.le_guts.lp0.reg1 "di" 15 6 1860.79 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_bmp_fig_chg__reg[0].sr_out []
{ C39R17.le_tile.le_guts.lbuf "a_sr" 18 16 0 U N
{ C39R17.le_tile.le_guts.lp2.reg0 "a_sr" 18 16 0 U N
}
{ C39R17.le_tile.le_guts.lp1.reg0 "a_sr" 18 16 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[5]|qx_net []
{ C29R19.le_tile.le_guts.lp2.reg0 "qx" 13 18 0 U N
{ C28R19_xbar_tile.xbar_0.ixbar2 "i1 [2]" 13 18 0 U N
{ C28R19_xbar_tile.xbar_0.ixbar2 "z7 [0]" 13 18 87.07 U N
{ C29R19.le_tile.le_guts.lp2.lut0 "f0" 13 18 220.07 U N
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[13].mclk_out []
{ C29R30.le_tile.le_guts.lbuf "mclk_b" 13 29 0 U N
{ C29R30.le_tile.le_guts.lp3.reg0 "mclk_b" 13 29 0 U N
}
{ C29R30.le_tile.le_guts.lp2.reg0 "mclk_b" 13 29 0 U N
}
{ C29R30.le_tile.le_guts.lp1.reg0 "mclk_b" 13 29 0 U N
}
{ C29R30.le_tile.le_guts.lp0.reg0 "mclk_b" 13 29 0 U N
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[10]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [10]" 25 33 0 U N
{ C52R34.xbar_tile.xbar_0.ixbar2 "i1 [2]" 25 33 0 U N
{ C52R34.xbar_tile.xbar_0.ixbar2 "z6 [2]" 25 33 87.07 U N
{ C48R34_xbar_tile.xbar_0.ixbar2 "i3 [11]" 23 33 87.07 U N
{ C48R34_xbar_tile.xbar_0.ixbar2 "z4 [2]" 23 33 256.496 U N
{ C32R34_xbar_tile.xbar_0.ixbar2 "i3 [5]" 15 33 256.496 U N
{ C32R34_xbar_tile.xbar_0.ixbar2 "z3 [2]" 15 33 580.474 U N
{ C32R31_xbar_tile.xbar_0.ixbar2 "i2 [4]" 15 30 580.474 U N
{ C32R31_xbar_tile.xbar_0.ixbar2 "z2 [3]" 15 30 757.729 U N
{ C32R23_xbar_tile.xbar_0.ixbar2 "i1 [1]" 15 22 757.729 U N
{ C32R23_xbar_tile.xbar_0.ixbar2 "z2 [3]" 15 22 991.437 U N
{ C32R15_xbar_tile.xbar_0.ixbar2 "i1 [1]" 15 14 991.437 U N
{ C32R15_xbar_tile.xbar_0.ixbar2 "z2 [3]" 15 14 1225.14 U N
{ C32R7_xbar_tile.xbar_0.ixbar2 "i1 [1]" 15 6 1225.14 U N
{ C32R7_xbar_tile.xbar_0.ixbar2 "z1 [2]" 15 6 1458.85 U N
{ C32R7_xbar_tile.xbar_0.ixbar1 "i0 [7]" 15 6 1458.85 U N
{ C32R7_xbar_tile.xbar_0.ixbar1 "z3 [1]" 15 6 1676.21 U N
{ C33R7.le_tile.le_guts.lp1.mux_di0 "in1" 15 6 1676.21 U N
{ C33R7.le_tile.le_guts.lp1.mux_di0 "out" 15 6 1852.53 U N
{ C33R7.le_tile.le_guts.lp1.reg0 "di" 15 6 1852.53 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0546|dx_net []
{ C27R17.le_tile.le_guts.lp2.lut0 "dx" 12 16 0 U N
{ C27R17.le_tile.le_guts.lp2.mux_di0 "in2" 12 16 0 U N
{ C27R17.le_tile.le_guts.lp2.mux_di0 "out" 12 16 60.2 U N
{ C27R17.le_tile.le_guts.lp2.reg0 "di" 12 16 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[1].mclk_out []
{ C35R20.le_tile.le_guts.lbuf "mclk_b" 16 19 0 U N
{ C35R20.le_tile.le_guts.lp1.reg0 "mclk_b" 16 19 0 U N
}
{ C35R20.le_tile.le_guts.lp0.reg0 "mclk_b" 16 19 0 U N
}
}
rout sbid1_0_0_p8_out_b []
{ C35R13.le_tile.le_guts.carry_skip_out "p8_out_b" 16 12 0 U N
{ C35R14.le_tile.le_guts.carry_skip_in "p8_in_b" 16 13 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[8].sr_out []
{ C23R13.le_tile.le_guts.lbuf "a_sr" 10 12 0 U N
{ C23R13.le_tile.le_guts.lp0.reg0 "a_sr" 10 12 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[3]|qx_net []
{ C33R17.le_tile.le_guts.lp3.reg1 "qx" 15 16 0 U N
{ C32R17_xbar_tile.xbar_0.oxbar "d [18]" 15 16 0 U N
{ C32R17_xbar_tile.xbar_0.oxbar "xy [15]" 15 16 144.07 U N
{ C34R18_xbar_tile.xbar_0.ixbar0 "i1 [2]" 16 17 144.07 U N
{ C34R18_xbar_tile.xbar_0.ixbar0 "z5 [3]" 16 17 230.187 U N
{ C35R18.le_tile.le_guts.lp1.lut0 "f1" 16 17 363.187 U N
}
}
}
}
}
}
rout ii0657|dx_net []
{ C37R13.le_tile.le_guts.lp0.lut0 "dx" 17 12 0 U N
{ C36R13_xbar_tile.xbar_0.ixbar0 "i3 [3]" 17 12 0 U N
{ C36R13_xbar_tile.xbar_0.ixbar0 "z2 [2]" 17 12 87.2 U N
{ C36R10_xbar_tile.xbar_0.ixbar0 "i1 [0]" 17 9 87.2 U N
{ C36R10_xbar_tile.xbar_0.ixbar0 "z7 [3]" 17 9 264.691 U N
{ C36R10_xbar_tile.xbar_0.ixbar2 "i1 [12]" 17 9 264.691 U N
{ C36R10_xbar_tile.xbar_0.ixbar2 "z7 [0]" 17 9 482.051 U N
{ C37R10.le_tile.le_guts.lp2.lut0 "f0" 17 9 615.051 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sclk_out []
{ C35R7.le_tile.le_guts.lbuf "sclk" 16 6 0 U N
{ C35R7.le_tile.le_guts.lp3.reg1 "sclk" 16 6 0 U N
}
{ C35R7.le_tile.le_guts.lp3.reg0 "sclk" 16 6 0 U N
}
{ C35R7.le_tile.le_guts.lp2.reg1 "sclk" 16 6 0 U N
}
{ C35R7.le_tile.le_guts.lp2.reg0 "sclk" 16 6 0 U N
}
{ C35R7.le_tile.le_guts.lp1.reg1 "sclk" 16 6 0 U N
}
{ C35R7.le_tile.le_guts.lp1.reg0 "sclk" 16 6 0 U N
}
{ C35R7.le_tile.le_guts.lp0.reg1 "sclk" 16 6 0 U N
}
{ C35R7.le_tile.le_guts.lp0.reg0 "sclk" 16 6 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].sr_out []
{ C45R12.le_tile.le_guts.lbuf "a_sr" 21 11 0 U N
{ C45R12.le_tile.le_guts.lp0.reg0 "a_sr" 21 11 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net []
{ C29R14.le_tile.le_guts.lp3.reg0 "qx" 13 13 0 U N
{ C28R14_xbar_tile.xbar_0.oxbar "d [16]" 13 13 0 U N
{ C28R14_xbar_tile.xbar_0.oxbar "xy [3]" 13 13 158.21 U N
{ C30R13_xbar_tile.xbar_0.ixbar2 "i3 [2]" 14 12 158.21 U N
{ C30R13_xbar_tile.xbar_0.ixbar2 "z3 [1]" 14 12 244.642 U N
{ C36R13_xbar_tile.xbar_0.ixbar2 "i0 [9]" 17 12 244.642 U N
{ C36R13_xbar_tile.xbar_0.ixbar2 "z1 [2]" 17 12 469.309 U N
{ C37R13.le_tile.le_guts.lp2.muxf3_l0 "in0" 17 12 469.309 U N
{ C37R13.le_tile.le_guts.lp2.muxf3_l0 "out" 17 12 633.629 U N
{ C37R13.le_tile.le_guts.lp2.lut0 "f3" 17 12 633.629 U N
}
}
}
}
}
{ C34R13_xbar_tile.xbar_0.ixbar2 "i0 [13]" 16 12 244.642 U N
{ C34R13_xbar_tile.xbar_0.ixbar2 "z4 [3]" 16 12 472.341 U N
{ C35R13.le_tile.le_guts.lp1.muxf2_l40 "in0" 16 12 472.341 U N
{ C35R13.le_tile.le_guts.lp1.muxf2_l40 "out" 16 12 636.341 U N
{ C35R13.le_tile.le_guts.lp1.mux_ca "in2" 16 12 636.341 U N
{ C35R13.le_tile.le_guts.lp1.mux_ca "out" 16 12 720.342 U N
{ C35R13.le_tile.le_guts.lp1.mux_ca_inv "in" 16 12 720.342 U N
{ C35R13.le_tile.le_guts.lp1.mux_ca_inv "out" 16 12 720.344 U N
{ C35R13.le_tile.le_guts.lp1.lut40 "ca" 16 12 720.344 U N
}
}
}
}
}
{ C35R13.le_tile.le_guts.lp1.lut40 "f2" 16 12 636.341 U N
}
}
}
}
{ C34R13_xbar_tile.xbar_0.ixbar2 "z2 [0]" 16 12 472.341 U N
{ C35R13.le_tile.le_guts.lp0.muxf3_l40 "in1" 16 12 472.341 U N
{ C35R13.le_tile.le_guts.lp0.muxf3_l40 "out" 16 12 633.341 U N
{ C35R13.le_tile.le_guts.lp0.lut40 "f3" 16 12 633.341 U N
}
}
}
}
}
}
}
}
{ C28R14_xbar_tile.xbar_0.oxbar "xy [22]" 13 13 158.21 U N
{ C28R15_xbar_tile.xbar_0.ixbar2 "i1 [9]" 13 14 158.21 U N
{ C28R15_xbar_tile.xbar_0.ixbar2 "z5 [1]" 13 14 243.045 U N
{ C34R15_xbar_tile.xbar_0.ixbar2 "i0 [0]" 16 14 243.045 U N
{ C34R15_xbar_tile.xbar_0.ixbar2 "z4 [3]" 16 14 467.156 U N
{ C35R15.le_tile.le_guts.lp1.muxf3_l41 "in1" 16 14 467.156 U N
{ C35R15.le_tile.le_guts.lp1.muxf3_l41 "out" 16 14 632.156 U N
{ C35R15.le_tile.le_guts.lp1.lut41 "f3" 16 14 632.156 U N
}
}
}
}
}
}
}
}
}
{ C28R14_xbar_tile.xbar_0.ixbar3 "i0 [8]" 13 13 0 U N
{ C28R14_xbar_tile.xbar_0.ixbar3 "z5 [2]" 13 13 101.21 U N
{ C36R14_xbar_tile.xbar_0.ixbar3 "i0 [5]" 17 13 101.21 U N
{ C36R14_xbar_tile.xbar_0.ixbar3 "z6 [0]" 17 13 417.589 U N
{ C37R14.le_tile.le_guts.lp1.muxf2_l0 "in0" 17 13 417.589 U N
{ C37R14.le_tile.le_guts.lp1.muxf2_l0 "out" 17 13 579.589 U N
{ C37R14.le_tile.le_guts.lp1.lut0 "f2" 17 13 579.589 U N
}
}
}
}
{ C36R14_xbar_tile.xbar_0.ixbar3 "z2 [1]" 17 13 417.589 U N
{ C36R13_xbar_tile.xbar_0.ixbar3 "i1 [3]" 17 12 417.589 U N
{ C36R13_xbar_tile.xbar_0.ixbar3 "z4 [3]" 17 12 587.01 U N
{ C37R13.le_tile.le_guts.lp2.muxf2_l40 "in0" 17 12 587.01 U N
{ C37R13.le_tile.le_guts.lp2.muxf2_l40 "out" 17 12 751.01 U N
{ C37R13.le_tile.le_guts.lp2.lut40 "f2" 17 12 751.01 U N
}
}
}
}
}
}
}
}
{ C28R14_xbar_tile.xbar_0.ixbar3 "z5 [1]" 13 13 101.21 U N
{ C34R14_xbar_tile.xbar_0.ixbar3 "i0 [0]" 16 13 101.21 U N
{ C34R14_xbar_tile.xbar_0.ixbar3 "z1 [1]" 16 13 325.321 U N
{ C34R15_xbar_tile.xbar_0.ixbar3 "i1 [6]" 16 14 325.321 U N
{ C34R15_xbar_tile.xbar_0.ixbar3 "z4 [3]" 16 14 494.743 U N
{ C35R15.le_tile.le_guts.lp2.muxf2_l40 "in0" 16 14 494.743 U N
{ C35R15.le_tile.le_guts.lp2.muxf2_l40 "out" 16 14 658.743 U N
{ C35R15.le_tile.le_guts.lp2.lut40 "f2" 16 14 658.743 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]|qx_net []
{ C33R11.le_tile.le_guts.lp0.reg0 "qx" 15 10 0 U N
{ C32R11_xbar_tile.xbar_0.oxbar "d [1]" 15 10 0 U N
{ C32R11_xbar_tile.xbar_0.oxbar "xy [17]" 15 10 151.14 U N
{ C34R12_xbar_tile.xbar_0.ixbar0 "i3 [9]" 16 11 151.14 U N
{ C34R12_xbar_tile.xbar_0.ixbar0 "z5 [2]" 16 11 237.257 U N
{ C50R12_xbar_tile.xbar_0.ixbar0 "i0 [1]" 24 11 237.257 U N
{ C50R12_xbar_tile.xbar_0.ixbar0 "z0 [0]" 24 11 561.235 U N
{ C50R20_xbar_tile.xbar_0.ixbar0 "i1 [10]" 24 19 561.235 U N
{ C50R20_xbar_tile.xbar_0.ixbar0 "z0 [0]" 24 19 794.45 U N
{ C50R28_xbar_tile.xbar_0.ixbar0 "i1 [10]" 24 27 794.45 U N
{ C50R28_xbar_tile.xbar_0.ixbar0 "z0 [0]" 24 27 1027.67 U N
{ C50R36_xbar_tile.xbar_0.ixbar0 "i1 [10]" 24 35 1027.67 U N
{ C50R36_xbar_tile.xbar_0.ixbar0 "z2 [1]" 24 35 1260.88 U N
{ C50R36_xbar_tile.xbar_0.oxbar "d [23]" 24 35 1260.88 U N
{ C50R36_xbar_tile.xbar_0.oxbar "xy [23]" 24 35 1539.37 U N
{ C52R36.xbar_tile.xbar_0.ixbar3 "i1 [9]" 25 35 1539.37 U N
{ C52R36.xbar_tile.xbar_0.ixbar3 "z3 [1]" 25 35 1625.78 U N
{ C53R4.M7S_SOC "fp0_m_ahb_burst [1]" 25 35 1758.78 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C32R11_xbar_tile.xbar_0.ixbar0 "i3 [6]" 15 10 0 U N
{ C32R11_xbar_tile.xbar_0.ixbar0 "z4 [0]" 15 10 94.14 U N
{ C33R11.le_tile.le_guts.lp0.muxf3_l0 "in0" 15 10 94.14 U N
{ C33R11.le_tile.le_guts.lp0.muxf3_l0 "out" 15 10 258.46 U N
{ C33R11.le_tile.le_guts.lp0.lut0 "f3" 15 10 258.46 U N
}
}
}
}
}
}
rout C25R10_mux0_ble0_out_0 []
{ C25R10.le_tile.le_guts.lp0.SC_mux_dx4_0 "out" 11 9 0 U N
{ C24R10_xbar_tile.xbar_0.oxbar "d [2]" 11 9 0 U N
{ C24R10_xbar_tile.xbar_0.oxbar "xy [4]" 11 9 144.2 U N
{ C24R10_xbar_tile.xbar_0.ixbar1 "i3 [9]" 11 9 144.2 U N
{ C24R10_xbar_tile.xbar_0.ixbar1 "z3 [1]" 11 9 225.495 U N
{ C25R10.le_tile.le_guts.lp1.mux_di0 "in1" 11 9 225.495 U N
{ C25R10.le_tile.le_guts.lp1.mux_di0 "out" 11 9 401.815 U N
{ C25R10.le_tile.le_guts.lp1.reg0 "di" 11 9 401.815 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_addr_rd__reg[9].sh0 []
{ C29R17.le_tile.le_guts.lbuf "sh [0]" 13 16 0 U N
{ C29R17.le_tile.le_guts.lp2.reg0 "shift" 13 16 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[25]|qx_net []
{ C37R20.le_tile.le_guts.lp1.reg0 "qx" 17 19 0 U N
{ C36R20_xbar_tile.xbar_0.ixbar1 "i2 [12]" 17 19 0 U N
{ C36R20_xbar_tile.xbar_0.ixbar1 "z3 [2]" 17 19 87.07 U N
{ C36R18_xbar_tile.xbar_0.ixbar1 "i1 [15]" 17 17 87.07 U N
{ C36R18_xbar_tile.xbar_0.ixbar1 "z1 [2]" 17 17 255.492 U N
{ C37R18.le_tile.le_guts.lp1.muxf3_l0 "in0" 17 17 255.492 U N
{ C37R18.le_tile.le_guts.lp1.muxf3_l0 "out" 17 17 419.812 U N
{ C37R18.le_tile.le_guts.lp1.lut0 "f3" 17 17 419.812 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_addr_rd__reg[9].sclk_out []
{ C29R17.le_tile.le_guts.lbuf "sclk" 13 16 0 U N
{ C29R17.le_tile.le_guts.lp3.reg0 "sclk" 13 16 0 U N
}
{ C29R17.le_tile.le_guts.lp2.reg0 "sclk" 13 16 0 U N
}
{ C29R17.le_tile.le_guts.lp1.reg0 "sclk" 13 16 0 U N
}
{ C29R17.le_tile.le_guts.lp0.reg1 "sclk" 13 16 0 U N
}
{ C29R17.le_tile.le_guts.lp0.reg0 "sclk" 13 16 0 U N
}
}
rout ii0494|dx_net []
{ C13R17.le_tile.le_guts.lp2.lut0 "dx" 5 16 0 U N
{ C12R17_xbar_tile.xbar_0.oxbar "d [10]" 5 16 0 U N
{ C12R17_xbar_tile.xbar_0.oxbar "xy [11]" 5 16 144.2 U N
{ C14R16_xbar_tile.xbar_0.ixbar3 "i0 [3]" 6 15 144.2 U N
{ C14R16_xbar_tile.xbar_0.ixbar3 "z6 [0]" 6 15 230.317 U N
{ C15R16.le_tile.le_guts.lp1.muxf2_l0 "in0" 6 15 230.317 U N
{ C15R16.le_tile.le_guts.lp1.muxf2_l0 "out" 6 15 392.317 U N
{ C15R16.le_tile.le_guts.lp1.lut0 "f2" 6 15 392.317 U N
}
}
}
}
}
}
}
}
rout ii0504|dx_net []
{ C37R16.le_tile.le_guts.lp0.lut0 "dx" 17 15 0 U N
{ C37R16.le_tile.le_guts.lp0.mux_di4 "in2" 17 15 0 U N
{ C37R16.le_tile.le_guts.lp0.mux_di4 "out" 17 15 55.2 U N
{ C37R16.le_tile.le_guts.lp0.reg1 "di" 17 15 55.2 U N
}
}
}
}
rout u_sdram_to_RGB_addr_cnt__reg[6].sr_out []
{ C37R16.le_tile.le_guts.lbuf "a_sr" 17 15 0 U N
{ C37R16.le_tile.le_guts.lp3.reg0 "a_sr" 17 15 0 U N
}
{ C37R16.le_tile.le_guts.lp1.reg1 "a_sr" 17 15 0 U N
}
{ C37R16.le_tile.le_guts.lp0.reg1 "a_sr" 17 15 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]|qx_net []
{ C43R14.le_tile.le_guts.lp0.reg0 "qx" 20 13 0 U N
{ C42R14_xbar_tile.xbar_0.oxbar "d [1]" 20 13 0 U N
{ C42R14_xbar_tile.xbar_0.oxbar "xy [9]" 20 13 144.07 U N
{ C42R13_xbar_tile.xbar_0.ixbar3 "i3 [8]" 20 12 144.07 U N
{ C42R13_xbar_tile.xbar_0.ixbar3 "z4 [1]" 20 12 229.448 U N
{ C38R13_xbar_tile.xbar_0.ixbar3 "i3 [0]" 18 12 229.448 U N
{ C38R13_xbar_tile.xbar_0.ixbar3 "z7 [0]" 18 12 397.997 U N
{ C39R13.le_tile.le_guts.lp3.lut0 "f0" 18 12 530.997 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].sr_out []
{ C25R13.le_tile.le_guts.lbuf "a_sr" 11 12 0 U N
{ C25R13.le_tile.le_guts.lp0.reg0 "a_sr" 11 12 0 U N
}
}
rout C39R14_ble1_out_to_mux []
{ C39R14.le_tile.le_guts.lp1.const_f5 "out" 18 13 0 U N
{ C39R14.le_tile.le_guts.lp1.mux_f5 "in1" 18 13 0 U N
}
}
rout io_cell_display_sel_inst|id_q_net []
{ C29R49.io_top.u0_bank11_mux.u0_bank11.u385.u0_M7A_IO_LVDS "id_q_1 [0]" 13 47 0 U N
{ C28R47_xbar_tile.xbar_0.ixbar0 "i1 [0]" 13 46 0 U N
{ C28R47_xbar_tile.xbar_0.ixbar0 "z5 [2]" 13 46 177.491 U N
{ C36R47_xbar_tile.xbar_0.ixbar0 "i0 [5]" 17 46 177.491 U N
{ C36R47_xbar_tile.xbar_0.ixbar0 "z3 [3]" 17 46 490.139 U N
{ C36R39_xbar_tile.xbar_0.ixbar0 "i2 [5]" 17 38 490.139 U N
{ C36R39_xbar_tile.xbar_0.ixbar0 "z2 [3]" 17 38 723.847 U N
{ C36R31_xbar_tile.xbar_0.ixbar0 "i1 [1]" 17 30 723.847 U N
{ C36R31_xbar_tile.xbar_0.ixbar0 "z2 [3]" 17 30 957.554 U N
{ C36R23_xbar_tile.xbar_0.ixbar0 "i1 [1]" 17 22 957.554 U N
{ C36R23_xbar_tile.xbar_0.ixbar0 "z2 [1]" 17 22 1191.26 U N
{ C36R23_xbar_tile.xbar_0.oxbar "d [23]" 17 22 1191.26 U N
{ C36R23_xbar_tile.xbar_0.oxbar "xy [22]" 17 22 1495.34 U N
{ C36R24_xbar_tile.xbar_0.ixbar2 "i1 [9]" 17 23 1495.34 U N
{ C36R24_xbar_tile.xbar_0.ixbar2 "z6 [2]" 17 23 1585.05 U N
{ C32R24_xbar_tile.xbar_0.ixbar2 "i3 [11]" 15 23 1585.05 U N
{ C32R24_xbar_tile.xbar_0.ixbar2 "z6 [0]" 15 23 1766.54 U N
{ C33R24.le_tile.le_guts.lp0.muxf2_l0 "in0" 15 23 1766.54 U N
{ C33R24.le_tile.le_guts.lp0.muxf2_l0 "out" 15 23 1928.54 U N
{ C33R24.le_tile.le_guts.lp0.lut0 "f2" 15 23 1928.54 U N
}
}
}
}
}
}
}
{ C36R23_xbar_tile.xbar_0.ixbar3 "i2 [2]" 17 22 1495.34 U N
{ C36R23_xbar_tile.xbar_0.ixbar3 "z0 [1]" 17 22 1584.22 U N
{ C36R26_xbar_tile.xbar_0.ixbar3 "i1 [11]" 17 25 1584.22 U N
{ C36R26_xbar_tile.xbar_0.ixbar3 "z5 [3]" 17 25 1761.48 U N
{ C37R26.le_tile.le_guts.lp0.lut0 "f1" 17 25 1894.48 U N
}
}
}
}
}
}
{ C36R23_xbar_tile.xbar_0.oxbar "xy [12]" 17 22 1495.34 U N
{ C34R23_xbar_tile.xbar_0.ixbar0 "i0 [6]" 16 22 1495.34 U N
{ C34R23_xbar_tile.xbar_0.ixbar0 "z7 [0]" 16 22 1578.92 U N
{ C35R23.le_tile.le_guts.lp0.lut0 "f0" 16 22 1711.92 U N
}
}
{ C34R23_xbar_tile.xbar_0.ixbar0 "z0 [1]" 16 22 1578.92 U N
{ C34R25_xbar_tile.xbar_0.ixbar0 "i2 [0]" 16 24 1578.92 U N
{ C34R25_xbar_tile.xbar_0.ixbar0 "z1 [2]" 16 24 1747.34 U N
{ C35R25.le_tile.le_guts.lp0.mux_di0 "in1" 16 24 1747.34 U N
{ C35R25.le_tile.le_guts.lp0.mux_di0 "out" 16 24 1923.66 U N
{ C35R25.le_tile.le_guts.lp0.reg0 "di" 16 24 1923.66 U N
}
}
}
}
}
}
}
}
{ C36R23_xbar_tile.xbar_0.oxbar "xy [11]" 17 22 1495.34 U N
{ C38R22_xbar_tile.xbar_0.ixbar3 "i0 [3]" 18 21 1495.34 U N
{ C38R22_xbar_tile.xbar_0.ixbar3 "z6 [1]" 18 21 1594.06 U N
{ C38R30_xbar_tile.xbar_0.ixbar3 "i0 [10]" 18 29 1594.06 U N
{ C38R30_xbar_tile.xbar_0.ixbar3 "z0 [2]" 18 29 1831.62 U N
{ C36R30_xbar_tile.xbar_0.ixbar3 "i3 [7]" 17 29 1831.62 U N
{ C36R30_xbar_tile.xbar_0.ixbar3 "z5 [3]" 17 29 2014.35 U N
{ C37R30.le_tile.le_guts.lp0.lut0 "f1" 17 29 2147.35 U N
}
}
}
}
}
{ C38R26_xbar_tile.xbar_0.ixbar3 "i0 [14]" 18 25 1594.06 U N
{ C38R26_xbar_tile.xbar_0.ixbar3 "z5 [3]" 18 25 1825.85 U N
{ C39R26.le_tile.le_guts.lp0.lut0 "f1" 18 25 1958.85 U N
}
}
}
}
{ C38R22_xbar_tile.xbar_0.ixbar3 "z6 [0]" 18 21 1594.06 U N
{ C39R22.le_tile.le_guts.lp1.muxf2_l0 "in0" 18 21 1594.06 U N
{ C39R22.le_tile.le_guts.lp1.muxf2_l0 "out" 18 21 1756.06 U N
{ C39R22.le_tile.le_guts.lp1.lut0 "f2" 18 21 1756.06 U N
}
}
}
}
}
{ C36R22_xbar_tile.xbar_0.ixbar3 "i0 [7]" 17 21 1495.34 U N
{ C36R22_xbar_tile.xbar_0.ixbar3 "z6 [0]" 17 21 1592.1 U N
{ C37R22.le_tile.le_guts.lp1.muxf2_l0 "in0" 17 21 1592.1 U N
{ C37R22.le_tile.le_guts.lp1.muxf2_l0 "out" 17 21 1754.1 U N
{ C37R22.le_tile.le_guts.lp1.lut0 "f2" 17 21 1754.1 U N
}
}
}
}
{ C36R22_xbar_tile.xbar_0.ixbar3 "z2 [2]" 17 21 1592.1 U N
{ C36R21_xbar_tile.xbar_0.ixbar3 "i2 [9]" 17 20 1592.1 U N
{ C36R21_xbar_tile.xbar_0.ixbar3 "z6 [0]" 17 20 1763.98 U N
{ C37R21.le_tile.le_guts.lp1.muxf2_l0 "in0" 17 20 1763.98 U N
{ C37R21.le_tile.le_guts.lp1.muxf2_l0 "out" 17 20 1925.98 U N
{ C37R21.le_tile.le_guts.lp1.lut0 "f2" 17 20 1925.98 U N
}
}
}
}
{ C36R21_xbar_tile.xbar_0.ixbar3 "z5 [3]" 17 20 1763.98 U N
{ C37R21.le_tile.le_guts.lp0.lut0 "f1" 17 20 1896.98 U N
}
}
}
}
}
}
}
{ C36R23_xbar_tile.xbar_0.ixbar3 "i3 [3]" 17 22 1191.26 U N
{ C36R23_xbar_tile.xbar_0.ixbar3 "z7 [0]" 17 22 1421.94 U N
{ C37R23.le_tile.le_guts.lp3.lut0 "f0" 17 22 1554.94 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout C39R11_mux0_ble0_out_0 []
{ C39R11.le_tile.le_guts.lp0.SC_mux_dx4_0 "out" 18 10 0 U N
{ C39R11.le_tile.le_guts.lp0.mux_di0 "in3" 18 10 0 U N
{ C39R11.le_tile.le_guts.lp0.mux_di0 "out" 18 10 33.2 U N
{ C39R11.le_tile.le_guts.lp0.reg0 "di" 18 10 33.2 U N
}
}
}
}
rout ii0615|dx_net []
{ C35R10.le_tile.le_guts.lp3.lut0 "dx" 16 9 0 U N
{ C34R10_xbar_tile.xbar_0.ixbar3 "i2 [3]" 16 9 0 U N
{ C34R10_xbar_tile.xbar_0.ixbar3 "z1 [1]" 16 9 87.2 U N
{ C34R11_xbar_tile.xbar_0.ixbar3 "i1 [6]" 16 10 87.2 U N
{ C34R11_xbar_tile.xbar_0.ixbar3 "z6 [0]" 16 10 256.622 U N
{ C35R11.le_tile.le_guts.lp1.muxf2_l0 "in0" 16 10 256.622 U N
{ C35R11.le_tile.le_guts.lp1.muxf2_l0 "out" 16 10 418.622 U N
{ C35R11.le_tile.le_guts.lp1.lut0 "f2" 16 10 418.622 U N
}
}
}
}
}
}
}
}
rout C17R17_mux0_ble1_out_0 []
{ C17R17.le_tile.le_guts.lp1.SC_mux_dx4_0 "out" 7 16 0 U N
{ C17R17.le_tile.le_guts.lp2.muxf3_l0 "in1" 7 16 0 U N
{ C17R17.le_tile.le_guts.lp2.muxf3_l0 "out" 7 16 149.94 U N
{ C17R17.le_tile.le_guts.lp2.lut0 "f3" 7 16 149.94 U N
}
}
}
{ C16R17_xbar_tile.xbar_0.oxbar "d [7]" 7 16 0 U N
{ C16R17_xbar_tile.xbar_0.oxbar "xy [6]" 7 16 170.8 U N
{ C16R16_xbar_tile.xbar_0.ixbar2 "i2 [3]" 7 15 170.8 U N
{ C16R16_xbar_tile.xbar_0.ixbar2 "z6 [0]" 7 15 255.635 U N
{ C17R16.le_tile.le_guts.lp0.muxf2_l0 "in0" 7 15 255.635 U N
{ C17R16.le_tile.le_guts.lp0.muxf2_l0 "out" 7 15 417.635 U N
{ C17R16.le_tile.le_guts.lp0.lut0 "f2" 7 15 417.635 U N
}
}
}
}
}
}
{ C16R17_xbar_tile.xbar_0.oxbar "xy [22]" 7 16 170.8 U N
{ C16R17_xbar_tile.xbar_0.ixbar3 "i2 [2]" 7 16 170.8 U N
{ C16R17_xbar_tile.xbar_0.ixbar3 "z5 [3]" 7 16 255.221 U N
{ C17R17.le_tile.le_guts.lp0.lut0 "f1" 7 16 388.221 U N
}
}
}
}
{ C16R17_xbar_tile.xbar_0.oxbar "xy [20]" 7 16 170.8 U N
{ C14R17_xbar_tile.xbar_0.ixbar3 "i3 [12]" 6 16 170.8 U N
{ C14R17_xbar_tile.xbar_0.ixbar3 "z5 [3]" 6 16 252.57 U N
{ C15R17.le_tile.le_guts.lp0.lut0 "f1" 6 16 385.57 U N
}
}
}
}
}
{ C16R17_xbar_tile.xbar_0.ixbar1 "i0 [12]" 7 16 0 U N
{ C16R17_xbar_tile.xbar_0.ixbar1 "z2 [2]" 7 16 113.8 U N
{ C16R16_xbar_tile.xbar_0.ixbar1 "i2 [9]" 7 15 113.8 U N
{ C16R16_xbar_tile.xbar_0.ixbar1 "z7 [0]" 7 15 283.222 U N
{ C17R16.le_tile.le_guts.lp1.lut0 "f0" 7 15 416.222 U N
}
}
}
}
}
}
rout ii0726|dx_net []
{ C33R15.le_tile.le_guts.lp2.lut0 "dx" 15 14 0 U N
{ C32R15_xbar_tile.xbar_0.ixbar2 "i2 [7]" 15 14 0 U N
{ C32R15_xbar_tile.xbar_0.ixbar2 "z3 [1]" 15 14 87.2 U N
{ C38R15_xbar_tile.xbar_0.ixbar2 "i0 [9]" 18 14 87.2 U N
{ C38R15_xbar_tile.xbar_0.ixbar2 "z5 [1]" 18 14 261.246 U N
{ C42R15_xbar_tile.xbar_0.ixbar2 "i0 [4]" 20 14 261.246 U N
{ C42R15_xbar_tile.xbar_0.ixbar2 "z4 [0]" 20 14 442.741 U N
{ C43R15.le_tile.le_guts.lp2.mux_di0 "in1" 20 14 442.741 U N
{ C43R15.le_tile.le_guts.lp2.mux_di0 "out" 20 14 619.061 U N
{ C43R15.le_tile.le_guts.lp2.reg0 "di" 20 14 619.061 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|qx_net []
{ C27R10.le_tile.le_guts.lp1.reg0 "qx" 12 9 0 U N
{ C26R10_xbar_tile.xbar_0.oxbar "d [6]" 12 9 0 U N
{ C26R10_xbar_tile.xbar_0.oxbar "xy [23]" 12 9 172.35 U N
{ C28R11_xbar_tile.xbar_0.ixbar1 "i0 [9]" 13 10 172.35 U N
{ C28R11_xbar_tile.xbar_0.ixbar1 "z1 [0]" 13 10 258.781 U N
{ C28R19_xbar_tile.xbar_0.ixbar1 "i2 [14]" 13 18 258.781 U N
{ C28R19_xbar_tile.xbar_0.ixbar1 "z0 [0]" 13 18 491.996 U N
{ C28R27_xbar_tile.xbar_0.ixbar1 "i1 [10]" 13 26 491.996 U N
{ C28R27_xbar_tile.xbar_0.ixbar1 "z1 [0]" 13 26 725.211 U N
{ C28R31_xbar_tile.xbar_0.ixbar1 "i1 [5]" 13 30 725.211 U N
{ C28R31_xbar_tile.xbar_0.ixbar1 "z7 [1]" 13 30 953.013 U N
{ C44R31_xbar_tile.xbar_0.ixbar1 "i0 [10]" 21 30 953.013 U N
{ C44R31_xbar_tile.xbar_0.ixbar1 "z7 [1]" 21 30 1276.99 U N
{ C52R31.xbar_tile.xbar_0.ixbar1 "i0 [14]" 25 30 1276.99 U N
{ C52R31.xbar_tile.xbar_0.ixbar1 "z6 [3]" 25 30 1589.64 U N
{ C52R31.xbar_tile.xbar_0.ixbar2 "i3 [7]" 25 30 1589.64 U N
{ C52R31.xbar_tile.xbar_0.ixbar2 "z5 [0]" 25 30 1807 U N
{ C52R32.xbar_tile.xbar_0.ixbar2 "i2 [12]" 25 31 1807 U N
{ C52R32.xbar_tile.xbar_0.ixbar2 "z3 [0]" 25 31 1976.42 U N
{ C53R4.M7S_SOC "fp0_m_ahb_addr [6]" 25 31 2109.42 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C26R10_xbar_tile.xbar_0.oxbar "xy [20]" 12 9 172.35 U N
{ C26R10_xbar_tile.xbar_0.ixbar3 "i3 [9]" 12 9 172.35 U N
{ C26R10_xbar_tile.xbar_0.ixbar3 "z5 [3]" 12 9 254.255 U N
{ C27R10.le_tile.le_guts.lp0.lut0 "f1" 12 9 387.255 U N
}
}
}
}
{ C26R10_xbar_tile.xbar_0.oxbar "xy [11]" 12 9 172.35 U N
{ C28R9_xbar_tile.xbar_0.ixbar3 "i0 [3]" 13 8 172.35 U N
{ C28R9_xbar_tile.xbar_0.ixbar3 "z0 [1]" 13 8 258.781 U N
{ C28R12_xbar_tile.xbar_0.ixbar3 "i1 [11]" 13 11 258.781 U N
{ C28R12_xbar_tile.xbar_0.ixbar3 "z5 [3]" 13 11 436.036 U N
{ C29R12.le_tile.le_guts.lp0.lut0 "f1" 13 11 569.036 U N
}
}
}
}
}
}
}
{ C26R10_xbar_tile.xbar_0.ixbar1 "i2 [12]" 12 9 0 U N
{ C26R10_xbar_tile.xbar_0.ixbar1 "z7 [0]" 12 9 115.35 U N
{ C27R10.le_tile.le_guts.lp1.lut0 "f0" 12 9 248.35 U N
}
}
{ C26R10_xbar_tile.xbar_0.ixbar1 "z0 [2]" 12 9 115.35 U N
{ C24R10_xbar_tile.xbar_0.ixbar1 "i3 [7]" 11 9 115.35 U N
{ C24R10_xbar_tile.xbar_0.ixbar1 "z7 [0]" 11 9 336.121 U N
{ C25R10.le_tile.le_guts.lp1.lut0 "f0" 11 9 469.121 U N
}
}
}
}
{ C26R10_xbar_tile.xbar_0.ixbar1 "z0 [1]" 12 9 115.35 U N
{ C26R13_xbar_tile.xbar_0.ixbar1 "i1 [11]" 12 12 115.35 U N
{ C26R13_xbar_tile.xbar_0.ixbar1 "z5 [3]" 12 12 292.605 U N
{ C27R13.le_tile.le_guts.lp2.lut0 "f1" 12 12 425.605 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_addr_rd__reg[7].mclk_out []
{ C27R17.le_tile.le_guts.lbuf "mclk_b" 12 16 0 U N
{ C27R17.le_tile.le_guts.lp2.reg0 "mclk_b" 12 16 0 U N
}
{ C27R17.le_tile.le_guts.lp1.reg0 "mclk_b" 12 16 0 U N
}
{ C27R17.le_tile.le_guts.lp0.reg0 "mclk_b" 12 16 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sr_out []
{ C37R7.le_tile.le_guts.lbuf "a_sr" 17 6 0 U N
{ C37R7.le_tile.le_guts.lp2.reg0 "a_sr" 17 6 0 U N
}
{ C37R7.le_tile.le_guts.lp1.reg0 "a_sr" 17 6 0 U N
}
{ C37R7.le_tile.le_guts.lp0.reg0 "a_sr" 17 6 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_rd__reg[3].sh0 []
{ C27R16.le_tile.le_guts.lbuf "sh [0]" 12 15 0 U N
{ C27R16.le_tile.le_guts.lp0.reg0 "shift" 12 15 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[14]|qx_net []
{ C35R19.le_tile.le_guts.lp1.reg0 "qx" 16 18 0 U N
{ C34R19_xbar_tile.xbar_0.oxbar "d [6]" 16 18 0 U N
{ C34R19_xbar_tile.xbar_0.oxbar "xy [2]" 16 18 144.07 U N
{ C34R19_xbar_tile.xbar_0.ixbar0 "i0 [7]" 16 18 144.07 U N
{ C34R19_xbar_tile.xbar_0.ixbar0 "z7 [0]" 16 18 225.365 U N
{ C35R19.le_tile.le_guts.lp0.lut0 "f0" 16 18 358.365 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sclk_out []
{ C43R12.le_tile.le_guts.lbuf "sclk" 20 11 0 U N
{ C43R12.le_tile.le_guts.lp0.reg0 "sclk" 20 11 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sclk_out []
{ C33R10.le_tile.le_guts.lbuf "sclk" 15 9 0 U N
{ C33R10.le_tile.le_guts.lp0.reg0 "sclk" 15 9 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]|qx_net []
{ C35R7.le_tile.le_guts.lp0.reg0 "qx" 16 6 0 U N
{ C34R7_xbar_tile.xbar_0.ixbar0 "i3 [6]" 16 6 0 U N
{ C34R7_xbar_tile.xbar_0.ixbar0 "z4 [1]" 16 6 87.07 U N
{ C28R7_xbar_tile.xbar_0.ixbar0 "i3 [4]" 13 6 87.07 U N
{ C28R7_xbar_tile.xbar_0.ixbar0 "z5 [0]" 13 6 276.564 U N
{ C28R8_xbar_tile.xbar_0.ixbar0 "i2 [12]" 13 7 276.564 U N
{ C28R8_xbar_tile.xbar_0.ixbar0 "z2 [1]" 13 7 445.986 U N
{ C29R8.le_tile.le_guts.lp0.mux_di4 "in1" 13 7 445.986 U N
{ C29R8.le_tile.le_guts.lp0.mux_di4 "out" 13 7 643.306 U N
{ C29R8.le_tile.le_guts.lp0.reg1 "di" 13 7 643.306 U N
}
}
}
}
}
}
}
}
}
}
rout ii0452|dx_net []
{ C39R19.le_tile.le_guts.lp0.lut0 "dx" 18 18 0 U N
{ C38R19_xbar_tile.xbar_0.oxbar "d [0]" 18 18 0 U N
{ C38R19_xbar_tile.xbar_0.oxbar "xy [5]" 18 18 144.2 U N
{ C40R18_xbar_tile.xbar_0.ixbar2 "i3 [3]" 19 17 144.2 U N
{ C40R18_xbar_tile.xbar_0.ixbar2 "z6 [2]" 19 17 230.385 U N
{ C38R18_xbar_tile.xbar_0.rcmux1 "in2 [0]" 18 17 230.385 U N
{ C38R18_xbar_tile.xbar_0.rcmux1 "out" 18 17 349.386 U N
{ C39R18.le_tile.le_guts.mux_sr "in6" 18 17 349.386 U N
{ C39R18.le_tile.le_guts.mux_sr "out" 18 17 349.388 U N
{ C39R18.le_tile.le_guts.u_inv_rc_1 "in" 18 17 349.388 U N
{ C39R18.le_tile.le_guts.u_inv_rc_1 "out" 18 17 349.39 U N
{ C39R18.le_tile.le_guts.lbuf "sr" 18 17 349.39 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]|qx_net []
{ C33R8.le_tile.le_guts.lp0.reg0 "qx" 15 7 0 U N
{ C32R8_xbar_tile.xbar_0.ixbar0 "i3 [6]" 15 7 0 U N
{ C32R8_xbar_tile.xbar_0.ixbar0 "z0 [0]" 15 7 87.07 U N
{ C32R16_xbar_tile.xbar_0.ixbar0 "i1 [10]" 15 15 87.07 U N
{ C32R16_xbar_tile.xbar_0.ixbar0 "z2 [2]" 15 15 320.285 U N
{ C32R15_xbar_tile.xbar_0.ixbar0 "i2 [9]" 15 14 320.285 U N
{ C32R15_xbar_tile.xbar_0.ixbar0 "z2 [1]" 15 14 489.707 U N
{ C33R15.le_tile.le_guts.lp0.mux_di4 "in1" 15 14 489.707 U N
{ C33R15.le_tile.le_guts.lp0.mux_di4 "out" 15 14 687.027 U N
{ C33R15.le_tile.le_guts.lp0.reg1 "di" 15 14 687.027 U N
}
}
}
}
}
}
}
}
}
}
rout ii0563|dx_net []
{ C29R21.le_tile.le_guts.lp0.lut0 "dx" 13 20 0 U N
{ C28R21_xbar_tile.xbar_0.ixbar0 "i3 [3]" 13 20 0 U N
{ C28R21_xbar_tile.xbar_0.ixbar0 "z0 [0]" 13 20 87.2 U N
{ C28R29_xbar_tile.xbar_0.ixbar0 "i1 [10]" 13 28 87.2 U N
{ C28R29_xbar_tile.xbar_0.ixbar0 "z0 [1]" 13 28 320.415 U N
{ C28R31_xbar_tile.xbar_0.ixbar0 "i2 [0]" 13 30 320.415 U N
{ C28R31_xbar_tile.xbar_0.ixbar0 "z1 [2]" 13 30 488.837 U N
{ C29R31.le_tile.le_guts.lp0.mux_di0 "in1" 13 30 488.837 U N
{ C29R31.le_tile.le_guts.lp0.mux_di0 "out" 13 30 665.157 U N
{ C29R31.le_tile.le_guts.lp0.reg0 "di" 13 30 665.157 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[9].sh0 []
{ C29R8.le_tile.le_guts.lbuf "sh [0]" 13 7 0 U N
{ C29R8.le_tile.le_guts.lp0.reg0 "shift" 13 7 0 U N
}
}
rout ii0674|dx_net []
{ C43R13.le_tile.le_guts.lp0.lut0 "dx" 20 12 0 U N
{ C42R13_xbar_tile.xbar_0.oxbar "d [0]" 20 12 0 U N
{ C42R13_xbar_tile.xbar_0.oxbar "xy [1]" 20 12 144.2 U N
{ C40R12_xbar_tile.xbar_0.ixbar2 "i3 [6]" 19 11 144.2 U N
{ C40R12_xbar_tile.xbar_0.ixbar2 "z6 [2]" 19 11 230.317 U N
{ C38R12_xbar_tile.xbar_0.ixbar2 "i3 [13]" 18 11 230.317 U N
{ C38R12_xbar_tile.xbar_0.ixbar2 "z1 [3]" 18 11 413.038 U N
{ C39R12.le_tile.le_guts.lp0.muxf1_l40 "in0" 18 11 413.038 U N
{ C39R12.le_tile.le_guts.lp0.muxf1_l40 "out" 18 11 608.038 U N
{ C39R12.le_tile.le_guts.lp0.lut40 "f1" 18 11 608.038 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].mclk_out []
{ C39R12.le_tile.le_guts.lbuf "mclk_b" 18 11 0 U N
{ C39R12.le_tile.le_guts.lp3.reg0 "mclk_b" 18 11 0 U N
}
{ C39R12.le_tile.le_guts.lp1.reg0 "mclk_b" 18 11 0 U N
}
{ C39R12.le_tile.le_guts.lp0.reg1 "mclk_b" 18 11 0 U N
}
{ C39R12.le_tile.le_guts.lp0.reg0 "mclk_b" 18 11 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].mclk_out []
{ C37R10.le_tile.le_guts.lbuf "mclk_b" 17 9 0 U N
{ C37R10.le_tile.le_guts.lp2.reg0 "mclk_b" 17 9 0 U N
}
}
rout u_colorgen_h_valid__reg|qx_net []
{ C25R16.le_tile.le_guts.lp0.reg0 "qx" 11 15 0 U N
{ C24R16_xbar_tile.xbar_0.ixbar0 "i3 [6]" 11 15 0 U N
{ C24R16_xbar_tile.xbar_0.ixbar0 "z7 [0]" 11 15 87.07 U N
{ C25R16.le_tile.le_guts.lp0.lut0 "f0" 11 15 220.07 U N
}
}
}
}
rout C13R16_mux0_ble2_out_0 []
{ C13R16.le_tile.le_guts.lp2.SC_mux_dx4_0 "out" 5 15 0 U N
{ C12R16_xbar_tile.xbar_0.oxbar "d [12]" 5 15 0 U N
{ C12R16_xbar_tile.xbar_0.oxbar "xy [6]" 5 15 151.18 U N
{ C12R16_xbar_tile.xbar_0.ixbar1 "i1 [9]" 5 15 151.18 U N
{ C12R16_xbar_tile.xbar_0.ixbar1 "z4 [0]" 5 15 235.601 U N
{ C12R16_xbar_tile.xbar_0.ixbar0 "i1 [3]" 5 15 235.601 U N
{ C12R16_xbar_tile.xbar_0.ixbar0 "z0 [2]" 5 15 452.961 U N
{ C13R16.le_tile.le_guts.lp0.lut41 "f0" 5 15 585.961 U N
}
}
}
}
}
}
}
{ C12R16_xbar_tile.xbar_0.ixbar2 "i0 [12]" 5 15 0 U N
{ C12R16_xbar_tile.xbar_0.ixbar2 "z0 [2]" 5 15 94.18 U N
{ C12R16_xbar_tile.xbar_0.ixbar1 "i3 [3]" 5 15 94.18 U N
{ C12R16_xbar_tile.xbar_0.ixbar1 "z7 [0]" 5 15 311.54 U N
{ C13R16.le_tile.le_guts.lp1.lut0 "f0" 5 15 444.54 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]|qx_net []
{ C49R5.le_tile.le_guts.lp3.reg0 "qx" 23 4 0 U N
{ C48R5_xbar_tile.xbar_0.oxbar "d [16]" 23 4 0 U N
{ C48R5_xbar_tile.xbar_0.oxbar "xy [17]" 23 4 151.14 U N
{ C50R6_xbar_tile.xbar_0.ixbar0 "i3 [9]" 24 5 151.14 U N
{ C50R6_xbar_tile.xbar_0.ixbar0 "z0 [0]" 24 5 237.572 U N
{ C50R14_xbar_tile.xbar_0.ixbar0 "i1 [10]" 24 13 237.572 U N
{ C50R14_xbar_tile.xbar_0.ixbar0 "z1 [0]" 24 13 470.786 U N
{ C50R22_xbar_tile.xbar_0.ixbar0 "i2 [14]" 24 21 470.786 U N
{ C50R22_xbar_tile.xbar_0.ixbar0 "z1 [0]" 24 21 704.001 U N
{ C50R30_xbar_tile.xbar_0.ixbar0 "i2 [14]" 24 29 704.001 U N
{ C50R30_xbar_tile.xbar_0.ixbar0 "z7 [3]" 24 29 937.216 U N
{ C50R30_xbar_tile.xbar_0.ixbar2 "i1 [12]" 24 29 937.216 U N
{ C50R30_xbar_tile.xbar_0.ixbar2 "z5 [0]" 24 29 1154.58 U N
{ C50R31_xbar_tile.xbar_0.ixbar2 "i2 [12]" 24 30 1154.58 U N
{ C50R31_xbar_tile.xbar_0.ixbar2 "z7 [2]" 24 30 1324 U N
{ C52R31.xbar_tile.xbar_0.ixbar2 "i3 [0]" 25 30 1324 U N
{ C52R31.xbar_tile.xbar_0.ixbar2 "z0 [3]" 25 30 1543.77 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [24]" 25 30 1676.77 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C48R5_xbar_tile.xbar_0.ixbar3 "i0 [8]" 23 4 0 U N
{ C48R5_xbar_tile.xbar_0.ixbar3 "z4 [0]" 23 4 94.14 U N
{ C49R5.le_tile.le_guts.lp3.mux_di0 "in1" 23 4 94.14 U N
{ C49R5.le_tile.le_guts.lp3.mux_di0 "out" 23 4 270.46 U N
{ C49R5.le_tile.le_guts.lp3.reg0 "di" 23 4 270.46 U N
}
}
}
}
}
}
rout C27R12_ble0_out_to_mux []
{ C27R12.le_tile.le_guts.lp0.const_f5 "out" 12 11 0 U N
{ C27R12.le_tile.le_guts.lp0.mux_f5 "in1" 12 11 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net []
{ C33R16.le_tile.le_guts.lp0.reg0 "qx" 15 15 0 U N
{ C32R16_xbar_tile.xbar_0.oxbar "d [1]" 15 15 0 U N
{ C32R16_xbar_tile.xbar_0.oxbar "xy [4]" 15 15 151.14 U N
{ C30R16_xbar_tile.xbar_0.ixbar1 "i3 [12]" 14 15 151.14 U N
{ C30R16_xbar_tile.xbar_0.ixbar1 "z3 [0]" 14 15 234.64 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_ab [5]" 14 15 367.64 U N
}
}
{ C30R16_xbar_tile.xbar_0.ixbar1 "z2 [1]" 14 15 234.64 U N
{ C30R15_xbar_tile.xbar_0.ixbar1 "i1 [3]" 14 14 234.64 U N
{ C30R15_xbar_tile.xbar_0.ixbar1 "z3 [0]" 14 14 409.025 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_ab [5]" 14 14 542.025 U N
}
}
}
{ C30R14_xbar_tile.xbar_0.ixbar1 "i2 [8]" 14 13 234.64 U N
{ C30R14_xbar_tile.xbar_0.ixbar1 "z3 [0]" 14 13 410.536 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_ab [5]" 14 13 543.536 U N
}
}
}
{ C30R13_xbar_tile.xbar_0.ixbar1 "i1 [2]" 14 12 234.64 U N
{ C30R13_xbar_tile.xbar_0.ixbar1 "z3 [0]" 14 12 419.246 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_ab [5]" 14 12 552.246 U N
}
}
}
}
}
}
{ C32R16_xbar_tile.xbar_0.oxbar "xy [19]" 15 15 151.14 U N
{ C30R17_xbar_tile.xbar_0.ixbar1 "i0 [13]" 14 16 151.14 U N
{ C30R17_xbar_tile.xbar_0.ixbar1 "z3 [0]" 14 16 243.428 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_ab [5]" 14 16 376.428 U N
}
}
{ C30R17_xbar_tile.xbar_0.ixbar1 "z1 [1]" 14 16 243.428 U N
{ C30R20_xbar_tile.xbar_0.ixbar1 "i2 [15]" 14 19 243.428 U N
{ C30R20_xbar_tile.xbar_0.ixbar1 "z3 [0]" 14 19 428.034 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_ab [5]" 14 19 561.034 U N
}
}
}
{ C30R19_xbar_tile.xbar_0.ixbar1 "i1 [4]" 14 18 243.428 U N
{ C30R19_xbar_tile.xbar_0.ixbar1 "z3 [0]" 14 18 419.324 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_ab [5]" 14 18 552.324 U N
}
}
}
{ C30R18_xbar_tile.xbar_0.ixbar1 "i1 [6]" 14 17 243.428 U N
{ C30R18_xbar_tile.xbar_0.ixbar1 "z3 [0]" 14 17 417.813 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_ab [5]" 14 17 550.813 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]|qx_net []
{ C33R13.le_tile.le_guts.lp2.reg1 "qx" 15 12 0 U N
{ C32R13_xbar_tile.xbar_0.oxbar "d [13]" 15 12 0 U N
{ C32R13_xbar_tile.xbar_0.oxbar "xy [4]" 15 12 158.21 U N
{ C30R13_xbar_tile.xbar_0.ixbar1 "i3 [12]" 14 12 158.21 U N
{ C30R13_xbar_tile.xbar_0.ixbar1 "z0 [2]" 14 12 239.94 U N
{ C28R13_xbar_tile.xbar_0.ixbar1 "i3 [7]" 13 12 239.94 U N
{ C28R13_xbar_tile.xbar_0.ixbar1 "z5 [3]" 13 12 460.711 U N
{ C29R13.le_tile.le_guts.lp2.lut0 "f1" 13 12 593.711 U N
}
}
}
}
}
}
}
{ C32R13_xbar_tile.xbar_0.ixbar2 "i1 [3]" 15 12 0 U N
{ C32R13_xbar_tile.xbar_0.ixbar2 "z6 [1]" 15 12 101.21 U N
{ C24R13_xbar_tile.xbar_0.ixbar2 "i3 [10]" 11 12 101.21 U N
{ C24R13_xbar_tile.xbar_0.ixbar2 "z7 [3]" 11 12 413.858 U N
{ C24R13_xbar_tile.xbar_0.ixbar0 "i2 [3]" 11 12 413.858 U N
{ C24R13_xbar_tile.xbar_0.ixbar0 "z5 [3]" 11 12 631.218 U N
{ C25R13.le_tile.le_guts.lp1.lut0 "f1" 11 12 764.218 U N
}
}
}
}
}
}
{ C32R13_xbar_tile.xbar_0.ixbar2 "z2 [1]" 15 12 101.21 U N
{ C33R13.le_tile.le_guts.lp2.lut41 "f0" 15 12 234.21 U N
}
}
}
}
rout ii0521|dx_net []
{ C25R16.le_tile.le_guts.lp0.lut0 "dx" 11 15 0 U N
{ C24R16_xbar_tile.xbar_0.oxbar "d [0]" 11 15 0 U N
{ C24R16_xbar_tile.xbar_0.oxbar "xy [22]" 11 15 151.18 U N
{ C24R17_xbar_tile.xbar_0.ixbar2 "i1 [9]" 11 16 151.18 U N
{ C24R17_xbar_tile.xbar_0.ixbar2 "z7 [1]" 11 16 236.014 U N
{ C32R17_xbar_tile.xbar_0.ixbar2 "i0 [14]" 15 16 236.014 U N
{ C32R17_xbar_tile.xbar_0.ixbar2 "z4 [0]" 15 16 548.662 U N
{ C33R17.le_tile.le_guts.lp2.mux_di0 "in1" 15 16 548.662 U N
{ C33R17.le_tile.le_guts.lp2.mux_di0 "out" 15 16 724.982 U N
{ C33R17.le_tile.le_guts.lp2.reg0 "di" 15 16 724.982 U N
}
}
}
}
}
}
}
}
}
{ C24R16_xbar_tile.xbar_0.ixbar0 "i3 [3]" 11 15 0 U N
{ C24R16_xbar_tile.xbar_0.ixbar0 "z7 [1]" 11 15 94.18 U N
{ C32R16_xbar_tile.xbar_0.ixbar0 "i0 [14]" 15 15 94.18 U N
{ C32R16_xbar_tile.xbar_0.ixbar0 "z5 [1]" 15 15 406.828 U N
{ C38R16_xbar_tile.xbar_0.ixbar0 "i0 [0]" 18 15 406.828 U N
{ C38R16_xbar_tile.xbar_0.ixbar0 "z2 [2]" 18 15 580.874 U N
{ C38R15_xbar_tile.xbar_0.ixbar0 "i2 [9]" 18 14 580.874 U N
{ C38R15_xbar_tile.xbar_0.ixbar0 "z2 [1]" 18 14 750.296 U N
{ C39R15.le_tile.le_guts.lp0.mux_di4 "in1" 18 14 750.296 U N
{ C39R15.le_tile.le_guts.lp0.mux_di4 "out" 18 14 947.616 U N
{ C39R15.le_tile.le_guts.lp0.reg1 "di" 18 14 947.616 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[29].sh0 []
{ C33R15.le_tile.le_guts.lbuf "sh [1]" 15 14 0 U N
{ C33R15.le_tile.le_guts.lp1.reg1 "shift" 15 14 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].sh0 []
{ C49R5.le_tile.le_guts.lbuf "sh [1]" 23 4 0 U N
{ C49R5.le_tile.le_guts.lp3.reg1 "shift" 23 4 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [10]
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_10 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_db [10]" 14 12 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[28].sh0 []
{ C27R14.le_tile.le_guts.lbuf "sh [0]" 12 13 0 U N
{ C27R14.le_tile.le_guts.lp2.reg0 "shift" 12 13 0 U N
}
}
rout u_colorgen_h_cnt__reg[4].sclk_out []
{ C19R17.le_tile.le_guts.lbuf "sclk" 8 16 0 U N
{ C19R17.le_tile.le_guts.lp2.reg0 "sclk" 8 16 0 U N
}
{ C19R17.le_tile.le_guts.lp1.reg0 "sclk" 8 16 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[11].sclk_out []
{ C43R13.le_tile.le_guts.lbuf "sclk" 20 12 0 U N
{ C43R13.le_tile.le_guts.lp0.reg0 "sclk" 20 12 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_wr__reg[8].sr_out []
{ C35R16.le_tile.le_guts.lbuf "a_sr" 16 15 0 U N
{ C35R16.le_tile.le_guts.lp3.reg1 "a_sr" 16 15 0 U N
}
{ C35R16.le_tile.le_guts.lp3.reg0 "a_sr" 16 15 0 U N
}
{ C35R16.le_tile.le_guts.lp2.reg1 "a_sr" 16 15 0 U N
}
{ C35R16.le_tile.le_guts.lp1.reg1 "a_sr" 16 15 0 U N
}
{ C35R16.le_tile.le_guts.lp0.reg0 "a_sr" 16 15 0 U N
}
}
rout ii0632|dx_net []
{ C35R11.le_tile.le_guts.lp0.lut0 "dx" 16 10 0 U N
{ C34R11_xbar_tile.xbar_0.oxbar "d [0]" 16 10 0 U N
{ C34R11_xbar_tile.xbar_0.oxbar "xy [16]" 16 10 144.2 U N
{ C34R11_xbar_tile.xbar_0.ixbar2 "i2 [6]" 16 10 144.2 U N
{ C34R11_xbar_tile.xbar_0.ixbar2 "z0 [2]" 16 10 228.621 U N
{ C34R11_xbar_tile.xbar_0.ixbar1 "i3 [3]" 16 10 228.621 U N
{ C34R11_xbar_tile.xbar_0.ixbar1 "z3 [1]" 16 10 445.981 U N
{ C35R11.le_tile.le_guts.lp1.mux_di0 "in1" 16 10 445.981 U N
{ C35R11.le_tile.le_guts.lp1.mux_di0 "out" 16 10 622.301 U N
{ C35R11.le_tile.le_guts.lp1.reg0 "di" 16 10 622.301 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[26].sh0 []
{ C29R9.le_tile.le_guts.lbuf "sh [1]" 13 8 0 U N
{ C29R9.le_tile.le_guts.lp0.reg1 "shift" 13 8 0 U N
}
}
rout u_sdram_to_RGB_buffer_rd_sel__reg.sh0 []
{ C33R17.le_tile.le_guts.lbuf "sh [0]" 15 16 0 U N
{ C33R17.le_tile.le_guts.lp0.reg0 "shift" 15 16 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[25].sh0 []
{ C37R20.le_tile.le_guts.lbuf "sh [0]" 17 19 0 U N
{ C37R20.le_tile.le_guts.lp1.reg0 "shift" 17 19 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[6].sclk_out []
{ C25R12.le_tile.le_guts.lbuf "sclk" 11 11 0 U N
{ C25R12.le_tile.le_guts.lp0.reg0 "sclk" 11 11 0 U N
}
}
rout C35R10_mux0_ble0_out_0 []
{ C35R10.le_tile.le_guts.lp0.SC_mux_dx4_0 "out" 16 9 0 U N
{ C35R10.le_tile.le_guts.lp1.muxf3_l0 "in1" 16 9 0 U N
{ C35R10.le_tile.le_guts.lp1.muxf3_l0 "out" 16 9 143.18 U N
{ C35R10.le_tile.le_guts.lp1.lut0 "f3" 16 9 143.18 U N
}
}
}
{ C34R10_xbar_tile.xbar_0.oxbar "d [2]" 16 9 0 U N
{ C34R10_xbar_tile.xbar_0.oxbar "xy [14]" 16 9 151.18 U N
{ C34R10_xbar_tile.xbar_0.ixbar2 "i0 [7]" 16 9 151.18 U N
{ C34R10_xbar_tile.xbar_0.ixbar2 "z5 [3]" 16 9 232.475 U N
{ C35R10.le_tile.le_guts.lp3.lut0 "f1" 16 9 365.475 U N
}
}
}
}
}
}
rout u_colorgen_h_cnt__reg[10]|qx_net []
{ C19R17.le_tile.le_guts.lp1.reg0 "qx" 8 16 0 U N
{ C18R17_xbar_tile.xbar_0.oxbar "d [6]" 8 16 0 U N
{ C18R17_xbar_tile.xbar_0.oxbar "xy [6]" 8 16 165.28 U N
{ C18R16_xbar_tile.xbar_0.ixbar2 "i2 [3]" 8 15 165.28 U N
{ C18R16_xbar_tile.xbar_0.ixbar2 "z6 [0]" 8 15 250.115 U N
{ C19R16.le_tile.le_guts.lp0.muxf2_l0 "in0" 8 15 250.115 U N
{ C19R16.le_tile.le_guts.lp0.muxf2_l0 "out" 8 15 412.115 U N
{ C19R16.le_tile.le_guts.lp0.lut0 "f2" 8 15 412.115 U N
}
}
}
}
}
}
{ C18R17_xbar_tile.xbar_0.oxbar "xy [1]" 8 16 165.28 U N
{ C16R16_xbar_tile.xbar_0.ixbar2 "i3 [6]" 7 15 165.28 U N
{ C16R16_xbar_tile.xbar_0.ixbar2 "z5 [3]" 7 15 251.465 U N
{ C17R16.le_tile.le_guts.lp3.lut0 "f1" 7 15 384.465 U N
}
}
}
}
}
{ C18R17_xbar_tile.xbar_0.ixbar1 "i2 [12]" 8 16 0 U N
{ C18R17_xbar_tile.xbar_0.ixbar1 "z7 [0]" 8 16 108.28 U N
{ C19R17.le_tile.le_guts.lp1.lut0 "f0" 8 16 241.28 U N
}
}
{ C18R17_xbar_tile.xbar_0.ixbar1 "z0 [2]" 8 16 108.28 U N
{ C14R17_xbar_tile.xbar_0.ixbar1 "i3 [2]" 6 16 108.28 U N
{ C14R17_xbar_tile.xbar_0.ixbar1 "z6 [3]" 6 16 289.774 U N
{ C14R17_xbar_tile.xbar_0.ixbar2 "i3 [7]" 6 16 289.774 U N
{ C14R17_xbar_tile.xbar_0.ixbar2 "z6 [0]" 6 16 507.134 U N
{ C15R17.le_tile.le_guts.lp0.muxf2_l0 "in0" 6 16 507.134 U N
{ C15R17.le_tile.le_guts.lp0.muxf2_l0 "out" 6 16 669.134 U N
{ C15R17.le_tile.le_guts.lp0.lut0 "f2" 6 16 669.134 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [11]
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_11 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_db [11]" 14 12 0 U N
}
}
rout ii0468|dx_net []
{ C17R17.le_tile.le_guts.lp0.lut0 "dx" 7 16 0 U N
{ C16R17_xbar_tile.xbar_0.oxbar "d [0]" 7 16 0 U N
{ C16R17_xbar_tile.xbar_0.oxbar "xy [9]" 7 16 144.2 U N
{ C16R16_xbar_tile.xbar_0.ixbar3 "i3 [8]" 7 15 144.2 U N
{ C16R16_xbar_tile.xbar_0.ixbar3 "z4 [0]" 7 15 229.764 U N
{ C17R16.le_tile.le_guts.lp3.mux_di0 "in1" 7 15 229.764 U N
{ C17R16.le_tile.le_guts.lp3.mux_di0 "out" 7 15 406.085 U N
{ C17R16.le_tile.le_guts.lp3.reg0 "di" 7 15 406.085 U N
}
}
}
}
}
}
}
}
rout u_colorgen_h_cnt__reg[2].mclk_out []
{ C23R16.le_tile.le_guts.lbuf "mclk_b" 10 15 0 U N
{ C23R16.le_tile.le_guts.lp1.reg1 "mclk_b" 10 15 0 U N
}
{ C23R16.le_tile.le_guts.lp0.reg1 "mclk_b" 10 15 0 U N
}
{ C23R16.le_tile.le_guts.lp0.reg0 "mclk_b" 10 15 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net []
{ C35R10.le_tile.le_guts.lp3.reg1 "qx" 16 9 0 U N
{ C34R10_xbar_tile.xbar_0.ixbar3 "i0 [9]" 16 9 0 U N
{ C34R10_xbar_tile.xbar_0.ixbar3 "z0 [0]" 16 9 87.07 U N
{ C34R18_xbar_tile.xbar_0.ixbar3 "i1 [10]" 16 17 87.07 U N
{ C34R18_xbar_tile.xbar_0.ixbar3 "z1 [2]" 16 17 320.285 U N
{ C34R18_xbar_tile.xbar_0.ixbar2 "i3 [8]" 16 17 320.285 U N
{ C34R18_xbar_tile.xbar_0.ixbar2 "z6 [2]" 16 17 537.645 U N
{ C30R18_xbar_tile.xbar_0.ixbar2 "i3 [11]" 14 17 537.645 U N
{ C30R18_xbar_tile.xbar_0.ixbar2 "z5 [0]" 14 17 722.671 U N
{ C30R19_xbar_tile.xbar_0.ixbar2 "i2 [12]" 14 18 722.671 U N
{ C30R19_xbar_tile.xbar_0.ixbar2 "z5 [3]" 14 18 892.093 U N
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_5 "in1" 14 18 1025.09 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_13 "in1" 14 18 1025.09 U N
}
}
}
}
{ C30R18_xbar_tile.xbar_0.ixbar2 "z2 [3]" 14 17 722.671 U N
{ C30R14_xbar_tile.xbar_0.ixbar2 "i2 [10]" 14 13 722.671 U N
{ C30R14_xbar_tile.xbar_0.ixbar2 "z5 [3]" 14 13 950.929 U N
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_5 "in1" 14 13 1083.93 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_13 "in1" 14 13 1083.93 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[22].sh0 []
{ C37R21.le_tile.le_guts.lbuf "sh [0]" 17 20 0 U N
{ C37R21.le_tile.le_guts.lp0.reg0 "shift" 17 20 0 U N
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[7]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [7]" 25 32 0 U N
{ C52R33.xbar_tile.xbar_0.ixbar3 "i0 [8]" 25 32 0 U N
{ C52R33.xbar_tile.xbar_0.ixbar3 "z3 [2]" 25 32 87.07 U N
{ C52R31.xbar_tile.xbar_0.ixbar3 "i1 [15]" 25 30 87.07 U N
{ C52R31.xbar_tile.xbar_0.ixbar3 "z4 [2]" 25 30 255.492 U N
{ C36R31_xbar_tile.xbar_0.ixbar3 "i3 [5]" 17 30 255.492 U N
{ C36R31_xbar_tile.xbar_0.ixbar3 "z3 [3]" 17 30 545.994 U N
{ C36R23_xbar_tile.xbar_0.ixbar3 "i2 [5]" 17 22 545.994 U N
{ C36R23_xbar_tile.xbar_0.ixbar3 "z3 [3]" 17 22 779.702 U N
{ C36R15_xbar_tile.xbar_0.ixbar3 "i2 [5]" 17 14 779.702 U N
{ C36R15_xbar_tile.xbar_0.ixbar3 "z3 [3]" 17 14 1013.41 U N
{ C36R7_xbar_tile.xbar_0.ixbar3 "i2 [5]" 17 6 1013.41 U N
{ C36R7_xbar_tile.xbar_0.ixbar3 "z7 [3]" 17 6 1247.12 U N
{ C36R7_xbar_tile.xbar_0.ixbar1 "i1 [8]" 17 6 1247.12 U N
{ C36R7_xbar_tile.xbar_0.ixbar1 "z3 [1]" 17 6 1464.48 U N
{ C37R7.le_tile.le_guts.lp1.mux_di0 "in1" 17 6 1464.48 U N
{ C37R7.le_tile.le_guts.lp1.mux_di0 "out" 17 6 1640.8 U N
{ C37R7.le_tile.le_guts.lp1.reg0 "di" 17 6 1640.8 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0579|dx_net []
{ C33R10.le_tile.le_guts.lp1.lut40 "dx" 15 9 0 U N
{ C33R10.le_tile.le_guts.lp1.SC_mux_dx4_0 "in0" 15 9 0 U N
}
}
rout ii0580|dx_net []
{ C29R13.le_tile.le_guts.lp0.lut0 "dx" 13 12 0 U N
{ C28R13_xbar_tile.xbar_0.ixbar0 "i3 [3]" 13 12 0 U N
{ C28R13_xbar_tile.xbar_0.ixbar0 "z3 [1]" 13 12 100.94 U N
{ C34R13_xbar_tile.xbar_0.ixbar0 "i0 [9]" 16 12 100.94 U N
{ C34R13_xbar_tile.xbar_0.ixbar0 "z7 [3]" 16 12 325.051 U N
{ C34R13_xbar_tile.xbar_0.ixbar2 "i1 [12]" 16 12 325.051 U N
{ C34R13_xbar_tile.xbar_0.ixbar2 "z5 [3]" 16 12 542.411 U N
{ C35R13.le_tile.le_guts.lp3.lut0 "f1" 16 12 675.411 U N
}
}
}
}
}
}
{ C28R13_xbar_tile.xbar_0.ixbar0 "z2 [0]" 13 12 100.94 U N
{ C29R13.le_tile.le_guts.lp1.lut41 "f2" 13 12 233.94 U N
}
}
{ C28R13_xbar_tile.xbar_0.ixbar0 "z0 [2]" 13 12 100.94 U N
{ C29R13.le_tile.le_guts.lp0.lut41 "f0" 13 12 233.94 U N
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [0]
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_0 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_db [0]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].sh0 []
{ C29R15.le_tile.le_guts.lbuf "sh [0]" 13 14 0 U N
{ C29R15.le_tile.le_guts.lp0.reg0 "shift" 13 14 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sh0 []
{ C37R15.le_tile.le_guts.lbuf "sh [0]" 17 14 0 U N
{ C37R15.le_tile.le_guts.lp0.reg0 "shift" 17 14 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_hwrite_o__reg|qx_net []
{ C45R11.le_tile.le_guts.lp1.reg0 "qx" 21 10 0 U N
{ C44R11_xbar_tile.xbar_0.oxbar "d [6]" 21 10 0 U N
{ C44R11_xbar_tile.xbar_0.oxbar "xy [15]" 21 10 151.14 U N
{ C46R12_xbar_tile.xbar_0.ixbar0 "i1 [2]" 22 11 151.14 U N
{ C46R12_xbar_tile.xbar_0.ixbar0 "z1 [0]" 22 11 237.257 U N
{ C46R20_xbar_tile.xbar_0.ixbar0 "i2 [14]" 22 19 237.257 U N
{ C46R20_xbar_tile.xbar_0.ixbar0 "z1 [0]" 22 19 470.472 U N
{ C46R28_xbar_tile.xbar_0.ixbar0 "i2 [14]" 22 27 470.472 U N
{ C46R28_xbar_tile.xbar_0.ixbar0 "z0 [0]" 22 27 703.687 U N
{ C46R36_xbar_tile.xbar_0.ixbar0 "i1 [10]" 22 35 703.687 U N
{ C46R36_xbar_tile.xbar_0.ixbar0 "z3 [1]" 22 35 936.902 U N
{ C52R36.xbar_tile.xbar_0.ixbar0 "i0 [9]" 25 35 936.902 U N
{ C52R36.xbar_tile.xbar_0.ixbar0 "z2 [1]" 25 35 1161.01 U N
{ C52R36.xbar_tile.xbar_0.ixbar3 "i3 [3]" 25 35 1161.01 U N
{ C52R36.xbar_tile.xbar_0.ixbar3 "z7 [0]" 25 35 1378.37 U N
{ C53R4.M7S_SOC "fp0_m_ahb_write" 25 35 1511.37 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C44R11_xbar_tile.xbar_0.ixbar1 "i2 [12]" 21 10 0 U N
{ C44R11_xbar_tile.xbar_0.ixbar1 "z1 [2]" 21 10 94.14 U N
{ C45R11.le_tile.le_guts.lp1.muxf3_l0 "in0" 21 10 94.14 U N
{ C45R11.le_tile.le_guts.lp1.muxf3_l0 "out" 21 10 258.46 U N
{ C45R11.le_tile.le_guts.lp1.lut0 "f3" 21 10 258.46 U N
}
}
}
}
}
}
rout ii0691|dx_net []
{ C25R13.le_tile.le_guts.lp0.lut0 "dx" 11 12 0 U N
{ C24R13_xbar_tile.xbar_0.ixbar0 "i3 [3]" 11 12 0 U N
{ C24R13_xbar_tile.xbar_0.ixbar0 "z3 [3]" 11 12 87.2 U N
{ C24R9_xbar_tile.xbar_0.ixbar0 "i1 [14]" 11 8 87.2 U N
{ C24R9_xbar_tile.xbar_0.ixbar0 "z7 [0]" 11 8 315.458 U N
{ C25R9.le_tile.le_guts.lp0.lut0 "f0" 11 8 448.458 U N
}
}
}
}
}
}
rout ii0701|dx_net []
{ C33R11.le_tile.le_guts.lp0.lut0 "dx" 15 10 0 U N
{ C33R11.le_tile.le_guts.lp0.mux_di0 "in2" 15 10 0 U N
{ C33R11.le_tile.le_guts.lp0.mux_di0 "out" 15 10 60.2 U N
{ C33R11.le_tile.le_guts.lp0.reg0 "di" 15 10 60.2 U N
}
}
}
}
rout ii0748|co_net []
{ C35R14.le_tile.le_guts.lp1.lut40 "co" 16 13 0 U N
{ C35R14.le_tile.le_guts.lp2.lut40 "ci" 16 13 0 U N
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[4]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [4]" 25 32 0 U N
{ C52R33.xbar_tile.xbar_0.oxbar "d [18]" 25 32 0 U N
{ C52R33.xbar_tile.xbar_0.oxbar "xy [7]" 25 32 144.07 U N
{ C50R32_xbar_tile.xbar_0.ixbar3 "i2 [6]" 24 31 144.07 U N
{ C50R32_xbar_tile.xbar_0.ixbar3 "z4 [2]" 24 31 230.187 U N
{ C34R32_xbar_tile.xbar_0.ixbar3 "i3 [5]" 16 31 230.187 U N
{ C34R32_xbar_tile.xbar_0.ixbar3 "z2 [3]" 16 31 554.165 U N
{ C34R24_xbar_tile.xbar_0.ixbar3 "i1 [1]" 16 23 554.165 U N
{ C34R24_xbar_tile.xbar_0.ixbar3 "z2 [3]" 16 23 787.873 U N
{ C34R16_xbar_tile.xbar_0.ixbar3 "i1 [1]" 16 15 787.873 U N
{ C34R16_xbar_tile.xbar_0.ixbar3 "z2 [3]" 16 15 1021.58 U N
{ C34R8_xbar_tile.xbar_0.ixbar3 "i1 [1]" 16 7 1021.58 U N
{ C34R8_xbar_tile.xbar_0.ixbar3 "z1 [2]" 16 7 1255.29 U N
{ C34R8_xbar_tile.xbar_0.oxbar "d [20]" 16 7 1255.29 U N
{ C34R8_xbar_tile.xbar_0.oxbar "xy [9]" 16 7 1533.78 U N
{ C32R7_xbar_tile.xbar_0.ixbar3 "i1 [12]" 15 6 1533.78 U N
{ C32R7_xbar_tile.xbar_0.ixbar3 "z4 [0]" 15 6 1619.9 U N
{ C33R7.le_tile.le_guts.lp3.mux_di0 "in1" 15 6 1619.9 U N
{ C33R7.le_tile.le_guts.lp3.mux_di0 "out" 15 6 1796.22 U N
{ C33R7.le_tile.le_guts.lp3.reg0 "di" 15 6 1796.22 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [12]
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_12 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_db [12]" 14 12 0 U N
}
}
rout C29R13_ble1_out_to_muxdx []
{ C29R13.le_tile.le_guts.lp1.mux_f5 "out" 13 12 0 U N
{ C29R13.le_tile.le_guts.lp1.SC_mux_dx4_1 "sel" 13 12 0 U N
}
{ C29R13.le_tile.le_guts.lp1.SC_mux_dx4_0 "sel" 13 12 0 U N
}
}
rout u_colorgen_h_cnt__reg[8].sh0 []
{ C17R16.le_tile.le_guts.lbuf "sh [0]" 7 15 0 U N
{ C17R16.le_tile.le_guts.lp1.reg0 "shift" 7 15 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_wr__reg[3].sclk_out []
{ C35R17.le_tile.le_guts.lbuf "sclk" 16 16 0 U N
{ C35R17.le_tile.le_guts.lp2.reg0 "sclk" 16 16 0 U N
}
{ C35R17.le_tile.le_guts.lp0.reg0 "sclk" 16 16 0 U N
}
}
rout C27R12_ble1_out_to_mux []
{ C27R12.le_tile.le_guts.lp1.const_f5 "out" 12 11 0 U N
{ C27R12.le_tile.le_guts.lp1.mux_f5 "in1" 12 11 0 U N
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[1]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [1]" 25 32 0 U N
{ C52R33.xbar_tile.xbar_0.oxbar "d [14]" 25 32 0 U N
{ C52R33.xbar_tile.xbar_0.oxbar "xy [6]" 25 32 142.91 U N
{ C52R32.xbar_tile.xbar_0.ixbar2 "i2 [3]" 25 31 142.91 U N
{ C52R32.xbar_tile.xbar_0.ixbar2 "z4 [2]" 25 31 227.745 U N
{ C36R32_xbar_tile.xbar_0.ixbar2 "i3 [5]" 17 31 227.745 U N
{ C36R32_xbar_tile.xbar_0.ixbar2 "z3 [3]" 17 31 518.247 U N
{ C36R24_xbar_tile.xbar_0.ixbar2 "i2 [5]" 17 23 518.247 U N
{ C36R24_xbar_tile.xbar_0.ixbar2 "z3 [3]" 17 23 751.954 U N
{ C36R16_xbar_tile.xbar_0.ixbar2 "i2 [5]" 17 15 751.954 U N
{ C36R16_xbar_tile.xbar_0.ixbar2 "z2 [3]" 17 15 985.662 U N
{ C36R8_xbar_tile.xbar_0.ixbar2 "i1 [1]" 17 7 985.662 U N
{ C36R8_xbar_tile.xbar_0.ixbar2 "z2 [2]" 17 7 1219.37 U N
{ C36R7_xbar_tile.xbar_0.ixbar2 "i2 [9]" 17 6 1219.37 U N
{ C36R7_xbar_tile.xbar_0.ixbar2 "z0 [2]" 17 6 1388.79 U N
{ C36R7_xbar_tile.xbar_0.oxbar "d [21]" 17 6 1388.79 U N
{ C36R7_xbar_tile.xbar_0.oxbar "xy [1]" 17 6 1667.28 U N
{ C34R7_xbar_tile.xbar_0.ixbar0 "i1 [12]" 16 6 1667.28 U N
{ C34R7_xbar_tile.xbar_0.ixbar0 "z1 [2]" 16 6 1752.85 U N
{ C35R7.le_tile.le_guts.lp0.mux_di0 "in1" 16 6 1752.85 U N
{ C35R7.le_tile.le_guts.lp0.mux_di0 "out" 16 6 1929.17 U N
{ C35R7.le_tile.le_guts.lp0.reg0 "di" 16 6 1929.17 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[8].sr_out []
{ C25R14.le_tile.le_guts.lbuf "a_sr" 11 13 0 U N
{ C25R14.le_tile.le_guts.lp3.reg1 "a_sr" 11 13 0 U N
}
{ C25R14.le_tile.le_guts.lp3.reg0 "a_sr" 11 13 0 U N
}
{ C25R14.le_tile.le_guts.lp2.reg1 "a_sr" 11 13 0 U N
}
{ C25R14.le_tile.le_guts.lp2.reg0 "a_sr" 11 13 0 U N
}
{ C25R14.le_tile.le_guts.lp1.reg1 "a_sr" 11 13 0 U N
}
{ C25R14.le_tile.le_guts.lp1.reg0 "a_sr" 11 13 0 U N
}
{ C25R14.le_tile.le_guts.lp0.reg1 "a_sr" 11 13 0 U N
}
{ C25R14.le_tile.le_guts.lp0.reg0 "a_sr" 11 13 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net []
{ C35R11.le_tile.le_guts.lp0.reg1 "qx" 16 10 0 U N
{ C34R11_xbar_tile.xbar_0.oxbar "d [3]" 16 10 0 U N
{ C34R11_xbar_tile.xbar_0.oxbar "xy [9]" 16 10 193.56 U N
{ C34R10_xbar_tile.xbar_0.ixbar3 "i3 [8]" 16 9 193.56 U N
{ C34R10_xbar_tile.xbar_0.ixbar3 "z7 [0]" 16 9 284.369 U N
{ C35R10.le_tile.le_guts.lp3.lut0 "f0" 16 9 417.369 U N
}
}
}
{ C32R10_xbar_tile.xbar_0.ixbar3 "i1 [12]" 15 9 193.56 U N
{ C32R10_xbar_tile.xbar_0.ixbar3 "z2 [2]" 15 9 285.848 U N
{ C32R9_xbar_tile.xbar_0.ixbar3 "i2 [9]" 15 8 285.848 U N
{ C32R9_xbar_tile.xbar_0.ixbar3 "z6 [0]" 15 8 455.27 U N
{ C33R9.le_tile.le_guts.lp1.muxf2_l0 "in0" 15 8 455.27 U N
{ C33R9.le_tile.le_guts.lp1.muxf2_l0 "out" 15 8 617.27 U N
{ C33R9.le_tile.le_guts.lp1.lut0 "f2" 15 8 617.27 U N
}
}
}
}
}
}
}
}
{ C34R11_xbar_tile.xbar_0.oxbar "xy [6]" 16 10 193.56 U N
{ C34R10_xbar_tile.xbar_0.ixbar2 "i2 [3]" 16 9 193.56 U N
{ C34R10_xbar_tile.xbar_0.ixbar2 "z6 [0]" 16 9 283.268 U N
{ C35R10.le_tile.le_guts.lp0.muxf2_l0 "in0" 16 9 283.268 U N
{ C35R10.le_tile.le_guts.lp0.muxf2_l0 "out" 16 9 445.268 U N
{ C35R10.le_tile.le_guts.lp0.lut0 "f2" 16 9 445.268 U N
}
}
}
}
}
{ C34R11_xbar_tile.xbar_0.ixbar1 "i1 [9]" 16 10 193.56 U N
{ C34R11_xbar_tile.xbar_0.ixbar1 "z3 [2]" 16 10 282.441 U N
{ C34R9_xbar_tile.xbar_0.ixbar1 "i1 [15]" 16 8 282.441 U N
{ C34R9_xbar_tile.xbar_0.ixbar1 "z6 [0]" 16 8 450.863 U N
{ C35R9.le_tile.le_guts.lp3.muxf2_l0 "in0" 16 8 450.863 U N
{ C35R9.le_tile.le_guts.lp3.muxf2_l0 "out" 16 8 612.863 U N
{ C35R9.le_tile.le_guts.lp3.lut0 "f2" 16 8 612.863 U N
}
}
}
}
}
}
}
}
{ C34R11_xbar_tile.xbar_0.oxbar "xy [5]" 16 10 193.56 U N
{ C36R10_xbar_tile.xbar_0.ixbar2 "i3 [3]" 17 9 193.56 U N
{ C36R10_xbar_tile.xbar_0.ixbar2 "z1 [0]" 17 9 285.848 U N
{ C36R14_xbar_tile.xbar_0.ixbar2 "i1 [5]" 17 13 285.848 U N
{ C36R14_xbar_tile.xbar_0.ixbar2 "z6 [0]" 17 13 513.65 U N
{ C37R14.le_tile.le_guts.lp0.muxf2_l0 "in0" 17 13 513.65 U N
{ C37R14.le_tile.le_guts.lp0.muxf2_l0 "out" 17 13 675.65 U N
{ C37R14.le_tile.le_guts.lp0.lut0 "f2" 17 13 675.65 U N
}
}
}
}
}
}
}
{ C34R10_xbar_tile.xbar_0.ixbar2 "i0 [6]" 16 9 193.56 U N
{ C34R10_xbar_tile.xbar_0.ixbar2 "z2 [2]" 16 9 284.369 U N
{ C34R9_xbar_tile.xbar_0.ixbar2 "i2 [9]" 16 8 284.369 U N
{ C34R9_xbar_tile.xbar_0.ixbar2 "z4 [3]" 16 8 453.791 U N
{ C35R9.le_tile.le_guts.lp1.muxf2_l40 "in0" 16 8 453.791 U N
{ C35R9.le_tile.le_guts.lp1.muxf2_l40 "out" 16 8 617.791 U N
{ C35R9.le_tile.le_guts.lp1.lut40 "f2" 16 8 617.791 U N
}
}
}
}
}
}
}
}
{ C34R11_xbar_tile.xbar_0.oxbar "xy [21]" 16 10 193.56 U N
{ C32R12_xbar_tile.xbar_0.ixbar1 "i0 [6]" 15 11 193.56 U N
{ C32R12_xbar_tile.xbar_0.ixbar1 "z4 [1]" 15 11 279.677 U N
{ C26R12_xbar_tile.xbar_0.ixbar1 "i3 [4]" 12 11 279.677 U N
{ C26R12_xbar_tile.xbar_0.ixbar1 "z7 [2]" 12 11 457.103 U N
{ C32R12_xbar_tile.xbar_0.ixbar1 "i0 [11]" 15 11 457.103 U N
{ C32R12_xbar_tile.xbar_0.ixbar1 "z7 [0]" 15 11 684.897 U N
{ C33R12.le_tile.le_guts.lp1.lut0 "f0" 15 11 817.897 U N
}
}
}
}
{ C26R12_xbar_tile.xbar_0.ixbar1 "z7 [0]" 12 11 457.103 U N
{ C27R12.le_tile.le_guts.lp1.lut0 "f0" 12 11 590.103 U N
}
}
}
}
}
}
{ C34R11_xbar_tile.xbar_0.oxbar "xy [1]" 16 10 193.56 U N
{ C32R10_xbar_tile.xbar_0.ixbar2 "i3 [6]" 15 9 193.56 U N
{ C32R10_xbar_tile.xbar_0.ixbar2 "z4 [3]" 15 9 279.677 U N
{ C33R10.le_tile.le_guts.lp1.muxf2_l40 "in0" 15 9 279.677 U N
{ C33R10.le_tile.le_guts.lp1.muxf2_l40 "out" 15 9 443.677 U N
{ C33R10.le_tile.le_guts.lp1.lut40 "f2" 15 9 443.677 U N
}
}
}
}
}
}
{ C34R11_xbar_tile.xbar_0.oxbar "xy [10]" 16 10 193.56 U N
{ C34R10_xbar_tile.xbar_0.ixbar3 "i2 [7]" 16 9 193.56 U N
{ C34R10_xbar_tile.xbar_0.ixbar3 "z6 [0]" 16 9 278.395 U N
{ C35R10.le_tile.le_guts.lp1.muxf2_l0 "in0" 16 9 278.395 U N
{ C35R10.le_tile.le_guts.lp1.muxf2_l0 "out" 16 9 440.395 U N
{ C35R10.le_tile.le_guts.lp1.lut0 "f2" 16 9 440.395 U N
}
}
}
}
}
}
}
{ C34R11_xbar_tile.xbar_0.ixbar0 "i3 [7]" 16 10 0 U N
{ C34R11_xbar_tile.xbar_0.ixbar0 "z1 [3]" 16 10 136.56 U N
{ C35R11.le_tile.le_guts.lp2.muxf1_l40 "in0" 16 10 136.56 U N
{ C35R11.le_tile.le_guts.lp2.muxf1_l40 "out" 16 10 331.56 U N
{ C35R11.le_tile.le_guts.lp2.lut40 "f1" 16 10 331.56 U N
}
}
}
}
{ C34R11_xbar_tile.xbar_0.ixbar0 "z0 [2]" 16 10 136.56 U N
{ C35R11.le_tile.le_guts.lp0.lut41 "f0" 16 10 269.56 U N
}
}
}
}
rout C35R9_ble1_out_to_muxdx []
{ C35R9.le_tile.le_guts.lp1.mux_f5 "out" 16 8 0 U N
{ C35R9.le_tile.le_guts.lp1.SC_mux_dx4_0 "sel" 16 8 0 U N
}
}
rout ii0537|dx_net []
{ C29R15.le_tile.le_guts.lp1.lut0 "dx" 13 14 0 U N
{ C28R15_xbar_tile.xbar_0.oxbar "d [5]" 13 14 0 U N
{ C28R15_xbar_tile.xbar_0.oxbar "xy [8]" 13 14 144.2 U N
{ C28R16_xbar_tile.xbar_0.ixbar0 "i1 [9]" 13 15 144.2 U N
{ C28R16_xbar_tile.xbar_0.ixbar0 "z2 [1]" 13 15 229.035 U N
{ C29R16.le_tile.le_guts.lp0.mux_di4 "in1" 13 15 229.035 U N
{ C29R16.le_tile.le_guts.lp0.mux_di4 "out" 13 15 426.354 U N
{ C29R16.le_tile.le_guts.lp0.reg1 "di" 13 15 426.354 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [1]
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_1 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_db [1]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|qx_net []
{ C39R11.le_tile.le_guts.lp0.reg0 "qx" 18 10 0 U N
{ C38R11_xbar_tile.xbar_0.oxbar "d [1]" 18 10 0 U N
{ C38R11_xbar_tile.xbar_0.oxbar "xy [22]" 18 10 172.35 U N
{ C38R12_xbar_tile.xbar_0.ixbar2 "i1 [9]" 18 11 172.35 U N
{ C38R12_xbar_tile.xbar_0.ixbar2 "z6 [0]" 18 11 257.185 U N
{ C39R12.le_tile.le_guts.lp0.muxf2_l0 "in0" 18 11 257.185 U N
{ C39R12.le_tile.le_guts.lp0.muxf2_l0 "out" 18 11 419.185 U N
{ C39R12.le_tile.le_guts.lp0.lut0 "f2" 18 11 419.185 U N
}
}
}
}
}
}
}
{ C38R11_xbar_tile.xbar_0.ixbar0 "i3 [6]" 18 10 0 U N
{ C38R11_xbar_tile.xbar_0.ixbar0 "z4 [0]" 18 10 115.35 U N
{ C39R11.le_tile.le_guts.lp0.muxf3_l0 "in0" 18 10 115.35 U N
{ C39R11.le_tile.le_guts.lp0.muxf3_l0 "out" 18 10 279.67 U N
{ C39R11.le_tile.le_guts.lp0.lut0 "f3" 18 10 279.67 U N
}
}
}
}
{ C38R11_xbar_tile.xbar_0.ixbar0 "z2 [2]" 18 10 115.35 U N
{ C38R10_xbar_tile.xbar_0.ixbar0 "i2 [9]" 18 9 115.35 U N
{ C38R10_xbar_tile.xbar_0.ixbar0 "z2 [0]" 18 9 284.772 U N
{ C39R10.le_tile.le_guts.lp1.lut41 "f2" 18 9 417.772 U N
}
}
}
}
{ C38R11_xbar_tile.xbar_0.ixbar0 "z1 [0]" 18 10 115.35 U N
{ C38R19_xbar_tile.xbar_0.ixbar0 "i2 [14]" 18 18 115.35 U N
{ C38R19_xbar_tile.xbar_0.ixbar0 "z2 [2]" 18 18 348.565 U N
{ C38R18_xbar_tile.xbar_0.ixbar0 "i2 [9]" 18 17 348.565 U N
{ C38R18_xbar_tile.xbar_0.ixbar0 "z7 [0]" 18 17 517.987 U N
{ C39R18.le_tile.le_guts.lp0.lut0 "f0" 18 17 650.987 U N
}
}
}
}
}
}
{ C38R11_xbar_tile.xbar_0.ixbar0 "z0 [0]" 18 10 115.35 U N
{ C38R19_xbar_tile.xbar_0.ixbar0 "i1 [10]" 18 18 115.35 U N
{ C38R19_xbar_tile.xbar_0.ixbar0 "z0 [0]" 18 18 348.565 U N
{ C38R27_xbar_tile.xbar_0.ixbar0 "i1 [10]" 18 26 348.565 U N
{ C38R27_xbar_tile.xbar_0.ixbar0 "z0 [0]" 18 26 581.78 U N
{ C38R35_xbar_tile.xbar_0.ixbar0 "i1 [10]" 18 34 581.78 U N
{ C38R35_xbar_tile.xbar_0.ixbar0 "z5 [2]" 18 34 814.995 U N
{ C52R35.xbar_tile.xbar_0.ixbar0 "i3 [5]" 25 34 814.995 U N
{ C52R35.xbar_tile.xbar_0.ixbar0 "z2 [1]" 25 34 1138.97 U N
{ C52R35.xbar_tile.xbar_0.oxbar "d [23]" 25 34 1138.97 U N
{ C52R35.xbar_tile.xbar_0.oxbar "xy [6]" 25 34 1417.46 U N
{ C52R34.xbar_tile.xbar_0.ixbar2 "i2 [3]" 25 33 1417.46 U N
{ C52R34.xbar_tile.xbar_0.ixbar2 "z0 [3]" 25 33 1502.3 U N
{ C53R4.M7S_SOC "fp0_m_ahb_addr [16]" 25 33 1635.3 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|qx_net []
{ C39R14.le_tile.le_guts.lp1.reg1 "qx" 18 13 0 U N
{ C38R14_xbar_tile.xbar_0.oxbar "d [8]" 18 13 0 U N
{ C38R14_xbar_tile.xbar_0.oxbar "xy [7]" 18 13 165.28 U N
{ C36R13_xbar_tile.xbar_0.ixbar3 "i2 [6]" 17 12 165.28 U N
{ C36R13_xbar_tile.xbar_0.ixbar3 "z5 [3]" 17 12 251.465 U N
{ C37R13.le_tile.le_guts.lp0.lut0 "f1" 17 12 384.465 U N
}
}
}
}
{ C38R14_xbar_tile.xbar_0.oxbar "xy [21]" 18 13 165.28 U N
{ C36R15_xbar_tile.xbar_0.ixbar1 "i0 [6]" 17 14 165.28 U N
{ C36R15_xbar_tile.xbar_0.ixbar1 "z0 [1]" 17 14 251.465 U N
{ C36R18_xbar_tile.xbar_0.ixbar1 "i1 [11]" 17 17 251.465 U N
{ C36R18_xbar_tile.xbar_0.ixbar1 "z7 [0]" 17 17 428.72 U N
{ C37R18.le_tile.le_guts.lp1.lut0 "f0" 17 17 561.72 U N
}
}
}
}
}
}
}
{ C38R14_xbar_tile.xbar_0.ixbar1 "i2 [13]" 18 13 0 U N
{ C38R14_xbar_tile.xbar_0.ixbar1 "z7 [3]" 18 13 108.28 U N
{ C39R14.le_tile.le_guts.lp1.muxf3_l41 "in0" 18 13 108.28 U N
{ C39R14.le_tile.le_guts.lp1.muxf3_l41 "out" 18 13 276.6 U N
{ C39R14.le_tile.le_guts.lp1.lut41 "f3" 18 13 276.6 U N
}
}
}
}
{ C38R14_xbar_tile.xbar_0.ixbar1 "z0 [2]" 18 13 108.28 U N
{ C32R14_xbar_tile.xbar_0.ixbar1 "i3 [6]" 15 13 108.28 U N
{ C32R14_xbar_tile.xbar_0.ixbar1 "z3 [2]" 15 13 298.044 U N
{ C32R11_xbar_tile.xbar_0.ixbar1 "i2 [4]" 15 10 298.044 U N
{ C32R11_xbar_tile.xbar_0.ixbar1 "z6 [3]" 15 10 475.299 U N
{ C33R11.le_tile.le_guts.lp1.muxf3_l40 "in0" 15 10 475.299 U N
{ C33R11.le_tile.le_guts.lp1.muxf3_l40 "out" 15 10 642.619 U N
{ C33R11.le_tile.le_guts.lp1.lut40 "f3" 15 10 642.619 U N
}
}
}
}
}
}
}
}
{ C38R14_xbar_tile.xbar_0.ixbar1 "z0 [0]" 18 13 108.28 U N
{ C38R22_xbar_tile.xbar_0.ixbar1 "i1 [10]" 18 21 108.28 U N
{ C38R22_xbar_tile.xbar_0.ixbar1 "z0 [0]" 18 21 341.495 U N
{ C38R30_xbar_tile.xbar_0.ixbar1 "i1 [10]" 18 29 341.495 U N
{ C38R30_xbar_tile.xbar_0.ixbar1 "z0 [0]" 18 29 574.71 U N
{ C38R34_xbar_tile.xbar_0.ixbar1 "i2 [1]" 18 33 574.71 U N
{ C38R34_xbar_tile.xbar_0.ixbar1 "z5 [2]" 18 33 802.512 U N
{ C52R34.xbar_tile.xbar_0.ixbar1 "i3 [5]" 25 33 802.512 U N
{ C52R34.xbar_tile.xbar_0.ixbar1 "z1 [1]" 25 33 1126.49 U N
{ C52R35.xbar_tile.xbar_0.ixbar1 "i1 [6]" 25 34 1126.49 U N
{ C52R35.xbar_tile.xbar_0.ixbar1 "z1 [3]" 25 34 1295.91 U N
{ C53R4.M7S_SOC "fp0_m_ahb_addr [25]" 25 34 1428.91 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_colorgen_h_cnt__reg[2].sr_out []
{ C23R16.le_tile.le_guts.lbuf "a_sr" 10 15 0 U N
{ C23R16.le_tile.le_guts.lp1.reg1 "a_sr" 10 15 0 U N
}
{ C23R16.le_tile.le_guts.lp0.reg1 "a_sr" 10 15 0 U N
}
{ C23R16.le_tile.le_guts.lp0.reg0 "a_sr" 10 15 0 U N
}
}
rout C13R16_mux0_ble0_out_0 []
{ C13R16.le_tile.le_guts.lp0.SC_mux_dx4_0 "out" 5 15 0 U N
{ C13R16.le_tile.le_guts.lp1.muxf3_l0 "in1" 5 15 0 U N
{ C13R16.le_tile.le_guts.lp1.muxf3_l0 "out" 5 15 149.94 U N
{ C13R16.le_tile.le_guts.lp1.lut0 "f3" 5 15 149.94 U N
}
}
}
{ C12R16_xbar_tile.xbar_0.oxbar "d [2]" 5 15 0 U N
{ C12R16_xbar_tile.xbar_0.oxbar "xy [8]" 5 15 193.88 U N
{ C12R17_xbar_tile.xbar_0.ixbar0 "i1 [9]" 5 16 193.88 U N
{ C12R17_xbar_tile.xbar_0.ixbar0 "z7 [0]" 5 16 278.715 U N
{ C13R17.le_tile.le_guts.lp0.lut0 "f0" 5 16 411.715 U N
}
}
}
}
{ C12R16_xbar_tile.xbar_0.oxbar "xy [4]" 5 15 193.88 U N
{ C12R16_xbar_tile.xbar_0.ixbar1 "i3 [9]" 5 15 193.88 U N
{ C12R16_xbar_tile.xbar_0.ixbar1 "z2 [0]" 5 15 275.175 U N
{ C13R16.le_tile.le_guts.lp0.lut41 "f1" 5 15 408.175 U N
}
}
}
}
{ C12R16_xbar_tile.xbar_0.oxbar "xy [23]" 5 15 193.88 U N
{ C14R16_xbar_tile.xbar_0.ixbar3 "i1 [9]" 6 15 193.88 U N
{ C14R16_xbar_tile.xbar_0.ixbar3 "z4 [1]" 6 15 279.258 U N
{ C8R16_xbar_tile.xbar_0.ixbar3 "i3 [4]" 3 15 279.258 U N
{ C8R16_xbar_tile.xbar_0.ixbar3 "z4 [3]" 3 15 468.752 U N
{ C9R16.le_tile.le_guts.lp2.muxf3_l41 "in1" 3 15 468.752 U N
{ C9R16.le_tile.le_guts.lp2.muxf3_l41 "out" 3 15 633.752 U N
{ C9R16.le_tile.le_guts.lp2.lut41 "f3" 3 15 633.752 U N
}
}
}
}
}
}
}
}
{ C12R16_xbar_tile.xbar_0.oxbar "xy [21]" 5 15 193.88 U N
{ C10R17_xbar_tile.xbar_0.ixbar1 "i0 [6]" 4 16 193.88 U N
{ C10R17_xbar_tile.xbar_0.ixbar1 "z0 [2]" 4 16 279.997 U N
{ C8R17_xbar_tile.xbar_0.ixbar1 "i3 [7]" 3 16 279.997 U N
{ C8R17_xbar_tile.xbar_0.ixbar1 "z7 [0]" 3 16 504.599 U N
{ C9R17.le_tile.le_guts.lp1.lut0 "f0" 3 16 637.599 U N
}
}
{ C8R17_xbar_tile.xbar_0.ixbar1 "z5 [3]" 3 16 504.599 U N
{ C9R17.le_tile.le_guts.lp2.lut0 "f1" 3 16 637.599 U N
}
}
}
}
}
}
{ C12R16_xbar_tile.xbar_0.oxbar "xy [19]" 5 15 193.88 U N
{ C12R17_xbar_tile.xbar_0.ixbar1 "i3 [8]" 5 16 193.88 U N
{ C12R17_xbar_tile.xbar_0.ixbar1 "z7 [3]" 5 16 279.258 U N
{ C12R17_xbar_tile.xbar_0.ixbar3 "i0 [6]" 5 16 279.258 U N
{ C12R17_xbar_tile.xbar_0.ixbar3 "z7 [0]" 5 16 496.617 U N
{ C13R17.le_tile.le_guts.lp3.lut0 "f0" 5 16 629.617 U N
}
}
}
}
}
}
{ C12R16_xbar_tile.xbar_0.oxbar "xy [13]" 5 15 193.88 U N
{ C12R17_xbar_tile.xbar_0.ixbar0 "i2 [2]" 5 16 193.88 U N
{ C12R17_xbar_tile.xbar_0.ixbar0 "z4 [1]" 5 16 279.258 U N
{ C8R17_xbar_tile.xbar_0.ixbar0 "i3 [0]" 3 16 279.258 U N
{ C8R17_xbar_tile.xbar_0.ixbar0 "z7 [0]" 3 16 447.807 U N
{ C9R17.le_tile.le_guts.lp0.lut0 "f0" 3 16 580.807 U N
}
}
}
}
}
}
}
{ C12R16_xbar_tile.xbar_0.ixbar0 "i3 [8]" 5 15 0 U N
{ C12R16_xbar_tile.xbar_0.ixbar0 "z7 [0]" 5 15 136.88 U N
{ C13R16.le_tile.le_guts.lp0.lut0 "f0" 5 15 269.88 U N
}
}
{ C12R16_xbar_tile.xbar_0.ixbar0 "z6 [2]" 5 15 136.88 U N
{ C8R16_xbar_tile.xbar_0.ixbar0 "i3 [11]" 3 15 136.88 U N
{ C8R16_xbar_tile.xbar_0.ixbar0 "z0 [2]" 3 15 306.306 U N
{ C9R16.le_tile.le_guts.lp0.lut41 "f0" 3 15 439.306 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[6].sr_out []
{ C29R20.le_tile.le_guts.lbuf "a_sr" 13 19 0 U N
{ C29R20.le_tile.le_guts.lp2.reg0 "a_sr" 13 19 0 U N
}
{ C29R20.le_tile.le_guts.lp0.reg0 "a_sr" 13 19 0 U N
}
}
rout C13R16_mux0_ble0_out_1 []
{ C13R16.le_tile.le_guts.lp0.SC_mux_dx4_1 "out" 5 15 0 U N
{ C13R16.le_tile.le_guts.lp0.mux_di4 "in3" 5 15 0 U N
{ C13R16.le_tile.le_guts.lp0.mux_di4 "out" 5 15 46.001 U N
{ C13R16.le_tile.le_guts.lp0.reg1 "di" 5 15 46.001 U N
}
}
}
}
rout ii0648|dx_net []
{ C29R11.le_tile.le_guts.lp2.lut0 "dx" 13 10 0 U N
{ C29R11.le_tile.le_guts.lp2.mux_di0 "in2" 13 10 0 U N
{ C29R11.le_tile.le_guts.lp2.mux_di0 "out" 13 10 60.2 U N
{ C29R11.le_tile.le_guts.lp2.reg0 "di" 13 10 60.2 U N
}
}
}
}
rout sbid1_0_0_dx0_out []
{ C35R13.le_tile.le_guts.lp0.lut40 "dx" 16 12 0 U N
{ C35R13.le_tile.le_guts.carry_skip_out "p0b" 16 12 0 U N
}
}
rout u_sdram_to_RGB_bmp_fig_chg__reg[0].mclk_out []
{ C39R17.le_tile.le_guts.lbuf "mclk_b" 18 16 0 U N
{ C39R17.le_tile.le_guts.lp2.reg0 "mclk_b" 18 16 0 U N
}
{ C39R17.le_tile.le_guts.lp1.reg0 "mclk_b" 18 16 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net []
{ C27R16.le_tile.le_guts.lp0.reg0 "qx" 12 15 0 U N
{ C26R16_xbar_tile.xbar_0.oxbar "d [1]" 12 15 0 U N
{ C26R16_xbar_tile.xbar_0.oxbar "xy [4]" 12 15 179.42 U N
{ C26R16_xbar_tile.xbar_0.ixbar1 "i3 [9]" 12 15 179.42 U N
{ C26R16_xbar_tile.xbar_0.ixbar1 "z7 [0]" 12 15 261.325 U N
{ C27R16.le_tile.le_guts.lp1.lut0 "f0" 12 15 394.325 U N
}
}
}
}
{ C26R16_xbar_tile.xbar_0.oxbar "xy [23]" 12 15 179.42 U N
{ C28R16_xbar_tile.xbar_0.ixbar3 "i1 [9]" 13 15 179.42 U N
{ C28R16_xbar_tile.xbar_0.ixbar3 "z6 [0]" 13 15 265.835 U N
{ C29R16.le_tile.le_guts.lp1.muxf2_l0 "in0" 13 15 265.835 U N
{ C29R16.le_tile.le_guts.lp1.muxf2_l0 "out" 13 15 427.835 U N
{ C29R16.le_tile.le_guts.lp1.lut0 "f2" 13 15 427.835 U N
}
}
}
}
}
}
}
{ C26R16_xbar_tile.xbar_0.ixbar0 "i3 [6]" 12 15 0 U N
{ C26R16_xbar_tile.xbar_0.ixbar0 "z6 [0]" 12 15 122.42 U N
{ C27R16.le_tile.le_guts.lp2.muxf2_l0 "in0" 12 15 122.42 U N
{ C27R16.le_tile.le_guts.lp2.muxf2_l0 "out" 12 15 284.42 U N
{ C27R16.le_tile.le_guts.lp2.lut0 "f2" 12 15 284.42 U N
}
}
}
}
{ C26R16_xbar_tile.xbar_0.ixbar0 "z5 [1]" 12 15 122.42 U N
{ C30R16_xbar_tile.xbar_0.ixbar0 "i0 [4]" 14 15 122.42 U N
{ C30R16_xbar_tile.xbar_0.ixbar0 "z3 [0]" 14 15 346.114 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_aa [5]" 14 15 479.114 U N
}
}
{ C30R16_xbar_tile.xbar_0.ixbar0 "z2 [2]" 14 15 346.114 U N
{ C30R15_xbar_tile.xbar_0.ixbar0 "i2 [9]" 14 14 346.114 U N
{ C30R15_xbar_tile.xbar_0.ixbar0 "z3 [0]" 14 14 517.997 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_aa [5]" 14 14 650.997 U N
}
}
}
{ C30R14_xbar_tile.xbar_0.ixbar0 "i2 [11]" 14 13 346.114 U N
{ C30R14_xbar_tile.xbar_0.ixbar0 "z3 [0]" 14 13 518.667 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_aa [5]" 14 13 651.667 U N
}
}
}
}
}
}
{ C26R16_xbar_tile.xbar_0.ixbar0 "z3 [2]" 12 15 122.42 U N
{ C26R13_xbar_tile.xbar_0.ixbar0 "i2 [4]" 12 12 122.42 U N
{ C26R13_xbar_tile.xbar_0.ixbar0 "z3 [1]" 12 12 299.675 U N
{ C30R13_xbar_tile.xbar_0.ixbar0 "i0 [13]" 14 12 299.675 U N
{ C30R13_xbar_tile.xbar_0.ixbar0 "z3 [0]" 14 12 519.469 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_aa [5]" 14 12 652.469 U N
}
}
}
}
}
}
{ C26R16_xbar_tile.xbar_0.ixbar0 "z0 [0]" 12 15 122.42 U N
{ C26R20_xbar_tile.xbar_0.ixbar0 "i2 [1]" 12 19 122.42 U N
{ C26R20_xbar_tile.xbar_0.ixbar0 "z7 [2]" 12 19 350.222 U N
{ C30R20_xbar_tile.xbar_0.ixbar0 "i0 [15]" 14 19 350.222 U N
{ C30R20_xbar_tile.xbar_0.ixbar0 "z3 [0]" 14 19 573.824 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_aa [5]" 14 19 706.824 U N
}
}
{ C30R20_xbar_tile.xbar_0.ixbar0 "z2 [2]" 14 19 573.824 U N
{ C30R19_xbar_tile.xbar_0.ixbar0 "i2 [9]" 14 18 573.824 U N
{ C30R19_xbar_tile.xbar_0.ixbar0 "z3 [0]" 14 18 748.209 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_aa [5]" 14 18 881.209 U N
}
}
}
{ C30R18_xbar_tile.xbar_0.ixbar0 "i2 [11]" 14 17 573.824 U N
{ C30R18_xbar_tile.xbar_0.ixbar0 "z3 [0]" 14 17 749.721 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_aa [5]" 14 17 882.721 U N
}
}
}
{ C30R17_xbar_tile.xbar_0.ixbar0 "i1 [0]" 14 16 573.824 U N
{ C30R17_xbar_tile.xbar_0.ixbar0 "z3 [0]" 14 16 758.43 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_aa [5]" 14 16 891.43 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [13]
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_13 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_db [13]" 14 12 0 U N
}
}
rout sbid1_0_0_p4_out_b []
{ C35R13.le_tile.le_guts.carry_skip_out "p4_out_b" 16 12 0 U N
{ C35R14.le_tile.le_guts.carry_skip_in "p4_in_b" 16 13 0 U N
}
}
rout C37R13_ble2_out_to_muxdx []
{ C37R13.le_tile.le_guts.lp2.mux_f5 "out" 17 12 0 U N
{ C37R13.le_tile.le_guts.lp2.SC_mux_dx4_0 "sel" 17 12 0 U N
}
}
rout u_colorgen_h_cnt__reg[6]|qx_net []
{ C17R17.le_tile.le_guts.lp0.reg0 "qx" 7 16 0 U N
{ C16R17_xbar_tile.xbar_0.oxbar "d [1]" 7 16 0 U N
{ C16R17_xbar_tile.xbar_0.oxbar "xy [11]" 7 16 172.35 U N
{ C16R16_xbar_tile.xbar_0.ixbar3 "i0 [7]" 7 15 172.35 U N
{ C16R16_xbar_tile.xbar_0.ixbar3 "z5 [3]" 7 15 257.914 U N
{ C17R16.le_tile.le_guts.lp0.lut0 "f1" 7 15 390.914 U N
}
}
}
}
{ C16R17_xbar_tile.xbar_0.oxbar "xy [10]" 7 16 172.35 U N
{ C16R16_xbar_tile.xbar_0.ixbar3 "i2 [7]" 7 15 172.35 U N
{ C16R16_xbar_tile.xbar_0.ixbar3 "z4 [3]" 7 15 257.185 U N
{ C17R16.le_tile.le_guts.lp2.muxf2_l40 "in0" 7 15 257.185 U N
{ C17R16.le_tile.le_guts.lp2.muxf2_l40 "out" 7 15 421.185 U N
{ C17R16.le_tile.le_guts.lp2.lut40 "f2" 7 15 421.185 U N
}
}
}
}
}
}
}
{ C16R17_xbar_tile.xbar_0.ixbar0 "i3 [6]" 7 16 0 U N
{ C16R17_xbar_tile.xbar_0.ixbar0 "z7 [0]" 7 16 115.35 U N
{ C17R17.le_tile.le_guts.lp0.lut0 "f0" 7 16 248.35 U N
}
}
{ C16R17_xbar_tile.xbar_0.ixbar0 "z6 [0]" 7 16 115.35 U N
{ C17R17.le_tile.le_guts.lp2.muxf2_l0 "in0" 7 16 115.35 U N
{ C17R17.le_tile.le_guts.lp2.muxf2_l0 "out" 7 16 277.35 U N
{ C17R17.le_tile.le_guts.lp2.lut0 "f2" 7 16 277.35 U N
}
}
}
}
{ C16R17_xbar_tile.xbar_0.ixbar0 "z2 [2]" 7 16 115.35 U N
{ C16R16_xbar_tile.xbar_0.ixbar0 "i2 [9]" 7 15 115.35 U N
{ C16R16_xbar_tile.xbar_0.ixbar0 "z5 [3]" 7 15 284.772 U N
{ C17R16.le_tile.le_guts.lp1.lut0 "f1" 7 15 417.772 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[13]|qx_net []
{ C37R14.le_tile.le_guts.lp3.reg1 "qx" 17 13 0 U N
{ C36R14_xbar_tile.xbar_0.oxbar "d [18]" 17 13 0 U N
{ C36R14_xbar_tile.xbar_0.oxbar "xy [0]" 17 13 144.07 U N
{ C36R13_xbar_tile.xbar_0.ixbar1 "i2 [7]" 17 12 144.07 U N
{ C36R13_xbar_tile.xbar_0.ixbar1 "z0 [2]" 17 12 228.905 U N
{ C32R13_xbar_tile.xbar_0.ixbar1 "i3 [2]" 15 12 228.905 U N
{ C32R13_xbar_tile.xbar_0.ixbar1 "z7 [0]" 15 12 410.399 U N
{ C33R13.le_tile.le_guts.lp1.lut0 "f0" 15 12 543.399 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]|qx_net []
{ C33R14.le_tile.le_guts.lp3.reg0 "qx" 15 13 0 U N
{ C32R14_xbar_tile.xbar_0.ixbar3 "i0 [8]" 15 13 0 U N
{ C32R14_xbar_tile.xbar_0.ixbar3 "z2 [2]" 15 13 87.07 U N
{ C32R12_xbar_tile.xbar_0.ixbar3 "i2 [11]" 15 11 87.07 U N
{ C32R12_xbar_tile.xbar_0.ixbar3 "z5 [1]" 15 11 256.325 U N
{ C38R12_xbar_tile.xbar_0.ixbar3 "i0 [0]" 18 11 256.325 U N
{ C38R12_xbar_tile.xbar_0.ixbar3 "z5 [0]" 18 11 430.371 U N
{ C39R12.le_tile.le_guts.lp3.muxf3_l0 "in0" 18 11 430.371 U N
{ C39R12.le_tile.le_guts.lp3.muxf3_l0 "out" 18 11 594.691 U N
{ C39R12.le_tile.le_guts.lp3.lut0 "f3" 18 11 594.691 U N
}
}
}
}
}
}
}
}
}
}
rout u_colorgen_h_cnt__reg[2].sh0 []
{ C23R16.le_tile.le_guts.lbuf "sh [1]" 10 15 0 U N
{ C23R16.le_tile.le_guts.lp1.reg1 "shift" 10 15 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [2]
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_2 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_db [2]" 14 16 0 U N
}
}
rout ii0485|dx_net []
{ C9R16.le_tile.le_guts.lp1.lut41 "dx" 3 15 0 U N
{ C9R16.le_tile.le_guts.lp1.SC_mux_dx4_0 "in1" 3 15 0 U N
}
}
rout ii0596|dx_net []
{ C27R11.le_tile.le_guts.lp0.lut0 "dx" 12 10 0 U N
{ C27R11.le_tile.le_guts.lp0.mux_di0 "in2" 12 10 0 U N
{ C27R11.le_tile.le_guts.lp0.mux_di0 "out" 12 10 60.2 U N
{ C27R11.le_tile.le_guts.lp0.reg0 "di" 12 10 60.2 U N
}
}
}
}
rout ii0606|dx_net []
{ C25R12.le_tile.le_guts.lp1.lut0 "dx" 11 11 0 U N
{ C24R12_xbar_tile.xbar_0.oxbar "d [5]" 11 11 0 U N
{ C24R12_xbar_tile.xbar_0.oxbar "xy [18]" 11 11 144.2 U N
{ C26R12_xbar_tile.xbar_0.ixbar1 "i0 [3]" 12 11 144.2 U N
{ C26R12_xbar_tile.xbar_0.ixbar1 "z3 [1]" 12 11 225.93 U N
{ C27R12.le_tile.le_guts.lp1.mux_di0 "in1" 12 11 225.93 U N
{ C27R12.le_tile.le_guts.lp1.mux_di0 "out" 12 11 402.25 U N
{ C27R12.le_tile.le_guts.lp1.reg0 "di" 12 11 402.25 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_v_valid_r__reg[0].mclk_out []
{ C39R15.le_tile.le_guts.lbuf "mclk_b" 18 14 0 U N
{ C39R15.le_tile.le_guts.lp2.reg1 "mclk_b" 18 14 0 U N
}
{ C39R15.le_tile.le_guts.lp2.reg0 "mclk_b" 18 14 0 U N
}
{ C39R15.le_tile.le_guts.lp1.reg1 "mclk_b" 18 14 0 U N
}
{ C39R15.le_tile.le_guts.lp1.reg0 "mclk_b" 18 14 0 U N
}
{ C39R15.le_tile.le_guts.lp0.reg1 "mclk_b" 18 14 0 U N
}
{ C39R15.le_tile.le_guts.lp0.reg0 "mclk_b" 18 14 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [14]
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_14 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_db [14]" 14 12 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[8]|qx_net []
{ C29R16.le_tile.le_guts.lp3.reg0 "qx" 13 15 0 U N
{ C28R16_xbar_tile.xbar_0.ixbar3 "i0 [8]" 13 15 0 U N
{ C28R16_xbar_tile.xbar_0.ixbar3 "z0 [1]" 13 15 87.07 U N
{ C28R18_xbar_tile.xbar_0.ixbar3 "i2 [0]" 13 17 87.07 U N
{ C28R18_xbar_tile.xbar_0.ixbar3 "z5 [3]" 13 17 255.492 U N
{ C29R18.le_tile.le_guts.lp0.lut0 "f1" 13 17 388.492 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].sclk_out []
{ C49R4.le_tile.le_guts.lbuf "sclk" 23 3 0 U N
{ C49R4.le_tile.le_guts.lp3.reg1 "sclk" 23 3 0 U N
}
{ C49R4.le_tile.le_guts.lp3.reg0 "sclk" 23 3 0 U N
}
{ C49R4.le_tile.le_guts.lp2.reg1 "sclk" 23 3 0 U N
}
{ C49R4.le_tile.le_guts.lp2.reg0 "sclk" 23 3 0 U N
}
{ C49R4.le_tile.le_guts.lp1.reg1 "sclk" 23 3 0 U N
}
{ C49R4.le_tile.le_guts.lp1.reg0 "sclk" 23 3 0 U N
}
{ C49R4.le_tile.le_guts.lp0.reg1 "sclk" 23 3 0 U N
}
{ C49R4.le_tile.le_guts.lp0.reg0 "sclk" 23 3 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[10]|qx_net []
{ C33R33.le_tile.le_guts.lp0.reg0 "qx" 15 32 0 U N
{ C32R33_xbar_tile.xbar_0.oxbar "d [1]" 15 32 0 U N
{ C32R33_xbar_tile.xbar_0.oxbar "xy [1]" 15 32 144.07 U N
{ C30R32_xbar_tile.xbar_0.ixbar2 "i3 [6]" 14 31 144.07 U N
{ C30R32_xbar_tile.xbar_0.ixbar2 "z1 [0]" 14 31 230.187 U N
{ C30R40_xbar_tile.xbar_0.ixbar2 "i2 [14]" 14 39 230.187 U N
{ C30R40_xbar_tile.xbar_0.ixbar2 "z0 [0]" 14 39 463.402 U N
{ C30R48_xbar_tile.xbar_0.ixbar2 "i1 [10]" 14 47 463.402 U N
{ C30R48_xbar_tile.xbar_0.ixbar2 "z1 [1]" 14 47 696.617 U N
{ C31R49.io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS "od_d_0 [3]" 14 47 696.617 U N
}
}
}
}
}
}
}
}
}
}
rout ii0717|dx_net []
{ C37R15.le_tile.le_guts.lp3.lut0 "dx" 17 14 0 U N
{ C37R15.le_tile.le_guts.lp3.mux_di0 "in2" 17 14 0 U N
{ C37R15.le_tile.le_guts.lp3.mux_di0 "out" 17 14 60.2 U N
{ C37R15.le_tile.le_guts.lp3.reg0 "di" 17 14 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sclk_out []
{ C25R10.le_tile.le_guts.lbuf "sclk" 11 9 0 U N
{ C25R10.le_tile.le_guts.lp1.reg0 "sclk" 11 9 0 U N
}
}
rout C39R15_ble1_out_to_muxdx []
{ C39R15.le_tile.le_guts.lp1.mux_f5 "out" 18 14 0 U N
{ C39R15.le_tile.le_guts.lp1.SC_mux_dx4_0 "sel" 18 14 0 U N
}
}
rout C35R11_ble2_out_to_muxdx []
{ C35R11.le_tile.le_guts.lp2.mux_f5 "out" 16 10 0 U N
{ C35R11.le_tile.le_guts.lp2.SC_mux_dx4_0 "sel" 16 10 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [3]
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_3 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_db [3]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|qx_net []
{ C35R12.le_tile.le_guts.lp0.reg0 "qx" 16 11 0 U N
{ C34R12_xbar_tile.xbar_0.ixbar0 "i3 [6]" 16 11 0 U N
{ C34R12_xbar_tile.xbar_0.ixbar0 "z6 [3]" 16 11 94.14 U N
{ C35R12.le_tile.le_guts.lp0.muxf3_l40 "in0" 16 11 94.14 U N
{ C35R12.le_tile.le_guts.lp0.muxf3_l40 "out" 16 11 261.46 U N
{ C35R12.le_tile.le_guts.lp0.lut40 "f3" 16 11 261.46 U N
}
}
}
}
{ C34R12_xbar_tile.xbar_0.ixbar0 "z1 [1]" 16 11 94.14 U N
{ C34R14_xbar_tile.xbar_0.ixbar0 "i1 [4]" 16 13 94.14 U N
{ C34R14_xbar_tile.xbar_0.ixbar0 "z2 [1]" 16 13 263.395 U N
{ C34R14_xbar_tile.xbar_0.ixbar3 "i3 [3]" 16 13 263.395 U N
{ C34R14_xbar_tile.xbar_0.ixbar3 "z4 [3]" 16 13 480.755 U N
{ C35R14.le_tile.le_guts.lp2.muxf2_l40 "in0" 16 13 480.755 U N
{ C35R14.le_tile.le_guts.lp2.muxf2_l40 "out" 16 13 644.755 U N
{ C35R14.le_tile.le_guts.lp2.mux_ca "in2" 16 13 644.755 U N
{ C35R14.le_tile.le_guts.lp2.mux_ca "out" 16 13 728.756 U N
{ C35R14.le_tile.le_guts.lp2.mux_ca_inv "in" 16 13 728.756 U N
{ C35R14.le_tile.le_guts.lp2.mux_ca_inv "out" 16 13 728.758 U N
{ C35R14.le_tile.le_guts.lp2.lut40 "ca" 16 13 728.758 U N
}
}
}
}
}
{ C35R14.le_tile.le_guts.lp2.lut40 "f2" 16 13 644.755 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]|qx_net []
{ C33R8.le_tile.le_guts.lp3.reg1 "qx" 15 7 0 U N
{ C32R8_xbar_tile.xbar_0.ixbar3 "i0 [9]" 15 7 0 U N
{ C32R8_xbar_tile.xbar_0.ixbar3 "z0 [0]" 15 7 87.07 U N
{ C32R12_xbar_tile.xbar_0.ixbar3 "i2 [1]" 15 11 87.07 U N
{ C32R12_xbar_tile.xbar_0.ixbar3 "z7 [3]" 15 11 314.872 U N
{ C32R12_xbar_tile.xbar_0.ixbar1 "i1 [8]" 15 11 314.872 U N
{ C32R12_xbar_tile.xbar_0.ixbar1 "z4 [0]" 15 11 532.232 U N
{ C33R12.le_tile.le_guts.lp1.mux_di4 "in1" 15 11 532.232 U N
{ C33R12.le_tile.le_guts.lp1.mux_di4 "out" 15 11 729.552 U N
{ C33R12.le_tile.le_guts.lp1.reg1 "di" 15 11 729.552 U N
}
}
}
}
}
}
}
}
}
}
rout C23R16_mux0_ble1_out_1 []
{ C23R16.le_tile.le_guts.lp1.SC_mux_dx4_1 "out" 10 15 0 U N
{ C23R16.le_tile.le_guts.lp1.mux_di4 "in3" 10 15 0 U N
{ C23R16.le_tile.le_guts.lp1.mux_di4 "out" 10 15 46.001 U N
{ C23R16.le_tile.le_guts.lp1.reg1 "di" 10 15 46.001 U N
}
}
}
}
rout C29R13_ble0_out_to_muxdx []
{ C29R13.le_tile.le_guts.lp0.mux_f5 "out" 13 12 0 U N
{ C29R13.le_tile.le_guts.lp0.SC_mux_dx4_0 "sel" 13 12 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[31]|qx_net []
{ C33R12.le_tile.le_guts.lp3.reg0 "qx" 15 11 0 U N
{ C32R12_xbar_tile.xbar_0.ixbar3 "i0 [8]" 15 11 0 U N
{ C32R12_xbar_tile.xbar_0.ixbar3 "z0 [1]" 15 11 87.07 U N
{ C32R14_xbar_tile.xbar_0.ixbar3 "i2 [0]" 15 13 87.07 U N
{ C32R14_xbar_tile.xbar_0.ixbar3 "z7 [3]" 15 13 255.492 U N
{ C32R14_xbar_tile.xbar_0.ixbar1 "i1 [8]" 15 13 255.492 U N
{ C32R14_xbar_tile.xbar_0.ixbar1 "z5 [3]" 15 13 472.852 U N
{ C33R14.le_tile.le_guts.lp2.lut0 "f1" 15 13 605.852 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [15]
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_15 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_db [15]" 14 12 0 U N
}
}
rout C29R11_ble0_out_to_mux []
{ C29R11.le_tile.le_guts.lp0.const_f5 "out" 13 10 0 U N
{ C29R11.le_tile.le_guts.lp0.mux_f5 "in1" 13 10 0 U N
}
}
rout ii0554|dx_net []
{ C35R17.le_tile.le_guts.lp2.lut0 "dx" 16 16 0 U N
{ C34R17_xbar_tile.xbar_0.oxbar "d [10]" 16 16 0 U N
{ C34R17_xbar_tile.xbar_0.oxbar "xy [6]" 16 16 164.48 U N
{ C34R16_xbar_tile.xbar_0.ixbar2 "i2 [3]" 16 15 164.48 U N
{ C34R16_xbar_tile.xbar_0.ixbar2 "z2 [1]" 16 15 249.314 U N
{ C35R16.le_tile.le_guts.lp2.lut41 "f0" 16 15 382.315 U N
}
}
}
}
{ C34R17_xbar_tile.xbar_0.oxbar "xy [5]" 16 16 164.48 U N
{ C34R16_xbar_tile.xbar_0.ixbar2 "i0 [6]" 16 15 164.48 U N
{ C34R16_xbar_tile.xbar_0.ixbar2 "z5 [3]" 16 15 249.857 U N
{ C35R16.le_tile.le_guts.lp3.lut0 "f1" 16 15 382.857 U N
}
}
}
}
{ C34R17_xbar_tile.xbar_0.oxbar "xy [10]" 16 16 164.48 U N
{ C34R16_xbar_tile.xbar_0.ixbar3 "i2 [7]" 16 15 164.48 U N
{ C34R16_xbar_tile.xbar_0.ixbar3 "z0 [3]" 16 15 249.314 U N
{ C35R16.le_tile.le_guts.lp3.lut41 "f2" 16 15 382.315 U N
}
}
}
}
{ C34R17_xbar_tile.xbar_0.oxbar "xy [0]" 16 16 164.48 U N
{ C34R16_xbar_tile.xbar_0.ixbar1 "i2 [7]" 16 15 164.48 U N
{ C34R16_xbar_tile.xbar_0.ixbar1 "z5 [3]" 16 15 249.314 U N
{ C35R16.le_tile.le_guts.lp2.lut0 "f1" 16 15 382.315 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]|qx_net []
{ C43R15.le_tile.le_guts.lp2.reg0 "qx" 20 14 0 U N
{ C42R15_xbar_tile.xbar_0.oxbar "d [11]" 20 14 0 U N
{ C42R15_xbar_tile.xbar_0.oxbar "xy [7]" 20 14 144.07 U N
{ C40R15_xbar_tile.xbar_0.ixbar1 "i1 [12]" 19 14 144.07 U N
{ C40R15_xbar_tile.xbar_0.ixbar1 "z3 [2]" 19 14 229.448 U N
{ C40R13_xbar_tile.xbar_0.ixbar1 "i1 [15]" 19 12 229.448 U N
{ C40R13_xbar_tile.xbar_0.ixbar1 "z0 [2]" 19 12 397.869 U N
{ C38R13_xbar_tile.xbar_0.ixbar1 "i3 [7]" 18 12 397.869 U N
{ C38R13_xbar_tile.xbar_0.ixbar1 "z5 [3]" 18 12 580.59 U N
{ C39R13.le_tile.le_guts.lp2.lut0 "f1" 18 12 713.59 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sr_out []
{ C25R10.le_tile.le_guts.lbuf "a_sr" 11 9 0 U N
{ C25R10.le_tile.le_guts.lp1.reg0 "a_sr" 11 9 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].mclk_out []
{ C25R9.le_tile.le_guts.lbuf "mclk_b" 11 8 0 U N
{ C25R9.le_tile.le_guts.lp0.reg0 "mclk_b" 11 8 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]|qx_net []
{ C39R4.le_tile.le_guts.lp3.reg0 "qx" 18 3 0 U N
{ C38R4_xbar_tile.xbar_0.ixbar3 "i0 [8]" 18 3 0 U N
{ C38R4_xbar_tile.xbar_0.ixbar3 "z4 [0]" 18 3 94.14 U N
{ C39R4.le_tile.le_guts.lp3.mux_di0 "in1" 18 3 94.14 U N
{ C39R4.le_tile.le_guts.lp3.mux_di0 "out" 18 3 270.46 U N
{ C39R4.le_tile.le_guts.lp3.reg0 "di" 18 3 270.46 U N
}
}
}
}
{ C38R4_xbar_tile.xbar_0.ixbar3 "z0 [0]" 18 3 94.14 U N
{ C38R12_xbar_tile.xbar_0.ixbar3 "i1 [10]" 18 11 94.14 U N
{ C38R12_xbar_tile.xbar_0.ixbar3 "z1 [0]" 18 11 327.355 U N
{ C38R20_xbar_tile.xbar_0.ixbar3 "i2 [14]" 18 19 327.355 U N
{ C38R20_xbar_tile.xbar_0.ixbar3 "z0 [0]" 18 19 560.57 U N
{ C38R28_xbar_tile.xbar_0.ixbar3 "i1 [10]" 18 27 560.57 U N
{ C38R28_xbar_tile.xbar_0.ixbar3 "z5 [2]" 18 27 793.785 U N
{ C52R28.xbar_tile.xbar_0.ixbar3 "i3 [5]" 25 27 793.785 U N
{ C52R28.xbar_tile.xbar_0.ixbar3 "z1 [2]" 25 27 1117.76 U N
{ C52R28.xbar_tile.xbar_0.oxbar "d [20]" 25 27 1117.76 U N
{ C52R28.xbar_tile.xbar_0.oxbar "xy [16]" 25 27 1396.25 U N
{ C52R29.xbar_tile.xbar_0.ixbar1 "i1 [13]" 25 28 1396.25 U N
{ C52R29.xbar_tile.xbar_0.ixbar1 "z6 [0]" 25 28 1481.09 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [12]" 25 28 1614.09 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0665|dx_net []
{ C29R11.le_tile.le_guts.lp0.lut40 "dx" 13 10 0 U N
{ C29R11.le_tile.le_guts.lp0.SC_mux_dx4_0 "in0" 13 10 0 U N
}
}
rout sbid1_0_0_c_in []
{ C35R13.le_tile.le_guts.carry_skip_in "c_in" 16 12 0 U N
{ C35R14.le_tile.le_guts.carry_skip_in "c_skip4_in" 16 13 0 U N
}
{ C35R13.le_tile.le_guts.lp0.lut40 "ci" 16 12 0 U N
}
}
rout u_sdram_to_RGB_de_i_start_pulse__reg.sr_out []
{ C45R14.le_tile.le_guts.lbuf "a_sr" 21 13 0 U N
{ C45R14.le_tile.le_guts.lp2.reg0 "a_sr" 21 13 0 U N
}
{ C45R14.le_tile.le_guts.lp1.reg0 "a_sr" 21 13 0 U N
}
{ C45R14.le_tile.le_guts.lp0.reg0 "a_sr" 21 13 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [4]
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_4 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_db [4]" 14 16 0 U N
}
}
rout C29R19_ble0_out_to_mux []
{ C29R19.le_tile.le_guts.lp0.const_f5 "out" 13 18 0 U N
{ C29R19.le_tile.le_guts.lp0.mux_f5 "in1" 13 18 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[4].sh0 []
{ C33R21.le_tile.le_guts.lbuf "sh [0]" 15 20 0 U N
{ C33R21.le_tile.le_guts.lp1.reg0 "shift" 15 20 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]|qx_net []
{ C37R8.le_tile.le_guts.lp0.reg0 "qx" 17 7 0 U N
{ C36R8_xbar_tile.xbar_0.ixbar0 "i3 [6]" 17 7 0 U N
{ C36R8_xbar_tile.xbar_0.ixbar0 "z0 [0]" 17 7 87.07 U N
{ C36R12_xbar_tile.xbar_0.ixbar0 "i2 [1]" 17 11 87.07 U N
{ C36R12_xbar_tile.xbar_0.ixbar0 "z4 [1]" 17 11 314.872 U N
{ C32R12_xbar_tile.xbar_0.ixbar0 "i3 [0]" 15 11 314.872 U N
{ C32R12_xbar_tile.xbar_0.ixbar0 "z7 [3]" 15 11 495.641 U N
{ C32R12_xbar_tile.xbar_0.ixbar2 "i1 [12]" 15 11 495.641 U N
{ C32R12_xbar_tile.xbar_0.ixbar2 "z4 [0]" 15 11 713.001 U N
{ C33R12.le_tile.le_guts.lp2.mux_di0 "in1" 15 11 713.001 U N
{ C33R12.le_tile.le_guts.lp2.mux_di0 "out" 15 11 889.321 U N
{ C33R12.le_tile.le_guts.lp2.reg0 "di" 15 11 889.321 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [16]
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_16 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_db [16]" 14 12 0 U N
}
}
rout C37R12_ble1_out_to_mux []
{ C37R12.le_tile.le_guts.lp1.const_f5 "out" 17 11 0 U N
{ C37R12.le_tile.le_guts.lp1.mux_f5 "in1" 17 11 0 U N
}
}
rout C27R11_ble0_out_to_muxdx []
{ C27R11.le_tile.le_guts.lp0.mux_f5 "out" 12 10 0 U N
{ C27R11.le_tile.le_guts.lp0.SC_mux_dx4_0 "sel" 12 10 0 U N
}
}
rout ii0512|dx_net []
{ C39R15.le_tile.le_guts.lp2.lut0 "dx" 18 14 0 U N
{ C38R15_xbar_tile.xbar_0.ixbar2 "i2 [7]" 18 14 0 U N
{ C38R15_xbar_tile.xbar_0.ixbar2 "z0 [1]" 18 14 87.2 U N
{ C38R17_xbar_tile.xbar_0.ixbar2 "i2 [0]" 18 16 87.2 U N
{ C38R17_xbar_tile.xbar_0.ixbar2 "z4 [0]" 18 16 255.622 U N
{ C39R17.le_tile.le_guts.lp2.mux_di0 "in1" 18 16 255.622 U N
{ C39R17.le_tile.le_guts.lp2.mux_di0 "out" 18 16 431.942 U N
{ C39R17.le_tile.le_guts.lp2.reg0 "di" 18 16 431.942 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sclk_out []
{ C37R7.le_tile.le_guts.lbuf "sclk" 17 6 0 U N
{ C37R7.le_tile.le_guts.lp2.reg0 "sclk" 17 6 0 U N
}
{ C37R7.le_tile.le_guts.lp1.reg0 "sclk" 17 6 0 U N
}
{ C37R7.le_tile.le_guts.lp0.reg0 "sclk" 17 6 0 U N
}
}
rout C23R16_mux0_ble0_out_0 []
{ C23R16.le_tile.le_guts.lp0.SC_mux_dx4_0 "out" 10 15 0 U N
{ C22R16_xbar_tile.xbar_0.oxbar "d [2]" 10 15 0 U N
{ C22R16_xbar_tile.xbar_0.oxbar "xy [22]" 10 15 144.2 U N
{ C22R17_xbar_tile.xbar_0.ixbar2 "i1 [9]" 10 16 144.2 U N
{ C22R17_xbar_tile.xbar_0.ixbar2 "z6 [2]" 10 16 229.035 U N
{ C18R17_xbar_tile.xbar_0.ixbar2 "i3 [11]" 8 16 229.035 U N
{ C18R17_xbar_tile.xbar_0.ixbar2 "z1 [2]" 8 16 398.461 U N
{ C19R17.le_tile.le_guts.lp2.muxf3_l0 "in0" 8 16 398.461 U N
{ C19R17.le_tile.le_guts.lp2.muxf3_l0 "out" 8 16 562.781 U N
{ C19R17.le_tile.le_guts.lp2.lut0 "f3" 8 16 562.781 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[4].mclk_out []
{ C33R30.le_tile.le_guts.lbuf "mclk_b" 15 29 0 U N
{ C33R30.le_tile.le_guts.lp1.reg0 "mclk_b" 15 29 0 U N
}
{ C33R30.le_tile.le_guts.lp0.reg0 "mclk_b" 15 29 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]|qx_net []
{ C33R8.le_tile.le_guts.lp1.reg0 "qx" 15 7 0 U N
{ C32R8_xbar_tile.xbar_0.oxbar "d [6]" 15 7 0 U N
{ C32R8_xbar_tile.xbar_0.oxbar "xy [16]" 15 7 144.07 U N
{ C32R9_xbar_tile.xbar_0.ixbar1 "i1 [13]" 15 8 144.07 U N
{ C32R9_xbar_tile.xbar_0.ixbar1 "z3 [1]" 15 8 228.905 U N
{ C33R9.le_tile.le_guts.lp1.mux_di0 "in1" 15 8 228.905 U N
{ C33R9.le_tile.le_guts.lp1.mux_di0 "out" 15 8 405.225 U N
{ C33R9.le_tile.le_guts.lp1.reg0 "di" 15 8 405.225 U N
}
}
}
}
}
}
}
}
rout ii0623|dx_net []
{ C35R9.le_tile.le_guts.lp2.lut0 "dx" 16 8 0 U N
{ C34R9_xbar_tile.xbar_0.ixbar2 "i2 [7]" 16 8 0 U N
{ C34R9_xbar_tile.xbar_0.ixbar2 "z5 [0]" 16 8 87.2 U N
{ C34R11_xbar_tile.xbar_0.ixbar2 "i1 [7]" 16 10 87.2 U N
{ C34R11_xbar_tile.xbar_0.ixbar2 "z1 [3]" 16 10 256.455 U N
{ C35R11.le_tile.le_guts.lp0.muxf1_l40 "in0" 16 10 256.455 U N
{ C35R11.le_tile.le_guts.lp0.muxf1_l40 "out" 16 10 451.455 U N
{ C35R11.le_tile.le_guts.lp0.lut40 "f1" 16 10 451.455 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [5]
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_5 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_db [5]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[28].mclk_out []
{ C27R14.le_tile.le_guts.lbuf "mclk_b" 12 13 0 U N
{ C27R14.le_tile.le_guts.lp2.reg0 "mclk_b" 12 13 0 U N
}
{ C27R14.le_tile.le_guts.lp1.reg0 "mclk_b" 12 13 0 U N
}
{ C27R14.le_tile.le_guts.lp0.reg0 "mclk_b" 12 13 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net []
{ C37R17.le_tile.le_guts.lp0.reg0 "qx" 17 16 0 U N
{ C36R17_xbar_tile.xbar_0.oxbar "d [1]" 17 16 0 U N
{ C36R17_xbar_tile.xbar_0.oxbar "xy [6]" 17 16 172.35 U N
{ C36R16_xbar_tile.xbar_0.ixbar2 "i2 [3]" 17 15 172.35 U N
{ C36R16_xbar_tile.xbar_0.ixbar2 "z6 [2]" 17 15 257.185 U N
{ C32R16_xbar_tile.xbar_0.ixbar2 "i3 [11]" 15 15 257.185 U N
{ C32R16_xbar_tile.xbar_0.ixbar2 "z0 [2]" 15 15 438.679 U N
{ C33R16.le_tile.le_guts.lp2.mux_di4 "in1" 15 15 438.679 U N
{ C33R16.le_tile.le_guts.lp2.mux_di4 "out" 15 15 635.999 U N
{ C33R16.le_tile.le_guts.lp2.reg1 "di" 15 15 635.999 U N
}
}
}
}
}
}
}
}
{ C36R17_xbar_tile.xbar_0.oxbar "xy [20]" 17 16 172.35 U N
{ C34R17_xbar_tile.xbar_0.ixbar3 "i3 [12]" 16 16 172.35 U N
{ C34R17_xbar_tile.xbar_0.ixbar3 "z5 [3]" 16 16 254.12 U N
{ C35R17.le_tile.le_guts.lp0.lut0 "f1" 16 16 387.12 U N
}
}
}
}
{ C36R17_xbar_tile.xbar_0.oxbar "xy [18]" 17 16 172.35 U N
{ C36R17_xbar_tile.xbar_0.ixbar3 "i0 [12]" 17 16 172.35 U N
{ C36R17_xbar_tile.xbar_0.ixbar3 "z6 [0]" 17 16 253.745 U N
{ C37R17.le_tile.le_guts.lp1.muxf2_l0 "in0" 17 16 253.745 U N
{ C37R17.le_tile.le_guts.lp1.muxf2_l0 "out" 17 16 415.745 U N
{ C37R17.le_tile.le_guts.lp1.lut0 "f2" 17 16 415.745 U N
}
}
}
}
}
}
{ C36R17_xbar_tile.xbar_0.oxbar "xy [12]" 17 16 172.35 U N
{ C34R17_xbar_tile.xbar_0.ixbar0 "i0 [6]" 16 16 172.35 U N
{ C34R17_xbar_tile.xbar_0.ixbar0 "z6 [0]" 16 16 254.12 U N
{ C35R17.le_tile.le_guts.lp2.muxf2_l0 "in0" 16 16 254.12 U N
{ C35R17.le_tile.le_guts.lp2.muxf2_l0 "out" 16 16 416.12 U N
{ C35R17.le_tile.le_guts.lp2.lut0 "f2" 16 16 416.12 U N
}
}
}
}
}
}
}
{ C36R17_xbar_tile.xbar_0.ixbar0 "i3 [6]" 17 16 0 U N
{ C36R17_xbar_tile.xbar_0.ixbar0 "z7 [0]" 17 16 115.35 U N
{ C37R17.le_tile.le_guts.lp0.lut0 "f0" 17 16 248.35 U N
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sclk_out []
{ C37R11.le_tile.le_guts.lbuf "sclk" 17 10 0 U N
{ C37R11.le_tile.le_guts.lp2.reg0 "sclk" 17 10 0 U N
}
{ C37R11.le_tile.le_guts.lp0.reg0 "sclk" 17 10 0 U N
}
}
rout ii0734|dx_net []
{ C25R14.le_tile.le_guts.lp0.lut0 "dx" 11 13 0 U N
{ C24R14_xbar_tile.xbar_0.oxbar "d [0]" 11 13 0 U N
{ C24R14_xbar_tile.xbar_0.oxbar "xy [0]" 11 13 144.2 U N
{ C24R13_xbar_tile.xbar_0.ixbar1 "i2 [7]" 11 12 144.2 U N
{ C24R13_xbar_tile.xbar_0.ixbar1 "z7 [2]" 11 12 229.035 U N
{ C28R13_xbar_tile.xbar_0.ixbar1 "i0 [15]" 13 12 229.035 U N
{ C28R13_xbar_tile.xbar_0.ixbar1 "z4 [0]" 13 12 448.806 U N
{ C29R13.le_tile.le_guts.lp1.mux_di4 "in1" 13 12 448.806 U N
{ C29R13.le_tile.le_guts.lp1.mux_di4 "out" 13 12 646.126 U N
{ C29R13.le_tile.le_guts.lp1.reg1 "di" 13 12 646.126 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[8].sclk_out []
{ C25R14.le_tile.le_guts.lbuf "sclk" 11 13 0 U N
{ C25R14.le_tile.le_guts.lp3.reg1 "sclk" 11 13 0 U N
}
{ C25R14.le_tile.le_guts.lp3.reg0 "sclk" 11 13 0 U N
}
{ C25R14.le_tile.le_guts.lp2.reg1 "sclk" 11 13 0 U N
}
{ C25R14.le_tile.le_guts.lp2.reg0 "sclk" 11 13 0 U N
}
{ C25R14.le_tile.le_guts.lp1.reg1 "sclk" 11 13 0 U N
}
{ C25R14.le_tile.le_guts.lp1.reg0 "sclk" 11 13 0 U N
}
{ C25R14.le_tile.le_guts.lp0.reg1 "sclk" 11 13 0 U N
}
{ C25R14.le_tile.le_guts.lp0.reg0 "sclk" 11 13 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].sr_out []
{ C33R13.le_tile.le_guts.lbuf "a_sr" 15 12 0 U N
{ C33R13.le_tile.le_guts.lp2.reg1 "a_sr" 15 12 0 U N
}
{ C33R13.le_tile.le_guts.lp1.reg1 "a_sr" 15 12 0 U N
}
{ C33R13.le_tile.le_guts.lp0.reg1 "a_sr" 15 12 0 U N
}
{ C33R13.le_tile.le_guts.lp0.reg0 "a_sr" 15 12 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [17]
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_17 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_db [17]" 14 12 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net []
{ C25R14.le_tile.le_guts.lp1.reg1 "qx" 11 13 0 U N
{ C24R14_xbar_tile.xbar_0.oxbar "d [8]" 11 13 0 U N
{ C24R14_xbar_tile.xbar_0.oxbar "xy [23]" 11 13 151.14 U N
{ C26R14_xbar_tile.xbar_0.ixbar3 "i1 [9]" 12 13 151.14 U N
{ C26R14_xbar_tile.xbar_0.ixbar3 "z7 [2]" 12 13 236.518 U N
{ C30R14_xbar_tile.xbar_0.ixbar3 "i0 [15]" 14 13 236.518 U N
{ C30R14_xbar_tile.xbar_0.ixbar3 "z3 [1]" 14 13 456.289 U N
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_2 "in1" 14 13 589.289 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_10 "in1" 14 13 589.289 U N
}
}
}
}
}
}
}
{ C24R14_xbar_tile.xbar_0.ixbar1 "i2 [13]" 11 13 0 U N
{ C24R14_xbar_tile.xbar_0.ixbar1 "z7 [2]" 11 13 94.14 U N
{ C30R14_xbar_tile.xbar_0.ixbar1 "i0 [11]" 14 13 94.14 U N
{ C30R14_xbar_tile.xbar_0.ixbar1 "z0 [0]" 14 13 321.934 U N
{ C30R22_xbar_tile.xbar_0.ixbar1 "i1 [10]" 14 21 321.934 U N
{ C30R22_xbar_tile.xbar_0.ixbar1 "z7 [3]" 14 21 555.149 U N
{ C30R22_xbar_tile.xbar_0.ixbar3 "i0 [6]" 14 21 555.149 U N
{ C30R22_xbar_tile.xbar_0.ixbar3 "z3 [2]" 14 21 772.509 U N
{ C30R19_xbar_tile.xbar_0.ixbar3 "i2 [4]" 14 18 772.509 U N
{ C30R19_xbar_tile.xbar_0.ixbar3 "z3 [1]" 14 18 949.764 U N
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_2 "in1" 14 18 1082.76 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_10 "in1" 14 18 1082.76 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[12]|qx_net []
{ C33R19.le_tile.le_guts.lp1.reg1 "qx" 15 18 0 U N
{ C32R19_xbar_tile.xbar_0.oxbar "d [8]" 15 18 0 U N
{ C32R19_xbar_tile.xbar_0.oxbar "xy [14]" 15 18 144.07 U N
{ C32R19_xbar_tile.xbar_0.ixbar2 "i0 [7]" 15 18 144.07 U N
{ C32R19_xbar_tile.xbar_0.ixbar2 "z6 [0]" 15 18 225.365 U N
{ C33R19.le_tile.le_guts.lp0.muxf2_l0 "in0" 15 18 225.365 U N
{ C33R19.le_tile.le_guts.lp0.muxf2_l0 "out" 15 18 387.365 U N
{ C33R19.le_tile.le_guts.lp0.lut0 "f2" 15 18 387.365 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]|qx_net []
{ C39R4.le_tile.le_guts.lp1.reg1 "qx" 18 3 0 U N
{ C38R4_xbar_tile.xbar_0.ixbar1 "i2 [13]" 18 3 0 U N
{ C38R4_xbar_tile.xbar_0.ixbar1 "z4 [0]" 18 3 94.14 U N
{ C39R4.le_tile.le_guts.lp1.mux_di4 "in1" 18 3 94.14 U N
{ C39R4.le_tile.le_guts.lp1.mux_di4 "out" 18 3 291.46 U N
{ C39R4.le_tile.le_guts.lp1.reg1 "di" 18 3 291.46 U N
}
}
}
}
{ C38R4_xbar_tile.xbar_0.ixbar1 "z1 [0]" 18 3 94.14 U N
{ C38R12_xbar_tile.xbar_0.ixbar1 "i2 [14]" 18 11 94.14 U N
{ C38R12_xbar_tile.xbar_0.ixbar1 "z7 [1]" 18 11 327.355 U N
{ C52R12.xbar_tile.xbar_0.ixbar1 "i3 [14]" 25 11 327.355 U N
{ C52R12.xbar_tile.xbar_0.ixbar1 "z0 [0]" 25 11 651.333 U N
{ C52R20.xbar_tile.xbar_0.ixbar1 "i1 [10]" 25 19 651.333 U N
{ C52R20.xbar_tile.xbar_0.ixbar1 "z0 [0]" 25 19 884.548 U N
{ C52R28.xbar_tile.xbar_0.ixbar1 "i1 [10]" 25 27 884.548 U N
{ C52R28.xbar_tile.xbar_0.ixbar1 "z0 [1]" 25 27 1117.76 U N
{ C52R31.xbar_tile.xbar_0.ixbar1 "i1 [11]" 25 30 1117.76 U N
{ C52R31.xbar_tile.xbar_0.ixbar1 "z7 [3]" 25 30 1295.02 U N
{ C52R31.xbar_tile.xbar_0.ixbar3 "i0 [6]" 25 30 1295.02 U N
{ C52R31.xbar_tile.xbar_0.ixbar3 "z3 [1]" 25 30 1512.38 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [29]" 25 30 1645.38 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]|qx_net []
{ C39R4.le_tile.le_guts.lp2.reg1 "qx" 18 3 0 U N
{ C38R4_xbar_tile.xbar_0.ixbar2 "i1 [3]" 18 3 0 U N
{ C38R4_xbar_tile.xbar_0.ixbar2 "z1 [0]" 18 3 94.14 U N
{ C38R12_xbar_tile.xbar_0.ixbar2 "i2 [14]" 18 11 94.14 U N
{ C38R12_xbar_tile.xbar_0.ixbar2 "z0 [0]" 18 11 327.355 U N
{ C38R20_xbar_tile.xbar_0.ixbar2 "i1 [10]" 18 19 327.355 U N
{ C38R20_xbar_tile.xbar_0.ixbar2 "z1 [0]" 18 19 560.57 U N
{ C38R28_xbar_tile.xbar_0.ixbar2 "i2 [14]" 18 27 560.57 U N
{ C38R28_xbar_tile.xbar_0.ixbar2 "z0 [1]" 18 27 793.785 U N
{ C38R31_xbar_tile.xbar_0.ixbar2 "i1 [11]" 18 30 793.785 U N
{ C38R31_xbar_tile.xbar_0.ixbar2 "z5 [2]" 18 30 971.04 U N
{ C52R31.xbar_tile.xbar_0.ixbar2 "i3 [5]" 25 30 971.04 U N
{ C52R31.xbar_tile.xbar_0.ixbar2 "z3 [0]" 25 30 1295.02 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [30]" 25 30 1428.02 U N
}
}
}
}
}
}
}
}
}
}
}
}
{ C38R4_xbar_tile.xbar_0.ixbar2 "z0 [2]" 18 3 94.14 U N
{ C39R4.le_tile.le_guts.lp2.mux_di4 "in1" 18 3 94.14 U N
{ C39R4.le_tile.le_guts.lp2.mux_di4 "out" 18 3 291.46 U N
{ C39R4.le_tile.le_guts.lp2.reg1 "di" 18 3 291.46 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[14].sclk_out []
{ C35R31.le_tile.le_guts.lbuf "sclk" 16 30 0 U N
{ C35R31.le_tile.le_guts.lp0.reg0 "sclk" 16 30 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].sclk_out []
{ C25R11.le_tile.le_guts.lbuf "sclk" 11 10 0 U N
{ C25R11.le_tile.le_guts.lp2.reg0 "sclk" 11 10 0 U N
}
{ C25R11.le_tile.le_guts.lp0.reg0 "sclk" 11 10 0 U N
}
}
rout ii0459|dx_net []
{ C17R16.le_tile.le_guts.lp0.lut0 "dx" 7 15 0 U N
{ C16R16_xbar_tile.xbar_0.oxbar "d [0]" 7 15 0 U N
{ C16R16_xbar_tile.xbar_0.oxbar "xy [17]" 7 15 151.18 U N
{ C18R17_xbar_tile.xbar_0.ixbar0 "i3 [9]" 8 16 151.18 U N
{ C18R17_xbar_tile.xbar_0.ixbar0 "z5 [3]" 8 16 237.365 U N
{ C19R17.le_tile.le_guts.lp1.lut0 "f1" 8 16 370.365 U N
}
}
}
}
{ C16R16_xbar_tile.xbar_0.oxbar "xy [14]" 7 15 151.18 U N
{ C18R16_xbar_tile.xbar_0.ixbar2 "i0 [3]" 8 15 151.18 U N
{ C18R16_xbar_tile.xbar_0.ixbar2 "z7 [0]" 8 15 232.95 U N
{ C19R16.le_tile.le_guts.lp2.lut0 "f0" 8 15 365.95 U N
}
}
}
}
}
}
rout ii0460|dx_net []
{ C19R17.le_tile.le_guts.lp1.lut0 "dx" 8 16 0 U N
{ C19R17.le_tile.le_guts.lp1.mux_di0 "in2" 8 16 0 U N
{ C19R17.le_tile.le_guts.lp1.mux_di0 "out" 8 16 60.2 U N
{ C19R17.le_tile.le_guts.lp1.reg0 "di" 8 16 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net []
{ C33R16.le_tile.le_guts.lp0.reg1 "qx" 15 15 0 U N
{ C32R16_xbar_tile.xbar_0.ixbar0 "i3 [7]" 15 15 0 U N
{ C32R16_xbar_tile.xbar_0.ixbar0 "z6 [2]" 15 15 115.35 U N
{ C30R16_xbar_tile.xbar_0.ixbar0 "i3 [13]" 14 15 115.35 U N
{ C30R16_xbar_tile.xbar_0.ixbar0 "z5 [0]" 14 15 287.491 U N
{ C30R17_xbar_tile.xbar_0.ixbar0 "i2 [12]" 14 16 287.491 U N
{ C30R17_xbar_tile.xbar_0.ixbar0 "z0 [3]" 14 16 456.912 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_ab [10]" 14 16 589.912 U N
}
}
}
}
{ C30R16_xbar_tile.xbar_0.ixbar0 "z0 [3]" 14 15 287.491 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_ab [10]" 14 15 420.491 U N
}
}
}
}
{ C32R16_xbar_tile.xbar_0.ixbar0 "z5 [0]" 15 15 115.35 U N
{ C32R19_xbar_tile.xbar_0.ixbar0 "i2 [13]" 15 18 115.35 U N
{ C32R19_xbar_tile.xbar_0.ixbar0 "z6 [2]" 15 18 292.841 U N
{ C30R19_xbar_tile.xbar_0.ixbar0 "i3 [13]" 14 18 292.841 U N
{ C30R19_xbar_tile.xbar_0.ixbar0 "z0 [3]" 14 18 462.391 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_ab [10]" 14 18 595.391 U N
}
}
}
}
}
}
{ C32R16_xbar_tile.xbar_0.ixbar0 "z3 [2]" 15 15 115.35 U N
{ C32R13_xbar_tile.xbar_0.ixbar0 "i2 [4]" 15 12 115.35 U N
{ C32R13_xbar_tile.xbar_0.ixbar0 "z6 [2]" 15 12 292.605 U N
{ C30R13_xbar_tile.xbar_0.ixbar0 "i3 [13]" 14 12 292.605 U N
{ C30R13_xbar_tile.xbar_0.ixbar0 "z1 [1]" 14 12 464.746 U N
{ C30R15_xbar_tile.xbar_0.ixbar0 "i1 [4]" 14 14 464.746 U N
{ C30R15_xbar_tile.xbar_0.ixbar0 "z0 [3]" 14 14 637.299 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_ab [10]" 14 14 770.299 U N
}
}
}
{ C30R14_xbar_tile.xbar_0.ixbar0 "i1 [6]" 14 13 464.746 U N
{ C30R14_xbar_tile.xbar_0.ixbar0 "z0 [3]" 14 13 636.629 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_ab [10]" 14 13 769.629 U N
}
}
}
}
{ C30R13_xbar_tile.xbar_0.ixbar0 "z0 [3]" 14 12 464.746 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_ab [10]" 14 12 597.746 U N
}
}
}
}
}
}
{ C32R16_xbar_tile.xbar_0.ixbar0 "z1 [1]" 15 15 115.35 U N
{ C32R18_xbar_tile.xbar_0.ixbar0 "i1 [4]" 15 17 115.35 U N
{ C32R18_xbar_tile.xbar_0.ixbar0 "z6 [2]" 15 17 284.605 U N
{ C30R18_xbar_tile.xbar_0.ixbar0 "i3 [13]" 14 17 284.605 U N
{ C30R18_xbar_tile.xbar_0.ixbar0 "z0 [3]" 14 17 454.154 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_ab [10]" 14 17 587.154 U N
}
}
}
}
}
}
{ C32R16_xbar_tile.xbar_0.ixbar0 "z0 [0]" 15 15 115.35 U N
{ C32R20_xbar_tile.xbar_0.ixbar0 "i2 [1]" 15 19 115.35 U N
{ C32R20_xbar_tile.xbar_0.ixbar0 "z6 [2]" 15 19 343.152 U N
{ C30R20_xbar_tile.xbar_0.ixbar0 "i3 [13]" 14 19 343.152 U N
{ C30R20_xbar_tile.xbar_0.ixbar0 "z0 [3]" 14 19 512.701 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_ab [10]" 14 19 645.701 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_de_i_start_pulse__reg.mclk_out []
{ C45R14.le_tile.le_guts.lbuf "mclk_b" 21 13 0 U N
{ C45R14.le_tile.le_guts.lp2.reg0 "mclk_b" 21 13 0 U N
}
{ C45R14.le_tile.le_guts.lp1.reg0 "mclk_b" 21 13 0 U N
}
{ C45R14.le_tile.le_guts.lp0.reg0 "mclk_b" 21 13 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [6]
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_6 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_db [6]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net []
{ C29R13.le_tile.le_guts.lp0.reg0 "qx" 13 12 0 U N
{ C28R13_xbar_tile.xbar_0.ixbar0 "i3 [6]" 13 12 0 U N
{ C28R13_xbar_tile.xbar_0.ixbar0 "z7 [0]" 13 12 94.14 U N
{ C29R13.le_tile.le_guts.lp0.lut0 "f0" 13 12 227.14 U N
}
}
{ C28R13_xbar_tile.xbar_0.ixbar0 "z3 [2]" 13 12 94.14 U N
{ C28R10_xbar_tile.xbar_0.ixbar0 "i2 [4]" 13 9 94.14 U N
{ C28R10_xbar_tile.xbar_0.ixbar0 "z4 [1]" 13 9 271.395 U N
{ C24R10_xbar_tile.xbar_0.ixbar0 "i3 [0]" 11 9 271.395 U N
{ C24R10_xbar_tile.xbar_0.ixbar0 "z6 [3]" 11 9 491.166 U N
{ C25R10.le_tile.le_guts.lp0.muxf3_l40 "in0" 11 9 491.166 U N
{ C25R10.le_tile.le_guts.lp0.muxf3_l40 "out" 11 9 658.486 U N
{ C25R10.le_tile.le_guts.lp0.lut40 "f3" 11 9 658.486 U N
}
}
}
}
}
}
}
}
}
}
rout ii0571|dx_net []
{ C33R21.le_tile.le_guts.lp0.lut0 "dx" 15 20 0 U N
{ C32R21_xbar_tile.xbar_0.oxbar "d [0]" 15 20 0 U N
{ C32R21_xbar_tile.xbar_0.oxbar "xy [16]" 15 20 144.2 U N
{ C32R22_xbar_tile.xbar_0.ixbar1 "i1 [13]" 15 21 144.2 U N
{ C32R22_xbar_tile.xbar_0.ixbar1 "z1 [0]" 15 21 229.035 U N
{ C32R30_xbar_tile.xbar_0.ixbar1 "i2 [14]" 15 29 229.035 U N
{ C32R30_xbar_tile.xbar_0.ixbar1 "z3 [1]" 15 29 462.25 U N
{ C33R30.le_tile.le_guts.lp1.mux_di0 "in1" 15 29 462.25 U N
{ C33R30.le_tile.le_guts.lp1.mux_di0 "out" 15 29 638.57 U N
{ C33R30.le_tile.le_guts.lp1.reg0 "di" 15 29 638.57 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].mclk_out []
{ C29R14.le_tile.le_guts.lbuf "mclk_b" 13 13 0 U N
{ C29R14.le_tile.le_guts.lp3.reg0 "mclk_b" 13 13 0 U N
}
{ C29R14.le_tile.le_guts.lp1.reg0 "mclk_b" 13 13 0 U N
}
}
rout ii0682|dx_net []
{ C39R11.le_tile.le_guts.lp2.lut0 "dx" 18 10 0 U N
{ C38R11_xbar_tile.xbar_0.oxbar "d [10]" 18 10 0 U N
{ C38R11_xbar_tile.xbar_0.oxbar "xy [8]" 18 10 144.2 U N
{ C38R12_xbar_tile.xbar_0.ixbar0 "i1 [9]" 18 11 144.2 U N
{ C38R12_xbar_tile.xbar_0.ixbar0 "z1 [2]" 18 11 229.035 U N
{ C39R12.le_tile.le_guts.lp0.mux_di0 "in1" 18 11 229.035 U N
{ C39R12.le_tile.le_guts.lp0.mux_di0 "out" 18 11 405.354 U N
{ C39R12.le_tile.le_guts.lp0.reg0 "di" 18 11 405.354 U N
}
}
}
}
}
}
}
}
rout u_colorgen_v_cnt__reg[2].mclk_out []
{ C15R17.le_tile.le_guts.lbuf "mclk_b" 6 16 0 U N
{ C15R17.le_tile.le_guts.lp1.reg0 "mclk_b" 6 16 0 U N
}
{ C15R17.le_tile.le_guts.lp0.reg0 "mclk_b" 6 16 0 U N
}
}
rout C25R10_ble0_out_to_mux []
{ C25R10.le_tile.le_guts.lp0.const_f5 "out" 11 9 0 U N
{ C25R10.le_tile.le_guts.lp0.mux_f5 "in1" 11 9 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[4]|qx_net []
{ C33R30.le_tile.le_guts.lp1.reg0 "qx" 15 29 0 U N
{ C32R30_xbar_tile.xbar_0.oxbar "d [6]" 15 29 0 U N
{ C32R30_xbar_tile.xbar_0.oxbar "xy [13]" 15 29 144.07 U N
{ C30R31_xbar_tile.xbar_0.ixbar0 "i2 [6]" 14 30 144.07 U N
{ C30R31_xbar_tile.xbar_0.ixbar0 "z1 [0]" 14 30 230.187 U N
{ C30R39_xbar_tile.xbar_0.ixbar0 "i2 [14]" 14 38 230.187 U N
{ C30R39_xbar_tile.xbar_0.ixbar0 "z1 [0]" 14 38 463.402 U N
{ C30R47_xbar_tile.xbar_0.ixbar0 "i2 [14]" 14 46 463.402 U N
{ C30R47_xbar_tile.xbar_0.ixbar0 "z0 [1]" 14 46 696.617 U N
{ C30R48_xbar_tile.xbar_0.ixbar0 "i1 [15]" 14 47 696.617 U N
{ C30R48_xbar_tile.xbar_0.ixbar0 "z5 [0]" 14 47 865.039 U N
{ C31R49.io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS "od_d_0 [1]" 14 47 865.039 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout VCC_0_inst|Y_net []
{ array.uvcc "Y" 25 10 0 U N
{ C52R36.xbar_tile.xbar_0.ixbar1 "i2 [3]" 25 35 0 U N
{ C52R36.xbar_tile.xbar_0.ixbar1 "z3 [0]" 25 35 102.92 U N
{ C53R4.M7S_SOC "fp0_m_ahb_prot [0]" 25 35 235.92 U N
}
}
}
{ C52R36.xbar_tile.xbar_0.ixbar0 "i3 [8]" 25 35 0 U N
{ C52R36.xbar_tile.xbar_0.ixbar0 "z6 [0]" 25 35 97.37 U N
{ C53R4.M7S_SOC "fp0_m_ahb_size [1]" 25 35 230.37 U N
}
}
}
{ C52R18.xbar_tile.xbar_0.ixbar0 "i3 [8]" 25 17 0 U N
{ C52R18.xbar_tile.xbar_0.ixbar0 "z7 [1]" 25 17 91.7 U N
{ C38R18_xbar_tile.xbar_0.ixbar0 "i3 [14]" 18 17 91.7 U N
{ C38R18_xbar_tile.xbar_0.ixbar0 "z1 [2]" 18 17 382.202 U N
{ C39R18.le_tile.le_guts.lp0.mux_di0 "in1" 18 17 382.202 U N
{ C39R18.le_tile.le_guts.lp0.mux_di0 "out" 18 17 558.522 U N
{ C39R18.le_tile.le_guts.lp0.reg0 "di" 18 17 558.523 U N
}
}
}
}
}
}
}
{ C52R15.xbar_tile.xbar_0.ixbar0 "i3 [8]" 25 14 0 U N
{ C52R15.xbar_tile.xbar_0.ixbar0 "z6 [1]" 25 14 85.91 U N
{ C36R15_xbar_tile.xbar_0.ixbar0 "i3 [14]" 17 14 85.91 U N
{ C36R15_xbar_tile.xbar_0.ixbar0 "z6 [2]" 17 14 376.412 U N
{ C34R15_xbar_tile.xbar_0.ixbar0 "i3 [13]" 16 14 376.412 U N
{ C34R15_xbar_tile.xbar_0.ixbar0 "z1 [2]" 16 14 559.133 U N
{ C35R15.le_tile.le_guts.lp0.mux_di0 "in1" 16 14 559.133 U N
{ C35R15.le_tile.le_guts.lp0.mux_di0 "out" 16 14 735.453 U N
{ C35R15.le_tile.le_guts.lp0.reg0 "di" 16 14 735.454 U N
}
}
}
}
}
{ C30R15_xbar_tile.xbar_0.ixbar0 "i3 [15]" 14 14 376.412 U N
{ C30R15_xbar_tile.xbar_0.ixbar0 "z6 [0]" 14 14 573.821 U N
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_web "in1" 14 14 573.821 U N
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_web "out" 14 14 706.822 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_web" 14 14 706.823 U N
}
}
}
}
{ C30R15_xbar_tile.xbar_0.ixbar0 "z2 [2]" 14 14 569.98 U N
{ C30R14_xbar_tile.xbar_0.ixbar0 "i2 [9]" 14 13 569.98 U N
{ C30R14_xbar_tile.xbar_0.ixbar0 "z6 [0]" 14 13 741.863 U N
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_web "in1" 14 13 741.863 U N
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_web "out" 14 13 874.864 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_web" 14 13 874.865 U N
}
}
}
}
}
{ C30R13_xbar_tile.xbar_0.ixbar0 "i2 [11]" 14 12 569.98 U N
{ C30R13_xbar_tile.xbar_0.ixbar0 "z6 [0]" 14 12 739.234 U N
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_web "in1" 14 12 739.234 U N
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_web "out" 14 12 872.235 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_web" 14 12 872.236 U N
}
}
}
}
}
}
{ C30R15_xbar_tile.xbar_0.ixbar0 "z1 [1]" 14 14 577.701 U N
{ C30R18_xbar_tile.xbar_0.ixbar0 "i2 [15]" 14 17 577.701 U N
{ C30R18_xbar_tile.xbar_0.ixbar0 "z6 [0]" 14 17 765.93 U N
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_web "in1" 14 17 765.93 U N
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_web "out" 14 17 898.931 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_web" 14 17 898.932 U N
}
}
}
}
{ C30R18_xbar_tile.xbar_0.ixbar0 "z1 [1]" 14 17 758.728 U N
{ C30R20_xbar_tile.xbar_0.ixbar0 "i1 [4]" 14 19 758.728 U N
{ C30R20_xbar_tile.xbar_0.ixbar0 "z6 [0]" 14 19 927.983 U N
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_web "in1" 14 19 927.983 U N
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_web "out" 14 19 1060.98 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_web" 14 19 1060.98 U N
}
}
}
}
}
{ C30R19_xbar_tile.xbar_0.ixbar0 "i1 [6]" 14 18 758.728 U N
{ C30R19_xbar_tile.xbar_0.ixbar0 "z6 [0]" 14 18 930.611 U N
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_web "in1" 14 18 930.611 U N
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_web "out" 14 18 1063.61 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_web" 14 18 1063.61 U N
}
}
}
}
}
}
}
{ C30R17_xbar_tile.xbar_0.ixbar0 "i1 [4]" 14 16 577.701 U N
{ C30R17_xbar_tile.xbar_0.ixbar0 "z6 [0]" 14 16 753.597 U N
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_web "in1" 14 16 753.597 U N
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_web "out" 14 16 886.598 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_web" 14 16 886.599 U N
}
}
}
}
}
{ C30R16_xbar_tile.xbar_0.ixbar0 "i1 [6]" 14 15 577.701 U N
{ C30R16_xbar_tile.xbar_0.ixbar0 "z6 [0]" 14 15 747.123 U N
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_web "in1" 14 15 747.123 U N
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_web "out" 14 15 880.124 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_web" 14 15 880.125 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_addr_cnt__reg[8].mclk_out []
{ C37R19.le_tile.le_guts.lbuf "mclk_b" 17 18 0 U N
{ C37R19.le_tile.le_guts.lp1.reg0 "mclk_b" 17 18 0 U N
}
{ C37R19.le_tile.le_guts.lp0.reg0 "mclk_b" 17 18 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [7]
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_7 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_db [7]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[0].mclk_out []
{ C33R19.le_tile.le_guts.lbuf "mclk_b" 15 18 0 U N
{ C33R19.le_tile.le_guts.lp2.reg0 "mclk_b" 15 18 0 U N
}
{ C33R19.le_tile.le_guts.lp1.reg1 "mclk_b" 15 18 0 U N
}
{ C33R19.le_tile.le_guts.lp1.reg0 "mclk_b" 15 18 0 U N
}
{ C33R19.le_tile.le_guts.lp0.reg1 "mclk_b" 15 18 0 U N
}
{ C33R19.le_tile.le_guts.lp0.reg0 "mclk_b" 15 18 0 U N
}
}
rout C39R11_ble0_out_to_mux []
{ C39R11.le_tile.le_guts.lp0.const_f5 "out" 18 10 0 U N
{ C39R11.le_tile.le_guts.lp0.mux_f5 "in1" 18 10 0 U N
}
}
rout ii0528|dx_net []
{ C39R26.le_tile.le_guts.lp0.lut0 "dx" 18 25 0 U N
{ C38R26_xbar_tile.xbar_0.ixbar0 "i3 [3]" 18 25 0 U N
{ C38R26_xbar_tile.xbar_0.ixbar0 "z2 [3]" 18 25 87.2 U N
{ C38R18_xbar_tile.xbar_0.ixbar0 "i1 [1]" 18 17 87.2 U N
{ C38R18_xbar_tile.xbar_0.ixbar0 "z1 [1]" 18 17 320.908 U N
{ C38R19_xbar_tile.xbar_0.ixbar0 "i1 [6]" 18 18 320.908 U N
{ C38R19_xbar_tile.xbar_0.ixbar0 "z1 [2]" 18 18 490.33 U N
{ C39R19.le_tile.le_guts.lp0.mux_di0 "in1" 18 18 490.33 U N
{ C39R19.le_tile.le_guts.lp0.mux_di0 "out" 18 18 666.65 U N
{ C39R19.le_tile.le_guts.lp0.reg0 "di" 18 18 666.65 U N
}
}
}
}
}
}
}
}
}
}
rout C29R16_mux0_ble0_out_0 []
{ C29R16.le_tile.le_guts.lp0.SC_mux_dx4_0 "out" 13 15 0 U N
{ C28R16_xbar_tile.xbar_0.oxbar "d [2]" 13 15 0 U N
{ C28R16_xbar_tile.xbar_0.oxbar "xy [19]" 13 15 144.2 U N
{ C28R17_xbar_tile.xbar_0.ixbar1 "i3 [8]" 13 16 144.2 U N
{ C28R17_xbar_tile.xbar_0.ixbar1 "z3 [1]" 13 16 230.615 U N
{ C29R17.le_tile.le_guts.lp1.mux_di0 "in1" 13 16 230.615 U N
{ C29R17.le_tile.le_guts.lp1.mux_di0 "out" 13 16 406.935 U N
{ C29R17.le_tile.le_guts.lp1.reg0 "di" 13 16 406.935 U N
}
}
}
}
}
}
}
}
rout C37R12_ble2_out_to_mux []
{ C37R12.le_tile.le_guts.lp2.const_f5 "out" 17 11 0 U N
{ C37R12.le_tile.le_guts.lp2.mux_f5 "in1" 17 11 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net []
{ C29R8.le_tile.le_guts.lp0.reg1 "qx" 13 7 0 U N
{ C28R8_xbar_tile.xbar_0.oxbar "d [3]" 13 7 0 U N
{ C28R8_xbar_tile.xbar_0.oxbar "xy [11]" 13 7 144.07 U N
{ C30R7_xbar_tile.xbar_0.ixbar3 "i0 [3]" 14 6 144.07 U N
{ C30R7_xbar_tile.xbar_0.ixbar3 "z6 [1]" 14 6 230.502 U N
{ C30R15_xbar_tile.xbar_0.ixbar3 "i0 [10]" 14 14 230.502 U N
{ C30R15_xbar_tile.xbar_0.ixbar3 "z7 [0]" 14 14 468.067 U N
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_8 "in1" 14 14 601.067 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_0 "in1" 14 14 601.067 U N
}
}
{ C30R15_xbar_tile.xbar_0.ixbar3 "z0 [1]" 14 14 468.067 U N
{ C30R18_xbar_tile.xbar_0.ixbar3 "i1 [11]" 14 17 468.067 U N
{ C30R18_xbar_tile.xbar_0.ixbar3 "z7 [0]" 14 17 645.322 U N
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_8 "in1" 14 17 778.322 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_0 "in1" 14 17 778.322 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net []
{ C29R8.le_tile.le_guts.lp1.reg0 "qx" 13 7 0 U N
{ C28R8_xbar_tile.xbar_0.ixbar1 "i2 [12]" 13 7 0 U N
{ C28R8_xbar_tile.xbar_0.ixbar1 "z0 [0]" 13 7 87.07 U N
{ C28R16_xbar_tile.xbar_0.ixbar1 "i1 [10]" 13 15 87.07 U N
{ C28R16_xbar_tile.xbar_0.ixbar1 "z5 [1]" 13 15 320.285 U N
{ C30R16_xbar_tile.xbar_0.ixbar1 "i0 [2]" 14 15 320.285 U N
{ C30R16_xbar_tile.xbar_0.ixbar1 "z2 [2]" 14 15 544.887 U N
{ C30R13_xbar_tile.xbar_0.ixbar1 "i1 [0]" 14 12 544.887 U N
{ C30R13_xbar_tile.xbar_0.ixbar1 "z1 [3]" 14 12 722.379 U N
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_6 "in1" 14 12 855.379 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_14 "in1" 14 12 855.379 U N
}
}
}
}
{ C30R16_xbar_tile.xbar_0.ixbar1 "z0 [0]" 14 15 544.887 U N
{ C30R20_xbar_tile.xbar_0.ixbar1 "i2 [1]" 14 19 544.887 U N
{ C30R20_xbar_tile.xbar_0.ixbar1 "z1 [3]" 14 19 772.689 U N
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_6 "in1" 14 19 905.689 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_14 "in1" 14 19 905.689 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]|qx_net []
{ C49R5.le_tile.le_guts.lp1.reg1 "qx" 23 4 0 U N
{ C48R5_xbar_tile.xbar_0.oxbar "d [8]" 23 4 0 U N
{ C48R5_xbar_tile.xbar_0.oxbar "xy [3]" 23 4 151.14 U N
{ C50R4_xbar_tile.xbar_0.ixbar2 "i3 [2]" 24 3 151.14 U N
{ C50R4_xbar_tile.xbar_0.ixbar2 "z0 [0]" 24 3 237.572 U N
{ C50R12_xbar_tile.xbar_0.ixbar2 "i1 [10]" 24 11 237.572 U N
{ C50R12_xbar_tile.xbar_0.ixbar2 "z1 [0]" 24 11 470.786 U N
{ C50R20_xbar_tile.xbar_0.ixbar2 "i2 [14]" 24 19 470.786 U N
{ C50R20_xbar_tile.xbar_0.ixbar2 "z1 [0]" 24 19 704.001 U N
{ C50R28_xbar_tile.xbar_0.ixbar2 "i2 [14]" 24 27 704.001 U N
{ C50R28_xbar_tile.xbar_0.ixbar2 "z7 [3]" 24 27 937.216 U N
{ C50R28_xbar_tile.xbar_0.ixbar0 "i2 [3]" 24 27 937.216 U N
{ C50R28_xbar_tile.xbar_0.ixbar0 "z7 [2]" 24 27 1154.58 U N
{ C52R28.xbar_tile.xbar_0.ixbar0 "i3 [0]" 25 27 1154.58 U N
{ C52R28.xbar_tile.xbar_0.ixbar0 "z4 [3]" 25 27 1374.35 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [3]" 25 27 1507.35 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C48R5_xbar_tile.xbar_0.ixbar1 "i2 [13]" 23 4 0 U N
{ C48R5_xbar_tile.xbar_0.ixbar1 "z4 [0]" 23 4 94.14 U N
{ C49R5.le_tile.le_guts.lp1.mux_di4 "in1" 23 4 94.14 U N
{ C49R5.le_tile.le_guts.lp1.mux_di4 "out" 23 4 291.46 U N
{ C49R5.le_tile.le_guts.lp1.reg1 "di" 23 4 291.46 U N
}
}
}
}
}
}
rout C33R11_ble1_out_to_mux []
{ C33R11.le_tile.le_guts.lp1.const_f5 "out" 15 10 0 U N
{ C33R11.le_tile.le_guts.lp1.mux_f5 "in1" 15 10 0 U N
}
}
rout ii0639|dx_net []
{ C39R12.le_tile.le_guts.lp3.lut0 "dx" 18 11 0 U N
{ C39R12.le_tile.le_guts.lp3.mux_di0 "in2" 18 11 0 U N
{ C39R12.le_tile.le_guts.lp3.mux_di0 "out" 18 11 60.2 U N
{ C39R12.le_tile.le_guts.lp3.reg0 "di" 18 11 60.2 U N
}
}
}
}
rout ii0640|dx_net []
{ C27R13.le_tile.le_guts.lp0.lut0 "dx" 12 12 0 U N
{ C26R13_xbar_tile.xbar_0.oxbar "d [0]" 12 12 0 U N
{ C26R13_xbar_tile.xbar_0.oxbar "xy [1]" 12 12 164.48 U N
{ C24R13_xbar_tile.xbar_0.ixbar0 "i1 [12]" 11 12 164.48 U N
{ C24R13_xbar_tile.xbar_0.ixbar0 "z3 [2]" 11 12 250.895 U N
{ C24R10_xbar_tile.xbar_0.ixbar0 "i2 [4]" 11 9 250.895 U N
{ C24R10_xbar_tile.xbar_0.ixbar0 "z5 [3]" 11 9 428.149 U N
{ C25R10.le_tile.le_guts.lp1.lut0 "f1" 11 9 561.149 U N
}
}
}
}
}
}
}
{ C26R13_xbar_tile.xbar_0.ixbar0 "i3 [3]" 12 12 0 U N
{ C26R13_xbar_tile.xbar_0.ixbar0 "z6 [0]" 12 12 107.48 U N
{ C27R13.le_tile.le_guts.lp2.muxf2_l0 "in0" 12 12 107.48 U N
{ C27R13.le_tile.le_guts.lp2.muxf2_l0 "out" 12 12 269.48 U N
{ C27R13.le_tile.le_guts.lp2.lut0 "f2" 12 12 269.48 U N
}
}
}
}
{ C26R13_xbar_tile.xbar_0.ixbar0 "z3 [2]" 12 12 107.48 U N
{ C26R10_xbar_tile.xbar_0.ixbar0 "i2 [4]" 12 9 107.48 U N
{ C26R10_xbar_tile.xbar_0.ixbar0 "z4 [0]" 12 9 284.735 U N
{ C27R10.le_tile.le_guts.lp0.muxf3_l0 "in0" 12 9 284.735 U N
{ C27R10.le_tile.le_guts.lp0.muxf3_l0 "out" 12 9 449.055 U N
{ C27R10.le_tile.le_guts.lp0.lut0 "f3" 12 9 449.055 U N
}
}
}
}
}
}
{ C26R13_xbar_tile.xbar_0.ixbar0 "z2 [2]" 12 12 107.48 U N
{ C26R10_xbar_tile.xbar_0.ixbar0 "i1 [0]" 12 9 107.48 U N
{ C26R10_xbar_tile.xbar_0.ixbar0 "z5 [3]" 12 9 284.971 U N
{ C27R10.le_tile.le_guts.lp1.lut0 "f1" 12 9 417.971 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_v_valid_r__reg[1].sh0 []
{ C45R15.le_tile.le_guts.lbuf "sh [0]" 21 14 0 U N
{ C45R15.le_tile.le_guts.lp2.reg0 "shift" 21 14 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[8].sclk_out []
{ C29R18.le_tile.le_guts.lbuf "sclk" 13 17 0 U N
{ C29R18.le_tile.le_guts.lp2.reg0 "sclk" 13 17 0 U N
}
{ C29R18.le_tile.le_guts.lp0.reg0 "sclk" 13 17 0 U N
}
}
rout u_sdram_to_RGB_v_valid_r__reg[1]|qx_net []
{ C45R15.le_tile.le_guts.lp2.reg0 "qx" 21 14 0 U N
{ C44R15_xbar_tile.xbar_0.ixbar2 "i1 [2]" 21 14 0 U N
{ C44R15_xbar_tile.xbar_0.ixbar2 "z7 [0]" 21 14 94.14 U N
{ C45R15.le_tile.le_guts.lp2.lut0 "f0" 21 14 227.14 U N
}
}
{ C44R15_xbar_tile.xbar_0.ixbar2 "z6 [2]" 21 14 94.14 U N
{ C38R15_xbar_tile.xbar_0.ixbar2 "i3 [15]" 18 14 94.14 U N
{ C38R15_xbar_tile.xbar_0.ixbar2 "z4 [3]" 18 14 322.89 U N
{ C39R15.le_tile.le_guts.lp1.muxf3_l41 "in1" 18 14 322.89 U N
{ C39R15.le_tile.le_guts.lp1.muxf3_l41 "out" 18 14 487.89 U N
{ C39R15.le_tile.le_guts.lp1.lut41 "f3" 18 14 487.89 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [8]
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_8 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_db [8]" 14 16 0 U N
}
}
rout C35R11_ble0_out_to_muxdx []
{ C35R11.le_tile.le_guts.lp0.mux_f5 "out" 16 10 0 U N
{ C35R11.le_tile.le_guts.lp0.SC_mux_dx4_1 "sel" 16 10 0 U N
}
{ C35R11.le_tile.le_guts.lp0.SC_mux_dx4_0 "sel" 16 10 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].sr_out []
{ C39R12.le_tile.le_guts.lbuf "a_sr" 18 11 0 U N
{ C39R12.le_tile.le_guts.lp3.reg0 "a_sr" 18 11 0 U N
}
{ C39R12.le_tile.le_guts.lp1.reg0 "a_sr" 18 11 0 U N
}
{ C39R12.le_tile.le_guts.lp0.reg1 "a_sr" 18 11 0 U N
}
{ C39R12.le_tile.le_guts.lp0.reg0 "a_sr" 18 11 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].sr_out []
{ C37R10.le_tile.le_guts.lbuf "a_sr" 17 9 0 U N
{ C37R10.le_tile.le_guts.lp2.reg0 "a_sr" 17 9 0 U N
}
}
rout u_sdram_to_RGB_other_1_beat_valid__reg.sclk_out []
{ C45R13.le_tile.le_guts.lbuf "sclk" 21 12 0 U N
{ C45R13.le_tile.le_guts.lp2.reg0 "sclk" 21 12 0 U N
}
{ C45R13.le_tile.le_guts.lp1.reg0 "sclk" 21 12 0 U N
}
}
rout ii0476|dx_net []
{ C15R16.le_tile.le_guts.lp0.lut41 "dx" 6 15 0 U N
{ C15R16.le_tile.le_guts.lp0.muxf1_l40 "in1" 6 15 0 U N
{ C15R16.le_tile.le_guts.lp0.muxf1_l40 "out" 6 15 102.001 U N
{ C15R16.le_tile.le_guts.lp0.lut40 "f1" 6 15 102.001 U N
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].mclk_out []
{ C37R9.le_tile.le_guts.lbuf "mclk_b" 17 8 0 U N
{ C37R9.le_tile.le_guts.lp2.reg0 "mclk_b" 17 8 0 U N
}
{ C37R9.le_tile.le_guts.lp1.reg0 "mclk_b" 17 8 0 U N
}
{ C37R9.le_tile.le_guts.lp0.reg0 "mclk_b" 17 8 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_rd__reg[4].sr_out []
{ C29R16.le_tile.le_guts.lbuf "a_sr" 13 15 0 U N
{ C29R16.le_tile.le_guts.lp3.reg0 "a_sr" 13 15 0 U N
}
{ C29R16.le_tile.le_guts.lp2.reg0 "a_sr" 13 15 0 U N
}
{ C29R16.le_tile.le_guts.lp1.reg0 "a_sr" 13 15 0 U N
}
{ C29R16.le_tile.le_guts.lp0.reg1 "a_sr" 13 15 0 U N
}
{ C29R16.le_tile.le_guts.lp0.reg0 "a_sr" 13 15 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[6].mclk_out []
{ C29R20.le_tile.le_guts.lbuf "mclk_b" 13 19 0 U N
{ C29R20.le_tile.le_guts.lp2.reg0 "mclk_b" 13 19 0 U N
}
{ C29R20.le_tile.le_guts.lp0.reg0 "mclk_b" 13 19 0 U N
}
}
rout ii0587|dx_net []
{ C35R9.le_tile.le_guts.lp0.lut0 "dx" 16 8 0 U N
{ C34R9_xbar_tile.xbar_0.oxbar "d [0]" 16 8 0 U N
{ C34R9_xbar_tile.xbar_0.oxbar "xy [8]" 16 8 157.94 U N
{ C34R10_xbar_tile.xbar_0.ixbar0 "i1 [9]" 16 9 157.94 U N
{ C34R10_xbar_tile.xbar_0.ixbar0 "z6 [0]" 16 9 242.775 U N
{ C35R10.le_tile.le_guts.lp2.muxf2_l0 "in0" 16 9 242.775 U N
{ C35R10.le_tile.le_guts.lp2.muxf2_l0 "out" 16 9 404.775 U N
{ C35R10.le_tile.le_guts.lp2.lut0 "f2" 16 9 404.775 U N
}
}
}
}
}
}
{ C34R9_xbar_tile.xbar_0.oxbar "xy [4]" 16 8 157.94 U N
{ C32R9_xbar_tile.xbar_0.ixbar1 "i3 [12]" 15 8 157.94 U N
{ C32R9_xbar_tile.xbar_0.ixbar1 "z7 [0]" 15 8 239.67 U N
{ C33R9.le_tile.le_guts.lp1.lut0 "f0" 15 8 372.67 U N
}
}
}
}
{ C34R9_xbar_tile.xbar_0.oxbar "xy [22]" 16 8 157.94 U N
{ C34R9_xbar_tile.xbar_0.ixbar3 "i2 [2]" 16 8 157.94 U N
{ C34R9_xbar_tile.xbar_0.ixbar3 "z0 [1]" 16 8 242.361 U N
{ C34R11_xbar_tile.xbar_0.ixbar3 "i2 [0]" 16 10 242.361 U N
{ C34R11_xbar_tile.xbar_0.ixbar3 "z7 [0]" 16 10 410.783 U N
{ C35R11.le_tile.le_guts.lp3.lut0 "f0" 16 10 543.783 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|qx_net []
{ C39R10.le_tile.le_guts.lp0.reg0 "qx" 18 9 0 U N
{ C38R10_xbar_tile.xbar_0.ixbar0 "i3 [6]" 18 9 0 U N
{ C38R10_xbar_tile.xbar_0.ixbar0 "z7 [0]" 18 9 101.21 U N
{ C39R10.le_tile.le_guts.lp0.lut0 "f0" 18 9 234.21 U N
}
}
{ C38R10_xbar_tile.xbar_0.ixbar0 "z1 [0]" 18 9 101.21 U N
{ C38R14_xbar_tile.xbar_0.ixbar0 "i1 [5]" 18 13 101.21 U N
{ C38R14_xbar_tile.xbar_0.ixbar0 "z4 [1]" 18 13 329.012 U N
{ C32R14_xbar_tile.xbar_0.ixbar0 "i3 [4]" 15 13 329.012 U N
{ C32R14_xbar_tile.xbar_0.ixbar0 "z7 [3]" 15 13 518.506 U N
{ C32R14_xbar_tile.xbar_0.ixbar2 "i1 [12]" 15 13 518.506 U N
{ C32R14_xbar_tile.xbar_0.ixbar2 "z7 [0]" 15 13 735.866 U N
{ C33R14.le_tile.le_guts.lp2.lut0 "f0" 15 13 868.866 U N
}
}
}
}
}
}
}
}
{ C38R10_xbar_tile.xbar_0.ixbar0 "z0 [0]" 18 9 101.21 U N
{ C38R18_xbar_tile.xbar_0.ixbar0 "i1 [10]" 18 17 101.21 U N
{ C38R18_xbar_tile.xbar_0.ixbar0 "z0 [0]" 18 17 334.425 U N
{ C38R26_xbar_tile.xbar_0.ixbar0 "i1 [10]" 18 25 334.425 U N
{ C38R26_xbar_tile.xbar_0.ixbar0 "z0 [0]" 18 25 567.64 U N
{ C38R34_xbar_tile.xbar_0.ixbar0 "i1 [10]" 18 33 567.64 U N
{ C38R34_xbar_tile.xbar_0.ixbar0 "z5 [2]" 18 33 800.855 U N
{ C52R34.xbar_tile.xbar_0.ixbar0 "i3 [5]" 25 33 800.855 U N
{ C52R34.xbar_tile.xbar_0.ixbar0 "z4 [0]" 25 33 1124.83 U N
{ C52R34.xbar_tile.xbar_0.ixbar3 "i1 [7]" 25 33 1124.83 U N
{ C52R34.xbar_tile.xbar_0.ixbar3 "z1 [1]" 25 33 1342.19 U N
{ C52R35.xbar_tile.xbar_0.ixbar3 "i1 [6]" 25 34 1342.19 U N
{ C52R35.xbar_tile.xbar_0.ixbar3 "z7 [0]" 25 34 1511.61 U N
{ C53R4.M7S_SOC "fp0_m_ahb_addr [31]" 25 34 1644.61 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_de_i_r_sclk__reg[3].sclk_out []
{ C33R23.le_tile.le_guts.lbuf "sclk" 15 22 0 U N
{ C33R23.le_tile.le_guts.lp0.reg0 "sclk" 15 22 0 U N
}
}
rout ii0698|dx_net []
{ C27R14.le_tile.le_guts.lp0.lut0 "dx" 12 13 0 U N
{ C26R14_xbar_tile.xbar_0.ixbar0 "i3 [3]" 12 13 0 U N
{ C26R14_xbar_tile.xbar_0.ixbar0 "z5 [2]" 12 13 87.2 U N
{ C34R14_xbar_tile.xbar_0.ixbar0 "i0 [5]" 16 13 87.2 U N
{ C34R14_xbar_tile.xbar_0.ixbar0 "z1 [2]" 16 13 399.848 U N
{ C35R14.le_tile.le_guts.lp0.mux_di0 "in1" 16 13 399.848 U N
{ C35R14.le_tile.le_guts.lp0.mux_di0 "out" 16 13 576.168 U N
{ C35R14.le_tile.le_guts.lp0.reg0 "di" 16 13 576.168 U N
}
}
}
}
}
}
}
}
rout ii0708|dx_net []
{ C37R14.le_tile.le_guts.lp2.lut0 "dx" 17 13 0 U N
{ C36R14_xbar_tile.xbar_0.oxbar "d [10]" 17 13 0 U N
{ C36R14_xbar_tile.xbar_0.oxbar "xy [20]" 17 13 144.2 U N
{ C36R14_xbar_tile.xbar_0.ixbar3 "i3 [9]" 17 13 144.2 U N
{ C36R14_xbar_tile.xbar_0.ixbar3 "z4 [1]" 17 13 225.595 U N
{ C32R14_xbar_tile.xbar_0.ixbar3 "i3 [0]" 15 13 225.595 U N
{ C32R14_xbar_tile.xbar_0.ixbar3 "z4 [0]" 15 13 406.364 U N
{ C33R14.le_tile.le_guts.lp3.mux_di0 "in1" 15 13 406.364 U N
{ C33R14.le_tile.le_guts.lp3.mux_di0 "out" 15 13 582.684 U N
{ C33R14.le_tile.le_guts.lp3.reg0 "di" 15 13 582.684 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[6]|qx_net []
{ C25R12.le_tile.le_guts.lp0.reg0 "qx" 11 11 0 U N
{ C24R12_xbar_tile.xbar_0.ixbar0 "i3 [6]" 11 11 0 U N
{ C24R12_xbar_tile.xbar_0.ixbar0 "z7 [2]" 11 11 87.07 U N
{ C28R12_xbar_tile.xbar_0.ixbar0 "i0 [15]" 13 11 87.07 U N
{ C28R12_xbar_tile.xbar_0.ixbar0 "z4 [0]" 13 11 306.841 U N
{ C29R12.le_tile.le_guts.lp0.muxf3_l0 "in0" 13 11 306.841 U N
{ C29R12.le_tile.le_guts.lp0.muxf3_l0 "out" 13 11 471.161 U N
{ C29R12.le_tile.le_guts.lp0.lut0 "f3" 13 11 471.161 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_other_1_beat_start_pulse__reg|qx_net []
{ C45R14.le_tile.le_guts.lp0.reg0 "qx" 21 13 0 U N
{ C44R14_xbar_tile.xbar_0.ixbar0 "i3 [6]" 21 13 0 U N
{ C44R14_xbar_tile.xbar_0.ixbar0 "z5 [3]" 21 13 87.07 U N
{ C45R14.le_tile.le_guts.lp1.lut0 "f1" 21 13 220.07 U N
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [9]
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_9 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_db [9]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net []
{ C29R17.le_tile.le_guts.lp3.reg0 "qx" 13 16 0 U N
{ C28R17_xbar_tile.xbar_0.oxbar "d [16]" 13 16 0 U N
{ C28R17_xbar_tile.xbar_0.oxbar "xy [2]" 13 16 179.42 U N
{ C28R17_xbar_tile.xbar_0.ixbar0 "i0 [7]" 13 16 179.42 U N
{ C28R17_xbar_tile.xbar_0.ixbar0 "z6 [0]" 13 16 261.325 U N
{ C29R17.le_tile.le_guts.lp2.muxf2_l0 "in0" 13 16 261.325 U N
{ C29R17.le_tile.le_guts.lp2.muxf2_l0 "out" 13 16 423.325 U N
{ C29R17.le_tile.le_guts.lp2.lut0 "f2" 13 16 423.325 U N
}
}
}
}
}
}
{ C28R17_xbar_tile.xbar_0.oxbar "xy [15]" 13 16 179.42 U N
{ C30R18_xbar_tile.xbar_0.ixbar0 "i1 [2]" 14 17 179.42 U N
{ C30R18_xbar_tile.xbar_0.ixbar0 "z4 [0]" 14 17 265.852 U N
{ C30R18_xbar_tile.xbar_0.ixbar3 "i1 [7]" 14 17 265.852 U N
{ C30R18_xbar_tile.xbar_0.ixbar3 "z2 [0]" 14 17 483.211 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_aa [10]" 14 17 616.211 U N
}
}
}
}
}
}
{ C28R17_xbar_tile.xbar_0.oxbar "xy [11]" 13 16 179.42 U N
{ C30R16_xbar_tile.xbar_0.ixbar3 "i0 [3]" 14 15 179.42 U N
{ C30R16_xbar_tile.xbar_0.ixbar3 "z2 [2]" 14 15 272.388 U N
{ C30R15_xbar_tile.xbar_0.ixbar3 "i2 [9]" 14 14 272.388 U N
{ C30R15_xbar_tile.xbar_0.ixbar3 "z2 [0]" 14 14 446.773 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_aa [10]" 14 14 579.773 U N
}
}
}
{ C30R14_xbar_tile.xbar_0.ixbar3 "i2 [11]" 14 13 272.388 U N
{ C30R14_xbar_tile.xbar_0.ixbar3 "z2 [0]" 14 13 448.284 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_aa [10]" 14 13 581.284 U N
}
}
}
{ C30R13_xbar_tile.xbar_0.ixbar3 "i1 [0]" 14 12 272.388 U N
{ C30R13_xbar_tile.xbar_0.ixbar3 "z2 [0]" 14 12 456.994 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_aa [10]" 14 12 589.994 U N
}
}
}
}
{ C30R16_xbar_tile.xbar_0.ixbar3 "z2 [0]" 14 15 272.388 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_aa [10]" 14 15 405.388 U N
}
}
{ C30R16_xbar_tile.xbar_0.ixbar3 "z1 [0]" 14 15 272.388 U N
{ C30R20_xbar_tile.xbar_0.ixbar3 "i1 [5]" 14 19 272.388 U N
{ C30R20_xbar_tile.xbar_0.ixbar3 "z2 [0]" 14 19 500.19 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_aa [10]" 14 19 633.19 U N
}
}
}
}
}
}
}
{ C28R17_xbar_tile.xbar_0.ixbar3 "i0 [8]" 13 16 0 U N
{ C28R17_xbar_tile.xbar_0.ixbar3 "z7 [0]" 13 16 122.42 U N
{ C29R17.le_tile.le_guts.lp3.lut0 "f0" 13 16 255.42 U N
}
}
{ C28R17_xbar_tile.xbar_0.ixbar3 "z5 [1]" 13 16 122.42 U N
{ C30R17_xbar_tile.xbar_0.ixbar3 "i0 [2]" 14 16 122.42 U N
{ C30R17_xbar_tile.xbar_0.ixbar3 "z2 [0]" 14 16 343.191 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_aa [10]" 14 16 476.191 U N
}
}
}
}
{ C28R17_xbar_tile.xbar_0.ixbar3 "z0 [1]" 13 16 122.42 U N
{ C28R19_xbar_tile.xbar_0.ixbar3 "i2 [0]" 13 18 122.42 U N
{ C28R19_xbar_tile.xbar_0.ixbar3 "z5 [1]" 13 18 290.842 U N
{ C30R19_xbar_tile.xbar_0.ixbar3 "i0 [2]" 14 18 290.842 U N
{ C30R19_xbar_tile.xbar_0.ixbar3 "z2 [0]" 14 18 511.613 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_aa [10]" 14 18 644.613 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].sclk_out []
{ C39R13.le_tile.le_guts.lbuf "sclk" 18 12 0 U N
{ C39R13.le_tile.le_guts.lp2.reg1 "sclk" 18 12 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].mclk_out []
{ C33R13.le_tile.le_guts.lbuf "mclk_b" 15 12 0 U N
{ C33R13.le_tile.le_guts.lp2.reg1 "mclk_b" 15 12 0 U N
}
{ C33R13.le_tile.le_guts.lp1.reg1 "mclk_b" 15 12 0 U N
}
{ C33R13.le_tile.le_guts.lp0.reg1 "mclk_b" 15 12 0 U N
}
{ C33R13.le_tile.le_guts.lp0.reg0 "mclk_b" 15 12 0 U N
}
}
rout C39R16_mux0_ble1_out_0 []
{ C39R16.le_tile.le_guts.lp1.SC_mux_dx4_0 "out" 18 15 0 U N
{ C39R16.le_tile.le_guts.lp1.mux_di0 "in3" 18 15 0 U N
{ C39R16.le_tile.le_guts.lp1.mux_di0 "out" 18 15 33.2 U N
{ C39R16.le_tile.le_guts.lp1.reg0 "di" 18 15 33.2 U N
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[18]|qx_net []
{ C37R21.le_tile.le_guts.lp2.reg0 "qx" 17 20 0 U N
{ C36R21_xbar_tile.xbar_0.ixbar2 "i1 [2]" 17 20 0 U N
{ C36R21_xbar_tile.xbar_0.ixbar2 "z3 [2]" 17 20 87.07 U N
{ C36R18_xbar_tile.xbar_0.ixbar2 "i2 [4]" 17 17 87.07 U N
{ C36R18_xbar_tile.xbar_0.ixbar2 "z3 [2]" 17 17 264.325 U N
{ C36R15_xbar_tile.xbar_0.ixbar2 "i2 [4]" 17 14 264.325 U N
{ C36R15_xbar_tile.xbar_0.ixbar2 "z5 [3]" 17 14 441.58 U N
{ C37R15.le_tile.le_guts.lp3.lut0 "f1" 17 14 574.58 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[14].mclk_out []
{ C35R19.le_tile.le_guts.lbuf "mclk_b" 16 18 0 U N
{ C35R19.le_tile.le_guts.lp1.reg0 "mclk_b" 16 18 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]|qx_net []
{ C33R14.le_tile.le_guts.lp1.reg0 "qx" 15 13 0 U N
{ C32R14_xbar_tile.xbar_0.ixbar1 "i2 [12]" 15 13 0 U N
{ C32R14_xbar_tile.xbar_0.ixbar1 "z5 [1]" 15 13 87.07 U N
{ C38R14_xbar_tile.xbar_0.ixbar1 "i0 [0]" 18 13 87.07 U N
{ C38R14_xbar_tile.xbar_0.ixbar1 "z3 [2]" 18 13 261.116 U N
{ C38R12_xbar_tile.xbar_0.ixbar1 "i1 [15]" 18 11 261.116 U N
{ C38R12_xbar_tile.xbar_0.ixbar1 "z5 [3]" 18 11 429.538 U N
{ C39R12.le_tile.le_guts.lp2.lut0 "f1" 18 11 562.538 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[9].sr_out []
{ C33R20.le_tile.le_guts.lbuf "a_sr" 15 19 0 U N
{ C33R20.le_tile.le_guts.lp0.reg0 "a_sr" 15 19 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|qx_net []
{ C37R12.le_tile.le_guts.lp0.reg0 "qx" 17 11 0 U N
{ C36R12_xbar_tile.xbar_0.oxbar "d [1]" 17 11 0 U N
{ C36R12_xbar_tile.xbar_0.oxbar "xy [4]" 17 11 172.35 U N
{ C36R12_xbar_tile.xbar_0.ixbar1 "i3 [9]" 17 11 172.35 U N
{ C36R12_xbar_tile.xbar_0.ixbar1 "z5 [0]" 17 11 253.745 U N
{ C37R12.le_tile.le_guts.lp1.lut41 "f0" 17 11 386.745 U N
}
}
}
}
{ C36R12_xbar_tile.xbar_0.oxbar "xy [2]" 17 11 172.35 U N
{ C36R12_xbar_tile.xbar_0.ixbar0 "i0 [7]" 17 11 172.35 U N
{ C36R12_xbar_tile.xbar_0.ixbar0 "z0 [3]" 17 11 253.745 U N
{ C37R12.le_tile.le_guts.lp2.lut41 "f1" 17 11 386.745 U N
}
}
}
}
{ C36R12_xbar_tile.xbar_0.oxbar "xy [1]" 17 11 172.35 U N
{ C34R11_xbar_tile.xbar_0.ixbar2 "i3 [6]" 16 10 172.35 U N
{ C34R11_xbar_tile.xbar_0.ixbar2 "z2 [0]" 16 10 258.535 U N
{ C35R11.le_tile.le_guts.lp0.lut41 "f2" 16 10 391.535 U N
}
}
}
}
}
{ C36R12_xbar_tile.xbar_0.ixbar0 "i3 [6]" 17 11 0 U N
{ C36R12_xbar_tile.xbar_0.ixbar0 "z7 [0]" 17 11 115.35 U N
{ C37R12.le_tile.le_guts.lp0.lut0 "f0" 17 11 248.35 U N
}
}
{ C36R12_xbar_tile.xbar_0.ixbar0 "z5 [0]" 17 11 115.35 U N
{ C36R14_xbar_tile.xbar_0.ixbar0 "i1 [7]" 17 13 115.35 U N
{ C36R14_xbar_tile.xbar_0.ixbar0 "z4 [0]" 17 13 284.605 U N
{ C37R14.le_tile.le_guts.lp0.muxf3_l0 "in0" 17 13 284.605 U N
{ C37R14.le_tile.le_guts.lp0.muxf3_l0 "out" 17 13 448.925 U N
{ C37R14.le_tile.le_guts.lp0.lut0 "f3" 17 13 448.925 U N
}
}
}
}
}
}
}
}
rout ii0545|dx_net []
{ C27R16.le_tile.le_guts.lp2.lut40 "dx" 12 15 0 U N
{ C27R16.le_tile.le_guts.lp2.SC_mux_dx4_0 "in0" 12 15 0 U N
}
}
rout rstn_final__reg.sr_out []
{ C39R18.le_tile.le_guts.lbuf "a_sr" 18 17 0 U N
{ C39R18.le_tile.le_guts.lp0.reg0 "a_sr" 18 17 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[11].sr_out []
{ C29R31.le_tile.le_guts.lbuf "a_sr" 13 30 0 U N
{ C29R31.le_tile.le_guts.lp3.reg0 "a_sr" 13 30 0 U N
}
{ C29R31.le_tile.le_guts.lp2.reg0 "a_sr" 13 30 0 U N
}
{ C29R31.le_tile.le_guts.lp1.reg0 "a_sr" 13 30 0 U N
}
{ C29R31.le_tile.le_guts.lp0.reg0 "a_sr" 13 30 0 U N
}
}
rout u_colorgen_v_valid__reg.sr_out []
{ C25R16.le_tile.le_guts.lbuf "a_sr" 11 15 0 U N
{ C25R16.le_tile.le_guts.lp1.reg0 "a_sr" 11 15 0 U N
}
{ C25R16.le_tile.le_guts.lp0.reg0 "a_sr" 11 15 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[9].mclk_out []
{ C33R20.le_tile.le_guts.lbuf "mclk_b" 15 19 0 U N
{ C33R20.le_tile.le_guts.lp0.reg0 "mclk_b" 15 19 0 U N
}
}
rout u_sdram_to_RGB_addr_cnt__reg[4]|qx_net []
{ C37R16.le_tile.le_guts.lp0.reg1 "qx" 17 15 0 U N
{ C36R16_xbar_tile.xbar_0.oxbar "d [3]" 17 15 0 U N
{ C36R16_xbar_tile.xbar_0.oxbar "xy [14]" 17 15 172.35 U N
{ C36R16_xbar_tile.xbar_0.ixbar2 "i0 [7]" 17 15 172.35 U N
{ C36R16_xbar_tile.xbar_0.ixbar2 "z5 [3]" 17 15 253.745 U N
{ C37R16.le_tile.le_guts.lp3.lut0 "f1" 17 15 386.745 U N
}
}
}
}
{ C36R16_xbar_tile.xbar_0.oxbar "xy [12]" 17 15 172.35 U N
{ C36R16_xbar_tile.xbar_0.ixbar2 "i3 [9]" 17 15 172.35 U N
{ C36R16_xbar_tile.xbar_0.ixbar2 "z2 [0]" 17 15 253.745 U N
{ C37R16.le_tile.le_guts.lp0.lut41 "f2" 17 15 386.745 U N
}
}
}
}
}
{ C36R16_xbar_tile.xbar_0.ixbar0 "i3 [7]" 17 15 0 U N
{ C36R16_xbar_tile.xbar_0.ixbar0 "z4 [0]" 17 15 115.35 U N
{ C37R16.le_tile.le_guts.lp0.muxf3_l0 "in0" 17 15 115.35 U N
{ C37R16.le_tile.le_guts.lp0.muxf3_l0 "out" 17 15 279.67 U N
{ C37R16.le_tile.le_guts.lp0.lut0 "f3" 17 15 279.67 U N
}
}
}
}
{ C36R16_xbar_tile.xbar_0.ixbar0 "z3 [2]" 17 15 115.35 U N
{ C36R14_xbar_tile.xbar_0.ixbar0 "i1 [15]" 17 13 115.35 U N
{ C36R14_xbar_tile.xbar_0.ixbar0 "z2 [1]" 17 13 283.772 U N
{ C37R14.le_tile.le_guts.lp0.mux_di4 "in1" 17 13 283.772 U N
{ C37R14.le_tile.le_guts.lp0.mux_di4 "out" 17 13 481.092 U N
{ C37R14.le_tile.le_guts.lp0.reg1 "di" 17 13 481.092 U N
}
}
}
}
}
}
{ C36R16_xbar_tile.xbar_0.ixbar0 "z2 [0]" 17 15 115.35 U N
{ C37R16.le_tile.le_guts.lp1.lut41 "f2" 17 15 248.35 U N
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].mclk_out []
{ C39R11.le_tile.le_guts.lbuf "mclk_b" 18 10 0 U N
{ C39R11.le_tile.le_guts.lp0.reg0 "mclk_b" 18 10 0 U N
}
}
rout ii0656|dx_net []
{ C39R14.le_tile.le_guts.lp1.lut0 "dx" 18 13 0 U N
{ C39R14.le_tile.le_guts.lp1.mux_di4 "in2" 18 13 0 U N
{ C39R14.le_tile.le_guts.lp1.mux_di4 "out" 18 13 55.2 U N
{ C39R14.le_tile.le_guts.lp1.reg1 "di" 18 13 55.2 U N
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sr_out []
{ C35R12.le_tile.le_guts.lbuf "a_sr" 16 11 0 U N
{ C35R12.le_tile.le_guts.lp3.reg0 "a_sr" 16 11 0 U N
}
{ C35R12.le_tile.le_guts.lp2.reg0 "a_sr" 16 11 0 U N
}
{ C35R12.le_tile.le_guts.lp1.reg0 "a_sr" 16 11 0 U N
}
{ C35R12.le_tile.le_guts.lp0.reg0 "a_sr" 16 11 0 U N
}
}
rout C35R10_ble0_out_to_mux []
{ C35R10.le_tile.le_guts.lp0.const_f5 "out" 16 9 0 U N
{ C35R10.le_tile.le_guts.lp0.mux_f5 "in1" 16 9 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[15]|qx_net []
{ C33R32.le_tile.le_guts.lp0.reg0 "qx" 15 31 0 U N
{ C32R32_xbar_tile.xbar_0.ixbar0 "i3 [6]" 15 31 0 U N
{ C32R32_xbar_tile.xbar_0.ixbar0 "z0 [0]" 15 31 87.07 U N
{ C32R40_xbar_tile.xbar_0.ixbar0 "i1 [10]" 15 39 87.07 U N
{ C32R40_xbar_tile.xbar_0.ixbar0 "z0 [0]" 15 39 320.285 U N
{ C32R48_xbar_tile.xbar_0.ixbar0 "i1 [10]" 15 47 320.285 U N
{ C32R48_xbar_tile.xbar_0.ixbar0 "z6 [2]" 15 47 553.5 U N
{ C30R48_xbar_tile.xbar_0.ixbar0 "i3 [13]" 14 47 553.5 U N
{ C30R48_xbar_tile.xbar_0.ixbar0 "z0 [1]" 14 47 723.049 U N
{ C30R47_xbar_tile.xbar_0.ixbar0 "i1 [15]" 14 46 723.049 U N
{ C30R47_xbar_tile.xbar_0.ixbar0 "z5 [0]" 14 46 891.471 U N
{ C31R49.io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS "od_d_1 [1]" 14 46 891.471 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sh0 []
{ C29R13.le_tile.le_guts.lbuf "sh [0]" 13 12 0 U N
{ C29R13.le_tile.le_guts.lp3.reg0 "shift" 13 12 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|qx_net []
{ C27R11.le_tile.le_guts.lp0.reg0 "qx" 12 10 0 U N
{ C26R11_xbar_tile.xbar_0.oxbar "d [1]" 12 10 0 U N
{ C26R11_xbar_tile.xbar_0.oxbar "xy [8]" 12 10 165.28 U N
{ C26R12_xbar_tile.xbar_0.ixbar0 "i1 [9]" 12 11 165.28 U N
{ C26R12_xbar_tile.xbar_0.ixbar0 "z2 [0]" 12 11 250.115 U N
{ C27R12.le_tile.le_guts.lp1.lut41 "f2" 12 11 383.115 U N
}
}
}
}
{ C26R11_xbar_tile.xbar_0.oxbar "xy [22]" 12 10 165.28 U N
{ C26R12_xbar_tile.xbar_0.ixbar2 "i1 [9]" 12 11 165.28 U N
{ C26R12_xbar_tile.xbar_0.ixbar2 "z6 [0]" 12 11 250.115 U N
{ C27R12.le_tile.le_guts.lp0.muxf2_l0 "in0" 12 11 250.115 U N
{ C27R12.le_tile.le_guts.lp0.muxf2_l0 "out" 12 11 412.115 U N
{ C27R12.le_tile.le_guts.lp0.lut0 "f2" 12 11 412.115 U N
}
}
}
}
}
}
{ C26R11_xbar_tile.xbar_0.oxbar "xy [12]" 12 10 165.28 U N
{ C24R11_xbar_tile.xbar_0.ixbar0 "i0 [6]" 11 10 165.28 U N
{ C24R11_xbar_tile.xbar_0.ixbar0 "z6 [0]" 11 10 247.195 U N
{ C25R11.le_tile.le_guts.lp2.muxf2_l0 "in0" 11 10 247.195 U N
{ C25R11.le_tile.le_guts.lp2.muxf2_l0 "out" 11 10 409.195 U N
{ C25R11.le_tile.le_guts.lp2.lut0 "f2" 11 10 409.195 U N
}
}
}
}
}
}
}
{ C26R11_xbar_tile.xbar_0.ixbar0 "i3 [6]" 12 10 0 U N
{ C26R11_xbar_tile.xbar_0.ixbar0 "z6 [3]" 12 10 108.28 U N
{ C27R11.le_tile.le_guts.lp0.muxf3_l40 "in0" 12 10 108.28 U N
{ C27R11.le_tile.le_guts.lp0.muxf3_l40 "out" 12 10 275.6 U N
{ C27R11.le_tile.le_guts.lp0.lut40 "f3" 12 10 275.6 U N
}
}
}
}
}
}
rout ii0767|dx_net []
{ C35R12.le_tile.le_guts.lp0.lut41 "dx" 16 11 0 U N
{ C35R12.le_tile.le_guts.lp0.SC_mux_dx4_1 "in0" 16 11 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].sclk_out []
{ C45R12.le_tile.le_guts.lbuf "sclk" 21 11 0 U N
{ C45R12.le_tile.le_guts.lp0.reg0 "sclk" 21 11 0 U N
}
}
rout C35R15_mux0_ble2_out_0 []
{ C35R15.le_tile.le_guts.lp2.SC_mux_dx4_0 "out" 16 14 0 U N
{ C35R15.le_tile.le_guts.lp3.muxf3_l0 "in1" 16 14 0 U N
{ C35R15.le_tile.le_guts.lp3.muxf3_l0 "out" 16 14 143.18 U N
{ C35R15.le_tile.le_guts.lp3.lut0 "f3" 16 14 143.18 U N
}
}
}
{ C34R15_xbar_tile.xbar_0.ixbar2 "i0 [12]" 16 14 0 U N
{ C34R15_xbar_tile.xbar_0.ixbar2 "z3 [2]" 16 14 94.18 U N
{ C34R12_xbar_tile.xbar_0.ixbar2 "i2 [4]" 16 11 94.18 U N
{ C34R12_xbar_tile.xbar_0.ixbar2 "z7 [3]" 16 11 271.435 U N
{ C34R12_xbar_tile.xbar_0.ixbar0 "i2 [3]" 16 11 271.435 U N
{ C34R12_xbar_tile.xbar_0.ixbar0 "z5 [3]" 16 11 488.795 U N
{ C35R12.le_tile.le_guts.lp1.lut0 "f1" 16 11 621.795 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]|qx_net []
{ C33R7.le_tile.le_guts.lp2.reg1 "qx" 15 6 0 U N
{ C32R7_xbar_tile.xbar_0.ixbar2 "i1 [3]" 15 6 0 U N
{ C32R7_xbar_tile.xbar_0.ixbar2 "z0 [0]" 15 6 87.07 U N
{ C32R15_xbar_tile.xbar_0.ixbar2 "i1 [10]" 15 14 87.07 U N
{ C32R15_xbar_tile.xbar_0.ixbar2 "z4 [2]" 15 14 320.285 U N
{ C24R15_xbar_tile.xbar_0.ixbar2 "i3 [1]" 11 14 320.285 U N
{ C24R15_xbar_tile.xbar_0.ixbar2 "z7 [3]" 11 14 632.933 U N
{ C24R15_xbar_tile.xbar_0.ixbar0 "i2 [3]" 11 14 632.933 U N
{ C24R15_xbar_tile.xbar_0.ixbar0 "z2 [2]" 11 14 850.293 U N
{ C24R14_xbar_tile.xbar_0.ixbar0 "i2 [9]" 11 13 850.293 U N
{ C24R14_xbar_tile.xbar_0.ixbar0 "z1 [2]" 11 13 1019.71 U N
{ C25R14.le_tile.le_guts.lp0.mux_di0 "in1" 11 13 1019.71 U N
{ C25R14.le_tile.le_guts.lp0.mux_di0 "out" 11 13 1196.03 U N
{ C25R14.le_tile.le_guts.lp0.reg0 "di" 11 13 1196.03 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [10]
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_10 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_db [10]" 14 12 0 U N
}
}
rout ii0493|dx_net []
{ C13R16.le_tile.le_guts.lp0.lut41 "dx" 5 15 0 U N
{ C13R16.le_tile.le_guts.lp0.SC_mux_dx4_1 "in0" 5 15 0 U N
}
}
rout ii0503|dx_net []
{ C39R16.le_tile.le_guts.lp0.lut0 "dx" 18 15 0 U N
{ C38R16_xbar_tile.xbar_0.oxbar "d [0]" 18 15 0 U N
{ C38R16_xbar_tile.xbar_0.oxbar "xy [18]" 18 15 144.2 U N
{ C38R16_xbar_tile.xbar_0.ixbar3 "i0 [12]" 18 15 144.2 U N
{ C38R16_xbar_tile.xbar_0.ixbar3 "z4 [0]" 18 15 225.595 U N
{ C39R16.le_tile.le_guts.lp3.mux_di0 "in1" 18 15 225.595 U N
{ C39R16.le_tile.le_guts.lp3.mux_di0 "out" 18 15 401.915 U N
{ C39R16.le_tile.le_guts.lp3.reg0 "di" 18 15 401.915 U N
}
}
}
}
}
}
}
}
rout C39R16_mux0_ble0_out_0 []
{ C39R16.le_tile.le_guts.lp0.SC_mux_dx4_0 "out" 18 15 0 U N
{ C38R16_xbar_tile.xbar_0.oxbar "d [2]" 18 15 0 U N
{ C38R16_xbar_tile.xbar_0.oxbar "xy [7]" 18 15 164.48 U N
{ C36R16_xbar_tile.xbar_0.ixbar1 "i1 [12]" 17 15 164.48 U N
{ C36R16_xbar_tile.xbar_0.ixbar1 "z5 [0]" 17 15 250.044 U N
{ C37R16.le_tile.le_guts.lp1.lut41 "f0" 17 15 383.044 U N
}
}
}
}
{ C38R16_xbar_tile.xbar_0.oxbar "xy [21]" 18 15 164.48 U N
{ C36R16_xbar_tile.xbar_0.ixbar3 "i2 [13]" 17 15 164.48 U N
{ C36R16_xbar_tile.xbar_0.ixbar3 "z7 [0]" 17 15 250.044 U N
{ C37R16.le_tile.le_guts.lp3.lut0 "f0" 17 15 383.044 U N
}
}
}
}
{ C38R16_xbar_tile.xbar_0.oxbar "xy [1]" 18 15 164.48 U N
{ C36R16_xbar_tile.xbar_0.ixbar0 "i1 [12]" 17 15 164.48 U N
{ C36R16_xbar_tile.xbar_0.ixbar0 "z0 [2]" 17 15 250.044 U N
{ C37R16.le_tile.le_guts.lp0.lut41 "f0" 17 15 383.044 U N
}
}
}
}
{ C38R16_xbar_tile.xbar_0.oxbar "xy [12]" 18 15 164.48 U N
{ C36R16_xbar_tile.xbar_0.ixbar0 "i0 [6]" 17 15 164.48 U N
{ C36R16_xbar_tile.xbar_0.ixbar0 "z7 [0]" 17 15 246.25 U N
{ C37R16.le_tile.le_guts.lp0.lut0 "f0" 17 15 379.25 U N
}
}
}
}
}
}
rout u_arm_u_soc|spi0_mosi_net []
{ C53R4.M7S_SOC "spi0_mosi" 25 38 0 U N
{ C52R39.xbar_tile.xbar_0.ixbar3 "i2 [3]" 25 38 0 U N
{ C52R39.xbar_tile.xbar_0.ixbar3 "z4 [2]" 25 38 87.2 U N
{ C36R39_xbar_tile.xbar_0.ixbar3 "i3 [5]" 17 38 87.2 U N
{ C36R39_xbar_tile.xbar_0.ixbar3 "z1 [0]" 17 38 377.702 U N
{ C36R47_xbar_tile.xbar_0.ixbar3 "i2 [14]" 17 46 377.702 U N
{ C36R47_xbar_tile.xbar_0.ixbar3 "z1 [2]" 17 46 610.917 U N
{ C36R47_xbar_tile.xbar_0.oxbar "d [20]" 17 46 610.917 U N
{ C36R47_xbar_tile.xbar_0.oxbar "xy [15]" 17 46 889.407 U N
{ C38R48_xbar_tile.xbar_0.ixbar0 "i1 [2]" 18 47 889.407 U N
{ C38R48_xbar_tile.xbar_0.ixbar0 "z6 [1]" 18 47 975.592 U N
{ C22R48_xbar_tile.xbar_0.ixbar0 "i3 [14]" 10 47 975.592 U N
{ C22R48_xbar_tile.xbar_0.ixbar0 "z1 [1]" 10 47 1299.57 U N
{ C23R49.io_top.u0_bank12_mux.u0_bank12.u403.u0_M7A_IO_LVDS "od_d_0 [0]" 10 47 1299.57 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0614|dx_net []
{ C35R10.le_tile.le_guts.lp0.lut40 "dx" 16 9 0 U N
{ C35R10.le_tile.le_guts.lp0.SC_mux_dx4_0 "in0" 16 9 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]|qx_net []
{ C49R4.le_tile.le_guts.lp3.reg0 "qx" 23 3 0 U N
{ C48R4_xbar_tile.xbar_0.oxbar "d [16]" 23 3 0 U N
{ C48R4_xbar_tile.xbar_0.oxbar "xy [15]" 23 3 151.14 U N
{ C50R5_xbar_tile.xbar_0.ixbar0 "i1 [2]" 24 4 151.14 U N
{ C50R5_xbar_tile.xbar_0.ixbar0 "z1 [0]" 24 4 237.572 U N
{ C50R13_xbar_tile.xbar_0.ixbar0 "i2 [14]" 24 12 237.572 U N
{ C50R13_xbar_tile.xbar_0.ixbar0 "z0 [0]" 24 12 470.786 U N
{ C50R21_xbar_tile.xbar_0.ixbar0 "i1 [10]" 24 20 470.786 U N
{ C50R21_xbar_tile.xbar_0.ixbar0 "z0 [0]" 24 20 704.001 U N
{ C50R29_xbar_tile.xbar_0.ixbar0 "i1 [10]" 24 28 704.001 U N
{ C50R29_xbar_tile.xbar_0.ixbar0 "z2 [1]" 24 28 937.216 U N
{ C50R29_xbar_tile.xbar_0.oxbar "d [23]" 24 28 937.216 U N
{ C50R29_xbar_tile.xbar_0.oxbar "xy [23]" 24 28 1215.71 U N
{ C52R30.xbar_tile.xbar_0.ixbar1 "i0 [9]" 25 29 1215.71 U N
{ C52R30.xbar_tile.xbar_0.ixbar1 "z1 [3]" 25 29 1302.14 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [17]" 25 29 1435.14 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C48R4_xbar_tile.xbar_0.ixbar3 "i0 [8]" 23 3 0 U N
{ C48R4_xbar_tile.xbar_0.ixbar3 "z4 [0]" 23 3 94.14 U N
{ C49R4.le_tile.le_guts.lp3.mux_di0 "in1" 23 3 94.14 U N
{ C49R4.le_tile.le_guts.lp3.mux_di0 "out" 23 3 270.46 U N
{ C49R4.le_tile.le_guts.lp3.reg0 "di" 23 3 270.46 U N
}
}
}
}
}
}
rout ii0725|dx_net []
{ C37R15.le_tile.le_guts.lp0.lut40 "dx" 17 14 0 U N
{ C37R15.le_tile.le_guts.lp0.SC_mux_dx4_0 "in0" 17 14 0 U N
}
}
rout GND_0_inst|Y_net []
{ C40R15_xbar_tile.xbar_0.ugnd1 "Y" 19 14 0 U N
{ C40R15_xbar_tile.xbar_0.ixbar2 "gnd1" 19 14 0 U N
{ C40R15_xbar_tile.xbar_0.ixbar2 "z6 [2]" 19 14 0.001 U N
{ C38R15_xbar_tile.xbar_0.ixbar2 "i3 [13]" 18 14 0.001 U N
{ C38R15_xbar_tile.xbar_0.ixbar2 "z0 [2]" 18 14 182.722 U N
{ C39R15.le_tile.le_guts.lp2.mux_di4 "in1" 18 14 182.722 U N
{ C39R15.le_tile.le_guts.lp2.mux_di4 "out" 18 14 380.042 U N
{ C39R15.le_tile.le_guts.lp2.reg1 "di" 18 14 380.043 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [11]
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_11 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_db [11]" 14 12 0 U N
}
}
rout u_colorgen_v_cnt__reg[4]|qx_net []
{ C13R16.le_tile.le_guts.lp0.reg0 "qx" 5 15 0 U N
{ C12R16_xbar_tile.xbar_0.oxbar "d [1]" 5 15 0 U N
{ C12R16_xbar_tile.xbar_0.oxbar "xy [20]" 5 15 165.28 U N
{ C12R16_xbar_tile.xbar_0.ixbar3 "i3 [9]" 5 15 165.28 U N
{ C12R16_xbar_tile.xbar_0.ixbar3 "z7 [0]" 5 15 246.575 U N
{ C13R16.le_tile.le_guts.lp3.lut0 "f0" 5 15 379.575 U N
}
}
}
}
{ C12R16_xbar_tile.xbar_0.oxbar "xy [16]" 5 15 165.28 U N
{ C12R17_xbar_tile.xbar_0.ixbar1 "i1 [13]" 5 16 165.28 U N
{ C12R17_xbar_tile.xbar_0.ixbar1 "z6 [0]" 5 16 250.115 U N
{ C13R17.le_tile.le_guts.lp3.muxf2_l0 "in0" 5 16 250.115 U N
{ C13R17.le_tile.le_guts.lp3.muxf2_l0 "out" 5 16 412.115 U N
{ C13R17.le_tile.le_guts.lp3.lut0 "f2" 5 16 412.115 U N
}
}
}
}
}
}
}
{ C12R16_xbar_tile.xbar_0.ixbar0 "i3 [6]" 5 15 0 U N
{ C12R16_xbar_tile.xbar_0.ixbar0 "z6 [0]" 5 15 108.28 U N
{ C13R16.le_tile.le_guts.lp2.muxf2_l0 "in0" 5 15 108.28 U N
{ C13R16.le_tile.le_guts.lp2.muxf2_l0 "out" 5 15 270.28 U N
{ C13R16.le_tile.le_guts.lp2.lut0 "f2" 5 15 270.28 U N
}
}
}
}
{ C12R16_xbar_tile.xbar_0.ixbar0 "z4 [1]" 5 15 108.28 U N
{ C8R16_xbar_tile.xbar_0.ixbar0 "i3 [0]" 3 15 108.28 U N
{ C8R16_xbar_tile.xbar_0.ixbar0 "z0 [3]" 3 15 276.829 U N
{ C9R16.le_tile.le_guts.lp2.lut41 "f1" 3 15 409.829 U N
}
}
}
}
}
}
rout C17R17_ble1_out_to_mux []
{ C17R17.le_tile.le_guts.lp1.const_f5 "out" 7 16 0 U N
{ C17R17.le_tile.le_guts.lp1.mux_f5 "in1" 7 16 0 U N
}
}
rout u_arm_u_soc|gpio_0_out_o[1]_net []
{ C53R4.M7S_SOC "gpio_0_out_o [1]" 25 39 0 U N
{ C52R40.xbar_tile.xbar_0.ixbar2 "i2 [8]" 25 39 0 U N
{ C52R40.xbar_tile.xbar_0.ixbar2 "z5 [2]" 25 39 85.91 U N
{ C38R40_xbar_tile.xbar_0.ixbar2 "i3 [5]" 18 39 85.91 U N
{ C38R40_xbar_tile.xbar_0.ixbar2 "z2 [3]" 18 39 376.412 U N
{ C38R32_xbar_tile.xbar_0.ixbar2 "i1 [1]" 18 31 376.412 U N
{ C38R32_xbar_tile.xbar_0.ixbar2 "z2 [3]" 18 31 610.12 U N
{ C38R24_xbar_tile.xbar_0.ixbar2 "i1 [1]" 18 23 610.12 U N
{ C38R24_xbar_tile.xbar_0.ixbar2 "z2 [3]" 18 23 843.827 U N
{ C38R16_xbar_tile.xbar_0.ixbar2 "i1 [1]" 18 15 843.827 U N
{ C38R16_xbar_tile.xbar_0.ixbar2 "z2 [2]" 18 15 1077.54 U N
{ C38R15_xbar_tile.xbar_0.ixbar2 "i2 [9]" 18 14 1077.54 U N
{ C38R15_xbar_tile.xbar_0.ixbar2 "z7 [0]" 18 14 1246.96 U N
{ C39R15.le_tile.le_guts.lp2.lut0 "f0" 18 14 1379.96 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sr_out []
{ C35R7.le_tile.le_guts.lbuf "a_sr" 16 6 0 U N
{ C35R7.le_tile.le_guts.lp3.reg1 "a_sr" 16 6 0 U N
}
{ C35R7.le_tile.le_guts.lp3.reg0 "a_sr" 16 6 0 U N
}
{ C35R7.le_tile.le_guts.lp2.reg1 "a_sr" 16 6 0 U N
}
{ C35R7.le_tile.le_guts.lp2.reg0 "a_sr" 16 6 0 U N
}
{ C35R7.le_tile.le_guts.lp1.reg1 "a_sr" 16 6 0 U N
}
{ C35R7.le_tile.le_guts.lp1.reg0 "a_sr" 16 6 0 U N
}
{ C35R7.le_tile.le_guts.lp0.reg1 "a_sr" 16 6 0 U N
}
{ C35R7.le_tile.le_guts.lp0.reg0 "a_sr" 16 6 0 U N
}
}
rout C13R16_ble0_out_to_mux []
{ C13R16.le_tile.le_guts.lp0.const_f5 "out" 5 15 0 U N
{ C13R16.le_tile.le_guts.lp0.mux_f5 "in1" 5 15 0 U N
}
}
rout u_lvds_pll_u0|clkout0_net []
{ C53R48.gclk_ctrl_c1r2.pll "clkout0" 9 24 0 U N
{ C53R48.gclk_ctrl_c1r2.gco3_in_mux_0 "in0" 25 47 0 U N
{ C53R48.gclk_ctrl_c1r2.gco3_in_mux_0 "out" 19 24 153.001 U N
{ C53R48.gclk_ctrl_c1r2.gco3_mux "in0" 25 47 153.001 U N
{ C53R48.gclk_ctrl_c1r2.gco3_mux "out" 19 24 289.002 U N
{ C26R36.spine.c0r1_gbufx16.c0r11_gbuf_fp.clk_mux "in2" 12 35 289.002 U N
{ C26R36.spine.c0r1_gbufx16.c0r11_gbuf_fp.clk_mux "out" 12 35 417.003 U N
{ C26R36.spine.c0r1_gbufx16.c0r11_gbuf_fp.clk_gate_mux "in0" 12 35 417.003 U N
{ C26R36.spine.c0r1_gbufx16.c0r11_gbuf_fp.clk_gate_mux "out" 12 35 817.004 U N
{ C32R36.rbufx6.rbuf_c1.clk_mux "in2" 15 35 817.004 U N
{ C32R36.rbufx6.rbuf_c1.clk_mux "out" 15 35 945.005 U N
{ C32R36.rbufx6.rbuf_c1.clk_gate_mux "in0" 15 35 945.005 U N
{ C32R36.rbufx6.rbuf_c1.clk_gate_mux "out" 15 35 1345.01 U N
{ C33R33.le_tile.le_guts.mux_cclk "in1" 15 32 1345.01 U N
{ C33R33.le_tile.le_guts.mux_cclk "out" 15 32 1438.01 U N
{ C33R33.le_tile.le_guts.lbuf "clk" 15 32 1438.01 U N
}
}
}
}
}
}
}
{ C32R28.rbufx6.rbuf_c1.clk_mux "in2" 15 27 817.004 U N
{ C32R28.rbufx6.rbuf_c1.clk_mux "out" 15 27 945.005 U N
{ C32R28.rbufx6.rbuf_c1.clk_gate_mux "in0" 15 27 945.005 U N
{ C32R28.rbufx6.rbuf_c1.clk_gate_mux "out" 15 27 1345.01 U N
{ C35R32.le_tile.le_guts.mux_cclk "in1" 16 31 1345.01 U N
{ C35R32.le_tile.le_guts.mux_cclk "out" 16 31 1438.01 U N
{ C35R32.le_tile.le_guts.lbuf "clk" 16 31 1438.01 U N
}
}
}
{ C35R31.le_tile.le_guts.mux_cclk "in1" 16 30 1345.01 U N
{ C35R31.le_tile.le_guts.mux_cclk "out" 16 30 1438.01 U N
{ C35R31.le_tile.le_guts.lbuf "clk" 16 30 1438.01 U N
}
}
}
{ C35R30.le_tile.le_guts.mux_cclk "in1" 16 29 1345.01 U N
{ C35R30.le_tile.le_guts.mux_cclk "out" 16 29 1438.01 U N
{ C35R30.le_tile.le_guts.lbuf "clk" 16 29 1438.01 U N
}
}
}
{ C33R32.le_tile.le_guts.mux_cclk "in1" 15 31 1345.01 U N
{ C33R32.le_tile.le_guts.mux_cclk "out" 15 31 1438.01 U N
{ C33R32.le_tile.le_guts.lbuf "clk" 15 31 1438.01 U N
}
}
}
{ C33R30.le_tile.le_guts.mux_cclk "in1" 15 29 1345.01 U N
{ C33R30.le_tile.le_guts.mux_cclk "out" 15 29 1438.01 U N
{ C33R30.le_tile.le_guts.lbuf "clk" 15 29 1438.01 U N
}
}
}
}
}
}
}
{ C26R28.rbufx6.rbuf_c5.clk_mux "in1" 12 27 817.004 U N
{ C26R28.rbufx6.rbuf_c5.clk_mux "out" 12 27 942.005 U N
{ C26R28.rbufx6.rbuf_c5.clk_gate_mux "in0" 12 27 942.005 U N
{ C26R28.rbufx6.rbuf_c5.clk_gate_mux "out" 12 27 1342.01 U N
{ C29R31.le_tile.le_guts.mux_cclk "in5" 13 30 1342.01 U N
{ C29R31.le_tile.le_guts.mux_cclk "out" 13 30 1435.01 U N
{ C29R31.le_tile.le_guts.lbuf "clk" 13 30 1435.01 U N
}
}
}
{ C29R30.le_tile.le_guts.mux_cclk "in5" 13 29 1342.01 U N
{ C29R30.le_tile.le_guts.mux_cclk "out" 13 29 1435.01 U N
{ C29R30.le_tile.le_guts.lbuf "clk" 13 29 1435.01 U N
}
}
}
}
}
}
}
}
}
}
}
{ C26R12.spine.c0r0_gbufx16.c0r11_gbuf_fp.clk_mux "in2" 12 11 289.002 U N
{ C26R12.spine.c0r0_gbufx16.c0r11_gbuf_fp.clk_mux "out" 12 11 417.003 U N
{ C26R12.spine.c0r0_gbufx16.c0r11_gbuf_fp.clk_gate_mux "in0" 12 11 417.003 U N
{ C26R12.spine.c0r0_gbufx16.c0r11_gbuf_fp.clk_gate_mux "out" 12 11 817.004 U N
{ C16R20.rbufx6.rbuf_c1.clk_mux "in2" 7 19 817.004 U N
{ C16R20.rbufx6.rbuf_c1.clk_mux "out" 7 19 945.005 U N
{ C16R20.rbufx6.rbuf_c1.clk_gate_mux "in0" 7 19 945.005 U N
{ C16R20.rbufx6.rbuf_c1.clk_gate_mux "out" 7 19 1345.01 U N
{ C19R17.le_tile.le_guts.mux_cclk "in1" 8 16 1345.01 U N
{ C19R17.le_tile.le_guts.mux_cclk "out" 8 16 1438.01 U N
{ C19R17.le_tile.le_guts.lbuf "clk" 8 16 1438.01 U N
}
}
}
{ C17R17.le_tile.le_guts.mux_cclk "in1" 7 16 1345.01 U N
{ C17R17.le_tile.le_guts.mux_cclk "out" 7 16 1438.01 U N
{ C17R17.le_tile.le_guts.lbuf "clk" 7 16 1438.01 U N
}
}
}
}
}
}
}
{ C16R12.rbufx6.rbuf_c1.clk_mux "in2" 7 11 817.004 U N
{ C16R12.rbufx6.rbuf_c1.clk_mux "out" 7 11 945.005 U N
{ C16R12.rbufx6.rbuf_c1.clk_gate_mux "in0" 7 11 945.005 U N
{ C16R12.rbufx6.rbuf_c1.clk_gate_mux "out" 7 11 1345.01 U N
{ C19R16.le_tile.le_guts.mux_cclk "in1" 8 15 1345.01 U N
{ C19R16.le_tile.le_guts.mux_cclk "out" 8 15 1438.01 U N
{ C19R16.le_tile.le_guts.lbuf "clk" 8 15 1438.01 U N
}
}
}
{ C17R16.le_tile.le_guts.mux_cclk "in1" 7 15 1345.01 U N
{ C17R16.le_tile.le_guts.mux_cclk "out" 7 15 1438.01 U N
{ C17R16.le_tile.le_guts.lbuf "clk" 7 15 1438.01 U N
}
}
}
}
}
}
}
{ C12R20.rbufx6.rbuf_c1.clk_mux "in2" 5 19 817.004 U N
{ C12R20.rbufx6.rbuf_c1.clk_mux "out" 5 19 945.005 U N
{ C12R20.rbufx6.rbuf_c1.clk_gate_mux "in0" 5 19 945.005 U N
{ C12R20.rbufx6.rbuf_c1.clk_gate_mux "out" 5 19 1345.01 U N
{ C15R17.le_tile.le_guts.mux_cclk "in1" 6 16 1345.01 U N
{ C15R17.le_tile.le_guts.mux_cclk "out" 6 16 1438.01 U N
{ C15R17.le_tile.le_guts.lbuf "clk" 6 16 1438.01 U N
}
}
}
{ C13R17.le_tile.le_guts.mux_cclk "in1" 5 16 1345.01 U N
{ C13R17.le_tile.le_guts.mux_cclk "out" 5 16 1438.01 U N
{ C13R17.le_tile.le_guts.lbuf "clk" 5 16 1438.01 U N
}
}
}
}
}
}
}
{ C12R12.rbufx6.rbuf_c1.clk_mux "in2" 5 11 817.004 U N
{ C12R12.rbufx6.rbuf_c1.clk_mux "out" 5 11 945.005 U N
{ C12R12.rbufx6.rbuf_c1.clk_gate_mux "in0" 5 11 945.005 U N
{ C12R12.rbufx6.rbuf_c1.clk_gate_mux "out" 5 11 1345.01 U N
{ C15R16.le_tile.le_guts.mux_cclk "in1" 6 15 1345.01 U N
{ C15R16.le_tile.le_guts.mux_cclk "out" 6 15 1438.01 U N
{ C15R16.le_tile.le_guts.lbuf "clk" 6 15 1438.01 U N
}
}
}
{ C13R16.le_tile.le_guts.mux_cclk "in1" 5 15 1345.01 U N
{ C13R16.le_tile.le_guts.mux_cclk "out" 5 15 1438.01 U N
{ C13R16.le_tile.le_guts.lbuf "clk" 5 15 1438.01 U N
}
}
}
}
}
}
}
{ C36R20.rbufx6.rbuf_c1.clk_mux "in2" 17 19 817.004 U N
{ C36R20.rbufx6.rbuf_c1.clk_mux "out" 17 19 945.005 U N
{ C36R20.rbufx6.rbuf_c1.clk_gate_mux "in0" 17 19 945.005 U N
{ C36R20.rbufx6.rbuf_c1.clk_gate_mux "out" 17 19 1345.01 U N
{ C39R18.le_tile.le_guts.mux_cclk "in1" 18 17 1345.01 U N
{ C39R18.le_tile.le_guts.mux_cclk "out" 18 17 1438.01 U N
{ C39R18.le_tile.le_guts.lbuf "clk" 18 17 1438.01 U N
}
}
}
}
}
}
}
{ C32R20.rbufx6.rbuf_c1.clk_mux "in2" 15 19 817.004 U N
{ C32R20.rbufx6.rbuf_c1.clk_mux "out" 15 19 945.005 U N
{ C32R20.rbufx6.rbuf_c1.clk_gate_mux "in0" 15 19 945.005 U N
{ C32R20.rbufx6.rbuf_c1.clk_gate_mux "out" 15 19 1345.01 U N
{ C35R21.le_tile.le_guts.mux_cclk "in1" 16 20 1345.01 U N
{ C35R21.le_tile.le_guts.mux_cclk "out" 16 20 1438.01 U N
{ C35R21.le_tile.le_guts.lbuf "clk" 16 20 1438.01 U N
}
}
}
{ C35R20.le_tile.le_guts.mux_cclk "in1" 16 19 1345.01 U N
{ C35R20.le_tile.le_guts.mux_cclk "out" 16 19 1438.01 U N
{ C35R20.le_tile.le_guts.lbuf "clk" 16 19 1438.01 U N
}
}
}
{ C35R19.le_tile.le_guts.mux_cclk "in1" 16 18 1345.01 U N
{ C35R19.le_tile.le_guts.mux_cclk "out" 16 18 1438.01 U N
{ C35R19.le_tile.le_guts.lbuf "clk" 16 18 1438.01 U N
}
}
}
{ C35R18.le_tile.le_guts.mux_cclk "in1" 16 17 1345.01 U N
{ C35R18.le_tile.le_guts.mux_cclk "out" 16 17 1438.01 U N
{ C35R18.le_tile.le_guts.lbuf "clk" 16 17 1438.01 U N
}
}
}
{ C33R23.le_tile.le_guts.mux_cclk "in1" 15 22 1345.01 U N
{ C33R23.le_tile.le_guts.mux_cclk "out" 15 22 1438.01 U N
{ C33R23.le_tile.le_guts.lbuf "clk" 15 22 1438.01 U N
}
}
}
{ C33R21.le_tile.le_guts.mux_cclk "in1" 15 20 1345.01 U N
{ C33R21.le_tile.le_guts.mux_cclk "out" 15 20 1438.01 U N
{ C33R21.le_tile.le_guts.lbuf "clk" 15 20 1438.01 U N
}
}
}
{ C33R20.le_tile.le_guts.mux_cclk "in1" 15 19 1345.01 U N
{ C33R20.le_tile.le_guts.mux_cclk "out" 15 19 1438.01 U N
{ C33R20.le_tile.le_guts.lbuf "clk" 15 19 1438.01 U N
}
}
}
{ C33R19.le_tile.le_guts.mux_cclk "in1" 15 18 1345.01 U N
{ C33R19.le_tile.le_guts.mux_cclk "out" 15 18 1438.01 U N
{ C33R19.le_tile.le_guts.lbuf "clk" 15 18 1438.01 U N
}
}
}
{ C33R18.le_tile.le_guts.mux_cclk "in1" 15 17 1345.01 U N
{ C33R18.le_tile.le_guts.mux_cclk "out" 15 17 1438.01 U N
{ C33R18.le_tile.le_guts.lbuf "clk" 15 17 1438.01 U N
}
}
}
{ C33R17.le_tile.le_guts.mux_cclk "in1" 15 16 1345.01 U N
{ C33R17.le_tile.le_guts.mux_cclk "out" 15 16 1438.01 U N
{ C33R17.le_tile.le_guts.lbuf "clk" 15 16 1438.01 U N
}
}
}
}
}
}
}
{ C30R20.rbufx6.rbuf_c1.clk_mux "in2" 14 19 817.004 U N
{ C30R20.rbufx6.rbuf_c1.clk_mux "out" 14 19 945.005 U N
{ C30R20.rbufx6.rbuf_c1.clk_gate_mux "in0" 14 19 945.005 U N
{ C30R20.rbufx6.rbuf_c1.clk_gate_mux "out" 14 19 1345.01 U N
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_clka "in2" 14 16 1345.01 U N
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_clka "out" 14 16 1345.01 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_clka" 14 16 1345.01 U N
}
}
}
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_clka "in2" 14 16 1345.01 U N
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_clka "out" 14 16 1345.01 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_clka" 14 16 1345.01 U N
}
}
}
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_clka "in2" 14 16 1345.01 U N
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_clka "out" 14 16 1345.01 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_clka" 14 16 1345.01 U N
}
}
}
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_clka "in2" 14 16 1345.01 U N
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_clka "out" 14 16 1345.01 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_clka" 14 16 1345.01 U N
}
}
}
}
}
}
}
{ C30R12.rbufx6.rbuf_c1.clk_mux "in2" 14 11 817.004 U N
{ C30R12.rbufx6.rbuf_c1.clk_mux "out" 14 11 945.005 U N
{ C30R12.rbufx6.rbuf_c1.clk_gate_mux "in0" 14 11 945.005 U N
{ C30R12.rbufx6.rbuf_c1.clk_gate_mux "out" 14 11 1345.01 U N
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_clka "in2" 14 12 1345.01 U N
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_clka "out" 14 12 1345.01 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_clka" 14 12 1345.01 U N
}
}
}
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_clka "in2" 14 12 1345.01 U N
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_clka "out" 14 12 1345.01 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_clka" 14 12 1345.01 U N
}
}
}
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_clka "in2" 14 12 1345.01 U N
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_clka "out" 14 12 1345.01 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_clka" 14 12 1345.01 U N
}
}
}
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_clka "in2" 14 12 1345.01 U N
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_clka "out" 14 12 1345.01 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_clka" 14 12 1345.01 U N
}
}
}
}
}
}
}
{ C26R36.spine.c0r11_ckmux "in0" 12 35 817.004 U N
{ C26R36.spine.c0r11_ckmux "out" 12 35 817.006 U N
{ C35R49.u0_bank11_mux.u0_bank11.u369.u0_io_clk_mux.mux_3 "in2" 16 47 817.006 U N
{ C35R49.u0_bank11_mux.u0_bank11.u369.u0_io_clk_mux.mux_3 "out" 16 47 817.008 U N
{ C35R49.u0_bank11_mux.u0_bank11.u369.u1_io_sr_mux.mux_clk "in3" 16 47 817.008 U N
{ C35R49.u0_bank11_mux.u0_bank11.u369.u1_io_sr_mux.mux_clk "out" 16 47 3217.01 U N
{ C35R49.io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS "clk_1" 16 47 3217.01 U N
}
}
}
{ C35R49.u0_bank11_mux.u0_bank11.u369.u0_io_sr_mux.mux_clk "in3" 16 47 817.008 U N
{ C35R49.u0_bank11_mux.u0_bank11.u369.u0_io_sr_mux.mux_clk "out" 16 47 3217.01 U N
{ C35R49.io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS "clk_0" 16 47 3217.01 U N
}
}
}
}
}
{ C31R49.u0_bank11_mux.u0_bank11.u379.u0_io_clk_mux.mux_3 "in2" 14 47 817.006 U N
{ C31R49.u0_bank11_mux.u0_bank11.u379.u0_io_clk_mux.mux_3 "out" 14 47 817.008 U N
{ C31R49.u0_bank11_mux.u0_bank11.u379.u1_io_sr_mux.mux_clk "in3" 14 47 817.008 U N
{ C31R49.u0_bank11_mux.u0_bank11.u379.u1_io_sr_mux.mux_clk "out" 14 47 3217.01 U N
{ C31R49.io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS "clk_1" 14 47 3217.01 U N
}
}
}
{ C31R49.u0_bank11_mux.u0_bank11.u379.u0_io_sr_mux.mux_clk "in3" 14 47 817.008 U N
{ C31R49.u0_bank11_mux.u0_bank11.u379.u0_io_sr_mux.mux_clk "out" 14 47 3217.01 U N
{ C31R49.io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS "clk_0" 14 47 3217.01 U N
}
}
}
}
}
{ C27R49.u0_bank11_mux.u0_bank11.u389.u0_io_clk_mux.mux_3 "in2" 12 47 817.006 U N
{ C27R49.u0_bank11_mux.u0_bank11.u389.u0_io_clk_mux.mux_3 "out" 12 47 817.008 U N
{ C27R49.u0_bank11_mux.u0_bank11.u389.u1_io_sr_mux.mux_clk "in3" 12 47 817.008 U N
{ C27R49.u0_bank11_mux.u0_bank11.u389.u1_io_sr_mux.mux_clk "out" 12 47 3217.01 U N
{ C27R49.io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS "clk_1" 12 47 3217.01 U N
}
}
}
{ C27R49.u0_bank11_mux.u0_bank11.u389.u0_io_sr_mux.mux_clk "in3" 12 47 817.008 U N
{ C27R49.u0_bank11_mux.u0_bank11.u389.u0_io_sr_mux.mux_clk "out" 12 47 3217.01 U N
{ C27R49.io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS "clk_0" 12 47 3217.01 U N
}
}
}
}
}
{ C25R49.u0_bank11_mux.u0_bank11.u395.u0_io_clk_mux.mux_3 "in2" 11 47 817.006 U N
{ C25R49.u0_bank11_mux.u0_bank11.u395.u0_io_clk_mux.mux_3 "out" 11 47 817.008 U N
{ C25R49.u0_bank11_mux.u0_bank11.u395.u1_io_sr_mux.mux_clk "in3" 11 47 817.008 U N
{ C25R49.u0_bank11_mux.u0_bank11.u395.u1_io_sr_mux.mux_clk "out" 11 47 3217.01 U N
{ C25R49.io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS "clk_1" 11 47 3217.01 U N
}
}
}
{ C25R49.u0_bank11_mux.u0_bank11.u395.u0_io_sr_mux.mux_clk "in3" 11 47 817.008 U N
{ C25R49.u0_bank11_mux.u0_bank11.u395.u0_io_sr_mux.mux_clk "out" 11 47 3217.01 U N
{ C25R49.io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS "clk_0" 11 47 3217.01 U N
}
}
}
}
}
{ C25R49.u0_bank11_mux.u0_bank11.u393.u0_io_clk_mux.mux_3 "in2" 11 47 817.006 U N
{ C25R49.u0_bank11_mux.u0_bank11.u393.u0_io_clk_mux.mux_3 "out" 11 47 817.008 U N
{ C25R49.u0_bank11_mux.u0_bank11.u393.u1_io_sr_mux.mux_clk "in3" 11 47 817.008 U N
{ C25R49.u0_bank11_mux.u0_bank11.u393.u1_io_sr_mux.mux_clk "out" 11 47 3217.01 U N
{ C25R49.io_top.u0_bank11_mux.u0_bank11.u393.u0_M7A_IO_LVDS "clk_1" 11 47 3217.01 U N
}
}
}
{ C25R49.u0_bank11_mux.u0_bank11.u393.u0_io_sr_mux.mux_clk "in3" 11 47 817.008 U N
{ C25R49.u0_bank11_mux.u0_bank11.u393.u0_io_sr_mux.mux_clk "out" 11 47 3217.01 U N
{ C25R49.io_top.u0_bank11_mux.u0_bank11.u393.u0_M7A_IO_LVDS "clk_0" 11 47 3217.01 U N
}
}
}
}
}
}
}
{ C26R20.rbufx6.rbuf_c1.clk_mux "in2" 12 19 817.004 U N
{ C26R20.rbufx6.rbuf_c1.clk_mux "out" 12 19 945.005 U N
{ C26R20.rbufx6.rbuf_c1.clk_gate_mux "in0" 12 19 945.005 U N
{ C26R20.rbufx6.rbuf_c1.clk_gate_mux "out" 12 19 1345.01 U N
{ C29R21.le_tile.le_guts.mux_cclk "in1" 13 20 1345.01 U N
{ C29R21.le_tile.le_guts.mux_cclk "out" 13 20 1438.01 U N
{ C29R21.le_tile.le_guts.lbuf "clk" 13 20 1438.01 U N
}
}
}
{ C29R20.le_tile.le_guts.mux_cclk "in1" 13 19 1345.01 U N
{ C29R20.le_tile.le_guts.mux_cclk "out" 13 19 1438.01 U N
{ C29R20.le_tile.le_guts.lbuf "clk" 13 19 1438.01 U N
}
}
}
{ C29R19.le_tile.le_guts.mux_cclk "in1" 13 18 1345.01 U N
{ C29R19.le_tile.le_guts.mux_cclk "out" 13 18 1438.01 U N
{ C29R19.le_tile.le_guts.lbuf "clk" 13 18 1438.01 U N
}
}
}
{ C29R18.le_tile.le_guts.mux_cclk "in1" 13 17 1345.01 U N
{ C29R18.le_tile.le_guts.mux_cclk "out" 13 17 1438.01 U N
{ C29R18.le_tile.le_guts.lbuf "clk" 13 17 1438.01 U N
}
}
}
{ C29R17.le_tile.le_guts.mux_cclk "in1" 13 16 1345.01 U N
{ C29R17.le_tile.le_guts.mux_cclk "out" 13 16 1438.01 U N
{ C29R17.le_tile.le_guts.lbuf "clk" 13 16 1438.01 U N
}
}
}
{ C27R17.le_tile.le_guts.mux_cclk "in1" 12 16 1345.01 U N
{ C27R17.le_tile.le_guts.mux_cclk "out" 12 16 1438.01 U N
{ C27R17.le_tile.le_guts.lbuf "clk" 12 16 1438.01 U N
}
}
}
}
}
}
}
{ C26R12.rbufx6.rbuf_c1.clk_mux "in2" 12 11 817.004 U N
{ C26R12.rbufx6.rbuf_c1.clk_mux "out" 12 11 945.005 U N
{ C26R12.rbufx6.rbuf_c1.clk_gate_mux "in0" 12 11 945.005 U N
{ C26R12.rbufx6.rbuf_c1.clk_gate_mux "out" 12 11 1345.01 U N
{ C29R16.le_tile.le_guts.mux_cclk "in1" 13 15 1345.01 U N
{ C29R16.le_tile.le_guts.mux_cclk "out" 13 15 1438.01 U N
{ C29R16.le_tile.le_guts.lbuf "clk" 13 15 1438.01 U N
}
}
}
{ C27R16.le_tile.le_guts.mux_cclk "in1" 12 15 1345.01 U N
{ C27R16.le_tile.le_guts.mux_cclk "out" 12 15 1438.01 U N
{ C27R16.le_tile.le_guts.lbuf "clk" 12 15 1438.01 U N
}
}
}
}
}
}
}
{ C22R12.rbufx6.rbuf_c1.clk_mux "in2" 10 11 817.004 U N
{ C22R12.rbufx6.rbuf_c1.clk_mux "out" 10 11 945.005 U N
{ C22R12.rbufx6.rbuf_c1.clk_gate_mux "in0" 10 11 945.005 U N
{ C22R12.rbufx6.rbuf_c1.clk_gate_mux "out" 10 11 1345.01 U N
{ C25R16.le_tile.le_guts.mux_cclk "in1" 11 15 1345.01 U N
{ C25R16.le_tile.le_guts.mux_cclk "out" 11 15 1438.01 U N
{ C25R16.le_tile.le_guts.lbuf "clk" 11 15 1438.01 U N
}
}
}
{ C23R16.le_tile.le_guts.mux_cclk "in1" 10 15 1345.01 U N
{ C23R16.le_tile.le_guts.mux_cclk "out" 10 15 1438.01 U N
{ C23R16.le_tile.le_guts.lbuf "clk" 10 15 1438.01 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_addr_wr__reg[2].sr_out []
{ C37R17.le_tile.le_guts.lbuf "a_sr" 17 16 0 U N
{ C37R17.le_tile.le_guts.lp1.reg0 "a_sr" 17 16 0 U N
}
{ C37R17.le_tile.le_guts.lp0.reg0 "a_sr" 17 16 0 U N
}
}
rout C35R15_mux0_ble1_out_0 []
{ C35R15.le_tile.le_guts.lp1.SC_mux_dx4_0 "out" 16 14 0 U N
{ C35R15.le_tile.le_guts.lp2.muxf3_l0 "in1" 16 14 0 U N
{ C35R15.le_tile.le_guts.lp2.muxf3_l0 "out" 16 14 149.94 U N
{ C35R15.le_tile.le_guts.lp2.lut0 "f3" 16 14 149.94 U N
}
}
}
{ C34R15_xbar_tile.xbar_0.oxbar "d [7]" 16 14 0 U N
{ C34R15_xbar_tile.xbar_0.oxbar "xy [9]" 16 14 164.48 U N
{ C32R14_xbar_tile.xbar_0.ixbar3 "i1 [12]" 15 13 164.48 U N
{ C32R14_xbar_tile.xbar_0.ixbar3 "z3 [2]" 15 13 250.597 U N
{ C32R12_xbar_tile.xbar_0.ixbar3 "i1 [15]" 15 11 250.597 U N
{ C32R12_xbar_tile.xbar_0.ixbar3 "z7 [0]" 15 11 419.019 U N
{ C33R12.le_tile.le_guts.lp3.lut0 "f0" 15 11 552.019 U N
}
}
}
}
}
}
}
{ C34R15_xbar_tile.xbar_0.ixbar1 "i0 [12]" 16 14 0 U N
{ C34R15_xbar_tile.xbar_0.ixbar1 "z4 [1]" 16 14 107.48 U N
{ C28R15_xbar_tile.xbar_0.ixbar1 "i3 [4]" 13 14 107.48 U N
{ C28R15_xbar_tile.xbar_0.ixbar1 "z3 [2]" 13 14 296.974 U N
{ C28R13_xbar_tile.xbar_0.ixbar1 "i1 [15]" 13 12 296.974 U N
{ C28R13_xbar_tile.xbar_0.ixbar1 "z1 [2]" 13 12 465.396 U N
{ C28R13_xbar_tile.xbar_0.ixbar0 "i3 [12]" 13 12 465.396 U N
{ C28R13_xbar_tile.xbar_0.ixbar0 "z3 [0]" 13 12 682.756 U N
{ C29R13.le_tile.le_guts.lp1.muxf0_l40 "in0" 13 12 682.756 U N
{ C29R13.le_tile.le_guts.lp1.muxf0_l40 "out" 13 12 875.756 U N
{ C29R13.le_tile.le_guts.lp1.lut40 "f0" 13 12 875.756 U N
}
}
}
}
}
}
}
}
}
}
{ C34R15_xbar_tile.xbar_0.ixbar1 "z3 [2]" 16 14 107.48 U N
{ C34R13_xbar_tile.xbar_0.ixbar1 "i1 [15]" 16 12 107.48 U N
{ C34R13_xbar_tile.xbar_0.ixbar1 "z0 [3]" 16 12 275.902 U N
{ C35R13.le_tile.le_guts.lp2.muxf3_l40 "in1" 16 12 275.902 U N
{ C35R13.le_tile.le_guts.lp2.muxf3_l40 "out" 16 12 436.902 U N
{ C35R13.le_tile.le_guts.lp2.lut40 "f3" 16 12 436.902 U N
}
}
}
}
}
}
}
}
rout ii0562|dx_net []
{ C33R18.le_tile.le_guts.lp0.lut0 "dx" 15 17 0 U N
{ C32R18_xbar_tile.xbar_0.ixbar0 "i3 [3]" 15 17 0 U N
{ C32R18_xbar_tile.xbar_0.ixbar0 "z0 [0]" 15 17 87.2 U N
{ C32R26_xbar_tile.xbar_0.ixbar0 "i1 [10]" 15 25 87.2 U N
{ C32R26_xbar_tile.xbar_0.ixbar0 "z0 [0]" 15 25 320.415 U N
{ C32R34_xbar_tile.xbar_0.ixbar0 "i1 [10]" 15 33 320.415 U N
{ C32R34_xbar_tile.xbar_0.ixbar0 "z2 [2]" 15 33 553.63 U N
{ C32R33_xbar_tile.xbar_0.ixbar0 "i2 [9]" 15 32 553.63 U N
{ C32R33_xbar_tile.xbar_0.ixbar0 "z1 [2]" 15 32 723.052 U N
{ C33R33.le_tile.le_guts.lp0.mux_di0 "in1" 15 32 723.052 U N
{ C33R33.le_tile.le_guts.lp0.mux_di0 "out" 15 32 899.372 U N
{ C33R33.le_tile.le_guts.lp0.reg0 "di" 15 32 899.372 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0673|dx_net []
{ C39R10.le_tile.le_guts.lp2.lut0 "dx" 18 9 0 U N
{ C38R10_xbar_tile.xbar_0.oxbar "d [10]" 18 9 0 U N
{ C38R10_xbar_tile.xbar_0.oxbar "xy [18]" 18 9 144.2 U N
{ C38R10_xbar_tile.xbar_0.ixbar3 "i0 [12]" 18 9 144.2 U N
{ C38R10_xbar_tile.xbar_0.ixbar3 "z4 [0]" 18 9 225.595 U N
{ C39R10.le_tile.le_guts.lp3.mux_di0 "in1" 18 9 225.595 U N
{ C39R10.le_tile.le_guts.lp3.mux_di0 "out" 18 9 401.915 U N
{ C39R10.le_tile.le_guts.lp3.reg0 "di" 18 9 401.915 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[13].sr_out []
{ C29R19.le_tile.le_guts.lbuf "a_sr" 13 18 0 U N
{ C29R19.le_tile.le_guts.lp2.reg0 "a_sr" 13 18 0 U N
}
{ C29R19.le_tile.le_guts.lp1.reg0 "a_sr" 13 18 0 U N
}
{ C29R19.le_tile.le_guts.lp0.reg1 "a_sr" 13 18 0 U N
}
{ C29R19.le_tile.le_guts.lp0.reg0 "a_sr" 13 18 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_wr__reg[6]|qx_net []
{ C35R16.le_tile.le_guts.lp3.reg0 "qx" 16 15 0 U N
{ C34R16_xbar_tile.xbar_0.oxbar "d [16]" 16 15 0 U N
{ C34R16_xbar_tile.xbar_0.oxbar "xy [2]" 16 15 158.21 U N
{ C34R16_xbar_tile.xbar_0.ixbar0 "i0 [7]" 16 15 158.21 U N
{ C34R16_xbar_tile.xbar_0.ixbar0 "z0 [3]" 16 15 239.505 U N
{ C35R16.le_tile.le_guts.lp2.lut41 "f1" 16 15 372.505 U N
}
}
}
}
{ C34R16_xbar_tile.xbar_0.oxbar "xy [20]" 16 15 158.21 U N
{ C32R16_xbar_tile.xbar_0.ixbar3 "i3 [12]" 15 15 158.21 U N
{ C32R16_xbar_tile.xbar_0.ixbar3 "z1 [2]" 15 15 239.94 U N
{ C33R16.le_tile.le_guts.lp3.mux_di4 "in1" 15 15 239.94 U N
{ C33R16.le_tile.le_guts.lp3.mux_di4 "out" 15 15 437.26 U N
{ C33R16.le_tile.le_guts.lp3.reg1 "di" 15 15 437.26 U N
}
}
}
}
}
}
}
{ C34R16_xbar_tile.xbar_0.ixbar3 "i0 [8]" 16 15 0 U N
{ C34R16_xbar_tile.xbar_0.ixbar3 "z5 [0]" 16 15 101.21 U N
{ C35R16.le_tile.le_guts.lp3.muxf3_l0 "in0" 16 15 101.21 U N
{ C35R16.le_tile.le_guts.lp3.muxf3_l0 "out" 16 15 265.53 U N
{ C35R16.le_tile.le_guts.lp3.lut0 "f3" 16 15 265.53 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [12]
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_12 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_db [12]" 14 12 0 U N
}
}
rout u_sdram_to_RGB_bmp_fig_chg__reg[1].sclk_out []
{ C39R21.le_tile.le_guts.lbuf "sclk" 18 20 0 U N
{ C39R21.le_tile.le_guts.lp2.reg0 "sclk" 18 20 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_wr_r__reg[8].sr_out []
{ C33R16.le_tile.le_guts.lbuf "a_sr" 15 15 0 U N
{ C33R16.le_tile.le_guts.lp3.reg1 "a_sr" 15 15 0 U N
}
{ C33R16.le_tile.le_guts.lp3.reg0 "a_sr" 15 15 0 U N
}
{ C33R16.le_tile.le_guts.lp2.reg1 "a_sr" 15 15 0 U N
}
{ C33R16.le_tile.le_guts.lp2.reg0 "a_sr" 15 15 0 U N
}
{ C33R16.le_tile.le_guts.lp1.reg1 "a_sr" 15 15 0 U N
}
{ C33R16.le_tile.le_guts.lp1.reg0 "a_sr" 15 15 0 U N
}
{ C33R16.le_tile.le_guts.lp0.reg1 "a_sr" 15 15 0 U N
}
{ C33R16.le_tile.le_guts.lp0.reg0 "a_sr" 15 15 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_wr__reg[2].sclk_out []
{ C37R17.le_tile.le_guts.lbuf "sclk" 17 16 0 U N
{ C37R17.le_tile.le_guts.lp1.reg0 "sclk" 17 16 0 U N
}
{ C37R17.le_tile.le_guts.lp0.reg0 "sclk" 17 16 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sr_out []
{ C29R13.le_tile.le_guts.lbuf "a_sr" 13 12 0 U N
{ C29R13.le_tile.le_guts.lp3.reg0 "a_sr" 13 12 0 U N
}
{ C29R13.le_tile.le_guts.lp1.reg1 "a_sr" 13 12 0 U N
}
{ C29R13.le_tile.le_guts.lp0.reg1 "a_sr" 13 12 0 U N
}
{ C29R13.le_tile.le_guts.lp0.reg0 "a_sr" 13 12 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net []
{ C33R15.le_tile.le_guts.lp2.reg1 "qx" 15 14 0 U N
{ C32R15_xbar_tile.xbar_0.oxbar "d [13]" 15 14 0 U N
{ C32R15_xbar_tile.xbar_0.oxbar "xy [7]" 15 14 151.14 U N
{ C30R15_xbar_tile.xbar_0.ixbar1 "i1 [12]" 14 14 151.14 U N
{ C30R15_xbar_tile.xbar_0.ixbar1 "z3 [2]" 14 14 236.518 U N
{ C30R13_xbar_tile.xbar_0.ixbar1 "i1 [15]" 14 12 236.518 U N
{ C30R13_xbar_tile.xbar_0.ixbar1 "z6 [0]" 14 12 404.939 U N
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_3 "in1" 14 12 537.939 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_11 "in1" 14 12 537.939 U N
}
}
}
}
}
}
{ C32R15_xbar_tile.xbar_0.oxbar "xy [21]" 15 14 151.14 U N
{ C30R16_xbar_tile.xbar_0.ixbar1 "i0 [6]" 14 15 151.14 U N
{ C30R16_xbar_tile.xbar_0.ixbar1 "z1 [0]" 14 15 237.257 U N
{ C30R20_xbar_tile.xbar_0.ixbar1 "i1 [5]" 14 19 237.257 U N
{ C30R20_xbar_tile.xbar_0.ixbar1 "z6 [0]" 14 19 465.059 U N
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_3 "in1" 14 19 598.059 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_11 "in1" 14 19 598.059 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].sclk_out []
{ C43R15.le_tile.le_guts.lbuf "sclk" 20 14 0 U N
{ C43R15.le_tile.le_guts.lp2.reg0 "sclk" 20 14 0 U N
}
{ C43R15.le_tile.le_guts.lp1.reg0 "sclk" 20 14 0 U N
}
{ C43R15.le_tile.le_guts.lp0.reg1 "sclk" 20 14 0 U N
}
}
rout u_sdram_to_RGB_de_i_r_sclk__reg[3]|qx_net []
{ C33R23.le_tile.le_guts.lp0.reg0 "qx" 15 22 0 U N
{ C32R23_xbar_tile.xbar_0.ixbar0 "i3 [6]" 15 22 0 U N
{ C32R23_xbar_tile.xbar_0.ixbar0 "z0 [0]" 15 22 87.07 U N
{ C32R31_xbar_tile.xbar_0.ixbar0 "i1 [10]" 15 30 87.07 U N
{ C32R31_xbar_tile.xbar_0.ixbar0 "z2 [2]" 15 30 320.285 U N
{ C32R30_xbar_tile.xbar_0.ixbar0 "i2 [9]" 15 29 320.285 U N
{ C32R30_xbar_tile.xbar_0.ixbar0 "z1 [2]" 15 29 489.707 U N
{ C33R30.le_tile.le_guts.lp0.mux_di0 "in1" 15 29 489.707 U N
{ C33R30.le_tile.le_guts.lp0.mux_di0 "out" 15 29 666.027 U N
{ C33R30.le_tile.le_guts.lp0.reg0 "di" 15 29 666.027 U N
}
}
}
}
}
}
}
}
}
}
rout ii0519|dx_net []
{ C33R17.le_tile.le_guts.lp0.lut0 "dx" 15 16 0 U N
{ C33R17.le_tile.le_guts.lp0.mux_di0 "in2" 15 16 0 U N
{ C33R17.le_tile.le_guts.lp0.mux_di0 "out" 15 16 60.2 U N
{ C33R17.le_tile.le_guts.lp0.reg0 "di" 15 16 60.2 U N
}
}
}
}
rout ii0520|dx_net []
{ C45R15.le_tile.le_guts.lp0.lut0 "dx" 21 14 0 U N
{ C45R15.le_tile.le_guts.lp0.mux_di0 "in2" 21 14 0 U N
{ C45R15.le_tile.le_guts.lp0.mux_di0 "out" 21 14 60.2 U N
{ C45R15.le_tile.le_guts.lp0.reg0 "di" 21 14 60.2 U N
}
}
}
}
rout ii0631|dx_net []
{ C35R10.le_tile.le_guts.lp1.lut0 "dx" 16 9 0 U N
{ C34R10_xbar_tile.xbar_0.oxbar "d [5]" 16 9 0 U N
{ C34R10_xbar_tile.xbar_0.oxbar "xy [23]" 16 9 170.8 U N
{ C36R10_xbar_tile.xbar_0.ixbar3 "i1 [9]" 17 9 170.8 U N
{ C36R10_xbar_tile.xbar_0.ixbar3 "z0 [1]" 17 9 256.177 U N
{ C36R13_xbar_tile.xbar_0.ixbar3 "i1 [11]" 17 12 256.177 U N
{ C36R13_xbar_tile.xbar_0.ixbar3 "z7 [0]" 17 12 436.731 U N
{ C37R13.le_tile.le_guts.lp3.lut0 "f0" 17 12 569.731 U N
}
}
}
{ C36R12_xbar_tile.xbar_0.ixbar3 "i2 [0]" 17 11 256.177 U N
{ C36R12_xbar_tile.xbar_0.ixbar3 "z2 [0]" 17 11 427.061 U N
{ C37R12.le_tile.le_guts.lp1.lut41 "f1" 17 11 560.061 U N
}
}
}
}
}
}
{ C34R10_xbar_tile.xbar_0.oxbar "xy [22]" 16 9 170.8 U N
{ C34R11_xbar_tile.xbar_0.ixbar2 "i1 [9]" 16 10 170.8 U N
{ C34R11_xbar_tile.xbar_0.ixbar2 "z6 [0]" 16 10 255.635 U N
{ C35R11.le_tile.le_guts.lp0.muxf2_l0 "in0" 16 10 255.635 U N
{ C35R11.le_tile.le_guts.lp0.muxf2_l0 "out" 16 10 417.635 U N
{ C35R11.le_tile.le_guts.lp0.lut0 "f2" 16 10 417.635 U N
}
}
}
}
}
}
{ C34R10_xbar_tile.xbar_0.oxbar "xy [15]" 16 9 170.8 U N
{ C36R11_xbar_tile.xbar_0.ixbar0 "i1 [2]" 17 10 170.8 U N
{ C36R11_xbar_tile.xbar_0.ixbar0 "z0 [1]" 17 10 256.917 U N
{ C36R14_xbar_tile.xbar_0.ixbar0 "i1 [11]" 17 13 256.917 U N
{ C36R14_xbar_tile.xbar_0.ixbar0 "z7 [0]" 17 13 434.172 U N
{ C37R14.le_tile.le_guts.lp0.lut0 "f0" 17 13 567.172 U N
}
}
}
}
}
}
{ C34R10_xbar_tile.xbar_0.oxbar "xy [12]" 16 9 170.8 U N
{ C32R10_xbar_tile.xbar_0.ixbar0 "i0 [6]" 15 9 170.8 U N
{ C32R10_xbar_tile.xbar_0.ixbar0 "z0 [1]" 15 9 252.53 U N
{ C32R12_xbar_tile.xbar_0.ixbar0 "i2 [0]" 15 11 252.53 U N
{ C32R12_xbar_tile.xbar_0.ixbar0 "z2 [1]" 15 11 420.952 U N
{ C33R12.le_tile.le_guts.lp0.mux_di4 "in1" 15 11 420.952 U N
{ C33R12.le_tile.le_guts.lp0.mux_di4 "out" 15 11 618.272 U N
{ C33R12.le_tile.le_guts.lp0.reg1 "di" 15 11 618.272 U N
}
}
}
}
}
}
}
}
}
{ C34R10_xbar_tile.xbar_0.ixbar1 "i2 [3]" 16 9 0 U N
{ C34R10_xbar_tile.xbar_0.ixbar1 "z1 [0]" 16 9 113.8 U N
{ C34R14_xbar_tile.xbar_0.ixbar1 "i1 [5]" 16 13 113.8 U N
{ C34R14_xbar_tile.xbar_0.ixbar1 "z6 [2]" 16 13 341.602 U N
{ C32R14_xbar_tile.xbar_0.ixbar1 "i3 [13]" 15 13 341.602 U N
{ C32R14_xbar_tile.xbar_0.ixbar1 "z6 [0]" 15 13 524.323 U N
{ C33R14.le_tile.le_guts.lp3.muxf2_l0 "in0" 15 13 524.323 U N
{ C33R14.le_tile.le_guts.lp3.muxf2_l0 "out" 15 13 686.323 U N
{ C33R14.le_tile.le_guts.lp3.lut0 "f2" 15 13 686.323 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[19].sclk_out []
{ C39R19.le_tile.le_guts.lbuf "sclk" 18 18 0 U N
{ C39R19.le_tile.le_guts.lp2.reg0 "sclk" 18 18 0 U N
}
{ C39R19.le_tile.le_guts.lp0.reg0 "sclk" 18 18 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [13]
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_13 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_db [13]" 14 12 0 U N
}
}
rout u_sdram_to_RGB_v_valid_r__reg[1].sclk_out []
{ C45R15.le_tile.le_guts.lbuf "sclk" 21 14 0 U N
{ C45R15.le_tile.le_guts.lp2.reg0 "sclk" 21 14 0 U N
}
{ C45R15.le_tile.le_guts.lp1.reg0 "sclk" 21 14 0 U N
}
{ C45R15.le_tile.le_guts.lp0.reg0 "sclk" 21 14 0 U N
}
}
rout C35R15_mux0_ble0_out_0 []
{ C35R15.le_tile.le_guts.lp0.SC_mux_dx4_0 "out" 16 14 0 U N
{ C34R15_xbar_tile.xbar_0.oxbar "d [2]" 16 14 0 U N
{ C34R15_xbar_tile.xbar_0.oxbar "xy [6]" 16 14 144.2 U N
{ C34R14_xbar_tile.xbar_0.ixbar2 "i2 [3]" 16 13 144.2 U N
{ C34R14_xbar_tile.xbar_0.ixbar2 "z3 [2]" 16 13 229.035 U N
{ C34R12_xbar_tile.xbar_0.ixbar2 "i1 [15]" 16 11 229.035 U N
{ C34R12_xbar_tile.xbar_0.ixbar2 "z4 [0]" 16 11 397.456 U N
{ C35R12.le_tile.le_guts.lp2.mux_di0 "in1" 16 11 397.456 U N
{ C35R12.le_tile.le_guts.lp2.mux_di0 "out" 16 11 573.776 U N
{ C35R12.le_tile.le_guts.lp2.reg0 "di" 16 11 573.776 U N
}
}
}
}
}
}
}
}
}
}
rout ii0742|dx_net []
{ C33R16.le_tile.le_guts.lp2.lut0 "dx" 15 15 0 U N
{ C32R16_xbar_tile.xbar_0.oxbar "d [10]" 15 15 0 U N
{ C32R16_xbar_tile.xbar_0.oxbar "xy [0]" 15 15 157.94 U N
{ C32R15_xbar_tile.xbar_0.ixbar1 "i2 [7]" 15 14 157.94 U N
{ C32R15_xbar_tile.xbar_0.ixbar1 "z7 [2]" 15 14 242.775 U N
{ C36R15_xbar_tile.xbar_0.ixbar1 "i0 [15]" 17 14 242.775 U N
{ C36R15_xbar_tile.xbar_0.ixbar1 "z3 [3]" 17 14 411.324 U N
{ C36R11_xbar_tile.xbar_0.ixbar1 "i1 [14]" 17 10 411.324 U N
{ C36R11_xbar_tile.xbar_0.ixbar1 "z1 [1]" 17 10 639.582 U N
{ C36R11_xbar_tile.xbar_0.rcmux0 "in0 [1]" 17 10 639.582 U N
{ C36R11_xbar_tile.xbar_0.rcmux0 "out" 17 10 966.638 U N
{ C37R11.le_tile.le_guts.mux_en "in6" 17 10 966.638 U N
{ C37R11.le_tile.le_guts.mux_en "out" 17 10 966.64 U N
{ C37R11.le_tile.le_guts.u_inv_rc_0 "in" 17 10 966.64 U N
{ C37R11.le_tile.le_guts.u_inv_rc_0 "out" 17 10 966.642 U N
{ C37R11.le_tile.le_guts.lbuf "en" 17 10 966.642 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C32R16_xbar_tile.xbar_0.ixbar2 "i2 [7]" 15 15 0 U N
{ C32R16_xbar_tile.xbar_0.ixbar2 "z4 [1]" 15 15 100.94 U N
{ C28R16_xbar_tile.xbar_0.ixbar2 "i3 [0]" 13 15 100.94 U N
{ C28R16_xbar_tile.xbar_0.ixbar2 "z3 [2]" 13 15 269.489 U N
{ C28R14_xbar_tile.xbar_0.ixbar2 "i1 [15]" 13 13 269.489 U N
{ C28R14_xbar_tile.xbar_0.ixbar2 "z5 [0]" 13 13 437.911 U N
{ C28R14_xbar_tile.xbar_0.rcmux0 "in1 [0]" 13 13 437.911 U N
{ C28R14_xbar_tile.xbar_0.rcmux0 "out" 13 13 764.967 U N
{ C29R14.le_tile.le_guts.mux_en "in6" 13 13 764.967 U N
{ C29R14.le_tile.le_guts.mux_en "out" 13 13 764.969 U N
{ C29R14.le_tile.le_guts.u_inv_rc_0 "in" 13 13 764.969 U N
{ C29R14.le_tile.le_guts.u_inv_rc_0 "out" 13 13 764.971 U N
{ C29R14.le_tile.le_guts.lbuf "en" 13 13 764.971 U N
}
}
}
}
}
}
}
}
}
}
}
}
{ C32R16_xbar_tile.xbar_0.ixbar2 "z2 [3]" 15 15 100.94 U N
{ C32R12_xbar_tile.xbar_0.ixbar2 "i2 [10]" 15 11 100.94 U N
{ C32R12_xbar_tile.xbar_0.ixbar2 "z5 [1]" 15 11 329.199 U N
{ C36R12_xbar_tile.xbar_0.ixbar2 "i0 [4]" 17 11 329.199 U N
{ C36R12_xbar_tile.xbar_0.ixbar2 "z6 [2]" 17 11 498.625 U N
{ C34R12_xbar_tile.xbar_0.rcmux0 "in2 [0]" 16 11 498.625 U N
{ C34R12_xbar_tile.xbar_0.rcmux0 "out" 16 11 614.626 U N
{ C35R12.le_tile.le_guts.mux_en "in6" 16 11 614.626 U N
{ C35R12.le_tile.le_guts.mux_en "out" 16 11 614.628 U N
{ C35R12.le_tile.le_guts.u_inv_rc_0 "in" 16 11 614.628 U N
{ C35R12.le_tile.le_guts.u_inv_rc_0 "out" 16 11 614.63 U N
{ C35R12.le_tile.le_guts.lbuf "en" 16 11 614.63 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[9]|qx_net []
{ C33R32.le_tile.le_guts.lp1.reg0 "qx" 15 31 0 U N
{ C32R32_xbar_tile.xbar_0.oxbar "d [6]" 15 31 0 U N
{ C32R32_xbar_tile.xbar_0.oxbar "xy [1]" 15 31 144.07 U N
{ C30R31_xbar_tile.xbar_0.ixbar2 "i3 [6]" 14 30 144.07 U N
{ C30R31_xbar_tile.xbar_0.ixbar2 "z1 [0]" 14 30 230.187 U N
{ C30R39_xbar_tile.xbar_0.ixbar2 "i2 [14]" 14 38 230.187 U N
{ C30R39_xbar_tile.xbar_0.ixbar2 "z0 [0]" 14 38 463.402 U N
{ C30R47_xbar_tile.xbar_0.ixbar2 "i1 [10]" 14 46 463.402 U N
{ C30R47_xbar_tile.xbar_0.ixbar2 "z7 [3]" 14 46 696.617 U N
{ C30R47_xbar_tile.xbar_0.ixbar0 "i2 [3]" 14 46 696.617 U N
{ C30R47_xbar_tile.xbar_0.ixbar0 "z1 [1]" 14 46 913.977 U N
{ C31R49.io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS "od_d_1 [0]" 14 46 913.977 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sh0 []
{ C25R10.le_tile.le_guts.lbuf "sh [0]" 11 9 0 U N
{ C25R10.le_tile.le_guts.lp1.reg0 "shift" 11 9 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[28].sr_out []
{ C33R9.le_tile.le_guts.lbuf "a_sr" 15 8 0 U N
{ C33R9.le_tile.le_guts.lp2.reg0 "a_sr" 15 8 0 U N
}
{ C33R9.le_tile.le_guts.lp1.reg0 "a_sr" 15 8 0 U N
}
{ C33R9.le_tile.le_guts.lp0.reg0 "a_sr" 15 8 0 U N
}
}
rout ii0467|dx_net []
{ C17R17.le_tile.le_guts.lp2.lut0 "dx" 7 16 0 U N
{ C16R17_xbar_tile.xbar_0.oxbar "d [10]" 7 16 0 U N
{ C16R17_xbar_tile.xbar_0.oxbar "xy [0]" 7 16 144.2 U N
{ C16R17_xbar_tile.xbar_0.ixbar0 "i1 [13]" 7 16 144.2 U N
{ C16R17_xbar_tile.xbar_0.ixbar0 "z1 [2]" 7 16 228.621 U N
{ C17R17.le_tile.le_guts.lp0.mux_di0 "in1" 7 16 228.621 U N
{ C17R17.le_tile.le_guts.lp0.mux_di0 "out" 7 16 404.941 U N
{ C17R17.le_tile.le_guts.lp0.reg0 "di" 7 16 404.941 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|qx_net []
{ C39R12.le_tile.le_guts.lp3.reg0 "qx" 18 11 0 U N
{ C38R12_xbar_tile.xbar_0.oxbar "d [16]" 18 11 0 U N
{ C38R12_xbar_tile.xbar_0.oxbar "xy [4]" 18 11 179.42 U N
{ C38R12_xbar_tile.xbar_0.ixbar1 "i3 [9]" 18 11 179.42 U N
{ C38R12_xbar_tile.xbar_0.ixbar1 "z4 [3]" 18 11 260.815 U N
{ C39R12.le_tile.le_guts.lp0.muxf3_l41 "in1" 18 11 260.815 U N
{ C39R12.le_tile.le_guts.lp0.muxf3_l41 "out" 18 11 425.815 U N
{ C39R12.le_tile.le_guts.lp0.lut41 "f3" 18 11 425.815 U N
}
}
}
}
}
}
{ C38R12_xbar_tile.xbar_0.oxbar "xy [12]" 18 11 179.42 U N
{ C36R12_xbar_tile.xbar_0.ixbar0 "i0 [6]" 17 11 179.42 U N
{ C36R12_xbar_tile.xbar_0.ixbar0 "z0 [1]" 17 11 261.19 U N
{ C36R14_xbar_tile.xbar_0.ixbar0 "i2 [0]" 17 13 261.19 U N
{ C36R14_xbar_tile.xbar_0.ixbar0 "z6 [0]" 17 13 429.612 U N
{ C37R14.le_tile.le_guts.lp2.muxf2_l0 "in0" 17 13 429.612 U N
{ C37R14.le_tile.le_guts.lp2.muxf2_l0 "out" 17 13 591.612 U N
{ C37R14.le_tile.le_guts.lp2.lut0 "f2" 17 13 591.612 U N
}
}
}
}
}
}
}
}
}
{ C38R12_xbar_tile.xbar_0.ixbar3 "i0 [8]" 18 11 0 U N
{ C38R12_xbar_tile.xbar_0.ixbar3 "z7 [2]" 18 11 122.42 U N
{ C42R12_xbar_tile.xbar_0.ixbar3 "i0 [15]" 20 11 122.42 U N
{ C42R12_xbar_tile.xbar_0.ixbar3 "z1 [1]" 20 11 303.189 U N
{ C42R13_xbar_tile.xbar_0.ixbar3 "i1 [6]" 20 12 303.189 U N
{ C42R13_xbar_tile.xbar_0.ixbar3 "z5 [3]" 20 12 472.61 U N
{ C43R13.le_tile.le_guts.lp0.lut0 "f1" 20 12 605.61 U N
}
}
}
}
}
}
{ C38R12_xbar_tile.xbar_0.ixbar3 "z7 [0]" 18 11 122.42 U N
{ C39R12.le_tile.le_guts.lp3.lut0 "f0" 18 11 255.42 U N
}
}
{ C38R12_xbar_tile.xbar_0.ixbar3 "z3 [2]" 18 11 122.42 U N
{ C38R9_xbar_tile.xbar_0.ixbar3 "i2 [4]" 18 8 122.42 U N
{ C38R9_xbar_tile.xbar_0.ixbar3 "z6 [0]" 18 8 299.675 U N
{ C39R9.le_tile.le_guts.lp1.muxf2_l0 "in0" 18 8 299.675 U N
{ C39R9.le_tile.le_guts.lp1.muxf2_l0 "out" 18 8 461.675 U N
{ C39R9.le_tile.le_guts.lp1.lut0 "f2" 18 8 461.675 U N
}
}
}
}
}
}
{ C38R12_xbar_tile.xbar_0.ixbar3 "z2 [1]" 18 11 122.42 U N
{ C38R9_xbar_tile.xbar_0.ixbar3 "i1 [2]" 18 8 122.42 U N
{ C38R9_xbar_tile.xbar_0.ixbar3 "z6 [3]" 18 8 299.911 U N
{ C38R9_xbar_tile.xbar_0.ixbar0 "i2 [7]" 18 8 299.911 U N
{ C38R9_xbar_tile.xbar_0.ixbar0 "z6 [0]" 18 8 517.271 U N
{ C39R9.le_tile.le_guts.lp2.muxf2_l0 "in0" 18 8 517.271 U N
{ C39R9.le_tile.le_guts.lp2.muxf2_l0 "out" 18 8 679.271 U N
{ C39R9.le_tile.le_guts.lp2.lut0 "f2" 18 8 679.271 U N
}
}
}
}
}
}
}
}
{ C38R12_xbar_tile.xbar_0.ixbar3 "z0 [0]" 18 11 122.42 U N
{ C38R20_xbar_tile.xbar_0.ixbar3 "i1 [10]" 18 19 122.42 U N
{ C38R20_xbar_tile.xbar_0.ixbar3 "z1 [0]" 18 19 355.635 U N
{ C38R28_xbar_tile.xbar_0.ixbar3 "i2 [14]" 18 27 355.635 U N
{ C38R28_xbar_tile.xbar_0.ixbar3 "z0 [0]" 18 27 588.85 U N
{ C38R32_xbar_tile.xbar_0.ixbar3 "i2 [1]" 18 31 588.85 U N
{ C38R32_xbar_tile.xbar_0.ixbar3 "z1 [1]" 18 31 816.652 U N
{ C38R33_xbar_tile.xbar_0.ixbar3 "i1 [6]" 18 32 816.652 U N
{ C38R33_xbar_tile.xbar_0.ixbar3 "z5 [2]" 18 32 986.074 U N
{ C52R33.xbar_tile.xbar_0.ixbar3 "i3 [5]" 25 32 986.074 U N
{ C52R33.xbar_tile.xbar_0.ixbar3 "z1 [2]" 25 32 1310.05 U N
{ C52R33.xbar_tile.xbar_0.ixbar2 "i3 [8]" 25 32 1310.05 U N
{ C52R33.xbar_tile.xbar_0.ixbar2 "z5 [3]" 25 32 1527.41 U N
{ C53R4.M7S_SOC "fp0_m_ahb_addr [10]" 25 32 1660.41 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[2]_net []
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_q [2]" 14 19 0 U N
{ C31R17.emb_guts.mux_4_qx_4_ "in0" 14 19 0 U N
{ C31R17.emb_guts.mux_4_qx_4_ "out" 14 19 0.002 U N
{ C30R20_xbar_tile.xbar_0.oxbar "d [3]" 14 19 0.002 U N
{ C30R20_xbar_tile.xbar_0.oxbar "xy [13]" 14 19 144.072 U N
{ C28R21_xbar_tile.xbar_0.ixbar0 "i2 [6]" 13 20 144.072 U N
{ C28R21_xbar_tile.xbar_0.ixbar0 "z1 [2]" 13 20 230.504 U N
{ C29R21.le_tile.le_guts.lp0.mux_di0 "in1" 13 20 230.504 U N
{ C29R21.le_tile.le_guts.lp0.mux_di0 "out" 13 20 406.824 U N
{ C29R21.le_tile.le_guts.lp0.reg0 "di" 13 20 406.824 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[0].sr_out []
{ C35R21.le_tile.le_guts.lbuf "a_sr" 16 20 0 U N
{ C35R21.le_tile.le_guts.lp0.reg0 "a_sr" 16 20 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [14]
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_14 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_db [14]" 14 12 0 U N
}
}
rout ii0578|dx_net []
{ C45R13.le_tile.le_guts.lp2.lut0 "dx" 21 12 0 U N
{ C44R13_xbar_tile.xbar_0.oxbar "d [10]" 21 12 0 U N
{ C44R13_xbar_tile.xbar_0.oxbar "xy [4]" 21 12 144.2 U N
{ C44R13_xbar_tile.xbar_0.ixbar1 "i3 [9]" 21 12 144.2 U N
{ C44R13_xbar_tile.xbar_0.ixbar1 "z3 [1]" 21 12 225.495 U N
{ C45R13.le_tile.le_guts.lp1.mux_di0 "in1" 21 12 225.495 U N
{ C45R13.le_tile.le_guts.lp1.mux_di0 "out" 21 12 401.815 U N
{ C45R13.le_tile.le_guts.lp1.reg0 "di" 21 12 401.815 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out []
{ C39R4.le_tile.le_guts.lbuf "sclk" 18 3 0 U N
{ C39R4.le_tile.le_guts.lp3.reg1 "sclk" 18 3 0 U N
}
{ C39R4.le_tile.le_guts.lp3.reg0 "sclk" 18 3 0 U N
}
{ C39R4.le_tile.le_guts.lp2.reg1 "sclk" 18 3 0 U N
}
{ C39R4.le_tile.le_guts.lp2.reg0 "sclk" 18 3 0 U N
}
{ C39R4.le_tile.le_guts.lp1.reg1 "sclk" 18 3 0 U N
}
{ C39R4.le_tile.le_guts.lp1.reg0 "sclk" 18 3 0 U N
}
{ C39R4.le_tile.le_guts.lp0.reg1 "sclk" 18 3 0 U N
}
{ C39R4.le_tile.le_guts.lp0.reg0 "sclk" 18 3 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[3]_net []
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_q [3]" 14 12 0 U N
{ C31R13.emb_guts.mux_1_dx_0_ "in0" 14 12 0 U N
{ C31R13.emb_guts.mux_1_dx_0_ "out" 14 12 0.002 U N
{ C30R13_xbar_tile.xbar_0.oxbar "d [0]" 14 12 0.002 U N
{ C30R13_xbar_tile.xbar_0.oxbar "xy [17]" 14 12 144.202 U N
{ C32R13_xbar_tile.xbar_0.ixbar2 "i2 [2]" 15 12 144.202 U N
{ C32R13_xbar_tile.xbar_0.ixbar2 "z0 [1]" 15 12 230.616 U N
{ C32R16_xbar_tile.xbar_0.ixbar2 "i1 [11]" 15 15 230.616 U N
{ C32R16_xbar_tile.xbar_0.ixbar2 "z5 [0]" 15 15 407.871 U N
{ C32R19_xbar_tile.xbar_0.ixbar2 "i2 [13]" 15 18 407.871 U N
{ C32R19_xbar_tile.xbar_0.ixbar2 "z4 [0]" 15 18 585.363 U N
{ C33R19.le_tile.le_guts.lp2.mux_di0 "in1" 15 18 585.363 U N
{ C33R19.le_tile.le_guts.lp2.mux_di0 "out" 15 18 761.683 U N
{ C33R19.le_tile.le_guts.lp2.reg0 "di" 15 18 761.683 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net []
{ C33R12.le_tile.le_guts.lp2.reg0 "qx" 15 11 0 U N
{ C32R12_xbar_tile.xbar_0.oxbar "d [11]" 15 11 0 U N
{ C32R12_xbar_tile.xbar_0.oxbar "xy [9]" 15 11 151.14 U N
{ C30R11_xbar_tile.xbar_0.ixbar3 "i1 [12]" 14 10 151.14 U N
{ C30R11_xbar_tile.xbar_0.ixbar3 "z6 [1]" 14 10 237.257 U N
{ C30R19_xbar_tile.xbar_0.ixbar3 "i0 [10]" 14 18 237.257 U N
{ C30R19_xbar_tile.xbar_0.ixbar3 "z5 [0]" 14 18 470.472 U N
{ C30R19_xbar_tile.xbar_0.ixbar2 "i3 [12]" 14 18 470.472 U N
{ C30R19_xbar_tile.xbar_0.ixbar2 "z3 [0]" 14 18 687.832 U N
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_9 "in1" 14 18 820.832 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_1 "in1" 14 18 820.832 U N
}
}
}
}
}
}
}
}
}
{ C32R12_xbar_tile.xbar_0.ixbar2 "i1 [2]" 15 11 0 U N
{ C32R12_xbar_tile.xbar_0.ixbar2 "z6 [2]" 15 11 94.14 U N
{ C30R12_xbar_tile.xbar_0.ixbar2 "i3 [13]" 14 11 94.14 U N
{ C30R12_xbar_tile.xbar_0.ixbar2 "z0 [1]" 14 11 263.689 U N
{ C30R14_xbar_tile.xbar_0.ixbar2 "i2 [0]" 14 13 263.689 U N
{ C30R14_xbar_tile.xbar_0.ixbar2 "z3 [0]" 14 13 432.111 U N
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_9 "in1" 14 13 565.111 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_1 "in1" 14 13 565.111 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]|qx_net []
{ C47R4.le_tile.le_guts.lp2.reg1 "qx" 22 3 0 U N
{ C46R4_xbar_tile.xbar_0.ixbar2 "i1 [3]" 22 3 0 U N
{ C46R4_xbar_tile.xbar_0.ixbar2 "z1 [0]" 22 3 94.14 U N
{ C46R12_xbar_tile.xbar_0.ixbar2 "i2 [14]" 22 11 94.14 U N
{ C46R12_xbar_tile.xbar_0.ixbar2 "z0 [0]" 22 11 327.355 U N
{ C46R20_xbar_tile.xbar_0.ixbar2 "i1 [10]" 22 19 327.355 U N
{ C46R20_xbar_tile.xbar_0.ixbar2 "z0 [0]" 22 19 560.57 U N
{ C46R28_xbar_tile.xbar_0.ixbar2 "i1 [10]" 22 27 560.57 U N
{ C46R28_xbar_tile.xbar_0.ixbar2 "z7 [2]" 22 27 793.785 U N
{ C52R28.xbar_tile.xbar_0.ixbar2 "i0 [11]" 25 27 793.785 U N
{ C52R28.xbar_tile.xbar_0.ixbar2 "z1 [1]" 25 27 1021.58 U N
{ C52R29.xbar_tile.xbar_0.ixbar2 "i1 [6]" 25 28 1021.58 U N
{ C52R29.xbar_tile.xbar_0.ixbar2 "z0 [3]" 25 28 1191 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [8]" 25 28 1324 U N
}
}
}
}
}
}
}
}
}
}
}
}
{ C46R4_xbar_tile.xbar_0.ixbar2 "z0 [2]" 22 3 94.14 U N
{ C47R4.le_tile.le_guts.lp2.mux_di4 "in1" 22 3 94.14 U N
{ C47R4.le_tile.le_guts.lp2.mux_di4 "out" 22 3 291.46 U N
{ C47R4.le_tile.le_guts.lp2.reg1 "di" 22 3 291.46 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].mclk_out []
{ C33R11.le_tile.le_guts.lbuf "mclk_b" 15 10 0 U N
{ C33R11.le_tile.le_guts.lp0.reg0 "mclk_b" 15 10 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].sclk_out []
{ C27R10.le_tile.le_guts.lbuf "sclk" 12 9 0 U N
{ C27R10.le_tile.le_guts.lp1.reg0 "sclk" 12 9 0 U N
}
}
rout ii0689|dx_net []
{ C29R12.le_tile.le_guts.lp2.lut0 "dx" 13 11 0 U N
{ C28R12_xbar_tile.xbar_0.oxbar "d [10]" 13 11 0 U N
{ C28R12_xbar_tile.xbar_0.oxbar "xy [20]" 13 11 144.2 U N
{ C28R12_xbar_tile.xbar_0.ixbar3 "i3 [9]" 13 11 144.2 U N
{ C28R12_xbar_tile.xbar_0.ixbar3 "z6 [0]" 13 11 226.105 U N
{ C29R12.le_tile.le_guts.lp1.muxf2_l0 "in0" 13 11 226.105 U N
{ C29R12.le_tile.le_guts.lp1.muxf2_l0 "out" 13 11 388.105 U N
{ C29R12.le_tile.le_guts.lp1.lut0 "f2" 13 11 388.105 U N
}
}
}
}
}
}
}
}
rout ii0690|dx_net []
{ C29R12.le_tile.le_guts.lp1.lut0 "dx" 13 11 0 U N
{ C28R12_xbar_tile.xbar_0.oxbar "d [5]" 13 11 0 U N
{ C28R12_xbar_tile.xbar_0.oxbar "xy [13]" 13 11 144.2 U N
{ C26R13_xbar_tile.xbar_0.ixbar0 "i2 [6]" 12 12 144.2 U N
{ C26R13_xbar_tile.xbar_0.ixbar0 "z1 [2]" 12 12 230.632 U N
{ C27R13.le_tile.le_guts.lp0.mux_di0 "in1" 12 12 230.632 U N
{ C27R13.le_tile.le_guts.lp0.mux_di0 "out" 12 12 406.952 U N
{ C27R13.le_tile.le_guts.lp0.reg0 "di" 12 12 406.952 U N
}
}
}
}
}
}
}
}
rout ii0700|dx_net []
{ C33R11.le_tile.le_guts.lp3.lut0 "dx" 15 10 0 U N
{ C32R11_xbar_tile.xbar_0.ixbar3 "i2 [3]" 15 10 0 U N
{ C32R11_xbar_tile.xbar_0.ixbar3 "z5 [3]" 15 10 87.2 U N
{ C33R11.le_tile.le_guts.lp0.lut0 "f1" 15 10 220.2 U N
}
}
}
}
rout u_colorgen_h_cnt__reg[0]|qx_net []
{ C23R16.le_tile.le_guts.lp0.reg1 "qx" 10 15 0 U N
{ C22R16_xbar_tile.xbar_0.oxbar "d [3]" 10 15 0 U N
{ C22R16_xbar_tile.xbar_0.oxbar "xy [19]" 10 15 179.42 U N
{ C22R17_xbar_tile.xbar_0.ixbar1 "i3 [8]" 10 16 179.42 U N
{ C22R17_xbar_tile.xbar_0.ixbar1 "z7 [0]" 10 16 264.797 U N
{ C23R17.le_tile.le_guts.lp1.lut0 "f0" 10 16 397.797 U N
}
}
}
}
{ C22R16_xbar_tile.xbar_0.oxbar "xy [16]" 10 15 179.42 U N
{ C22R17_xbar_tile.xbar_0.ixbar1 "i1 [13]" 10 16 179.42 U N
{ C22R17_xbar_tile.xbar_0.ixbar1 "z5 [3]" 10 16 264.255 U N
{ C23R17.le_tile.le_guts.lp2.lut0 "f1" 10 16 397.255 U N
}
}
}
}
}
{ C22R16_xbar_tile.xbar_0.ixbar0 "i3 [7]" 10 15 0 U N
{ C22R16_xbar_tile.xbar_0.ixbar0 "z7 [0]" 10 15 122.42 U N
{ C23R16.le_tile.le_guts.lp0.lut0 "f0" 10 15 255.42 U N
}
}
{ C22R16_xbar_tile.xbar_0.ixbar0 "z5 [3]" 10 15 122.42 U N
{ C23R16.le_tile.le_guts.lp1.lut0 "f1" 10 15 255.42 U N
}
}
{ C22R16_xbar_tile.xbar_0.ixbar0 "z2 [0]" 10 15 122.42 U N
{ C23R16.le_tile.le_guts.lp1.lut41 "f2" 10 15 255.42 U N
}
}
{ C22R16_xbar_tile.xbar_0.ixbar0 "z0 [2]" 10 15 122.42 U N
{ C23R16.le_tile.le_guts.lp0.lut41 "f0" 10 15 255.42 U N
}
}
}
}
rout ii0747|co_net []
{ C35R14.le_tile.le_guts.lp0.lut40 "co" 16 13 0 U N
{ C35R14.le_tile.le_guts.lp1.lut40 "ci" 16 13 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[4]|qx_net []
{ C33R21.le_tile.le_guts.lp1.reg0 "qx" 15 20 0 U N
{ C32R21_xbar_tile.xbar_0.oxbar "d [6]" 15 20 0 U N
{ C32R21_xbar_tile.xbar_0.oxbar "xy [2]" 15 20 144.07 U N
{ C32R21_xbar_tile.xbar_0.ixbar0 "i0 [7]" 15 20 144.07 U N
{ C32R21_xbar_tile.xbar_0.ixbar0 "z7 [0]" 15 20 225.365 U N
{ C33R21.le_tile.le_guts.lp0.lut0 "f0" 15 20 358.365 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[0]_net []
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_q [0]" 14 12 0 U N
{ C31R13.emb_guts.mux_1_sfb_dy_0_ "in0" 14 12 0 U N
{ C31R13.emb_guts.mux_1_sfb_dy_0_ "out" 14 12 0.002 U N
{ C30R13_xbar_tile.xbar_0.oxbar "d [4]" 14 12 0.002 U N
{ C30R13_xbar_tile.xbar_0.oxbar "xy [23]" 14 12 142.912 U N
{ C32R13_xbar_tile.xbar_0.ixbar3 "i1 [9]" 15 12 142.912 U N
{ C32R13_xbar_tile.xbar_0.ixbar3 "z6 [1]" 15 12 229.327 U N
{ C32R17_xbar_tile.xbar_0.ixbar3 "i0 [14]" 15 16 229.327 U N
{ C32R17_xbar_tile.xbar_0.ixbar3 "z1 [2]" 15 16 457.128 U N
{ C33R17.le_tile.le_guts.lp3.mux_di4 "in1" 15 16 457.128 U N
{ C33R17.le_tile.le_guts.lp3.mux_di4 "out" 15 16 654.448 U N
{ C33R17.le_tile.le_guts.lp3.reg1 "di" 15 16 654.448 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [15]
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_15 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_db [15]" 14 12 0 U N
}
}
rout C23R16_ble0_out_to_mux []
{ C23R16.le_tile.le_guts.lp0.const_f5 "out" 10 15 0 U N
{ C23R16.le_tile.le_guts.lp0.mux_f5 "in1" 10 15 0 U N
}
}
rout ii0536|dx_net []
{ C29R17.le_tile.le_guts.lp0.lut0 "dx" 13 16 0 U N
{ C28R17_xbar_tile.xbar_0.oxbar "d [0]" 13 16 0 U N
{ C28R17_xbar_tile.xbar_0.oxbar "xy [5]" 13 16 144.2 U N
{ C28R16_xbar_tile.xbar_0.ixbar2 "i0 [6]" 13 15 144.2 U N
{ C28R16_xbar_tile.xbar_0.ixbar2 "z4 [0]" 13 15 230.615 U N
{ C29R16.le_tile.le_guts.lp2.mux_di0 "in1" 13 15 230.615 U N
{ C29R16.le_tile.le_guts.lp2.mux_di0 "out" 13 15 406.935 U N
{ C29R16.le_tile.le_guts.lp2.reg0 "di" 13 15 406.935 U N
}
}
}
}
}
}
}
}
rout C29R16_ble0_out_to_muxdx []
{ C29R16.le_tile.le_guts.lp0.mux_f5 "out" 13 15 0 U N
{ C29R16.le_tile.le_guts.lp0.SC_mux_dx4_0 "sel" 13 15 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[7].sr_out []
{ C27R15.le_tile.le_guts.lbuf "a_sr" 12 14 0 U N
{ C27R15.le_tile.le_guts.lp2.reg0 "a_sr" 12 14 0 U N
}
{ C27R15.le_tile.le_guts.lp1.reg0 "a_sr" 12 14 0 U N
}
{ C27R15.le_tile.le_guts.lp0.reg1 "a_sr" 12 14 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[2]|qx_net []
{ C29R18.le_tile.le_guts.lp2.reg0 "qx" 13 17 0 U N
{ C28R18_xbar_tile.xbar_0.ixbar2 "i1 [2]" 13 17 0 U N
{ C28R18_xbar_tile.xbar_0.ixbar2 "z7 [0]" 13 17 87.07 U N
{ C29R18.le_tile.le_guts.lp2.lut0 "f0" 13 17 220.07 U N
}
}
}
}
rout u_sdram_to_RGB_emb_addr_rd__reg[9].sr_out []
{ C29R17.le_tile.le_guts.lbuf "a_sr" 13 16 0 U N
{ C29R17.le_tile.le_guts.lp3.reg0 "a_sr" 13 16 0 U N
}
{ C29R17.le_tile.le_guts.lp2.reg0 "a_sr" 13 16 0 U N
}
{ C29R17.le_tile.le_guts.lp1.reg0 "a_sr" 13 16 0 U N
}
{ C29R17.le_tile.le_guts.lp0.reg1 "a_sr" 13 16 0 U N
}
{ C29R17.le_tile.le_guts.lp0.reg0 "a_sr" 13 16 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[1]_net []
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_q [1]" 14 18 0 U N
{ C31R17.emb_guts.mux_3_dx_4_ "in0" 14 18 0 U N
{ C31R17.emb_guts.mux_3_dx_4_ "out" 14 18 0.002 U N
{ C30R19_xbar_tile.xbar_0.oxbar "d [2]" 14 18 0.002 U N
{ C30R19_xbar_tile.xbar_0.oxbar "xy [22]" 14 18 144.742 U N
{ C30R20_xbar_tile.xbar_0.ixbar2 "i1 [9]" 14 19 144.742 U N
{ C30R20_xbar_tile.xbar_0.ixbar2 "z6 [2]" 14 19 229.577 U N
{ C28R20_xbar_tile.xbar_0.ixbar2 "i3 [13]" 13 19 229.577 U N
{ C28R20_xbar_tile.xbar_0.ixbar2 "z4 [0]" 13 19 450.348 U N
{ C29R20.le_tile.le_guts.lp2.mux_di0 "in1" 13 19 450.348 U N
{ C29R20.le_tile.le_guts.lp2.mux_di0 "out" 13 19 626.668 U N
{ C29R20.le_tile.le_guts.lp2.reg0 "di" 13 19 626.668 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0647|dx_net []
{ C39R10.le_tile.le_guts.lp0.lut41 "dx" 18 9 0 U N
{ C39R10.le_tile.le_guts.lp0.SC_mux_dx4_1 "in0" 18 9 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_done_r__reg|qx_net []
{ C33R12.le_tile.le_guts.lp0.reg1 "qx" 15 11 0 U N
{ C32R12_xbar_tile.xbar_0.ixbar0 "i3 [7]" 15 11 0 U N
{ C32R12_xbar_tile.xbar_0.ixbar0 "z5 [3]" 15 11 87.07 U N
{ C33R12.le_tile.le_guts.lp1.lut0 "f1" 15 11 220.07 U N
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[19].sr_out []
{ C39R19.le_tile.le_guts.lbuf "a_sr" 18 18 0 U N
{ C39R19.le_tile.le_guts.lp2.reg0 "a_sr" 18 18 0 U N
}
{ C39R19.le_tile.le_guts.lp0.reg0 "a_sr" 18 18 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[2]_net []
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_q [2]" 14 13 0 U N
{ C31R13.emb_guts.mux_2_qx_4_ "in0" 14 13 0 U N
{ C31R13.emb_guts.mux_2_qx_4_ "out" 14 13 0.002 U N
{ C30R14_xbar_tile.xbar_0.oxbar "d [3]" 14 13 0.002 U N
{ C30R14_xbar_tile.xbar_0.oxbar "xy [17]" 14 13 144.072 U N
{ C32R14_xbar_tile.xbar_0.ixbar2 "i2 [2]" 15 13 144.072 U N
{ C32R14_xbar_tile.xbar_0.ixbar2 "z0 [1]" 15 13 230.487 U N
{ C32R17_xbar_tile.xbar_0.ixbar2 "i1 [11]" 15 16 230.487 U N
{ C32R17_xbar_tile.xbar_0.ixbar2 "z0 [2]" 15 16 407.741 U N
{ C33R17.le_tile.le_guts.lp2.mux_di4 "in1" 15 16 407.741 U N
{ C33R17.le_tile.le_guts.lp2.mux_di4 "out" 15 16 605.061 U N
{ C33R17.le_tile.le_guts.lp2.reg1 "di" 15 16 605.061 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[29].sclk_out []
{ C35R15.le_tile.le_guts.lbuf "sclk" 16 14 0 U N
{ C35R15.le_tile.le_guts.lp1.reg0 "sclk" 16 14 0 U N
}
{ C35R15.le_tile.le_guts.lp0.reg0 "sclk" 16 14 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[30].sclk_out []
{ C35R25.le_tile.le_guts.lbuf "sclk" 16 24 0 U N
{ C35R25.le_tile.le_guts.lp0.reg0 "sclk" 16 24 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net []
{ C29R14.le_tile.le_guts.lp1.reg0 "qx" 13 13 0 U N
{ C28R14_xbar_tile.xbar_0.oxbar "d [6]" 13 13 0 U N
{ C28R14_xbar_tile.xbar_0.oxbar "xy [5]" 13 13 165.28 U N
{ C30R13_xbar_tile.xbar_0.ixbar2 "i3 [3]" 14 12 165.28 U N
{ C30R13_xbar_tile.xbar_0.ixbar2 "z5 [1]" 14 12 251.712 U N
{ C36R13_xbar_tile.xbar_0.ixbar2 "i0 [0]" 17 12 251.712 U N
{ C36R13_xbar_tile.xbar_0.ixbar2 "z7 [0]" 17 12 476.045 U N
{ C37R13.le_tile.le_guts.lp2.lut0 "f0" 17 12 609.045 U N
}
}
{ C36R13_xbar_tile.xbar_0.ixbar2 "z6 [3]" 17 12 476.045 U N
{ C37R13.le_tile.le_guts.lp2.muxf3_l40 "in0" 17 12 476.045 U N
{ C37R13.le_tile.le_guts.lp2.muxf3_l40 "out" 17 12 643.365 U N
{ C37R13.le_tile.le_guts.lp2.lut40 "f3" 17 12 643.365 U N
}
}
}
}
}
}
}
}
{ C28R14_xbar_tile.xbar_0.oxbar "xy [11]" 13 13 165.28 U N
{ C30R13_xbar_tile.xbar_0.ixbar3 "i0 [3]" 14 12 165.28 U N
{ C30R13_xbar_tile.xbar_0.ixbar3 "z5 [1]" 14 12 251.712 U N
{ C34R13_xbar_tile.xbar_0.ixbar3 "i0 [4]" 16 12 251.712 U N
{ C34R13_xbar_tile.xbar_0.ixbar3 "z1 [3]" 16 12 471.505 U N
{ C35R13.le_tile.le_guts.lp1.muxf1_l40 "in0" 16 12 471.505 U N
{ C35R13.le_tile.le_guts.lp1.muxf1_l40 "out" 16 12 666.505 U N
{ C35R13.le_tile.le_guts.lp1.lut40 "f1" 16 12 666.505 U N
}
}
}
}
}
}
}
}
}
{ C28R14_xbar_tile.xbar_0.ixbar1 "i2 [12]" 13 13 0 U N
{ C28R14_xbar_tile.xbar_0.ixbar1 "z7 [2]" 13 13 108.28 U N
{ C34R14_xbar_tile.xbar_0.ixbar1 "i0 [11]" 16 13 108.28 U N
{ C34R14_xbar_tile.xbar_0.ixbar1 "z1 [1]" 16 13 336.074 U N
{ C34R15_xbar_tile.xbar_0.ixbar1 "i1 [6]" 16 14 336.074 U N
{ C34R15_xbar_tile.xbar_0.ixbar1 "z5 [0]" 16 14 507.958 U N
{ C35R15.le_tile.le_guts.lp1.lut41 "f0" 16 14 640.958 U N
}
}
{ C34R15_xbar_tile.xbar_0.ixbar1 "z0 [3]" 16 14 507.958 U N
{ C35R15.le_tile.le_guts.lp2.muxf3_l40 "in1" 16 14 507.958 U N
{ C35R15.le_tile.le_guts.lp2.muxf3_l40 "out" 16 14 668.958 U N
{ C35R15.le_tile.le_guts.lp2.lut40 "f3" 16 14 668.958 U N
}
}
}
}
}
}
}
}
{ C28R14_xbar_tile.xbar_0.ixbar1 "z5 [2]" 13 13 108.28 U N
{ C36R14_xbar_tile.xbar_0.ixbar1 "i0 [5]" 17 13 108.28 U N
{ C36R14_xbar_tile.xbar_0.ixbar1 "z7 [0]" 17 13 420.928 U N
{ C37R14.le_tile.le_guts.lp1.lut0 "f0" 17 13 553.928 U N
}
}
}
}
{ C28R14_xbar_tile.xbar_0.ixbar1 "z5 [1]" 13 13 108.28 U N
{ C34R14_xbar_tile.xbar_0.ixbar1 "i0 [0]" 16 13 108.28 U N
{ C34R14_xbar_tile.xbar_0.ixbar1 "z2 [1]" 16 13 332.391 U N
{ C34R13_xbar_tile.xbar_0.ixbar1 "i1 [3]" 16 12 332.391 U N
{ C34R13_xbar_tile.xbar_0.ixbar1 "z4 [3]" 16 12 501.813 U N
{ C35R13.le_tile.le_guts.lp0.muxf2_l40 "in0" 16 12 501.813 U N
{ C35R13.le_tile.le_guts.lp0.muxf2_l40 "out" 16 12 665.813 U N
{ C35R13.le_tile.le_guts.lp0.mux_ca "in2" 16 12 665.813 U N
{ C35R13.le_tile.le_guts.lp0.mux_ca "out" 16 12 749.814 U N
{ C35R13.le_tile.le_guts.lp0.mux_ca_inv "in" 16 12 749.814 U N
{ C35R13.le_tile.le_guts.lp0.mux_ca_inv "out" 16 12 749.816 U N
{ C35R13.le_tile.le_guts.lp0.lut40 "ca" 16 12 749.816 U N
}
}
}
}
}
{ C35R13.le_tile.le_guts.lp0.lut40 "f2" 16 12 665.813 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]|qx_net []
{ C29R10.le_tile.le_guts.lp2.reg0 "qx" 13 9 0 U N
{ C28R10_xbar_tile.xbar_0.oxbar "d [11]" 13 9 0 U N
{ C28R10_xbar_tile.xbar_0.oxbar "xy [23]" 13 9 151.14 U N
{ C30R11_xbar_tile.xbar_0.ixbar1 "i0 [9]" 14 10 151.14 U N
{ C30R11_xbar_tile.xbar_0.ixbar1 "z0 [0]" 14 10 237.572 U N
{ C30R19_xbar_tile.xbar_0.ixbar1 "i1 [10]" 14 18 237.572 U N
{ C30R19_xbar_tile.xbar_0.ixbar1 "z1 [0]" 14 18 470.786 U N
{ C30R27_xbar_tile.xbar_0.ixbar1 "i2 [14]" 14 26 470.786 U N
{ C30R27_xbar_tile.xbar_0.ixbar1 "z1 [0]" 14 26 704.001 U N
{ C30R35_xbar_tile.xbar_0.ixbar1 "i2 [14]" 14 34 704.001 U N
{ C30R35_xbar_tile.xbar_0.ixbar1 "z7 [1]" 14 34 937.216 U N
{ C46R35_xbar_tile.xbar_0.ixbar1 "i0 [10]" 22 34 937.216 U N
{ C46R35_xbar_tile.xbar_0.ixbar1 "z7 [2]" 22 34 1261.19 U N
{ C52R35.xbar_tile.xbar_0.ixbar1 "i0 [11]" 25 34 1261.19 U N
{ C52R35.xbar_tile.xbar_0.ixbar1 "z1 [1]" 25 34 1488.99 U N
{ C52R36.xbar_tile.xbar_0.ixbar1 "i1 [6]" 25 35 1488.99 U N
{ C52R36.xbar_tile.xbar_0.ixbar1 "z6 [0]" 25 35 1658.41 U N
{ C53R4.M7S_SOC "fp0_m_ahb_burst [0]" 25 35 1791.41 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C28R10_xbar_tile.xbar_0.ixbar2 "i1 [2]" 13 9 0 U N
{ C28R10_xbar_tile.xbar_0.ixbar2 "z1 [2]" 13 9 94.14 U N
{ C29R10.le_tile.le_guts.lp2.muxf3_l0 "in0" 13 9 94.14 U N
{ C29R10.le_tile.le_guts.lp2.muxf3_l0 "out" 13 9 258.46 U N
{ C29R10.le_tile.le_guts.lp2.lut0 "f3" 13 9 258.46 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [16]
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_16 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_db [16]" 14 12 0 U N
}
}
rout C37R16_ble1_out_to_muxdx []
{ C37R16.le_tile.le_guts.lp1.mux_f5 "out" 17 15 0 U N
{ C37R16.le_tile.le_guts.lp1.SC_mux_dx4_0 "sel" 17 15 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[24]|qx_net []
{ C35R23.le_tile.le_guts.lp0.reg0 "qx" 16 22 0 U N
{ C34R23_xbar_tile.xbar_0.oxbar "d [1]" 16 22 0 U N
{ C34R23_xbar_tile.xbar_0.oxbar "xy [20]" 16 22 144.07 U N
{ C32R23_xbar_tile.xbar_0.ixbar3 "i3 [12]" 15 22 144.07 U N
{ C32R23_xbar_tile.xbar_0.ixbar3 "z7 [1]" 15 22 225.8 U N
{ C32R15_xbar_tile.xbar_0.ixbar3 "i3 [14]" 15 14 225.8 U N
{ C32R15_xbar_tile.xbar_0.ixbar3 "z5 [3]" 15 14 459.508 U N
{ C33R15.le_tile.le_guts.lp0.lut0 "f1" 15 14 592.508 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sclk_out []
{ C37R12.le_tile.le_guts.lbuf "sclk" 17 11 0 U N
{ C37R12.le_tile.le_guts.lp2.reg1 "sclk" 17 11 0 U N
}
{ C37R12.le_tile.le_guts.lp0.reg0 "sclk" 17 11 0 U N
}
}
rout C9R16_mux0_ble2_out_0 []
{ C9R16.le_tile.le_guts.lp2.SC_mux_dx4_0 "out" 3 15 0 U N
{ C8R16_xbar_tile.xbar_0.oxbar "d [12]" 3 15 0 U N
{ C8R16_xbar_tile.xbar_0.oxbar "xy [2]" 3 15 144.2 U N
{ C8R16_xbar_tile.xbar_0.ixbar0 "i0 [7]" 3 15 144.2 U N
{ C8R16_xbar_tile.xbar_0.ixbar0 "z7 [2]" 3 15 226.105 U N
{ C12R16_xbar_tile.xbar_0.ixbar0 "i0 [15]" 5 15 226.105 U N
{ C12R16_xbar_tile.xbar_0.ixbar0 "z1 [2]" 5 15 445.876 U N
{ C13R16.le_tile.le_guts.lp0.mux_di0 "in1" 5 15 445.876 U N
{ C13R16.le_tile.le_guts.lp0.mux_di0 "out" 5 15 622.196 U N
{ C13R16.le_tile.le_guts.lp0.reg0 "di" 5 15 622.196 U N
}
}
}
}
}
}
}
}
}
}
rout ii0484|dx_net []
{ C9R16.le_tile.le_guts.lp0.lut41 "dx" 3 15 0 U N
{ C9R16.le_tile.le_guts.lp0.SC_mux_dx4_0 "in1" 3 15 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]|qx_net []
{ C37R15.le_tile.le_guts.lp1.reg1 "qx" 17 14 0 U N
{ C36R15_xbar_tile.xbar_0.oxbar "d [8]" 17 14 0 U N
{ C36R15_xbar_tile.xbar_0.oxbar "xy [1]" 17 14 144.07 U N
{ C34R14_xbar_tile.xbar_0.ixbar2 "i3 [6]" 16 13 144.07 U N
{ C34R14_xbar_tile.xbar_0.ixbar2 "z6 [2]" 16 13 230.255 U N
{ C28R14_xbar_tile.xbar_0.ixbar2 "i3 [15]" 13 13 230.255 U N
{ C28R14_xbar_tile.xbar_0.ixbar2 "z3 [2]" 13 13 420.02 U N
{ C28R11_xbar_tile.xbar_0.ixbar2 "i2 [4]" 13 10 420.02 U N
{ C28R11_xbar_tile.xbar_0.ixbar2 "z1 [2]" 13 10 597.274 U N
{ C29R11.le_tile.le_guts.lp2.muxf3_l0 "in0" 13 10 597.274 U N
{ C29R11.le_tile.le_guts.lp2.muxf3_l0 "out" 13 10 761.594 U N
{ C29R11.le_tile.le_guts.lp2.lut0 "f3" 13 10 761.594 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_bmp_fig_cnt__reg[3].mclk_out []
{ C37R23.le_tile.le_guts.lbuf "mclk_b" 17 22 0 U N
{ C37R23.le_tile.le_guts.lp2.reg0 "mclk_b" 17 22 0 U N
}
{ C37R23.le_tile.le_guts.lp1.reg0 "mclk_b" 17 22 0 U N
}
{ C37R23.le_tile.le_guts.lp0.reg0 "mclk_b" 17 22 0 U N
}
}
rout u_sdram_to_RGB_dma_start_xfer__reg.mclk_out []
{ C35R11.le_tile.le_guts.lbuf "mclk_b" 16 10 0 U N
{ C35R11.le_tile.le_guts.lp2.reg0 "mclk_b" 16 10 0 U N
}
{ C35R11.le_tile.le_guts.lp1.reg0 "mclk_b" 16 10 0 U N
}
{ C35R11.le_tile.le_guts.lp0.reg1 "mclk_b" 16 10 0 U N
}
{ C35R11.le_tile.le_guts.lp0.reg0 "mclk_b" 16 10 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[3].mclk_out []
{ C35R32.le_tile.le_guts.lbuf "mclk_b" 16 31 0 U N
{ C35R32.le_tile.le_guts.lp0.reg0 "mclk_b" 16 31 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[3]_net []
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_q [3]" 14 17 0 U N
{ C31R17.emb_guts.mux_2_dx_0_ "in0" 14 17 0 U N
{ C31R17.emb_guts.mux_2_dx_0_ "out" 14 17 0.002 U N
{ C30R18_xbar_tile.xbar_0.oxbar "d [0]" 14 17 0.002 U N
{ C30R18_xbar_tile.xbar_0.oxbar "xy [13]" 14 17 144.202 U N
{ C28R19_xbar_tile.xbar_0.ixbar0 "i2 [6]" 13 18 144.202 U N
{ C28R19_xbar_tile.xbar_0.ixbar0 "z1 [2]" 13 18 230.633 U N
{ C29R19.le_tile.le_guts.lp0.mux_di0 "in1" 13 18 230.633 U N
{ C29R19.le_tile.le_guts.lp0.mux_di0 "out" 13 18 406.953 U N
{ C29R19.le_tile.le_guts.lp0.reg0 "di" 13 18 406.953 U N
}
}
}
}
}
}
}
}
}
}
rout ii0595|dx_net []
{ C25R11.le_tile.le_guts.lp2.lut0 "dx" 11 10 0 U N
{ C24R11_xbar_tile.xbar_0.oxbar "d [10]" 11 10 0 U N
{ C24R11_xbar_tile.xbar_0.oxbar "xy [3]" 11 10 144.2 U N
{ C26R11_xbar_tile.xbar_0.ixbar0 "i2 [8]" 12 10 144.2 U N
{ C26R11_xbar_tile.xbar_0.ixbar0 "z4 [0]" 12 10 229.577 U N
{ C27R11.le_tile.le_guts.lp0.muxf3_l0 "in0" 12 10 229.577 U N
{ C27R11.le_tile.le_guts.lp0.muxf3_l0 "out" 12 10 393.898 U N
{ C27R11.le_tile.le_guts.lp0.lut0 "f3" 12 10 393.898 U N
}
}
}
}
}
}
}
}
rout ii0605|dx_net []
{ C25R12.le_tile.le_guts.lp0.lut0 "dx" 11 11 0 U N
{ C24R12_xbar_tile.xbar_0.oxbar "d [0]" 11 11 0 U N
{ C24R12_xbar_tile.xbar_0.oxbar "xy [2]" 11 11 144.2 U N
{ C26R12_xbar_tile.xbar_0.ixbar0 "i0 [3]" 12 11 144.2 U N
{ C26R12_xbar_tile.xbar_0.ixbar0 "z2 [1]" 12 11 225.93 U N
{ C27R12.le_tile.le_guts.lp0.mux_di4 "in1" 12 11 225.93 U N
{ C27R12.le_tile.le_guts.lp0.mux_di4 "out" 12 11 423.25 U N
{ C27R12.le_tile.le_guts.lp0.reg1 "di" 12 11 423.25 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_addr_cnt__reg[9]|qx_net []
{ C39R20.le_tile.le_guts.lp2.reg0 "qx" 18 19 0 U N
{ C38R20_xbar_tile.xbar_0.ixbar2 "i1 [2]" 18 19 0 U N
{ C38R20_xbar_tile.xbar_0.ixbar2 "z5 [3]" 18 19 101.21 U N
{ C39R20.le_tile.le_guts.lp3.lut0 "f1" 18 19 234.21 U N
}
}
{ C38R20_xbar_tile.xbar_0.ixbar2 "z1 [2]" 18 19 101.21 U N
{ C39R20.le_tile.le_guts.lp2.muxf3_l0 "in0" 18 19 101.21 U N
{ C39R20.le_tile.le_guts.lp2.muxf3_l0 "out" 18 19 265.53 U N
{ C39R20.le_tile.le_guts.lp2.lut0 "f3" 18 19 265.53 U N
}
}
}
}
{ C38R20_xbar_tile.xbar_0.ixbar2 "z0 [1]" 18 19 101.21 U N
{ C38R23_xbar_tile.xbar_0.ixbar2 "i1 [11]" 18 22 101.21 U N
{ C38R23_xbar_tile.xbar_0.ixbar2 "z0 [1]" 18 22 278.465 U N
{ C38R26_xbar_tile.xbar_0.ixbar2 "i1 [11]" 18 25 278.465 U N
{ C38R26_xbar_tile.xbar_0.ixbar2 "z6 [0]" 18 25 455.72 U N
{ C39R26.le_tile.le_guts.lp0.muxf2_l0 "in0" 18 25 455.72 U N
{ C39R26.le_tile.le_guts.lp0.muxf2_l0 "out" 18 25 617.72 U N
{ C39R26.le_tile.le_guts.lp0.lut0 "f2" 18 25 617.72 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[7].sclk_out []
{ C37R14.le_tile.le_guts.lbuf "sclk" 17 13 0 U N
{ C37R14.le_tile.le_guts.lp3.reg1 "sclk" 17 13 0 U N
}
{ C37R14.le_tile.le_guts.lp3.reg0 "sclk" 17 13 0 U N
}
{ C37R14.le_tile.le_guts.lp2.reg1 "sclk" 17 13 0 U N
}
{ C37R14.le_tile.le_guts.lp2.reg0 "sclk" 17 13 0 U N
}
{ C37R14.le_tile.le_guts.lp1.reg0 "sclk" 17 13 0 U N
}
{ C37R14.le_tile.le_guts.lp0.reg1 "sclk" 17 13 0 U N
}
{ C37R14.le_tile.le_guts.lp0.reg0 "sclk" 17 13 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sclk_out []
{ C47R4.le_tile.le_guts.lbuf "sclk" 22 3 0 U N
{ C47R4.le_tile.le_guts.lp3.reg1 "sclk" 22 3 0 U N
}
{ C47R4.le_tile.le_guts.lp3.reg0 "sclk" 22 3 0 U N
}
{ C47R4.le_tile.le_guts.lp2.reg1 "sclk" 22 3 0 U N
}
{ C47R4.le_tile.le_guts.lp2.reg0 "sclk" 22 3 0 U N
}
{ C47R4.le_tile.le_guts.lp1.reg1 "sclk" 22 3 0 U N
}
{ C47R4.le_tile.le_guts.lp1.reg0 "sclk" 22 3 0 U N
}
{ C47R4.le_tile.le_guts.lp0.reg1 "sclk" 22 3 0 U N
}
{ C47R4.le_tile.le_guts.lp0.reg0 "sclk" 22 3 0 U N
}
}
rout C13R16_ble2_out_to_mux []
{ C13R16.le_tile.le_guts.lp2.const_f5 "out" 5 15 0 U N
{ C13R16.le_tile.le_guts.lp2.mux_f5 "in1" 5 15 0 U N
}
}
rout ii0716|dx_net []
{ C45R12.le_tile.le_guts.lp0.lut0 "dx" 21 11 0 U N
{ C45R12.le_tile.le_guts.lp0.mux_di0 "in2" 21 11 0 U N
{ C45R12.le_tile.le_guts.lp0.mux_di0 "out" 21 11 60.2 U N
{ C45R12.le_tile.le_guts.lp0.reg0 "di" 21 11 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|qx_net []
{ C25R9.le_tile.le_guts.lp0.reg0 "qx" 11 8 0 U N
{ C24R9_xbar_tile.xbar_0.oxbar "d [1]" 11 8 0 U N
{ C24R9_xbar_tile.xbar_0.oxbar "xy [9]" 11 8 165.28 U N
{ C22R8_xbar_tile.xbar_0.ixbar3 "i1 [12]" 10 7 165.28 U N
{ C22R8_xbar_tile.xbar_0.ixbar3 "z6 [1]" 10 7 251.397 U N
{ C22R16_xbar_tile.xbar_0.ixbar3 "i0 [10]" 10 15 251.397 U N
{ C22R16_xbar_tile.xbar_0.ixbar3 "z5 [2]" 10 15 484.612 U N
{ C38R16_xbar_tile.xbar_0.ixbar3 "i0 [1]" 18 15 484.612 U N
{ C38R16_xbar_tile.xbar_0.ixbar3 "z0 [0]" 18 15 808.59 U N
{ C38R24_xbar_tile.xbar_0.ixbar3 "i1 [10]" 18 23 808.59 U N
{ C38R24_xbar_tile.xbar_0.ixbar3 "z0 [0]" 18 23 1041.81 U N
{ C38R32_xbar_tile.xbar_0.ixbar3 "i1 [10]" 18 31 1041.81 U N
{ C38R32_xbar_tile.xbar_0.ixbar3 "z5 [2]" 18 31 1275.02 U N
{ C52R32.xbar_tile.xbar_0.ixbar3 "i3 [5]" 25 31 1275.02 U N
{ C52R32.xbar_tile.xbar_0.ixbar3 "z3 [1]" 25 31 1599 U N
{ C53R4.M7S_SOC "fp0_m_ahb_addr [5]" 25 31 1732 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C24R9_xbar_tile.xbar_0.oxbar "xy [23]" 11 8 165.28 U N
{ C26R9_xbar_tile.xbar_0.ixbar3 "i1 [9]" 12 8 165.28 U N
{ C26R9_xbar_tile.xbar_0.ixbar3 "z6 [1]" 12 8 250.658 U N
{ C26R13_xbar_tile.xbar_0.ixbar3 "i0 [14]" 12 12 250.658 U N
{ C26R13_xbar_tile.xbar_0.ixbar3 "z5 [3]" 12 12 478.459 U N
{ C27R13.le_tile.le_guts.lp0.lut0 "f1" 12 12 611.459 U N
}
}
}
}
}
}
}
{ C24R9_xbar_tile.xbar_0.ixbar0 "i3 [6]" 11 8 0 U N
{ C24R9_xbar_tile.xbar_0.ixbar0 "z1 [0]" 11 8 108.28 U N
{ C24R13_xbar_tile.xbar_0.ixbar0 "i1 [5]" 11 12 108.28 U N
{ C24R13_xbar_tile.xbar_0.ixbar0 "z4 [0]" 11 12 336.082 U N
{ C25R13.le_tile.le_guts.lp0.muxf3_l0 "in0" 11 12 336.082 U N
{ C25R13.le_tile.le_guts.lp0.muxf3_l0 "out" 11 12 500.402 U N
{ C25R13.le_tile.le_guts.lp0.lut0 "f3" 11 12 500.402 U N
}
}
}
}
}
}
{ C24R9_xbar_tile.xbar_0.ixbar0 "z0 [0]" 11 8 108.28 U N
{ C24R13_xbar_tile.xbar_0.ixbar0 "i2 [1]" 11 12 108.28 U N
{ C24R13_xbar_tile.xbar_0.ixbar0 "z1 [1]" 11 12 336.082 U N
{ C24R14_xbar_tile.xbar_0.ixbar0 "i1 [6]" 11 13 336.082 U N
{ C24R14_xbar_tile.xbar_0.ixbar0 "z7 [0]" 11 13 505.504 U N
{ C25R14.le_tile.le_guts.lp0.lut0 "f0" 11 13 638.504 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [17]
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_17 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_db [17]" 14 12 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[0]_net []
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_q [0]" 14 17 0 U N
{ C31R17.emb_guts.mux_2_sfb_dy_0_ "in0" 14 17 0 U N
{ C31R17.emb_guts.mux_2_sfb_dy_0_ "out" 14 17 0.002 U N
{ C30R18_xbar_tile.xbar_0.ixbar0 "i3 [2]" 14 17 0.002 U N
{ C30R18_xbar_tile.xbar_0.ixbar0 "z5 [0]" 14 17 85.912 U N
{ C30R20_xbar_tile.xbar_0.ixbar0 "i1 [7]" 14 19 85.912 U N
{ C30R20_xbar_tile.xbar_0.ixbar0 "z7 [2]" 14 19 255.167 U N
{ C34R20_xbar_tile.xbar_0.ixbar0 "i0 [15]" 16 19 255.167 U N
{ C34R20_xbar_tile.xbar_0.ixbar0 "z1 [2]" 16 19 474.938 U N
{ C35R20.le_tile.le_guts.lp0.mux_di0 "in1" 16 19 474.938 U N
{ C35R20.le_tile.le_guts.lp0.mux_di0 "out" 16 19 651.258 U N
{ C35R20.le_tile.le_guts.lp0.reg0 "di" 16 19 651.258 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sr_out []
{ C37R12.le_tile.le_guts.lbuf "a_sr" 17 11 0 U N
{ C37R12.le_tile.le_guts.lp2.reg1 "a_sr" 17 11 0 U N
}
{ C37R12.le_tile.le_guts.lp0.reg0 "a_sr" 17 11 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[13]|qx_net []
{ C29R19.le_tile.le_guts.lp0.reg0 "qx" 13 18 0 U N
{ C28R19_xbar_tile.xbar_0.ixbar0 "i3 [6]" 13 18 0 U N
{ C28R19_xbar_tile.xbar_0.ixbar0 "z0 [2]" 13 18 87.07 U N
{ C29R19.le_tile.le_guts.lp0.lut41 "f0" 13 18 220.07 U N
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[13].sclk_out []
{ C29R30.le_tile.le_guts.lbuf "sclk" 13 29 0 U N
{ C29R30.le_tile.le_guts.lp3.reg0 "sclk" 13 29 0 U N
}
{ C29R30.le_tile.le_guts.lp2.reg0 "sclk" 13 29 0 U N
}
{ C29R30.le_tile.le_guts.lp1.reg0 "sclk" 13 29 0 U N
}
{ C29R30.le_tile.le_guts.lp0.reg0 "sclk" 13 29 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]|qx_net []
{ C33R7.le_tile.le_guts.lp2.reg0 "qx" 15 6 0 U N
{ C32R7_xbar_tile.xbar_0.ixbar2 "i1 [2]" 15 6 0 U N
{ C32R7_xbar_tile.xbar_0.ixbar2 "z6 [2]" 15 6 87.07 U N
{ C28R7_xbar_tile.xbar_0.ixbar2 "i3 [11]" 13 6 87.07 U N
{ C28R7_xbar_tile.xbar_0.ixbar2 "z1 [1]" 13 6 256.496 U N
{ C28R8_xbar_tile.xbar_0.ixbar2 "i1 [6]" 13 7 256.496 U N
{ C28R8_xbar_tile.xbar_0.ixbar2 "z4 [0]" 13 7 425.918 U N
{ C29R8.le_tile.le_guts.lp2.mux_di0 "in1" 13 7 425.918 U N
{ C29R8.le_tile.le_guts.lp2.mux_di0 "out" 13 7 602.238 U N
{ C29R8.le_tile.le_guts.lp2.reg0 "di" 13 7 602.238 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net []
{ C23R12.le_tile.le_guts.lp0.reg0 "qx" 10 11 0 U N
{ C22R12_xbar_tile.xbar_0.oxbar "d [1]" 10 11 0 U N
{ C22R12_xbar_tile.xbar_0.oxbar "xy [18]" 10 11 151.14 U N
{ C22R12_xbar_tile.xbar_0.ixbar3 "i0 [12]" 10 11 151.14 U N
{ C22R12_xbar_tile.xbar_0.ixbar3 "z7 [2]" 10 11 232.435 U N
{ C26R12_xbar_tile.xbar_0.ixbar3 "i0 [15]" 12 11 232.435 U N
{ C26R12_xbar_tile.xbar_0.ixbar3 "z7 [0]" 12 11 400.984 U N
{ C27R12.le_tile.le_guts.lp3.lut0 "f0" 12 11 533.984 U N
}
}
}
}
}
}
}
{ C22R12_xbar_tile.xbar_0.ixbar0 "i3 [6]" 10 11 0 U N
{ C22R12_xbar_tile.xbar_0.ixbar0 "z3 [1]" 10 11 94.14 U N
{ C26R12_xbar_tile.xbar_0.ixbar0 "i0 [13]" 12 11 94.14 U N
{ C26R12_xbar_tile.xbar_0.ixbar0 "z0 [2]" 12 11 263.566 U N
{ C27R12.le_tile.le_guts.lp0.lut41 "f0" 12 11 396.566 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[1]_net []
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_q [1]" 14 14 0 U N
{ C31R13.emb_guts.mux_3_dx_4_ "in0" 14 14 0 U N
{ C31R13.emb_guts.mux_3_dx_4_ "out" 14 14 0.002 U N
{ C30R15_xbar_tile.xbar_0.ixbar0 "i3 [8]" 14 14 0.002 U N
{ C30R15_xbar_tile.xbar_0.ixbar0 "z0 [1]" 14 14 87.742 U N
{ C30R17_xbar_tile.xbar_0.ixbar0 "i2 [0]" 14 16 87.742 U N
{ C30R17_xbar_tile.xbar_0.ixbar0 "z6 [2]" 14 16 256.164 U N
{ C28R17_xbar_tile.xbar_0.ixbar0 "i3 [13]" 13 16 256.164 U N
{ C28R17_xbar_tile.xbar_0.ixbar0 "z2 [1]" 13 16 476.935 U N
{ C29R17.le_tile.le_guts.lp0.mux_di4 "in1" 13 16 476.935 U N
{ C29R17.le_tile.le_guts.lp0.mux_di4 "out" 13 16 674.255 U N
{ C29R17.le_tile.le_guts.lp0.reg1 "di" 13 16 674.255 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout C29R16_ble0_out_to_mux []
{ C29R16.le_tile.le_guts.lp0.const_f5 "out" 13 15 0 U N
{ C29R16.le_tile.le_guts.lp0.mux_f5 "in1" 13 15 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[9].sh0 []
{ C33R20.le_tile.le_guts.lbuf "sh [0]" 15 19 0 U N
{ C33R20.le_tile.le_guts.lp0.reg0 "shift" 15 19 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]|qx_net []
{ C35R7.le_tile.le_guts.lp1.reg1 "qx" 16 6 0 U N
{ C34R7_xbar_tile.xbar_0.ixbar1 "i2 [13]" 16 6 0 U N
{ C34R7_xbar_tile.xbar_0.ixbar1 "z0 [1]" 16 6 87.07 U N
{ C34R10_xbar_tile.xbar_0.ixbar1 "i1 [11]" 16 9 87.07 U N
{ C34R10_xbar_tile.xbar_0.ixbar1 "z7 [3]" 16 9 264.325 U N
{ C34R10_xbar_tile.xbar_0.ixbar3 "i0 [6]" 16 9 264.325 U N
{ C34R10_xbar_tile.xbar_0.ixbar3 "z1 [2]" 16 9 481.685 U N
{ C35R10.le_tile.le_guts.lp3.mux_di4 "in1" 16 9 481.685 U N
{ C35R10.le_tile.le_guts.lp3.mux_di4 "out" 16 9 679.005 U N
{ C35R10.le_tile.le_guts.lp3.reg1 "di" 16 9 679.005 U N
}
}
}
}
}
}
}
}
}
}
rout ii0553|dx_net []
{ C35R17.le_tile.le_guts.lp0.lut0 "dx" 16 16 0 U N
{ C35R17.le_tile.le_guts.lp0.mux_di0 "in2" 16 16 0 U N
{ C35R17.le_tile.le_guts.lp0.mux_di0 "out" 16 16 60.2 U N
{ C35R17.le_tile.le_guts.lp0.reg0 "di" 16 16 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out []
{ C35R10.le_tile.le_guts.lbuf "mclk_b" 16 9 0 U N
{ C35R10.le_tile.le_guts.lp3.reg1 "mclk_b" 16 9 0 U N
}
{ C35R10.le_tile.le_guts.lp3.reg0 "mclk_b" 16 9 0 U N
}
{ C35R10.le_tile.le_guts.lp1.reg1 "mclk_b" 16 9 0 U N
}
{ C35R10.le_tile.le_guts.lp1.reg0 "mclk_b" 16 9 0 U N
}
{ C35R10.le_tile.le_guts.lp0.reg1 "mclk_b" 16 9 0 U N
}
{ C35R10.le_tile.le_guts.lp0.reg0 "mclk_b" 16 9 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[1].sclk_out []
{ C35R20.le_tile.le_guts.lbuf "sclk" 16 19 0 U N
{ C35R20.le_tile.le_guts.lp1.reg0 "sclk" 16 19 0 U N
}
{ C35R20.le_tile.le_guts.lp0.reg0 "sclk" 16 19 0 U N
}
}
rout C23R16_ble1_out_to_mux []
{ C23R16.le_tile.le_guts.lp1.const_f5 "out" 10 15 0 U N
{ C23R16.le_tile.le_guts.lp1.mux_f5 "in1" 10 15 0 U N
}
}
rout C9R16_mux0_ble1_out_0 []
{ C9R16.le_tile.le_guts.lp1.SC_mux_dx4_0 "out" 3 15 0 U N
{ C8R16_xbar_tile.xbar_0.oxbar "d [7]" 3 15 0 U N
{ C8R16_xbar_tile.xbar_0.oxbar "xy [22]" 3 15 157.94 U N
{ C8R17_xbar_tile.xbar_0.ixbar2 "i1 [9]" 3 16 157.94 U N
{ C8R17_xbar_tile.xbar_0.ixbar2 "z7 [2]" 3 16 242.775 U N
{ C12R17_xbar_tile.xbar_0.ixbar2 "i0 [15]" 5 16 242.775 U N
{ C12R17_xbar_tile.xbar_0.ixbar2 "z5 [3]" 5 16 462.546 U N
{ C13R17.le_tile.le_guts.lp3.lut0 "f1" 5 16 595.546 U N
}
}
}
}
}
}
}
{ C8R16_xbar_tile.xbar_0.ixbar1 "i0 [12]" 3 15 0 U N
{ C8R16_xbar_tile.xbar_0.ixbar1 "z7 [2]" 3 15 100.94 U N
{ C12R16_xbar_tile.xbar_0.ixbar1 "i0 [15]" 5 15 100.94 U N
{ C12R16_xbar_tile.xbar_0.ixbar1 "z6 [0]" 5 15 320.711 U N
{ C13R16.le_tile.le_guts.lp3.muxf2_l0 "in0" 5 15 320.711 U N
{ C13R16.le_tile.le_guts.lp3.muxf2_l0 "out" 5 15 482.711 U N
{ C13R16.le_tile.le_guts.lp3.lut0 "f2" 5 15 482.711 U N
}
}
}
}
}
}
{ C8R16_xbar_tile.xbar_0.ixbar1 "z0 [3]" 3 15 100.94 U N
{ C9R16.le_tile.le_guts.lp2.lut41 "f2" 3 15 233.94 U N
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[14].sh0 []
{ C35R19.le_tile.le_guts.lbuf "sh [0]" 16 18 0 U N
{ C35R19.le_tile.le_guts.lp1.reg0 "shift" 16 18 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[2]_net []
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_q [2]" 14 16 0 U N
{ C31R17.emb_guts.mux_1_qx_4_ "in0" 14 16 0 U N
{ C31R17.emb_guts.mux_1_qx_4_ "out" 14 16 0.002 U N
{ C30R17_xbar_tile.xbar_0.oxbar "d [3]" 14 16 0.002 U N
{ C30R17_xbar_tile.xbar_0.oxbar "xy [13]" 14 16 144.072 U N
{ C28R18_xbar_tile.xbar_0.ixbar0 "i2 [6]" 13 17 144.072 U N
{ C28R18_xbar_tile.xbar_0.ixbar0 "z1 [2]" 13 17 230.504 U N
{ C29R18.le_tile.le_guts.lp0.mux_di0 "in1" 13 17 230.504 U N
{ C29R18.le_tile.le_guts.lp0.mux_di0 "out" 13 17 406.824 U N
{ C29R18.le_tile.le_guts.lp0.reg0 "di" 13 17 406.824 U N
}
}
}
}
}
}
}
}
}
}
rout ii0664|dx_net []
{ C33R10.le_tile.le_guts.lp0.lut0 "dx" 15 9 0 U N
{ C32R10_xbar_tile.xbar_0.oxbar "d [0]" 15 9 0 U N
{ C32R10_xbar_tile.xbar_0.oxbar "xy [19]" 15 9 157.94 U N
{ C30R11_xbar_tile.xbar_0.ixbar1 "i0 [13]" 14 10 157.94 U N
{ C30R11_xbar_tile.xbar_0.ixbar1 "z0 [2]" 14 10 244.057 U N
{ C28R11_xbar_tile.xbar_0.ixbar1 "i3 [7]" 13 10 244.057 U N
{ C28R11_xbar_tile.xbar_0.ixbar1 "z4 [3]" 13 10 464.828 U N
{ C29R11.le_tile.le_guts.lp0.muxf2_l40 "in0" 13 10 464.828 U N
{ C29R11.le_tile.le_guts.lp0.muxf2_l40 "out" 13 10 628.828 U N
{ C29R11.le_tile.le_guts.lp0.lut40 "f2" 13 10 628.828 U N
}
}
}
}
}
}
}
}
}
{ C32R10_xbar_tile.xbar_0.ixbar0 "i3 [3]" 15 9 0 U N
{ C32R10_xbar_tile.xbar_0.ixbar0 "z7 [2]" 15 9 100.94 U N
{ C36R10_xbar_tile.xbar_0.ixbar0 "i0 [15]" 17 9 100.94 U N
{ C36R10_xbar_tile.xbar_0.ixbar0 "z2 [2]" 17 9 269.489 U N
{ C36R9_xbar_tile.xbar_0.ixbar0 "i2 [9]" 17 8 269.489 U N
{ C36R9_xbar_tile.xbar_0.ixbar0 "z7 [0]" 17 8 438.911 U N
{ C37R9.le_tile.le_guts.lp0.lut0 "f0" 17 8 571.911 U N
}
}
}
}
}
}
{ C32R10_xbar_tile.xbar_0.ixbar0 "z3 [1]" 15 9 100.94 U N
{ C38R10_xbar_tile.xbar_0.ixbar0 "i0 [9]" 18 9 100.94 U N
{ C38R10_xbar_tile.xbar_0.ixbar0 "z0 [1]" 18 9 274.986 U N
{ C38R13_xbar_tile.xbar_0.ixbar0 "i1 [11]" 18 12 274.986 U N
{ C38R13_xbar_tile.xbar_0.ixbar0 "z5 [3]" 18 12 452.241 U N
{ C39R13.le_tile.le_guts.lp1.lut0 "f1" 18 12 585.241 U N
}
}
}
}
}
}
}
}
rout rstn_final__reg.mclk_out []
{ C39R18.le_tile.le_guts.lbuf "mclk_b" 18 17 0 U N
{ C39R18.le_tile.le_guts.lp0.reg0 "mclk_b" 18 17 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[11].mclk_out []
{ C29R31.le_tile.le_guts.lbuf "mclk_b" 13 30 0 U N
{ C29R31.le_tile.le_guts.lp3.reg0 "mclk_b" 13 30 0 U N
}
{ C29R31.le_tile.le_guts.lp2.reg0 "mclk_b" 13 30 0 U N
}
{ C29R31.le_tile.le_guts.lp1.reg0 "mclk_b" 13 30 0 U N
}
{ C29R31.le_tile.le_guts.lp0.reg0 "mclk_b" 13 30 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [0]
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_0 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_db [0]" 14 12 0 U N
}
}
rout u_colorgen_v_cnt__reg[5].sr_out []
{ C13R17.le_tile.le_guts.lbuf "a_sr" 5 16 0 U N
{ C13R17.le_tile.le_guts.lp3.reg0 "a_sr" 5 16 0 U N
}
{ C13R17.le_tile.le_guts.lp2.reg0 "a_sr" 5 16 0 U N
}
{ C13R17.le_tile.le_guts.lp1.reg0 "a_sr" 5 16 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[3]_net []
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_q [3]" 14 15 0 U N
{ C31R13.emb_guts.mux_4_dx_0_ "in0" 14 15 0 U N
{ C31R13.emb_guts.mux_4_dx_0_ "out" 14 15 0.002 U N
{ C30R16_xbar_tile.xbar_0.oxbar "d [0]" 14 15 0.002 U N
{ C30R16_xbar_tile.xbar_0.oxbar "xy [18]" 14 15 144.202 U N
{ C32R16_xbar_tile.xbar_0.ixbar1 "i0 [3]" 15 15 144.202 U N
{ C32R16_xbar_tile.xbar_0.ixbar1 "z0 [1]" 15 15 226.117 U N
{ C32R19_xbar_tile.xbar_0.ixbar1 "i1 [11]" 15 18 226.117 U N
{ C32R19_xbar_tile.xbar_0.ixbar1 "z4 [0]" 15 18 403.372 U N
{ C33R19.le_tile.le_guts.lp1.mux_di4 "in1" 15 18 403.372 U N
{ C33R19.le_tile.le_guts.lp1.mux_di4 "out" 15 18 600.692 U N
{ C33R19.le_tile.le_guts.lp1.reg1 "di" 15 18 600.692 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [10]
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_10 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_db [10]" 14 16 0 U N
}
}
rout C33R13_mux0_ble2_out_0 []
{ C33R13.le_tile.le_guts.lp2.SC_mux_dx4_0 "out" 15 12 0 U N
{ C32R13_xbar_tile.xbar_0.oxbar "d [12]" 15 12 0 U N
{ C32R13_xbar_tile.xbar_0.oxbar "xy [18]" 15 12 151.18 U N
{ C34R13_xbar_tile.xbar_0.ixbar1 "i0 [3]" 16 12 151.18 U N
{ C34R13_xbar_tile.xbar_0.ixbar1 "z0 [2]" 16 12 232.91 U N
{ C28R13_xbar_tile.xbar_0.ixbar1 "i3 [6]" 13 12 232.91 U N
{ C28R13_xbar_tile.xbar_0.ixbar1 "z7 [3]" 13 12 422.674 U N
{ C29R13.le_tile.le_guts.lp1.muxf3_l41 "in0" 13 12 422.674 U N
{ C29R13.le_tile.le_guts.lp1.muxf3_l41 "out" 13 12 590.995 U N
{ C29R13.le_tile.le_guts.lp1.lut41 "f3" 13 12 590.995 U N
}
}
}
}
}
}
}
}
}
{ C32R13_xbar_tile.xbar_0.ixbar2 "i0 [12]" 15 12 0 U N
{ C32R13_xbar_tile.xbar_0.ixbar2 "z4 [1]" 15 12 94.18 U N
{ C28R13_xbar_tile.xbar_0.ixbar2 "i3 [0]" 13 12 94.18 U N
{ C28R13_xbar_tile.xbar_0.ixbar2 "z2 [0]" 13 12 262.729 U N
{ C29R13.le_tile.le_guts.lp0.lut41 "f2" 13 12 395.729 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]|qx_net []
{ C49R5.le_tile.le_guts.lp2.reg0 "qx" 23 4 0 U N
{ C48R5_xbar_tile.xbar_0.oxbar "d [11]" 23 4 0 U N
{ C48R5_xbar_tile.xbar_0.oxbar "xy [15]" 23 4 151.14 U N
{ C50R6_xbar_tile.xbar_0.ixbar0 "i1 [2]" 24 5 151.14 U N
{ C50R6_xbar_tile.xbar_0.ixbar0 "z1 [0]" 24 5 237.572 U N
{ C50R14_xbar_tile.xbar_0.ixbar0 "i2 [14]" 24 13 237.572 U N
{ C50R14_xbar_tile.xbar_0.ixbar0 "z0 [0]" 24 13 470.786 U N
{ C50R22_xbar_tile.xbar_0.ixbar0 "i1 [10]" 24 21 470.786 U N
{ C50R22_xbar_tile.xbar_0.ixbar0 "z0 [0]" 24 21 704.001 U N
{ C50R30_xbar_tile.xbar_0.ixbar0 "i1 [10]" 24 29 704.001 U N
{ C50R30_xbar_tile.xbar_0.ixbar0 "z2 [1]" 24 29 937.216 U N
{ C50R30_xbar_tile.xbar_0.oxbar "d [23]" 24 29 937.216 U N
{ C50R30_xbar_tile.xbar_0.oxbar "xy [23]" 24 29 1215.71 U N
{ C52R30.xbar_tile.xbar_0.ixbar3 "i1 [9]" 25 29 1215.71 U N
{ C52R30.xbar_tile.xbar_0.ixbar3 "z7 [0]" 25 29 1302.12 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [23]" 25 29 1435.12 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C48R5_xbar_tile.xbar_0.ixbar2 "i1 [2]" 23 4 0 U N
{ C48R5_xbar_tile.xbar_0.ixbar2 "z4 [0]" 23 4 94.14 U N
{ C49R5.le_tile.le_guts.lp2.mux_di0 "in1" 23 4 94.14 U N
{ C49R5.le_tile.le_guts.lp2.mux_di0 "out" 23 4 270.46 U N
{ C49R5.le_tile.le_guts.lp2.reg0 "di" 23 4 270.46 U N
}
}
}
}
}
}
rout C37R14_mux0_ble0_out_0 []
{ C37R14.le_tile.le_guts.lp0.SC_mux_dx4_0 "out" 17 13 0 U N
{ C36R14_xbar_tile.xbar_0.ixbar0 "i3 [8]" 17 13 0 U N
{ C36R14_xbar_tile.xbar_0.ixbar0 "z5 [1]" 17 13 87.2 U N
{ C42R14_xbar_tile.xbar_0.ixbar0 "i0 [0]" 20 13 87.2 U N
{ C42R14_xbar_tile.xbar_0.ixbar0 "z1 [2]" 20 13 273.238 U N
{ C43R14.le_tile.le_guts.lp0.mux_di0 "in1" 20 13 273.238 U N
{ C43R14.le_tile.le_guts.lp0.mux_di0 "out" 20 13 449.559 U N
{ C43R14.le_tile.le_guts.lp0.reg0 "di" 20 13 449.559 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net []
{ C33R16.le_tile.le_guts.lp2.reg1 "qx" 15 15 0 U N
{ C32R16_xbar_tile.xbar_0.oxbar "d [13]" 15 15 0 U N
{ C32R16_xbar_tile.xbar_0.oxbar "xy [6]" 15 15 186.49 U N
{ C32R15_xbar_tile.xbar_0.ixbar2 "i2 [3]" 15 14 186.49 U N
{ C32R15_xbar_tile.xbar_0.ixbar2 "z6 [2]" 15 14 271.325 U N
{ C30R15_xbar_tile.xbar_0.ixbar2 "i3 [13]" 14 14 271.325 U N
{ C30R15_xbar_tile.xbar_0.ixbar2 "z7 [0]" 14 14 440.874 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_ab [4]" 14 14 573.874 U N
}
}
}
}
}
}
{ C32R16_xbar_tile.xbar_0.oxbar "xy [22]" 15 15 186.49 U N
{ C32R17_xbar_tile.xbar_0.ixbar2 "i1 [9]" 15 16 186.49 U N
{ C32R17_xbar_tile.xbar_0.ixbar2 "z6 [2]" 15 16 271.325 U N
{ C30R17_xbar_tile.xbar_0.ixbar2 "i3 [13]" 14 16 271.325 U N
{ C30R17_xbar_tile.xbar_0.ixbar2 "z7 [0]" 14 16 440.874 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_ab [4]" 14 16 573.874 U N
}
}
}
}
}
}
{ C32R16_xbar_tile.xbar_0.oxbar "xy [21]" 15 15 186.49 U N
{ C30R16_xbar_tile.xbar_0.ixbar3 "i2 [13]" 14 15 186.49 U N
{ C30R16_xbar_tile.xbar_0.ixbar3 "z6 [1]" 14 15 271.867 U N
{ C30R20_xbar_tile.xbar_0.ixbar3 "i0 [14]" 14 19 271.867 U N
{ C30R20_xbar_tile.xbar_0.ixbar3 "z5 [0]" 14 19 499.669 U N
{ C30R20_xbar_tile.xbar_0.ixbar2 "i3 [12]" 14 19 499.669 U N
{ C30R20_xbar_tile.xbar_0.ixbar2 "z7 [0]" 14 19 717.029 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_ab [4]" 14 19 850.029 U N
}
}
}
}
}
}
}
}
{ C32R16_xbar_tile.xbar_0.oxbar "xy [20]" 15 15 186.49 U N
{ C30R16_xbar_tile.xbar_0.ixbar3 "i3 [12]" 14 15 186.49 U N
{ C30R16_xbar_tile.xbar_0.ixbar3 "z3 [2]" 14 15 268.22 U N
{ C30R14_xbar_tile.xbar_0.ixbar3 "i1 [15]" 14 13 268.22 U N
{ C30R14_xbar_tile.xbar_0.ixbar3 "z5 [0]" 14 13 439.104 U N
{ C30R14_xbar_tile.xbar_0.ixbar2 "i3 [12]" 14 13 439.104 U N
{ C30R14_xbar_tile.xbar_0.ixbar2 "z7 [0]" 14 13 656.464 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_ab [4]" 14 13 789.464 U N
}
}
}
}
}
{ C30R13_xbar_tile.xbar_0.ixbar3 "i2 [4]" 14 12 268.22 U N
{ C30R13_xbar_tile.xbar_0.ixbar3 "z5 [0]" 14 12 448.774 U N
{ C30R13_xbar_tile.xbar_0.ixbar2 "i3 [12]" 14 12 448.774 U N
{ C30R13_xbar_tile.xbar_0.ixbar2 "z7 [0]" 14 12 666.134 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_ab [4]" 14 12 799.134 U N
}
}
}
}
}
}
}
}
{ C32R16_xbar_tile.xbar_0.oxbar "xy [14]" 15 15 186.49 U N
{ C34R16_xbar_tile.xbar_0.ixbar2 "i0 [3]" 16 15 186.49 U N
{ C34R16_xbar_tile.xbar_0.ixbar2 "z6 [2]" 16 15 268.22 U N
{ C30R16_xbar_tile.xbar_0.ixbar2 "i3 [11]" 14 15 268.22 U N
{ C30R16_xbar_tile.xbar_0.ixbar2 "z7 [0]" 14 15 449.714 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_ab [4]" 14 15 582.714 U N
}
}
}
}
}
}
}
{ C32R16_xbar_tile.xbar_0.ixbar2 "i1 [3]" 15 15 0 U N
{ C32R16_xbar_tile.xbar_0.ixbar2 "z1 [1]" 15 15 129.49 U N
{ C32R18_xbar_tile.xbar_0.ixbar2 "i1 [4]" 15 17 129.49 U N
{ C32R18_xbar_tile.xbar_0.ixbar2 "z6 [2]" 15 17 298.745 U N
{ C30R18_xbar_tile.xbar_0.ixbar2 "i3 [13]" 14 17 298.745 U N
{ C30R18_xbar_tile.xbar_0.ixbar2 "z7 [0]" 14 17 468.294 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_ab [4]" 14 17 601.294 U N
}
}
}
}
}
}
{ C32R16_xbar_tile.xbar_0.ixbar2 "z0 [1]" 15 15 129.49 U N
{ C32R19_xbar_tile.xbar_0.ixbar2 "i1 [11]" 15 18 129.49 U N
{ C32R19_xbar_tile.xbar_0.ixbar2 "z6 [2]" 15 18 306.745 U N
{ C30R19_xbar_tile.xbar_0.ixbar2 "i3 [13]" 14 18 306.745 U N
{ C30R19_xbar_tile.xbar_0.ixbar2 "z7 [0]" 14 18 476.294 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_ab [4]" 14 18 609.294 U N
}
}
}
}
}
}
}
}
rout C29R13_mux0_ble1_out_0 []
{ C29R13.le_tile.le_guts.lp1.SC_mux_dx4_0 "out" 13 12 0 U N
{ C28R13_xbar_tile.xbar_0.oxbar "d [7]" 13 12 0 U N
{ C28R13_xbar_tile.xbar_0.oxbar "xy [23]" 13 12 157.94 U N
{ C30R13_xbar_tile.xbar_0.ixbar3 "i1 [9]" 14 12 157.94 U N
{ C30R13_xbar_tile.xbar_0.ixbar3 "z7 [2]" 14 12 244.354 U N
{ C34R13_xbar_tile.xbar_0.ixbar3 "i0 [15]" 16 12 244.354 U N
{ C34R13_xbar_tile.xbar_0.ixbar3 "z3 [0]" 16 12 464.126 U N
{ C35R13.le_tile.le_guts.lp0.muxf0_l40 "in0" 16 12 464.126 U N
{ C35R13.le_tile.le_guts.lp0.muxf0_l40 "out" 16 12 657.126 U N
{ C35R13.le_tile.le_guts.lp0.lut40 "f0" 16 12 657.126 U N
}
}
}
}
}
}
}
}
}
{ C28R13_xbar_tile.xbar_0.ixbar1 "i0 [12]" 13 12 0 U N
{ C28R13_xbar_tile.xbar_0.ixbar1 "z7 [2]" 13 12 100.94 U N
{ C34R13_xbar_tile.xbar_0.ixbar1 "i0 [11]" 16 12 100.94 U N
{ C34R13_xbar_tile.xbar_0.ixbar1 "z6 [3]" 16 12 328.734 U N
{ C35R13.le_tile.le_guts.lp1.muxf3_l40 "in0" 16 12 328.734 U N
{ C35R13.le_tile.le_guts.lp1.muxf3_l40 "out" 16 12 496.054 U N
{ C35R13.le_tile.le_guts.lp1.lut40 "f3" 16 12 496.054 U N
}
}
}
}
}
}
{ C28R13_xbar_tile.xbar_0.ixbar1 "z7 [1]" 13 12 100.94 U N
{ C36R13_xbar_tile.xbar_0.ixbar1 "i0 [14]" 17 12 100.94 U N
{ C36R13_xbar_tile.xbar_0.ixbar1 "z5 [3]" 17 12 413.588 U N
{ C37R13.le_tile.le_guts.lp2.lut0 "f1" 17 12 546.588 U N
}
}
}
}
{ C28R13_xbar_tile.xbar_0.ixbar1 "z0 [1]" 13 12 100.94 U N
{ C28R15_xbar_tile.xbar_0.ixbar1 "i2 [0]" 13 14 100.94 U N
{ C28R15_xbar_tile.xbar_0.ixbar1 "z5 [1]" 13 14 269.362 U N
{ C34R15_xbar_tile.xbar_0.ixbar1 "i0 [0]" 16 14 269.362 U N
{ C34R15_xbar_tile.xbar_0.ixbar1 "z3 [0]" 16 14 493.473 U N
{ C35R15.le_tile.le_guts.lp2.muxf0_l40 "in0" 16 14 493.473 U N
{ C35R15.le_tile.le_guts.lp2.muxf0_l40 "out" 16 14 686.473 U N
{ C35R15.le_tile.le_guts.lp2.lut40 "f0" 16 14 686.473 U N
}
}
}
}
}
}
}
}
}
}
rout C37R16_ble0_out_to_muxdx []
{ C37R16.le_tile.le_guts.lp0.mux_f5 "out" 17 15 0 U N
{ C37R16.le_tile.le_guts.lp0.SC_mux_dx4_0 "sel" 17 15 0 U N
}
}
rout u_colorgen_v_cnt__reg[9]|qx_net []
{ C13R16.le_tile.le_guts.lp0.reg1 "qx" 5 15 0 U N
{ C12R16_xbar_tile.xbar_0.oxbar "d [3]" 5 15 0 U N
{ C12R16_xbar_tile.xbar_0.oxbar "xy [5]" 5 15 158.21 U N
{ C12R15_xbar_tile.xbar_0.ixbar2 "i0 [6]" 5 14 158.21 U N
{ C12R15_xbar_tile.xbar_0.ixbar2 "z1 [1]" 5 14 243.588 U N
{ C12R16_xbar_tile.xbar_0.ixbar2 "i1 [6]" 5 15 243.588 U N
{ C12R16_xbar_tile.xbar_0.ixbar2 "z2 [0]" 5 15 413.009 U N
{ C13R16.le_tile.le_guts.lp0.lut41 "f2" 5 15 546.009 U N
}
}
}
}
}
}
{ C12R16_xbar_tile.xbar_0.oxbar "xy [3]" 5 15 158.21 U N
{ C14R16_xbar_tile.xbar_0.ixbar0 "i2 [8]" 6 15 158.21 U N
{ C14R16_xbar_tile.xbar_0.ixbar0 "z5 [3]" 6 15 243.588 U N
{ C15R16.le_tile.le_guts.lp1.lut0 "f1" 6 15 376.588 U N
}
}
}
}
{ C12R16_xbar_tile.xbar_0.oxbar "xy [2]" 5 15 158.21 U N
{ C14R16_xbar_tile.xbar_0.ixbar0 "i0 [3]" 6 15 158.21 U N
{ C14R16_xbar_tile.xbar_0.ixbar0 "z0 [2]" 6 15 239.94 U N
{ C15R16.le_tile.le_guts.lp0.lut41 "f0" 6 15 372.94 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[0]_net []
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_q [0]" 14 15 0 U N
{ C31R13.emb_guts.mux_4_sfb_dy_0_ "in0" 14 15 0 U N
{ C31R13.emb_guts.mux_4_sfb_dy_0_ "out" 14 15 0.002 U N
{ C30R16_xbar_tile.xbar_0.oxbar "d [4]" 14 15 0.002 U N
{ C30R16_xbar_tile.xbar_0.oxbar "xy [23]" 14 15 142.912 U N
{ C32R17_xbar_tile.xbar_0.ixbar1 "i0 [9]" 15 16 142.912 U N
{ C32R17_xbar_tile.xbar_0.ixbar1 "z1 [1]" 15 16 229.344 U N
{ C32R19_xbar_tile.xbar_0.ixbar1 "i1 [4]" 15 18 229.344 U N
{ C32R19_xbar_tile.xbar_0.ixbar1 "z3 [1]" 15 18 398.598 U N
{ C33R19.le_tile.le_guts.lp1.mux_di0 "in1" 15 18 398.598 U N
{ C33R19.le_tile.le_guts.lp1.mux_di0 "out" 15 18 574.918 U N
{ C33R19.le_tile.le_guts.lp1.reg0 "di" 15 18 574.918 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout C29R13_mux0_ble1_out_1 []
{ C29R13.le_tile.le_guts.lp1.SC_mux_dx4_1 "out" 13 12 0 U N
{ C29R13.le_tile.le_guts.lp1.mux_dy "in0" 13 12 0 U N
{ C29R13.le_tile.le_guts.lp1.mux_dy "out" 13 12 54.001 U N
{ C28R13_xbar_tile.xbar_0.ixbar1 "i1 [7]" 13 12 54.001 U N
{ C28R13_xbar_tile.xbar_0.ixbar1 "z3 [2]" 13 12 139.911 U N
{ C28R10_xbar_tile.xbar_0.ixbar1 "i2 [4]" 13 9 139.911 U N
{ C28R10_xbar_tile.xbar_0.ixbar1 "z6 [3]" 13 9 323.807 U N
{ C28R10_xbar_tile.xbar_0.ixbar2 "i3 [7]" 13 9 323.807 U N
{ C28R10_xbar_tile.xbar_0.ixbar2 "z7 [0]" 13 9 541.167 U N
{ C29R10.le_tile.le_guts.lp2.lut0 "f0" 13 9 674.167 U N
}
}
}
}
}
{ C28R11_xbar_tile.xbar_0.ixbar1 "i1 [15]" 13 10 139.911 U N
{ C28R11_xbar_tile.xbar_0.ixbar1 "z7 [2]" 13 10 313.296 U N
{ C32R11_xbar_tile.xbar_0.ixbar1 "i0 [15]" 15 10 313.296 U N
{ C32R11_xbar_tile.xbar_0.ixbar1 "z6 [0]" 15 10 533.067 U N
{ C33R11.le_tile.le_guts.lp3.muxf2_l0 "in0" 15 10 533.067 U N
{ C33R11.le_tile.le_guts.lp3.muxf2_l0 "out" 15 10 695.067 U N
{ C33R11.le_tile.le_guts.lp3.lut0 "f2" 15 10 695.067 U N
}
}
}
}
}
}
{ C28R11_xbar_tile.xbar_0.ixbar1 "z0 [2]" 13 10 313.296 U N
{ C26R11_xbar_tile.xbar_0.ixbar1 "i3 [7]" 12 10 313.296 U N
{ C26R11_xbar_tile.xbar_0.ixbar1 "z6 [3]" 12 10 537.899 U N
{ C26R11_xbar_tile.xbar_0.ixbar2 "i3 [7]" 12 10 537.899 U N
{ C26R11_xbar_tile.xbar_0.ixbar2 "z6 [0]" 12 10 755.259 U N
{ C27R11.le_tile.le_guts.lp0.muxf2_l0 "in0" 12 10 755.259 U N
{ C27R11.le_tile.le_guts.lp0.muxf2_l0 "out" 12 10 917.259 U N
{ C27R11.le_tile.le_guts.lp0.lut0 "f2" 12 10 917.259 U N
}
}
}
}
}
}
}
{ C22R11_xbar_tile.xbar_0.ixbar1 "i3 [6]" 10 10 313.296 U N
{ C22R11_xbar_tile.xbar_0.ixbar1 "z6 [3]" 10 10 546.908 U N
{ C22R11_xbar_tile.xbar_0.ixbar2 "i3 [7]" 10 10 546.908 U N
{ C22R11_xbar_tile.xbar_0.ixbar2 "z6 [0]" 10 10 764.268 U N
{ C23R11.le_tile.le_guts.lp0.muxf2_l0 "in0" 10 10 764.268 U N
{ C23R11.le_tile.le_guts.lp0.muxf2_l0 "out" 10 10 926.268 U N
{ C23R11.le_tile.le_guts.lp0.lut0 "f2" 10 10 926.268 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0511|dx_net []
{ C39R15.le_tile.le_guts.lp0.lut0 "dx" 18 14 0 U N
{ C38R15_xbar_tile.xbar_0.ixbar0 "i3 [3]" 18 14 0 U N
{ C38R15_xbar_tile.xbar_0.ixbar0 "z4 [1]" 18 14 87.2 U N
{ C32R15_xbar_tile.xbar_0.ixbar0 "i3 [4]" 15 14 87.2 U N
{ C32R15_xbar_tile.xbar_0.ixbar0 "z6 [3]" 15 14 276.694 U N
{ C32R15_xbar_tile.xbar_0.ixbar1 "i2 [6]" 15 14 276.694 U N
{ C32R15_xbar_tile.xbar_0.ixbar1 "z3 [1]" 15 14 494.054 U N
{ C33R15.le_tile.le_guts.lp1.mux_di0 "in1" 15 14 494.054 U N
{ C33R15.le_tile.le_guts.lp1.mux_di0 "out" 15 14 670.374 U N
{ C33R15.le_tile.le_guts.lp1.reg0 "di" 15 14 670.374 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[15].sh0 []
{ C33R32.le_tile.le_guts.lbuf "sh [0]" 15 31 0 U N
{ C33R32.le_tile.le_guts.lp0.reg0 "shift" 15 31 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sh0 []
{ C27R11.le_tile.le_guts.lbuf "sh [0]" 12 10 0 U N
{ C27R11.le_tile.le_guts.lp0.reg0 "shift" 12 10 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [1]
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_1 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_db [1]" 14 12 0 U N
}
}
rout ii0622|dx_net []
{ C35R9.le_tile.le_guts.lp3.lut0 "dx" 16 8 0 U N
{ C34R9_xbar_tile.xbar_0.oxbar "d [15]" 16 8 0 U N
{ C34R9_xbar_tile.xbar_0.oxbar "xy [2]" 16 8 144.2 U N
{ C34R9_xbar_tile.xbar_0.ixbar0 "i0 [7]" 16 8 144.2 U N
{ C34R9_xbar_tile.xbar_0.ixbar0 "z6 [0]" 16 8 225.495 U N
{ C35R9.le_tile.le_guts.lp2.muxf2_l0 "in0" 16 8 225.495 U N
{ C35R9.le_tile.le_guts.lp2.muxf2_l0 "out" 16 8 387.495 U N
{ C35R9.le_tile.le_guts.lp2.lut0 "f2" 16 8 387.495 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [11]
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_11 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_db [11]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[0].sh0 []
{ C33R19.le_tile.le_guts.lbuf "sh [0]" 15 18 0 U N
{ C33R19.le_tile.le_guts.lp1.reg0 "shift" 15 18 0 U N
}
}
rout ii0733|dx_net []
{ C29R14.le_tile.le_guts.lp0.lut0 "dx" 13 13 0 U N
{ C28R14_xbar_tile.xbar_0.ixbar0 "i3 [3]" 13 13 0 U N
{ C28R14_xbar_tile.xbar_0.ixbar0 "z2 [2]" 13 13 87.2 U N
{ C28R13_xbar_tile.xbar_0.ixbar0 "i2 [9]" 13 12 87.2 U N
{ C28R13_xbar_tile.xbar_0.ixbar0 "z2 [1]" 13 12 256.622 U N
{ C29R13.le_tile.le_guts.lp0.mux_di4 "in1" 13 12 256.622 U N
{ C29R13.le_tile.le_guts.lp0.mux_di4 "out" 13 12 453.942 U N
{ C29R13.le_tile.le_guts.lp0.reg1 "di" 13 12 453.942 U N
}
}
}
}
}
}
}
}
rout C9R16_mux0_ble0_out_0 []
{ C9R16.le_tile.le_guts.lp0.SC_mux_dx4_0 "out" 3 15 0 U N
{ C8R16_xbar_tile.xbar_0.oxbar "d [2]" 3 15 0 U N
{ C8R16_xbar_tile.xbar_0.oxbar "xy [16]" 3 15 144.2 U N
{ C8R17_xbar_tile.xbar_0.ixbar1 "i1 [13]" 3 16 144.2 U N
{ C8R17_xbar_tile.xbar_0.ixbar1 "z7 [2]" 3 16 229.035 U N
{ C12R17_xbar_tile.xbar_0.ixbar1 "i0 [15]" 5 16 229.035 U N
{ C12R17_xbar_tile.xbar_0.ixbar1 "z3 [1]" 5 16 448.806 U N
{ C13R17.le_tile.le_guts.lp1.mux_di0 "in1" 5 16 448.806 U N
{ C13R17.le_tile.le_guts.lp1.mux_di0 "out" 5 16 625.126 U N
{ C13R17.le_tile.le_guts.lp1.reg0 "di" 5 16 625.126 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_addr_rd__reg[7].sclk_out []
{ C27R17.le_tile.le_guts.lbuf "sclk" 12 16 0 U N
{ C27R17.le_tile.le_guts.lp2.reg0 "sclk" 12 16 0 U N
}
{ C27R17.le_tile.le_guts.lp1.reg0 "sclk" 12 16 0 U N
}
{ C27R17.le_tile.le_guts.lp0.reg0 "sclk" 12 16 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].mclk_out []
{ C39R7.le_tile.le_guts.lbuf "mclk_b" 18 6 0 U N
{ C39R7.le_tile.le_guts.lp0.reg0 "mclk_b" 18 6 0 U N
}
}
rout C33R13_mux0_ble1_out_0 []
{ C33R13.le_tile.le_guts.lp1.SC_mux_dx4_0 "out" 15 12 0 U N
{ C33R13.le_tile.le_guts.lp2.muxf3_l0 "in1" 15 12 0 U N
{ C33R13.le_tile.le_guts.lp2.muxf3_l0 "out" 15 12 136.2 U N
{ C33R13.le_tile.le_guts.lp2.lut0 "f3" 15 12 136.2 U N
}
}
}
}
rout ii0458|dx_net []
{ C17R17.le_tile.le_guts.lp1.lut40 "dx" 7 16 0 U N
{ C17R17.le_tile.le_guts.lp1.SC_mux_dx4_0 "in0" 7 16 0 U N
}
}
rout u_sdram_to_RGB_de_i_start_pulse__reg.sh0 []
{ C45R14.le_tile.le_guts.lbuf "sh [0]" 21 13 0 U N
{ C45R14.le_tile.le_guts.lp1.reg0 "shift" 21 13 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net []
{ C35R10.le_tile.le_guts.lp1.reg0 "qx" 16 9 0 U N
{ C34R10_xbar_tile.xbar_0.ixbar1 "i2 [12]" 16 9 0 U N
{ C34R10_xbar_tile.xbar_0.ixbar1 "z0 [1]" 16 9 87.07 U N
{ C34R13_xbar_tile.xbar_0.ixbar1 "i1 [11]" 16 12 87.07 U N
{ C34R13_xbar_tile.xbar_0.ixbar1 "z0 [1]" 16 12 264.325 U N
{ C34R15_xbar_tile.xbar_0.ixbar1 "i2 [0]" 16 14 264.325 U N
{ C34R15_xbar_tile.xbar_0.ixbar1 "z6 [3]" 16 14 432.747 U N
{ C34R15_xbar_tile.xbar_0.ixbar2 "i3 [7]" 16 14 432.747 U N
{ C34R15_xbar_tile.xbar_0.ixbar2 "z6 [2]" 16 14 650.107 U N
{ C30R15_xbar_tile.xbar_0.ixbar2 "i3 [11]" 14 14 650.107 U N
{ C30R15_xbar_tile.xbar_0.ixbar2 "z5 [3]" 14 14 835.133 U N
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_5 "in1" 14 14 968.133 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_13 "in1" 14 14 968.133 U N
}
}
}
{ C28R15_xbar_tile.xbar_0.ixbar2 "i3 [15]" 13 14 650.107 U N
{ C28R15_xbar_tile.xbar_0.ixbar2 "z0 [1]" 13 14 843.674 U N
{ C28R18_xbar_tile.xbar_0.ixbar2 "i1 [11]" 13 17 843.674 U N
{ C28R18_xbar_tile.xbar_0.ixbar2 "z5 [1]" 13 17 1020.93 U N
{ C30R18_xbar_tile.xbar_0.ixbar2 "i0 [2]" 14 17 1020.93 U N
{ C30R18_xbar_tile.xbar_0.ixbar2 "z5 [3]" 14 17 1241.7 U N
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_5 "in1" 14 17 1374.7 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_13 "in1" 14 17 1374.7 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_buffer_wr_sel__reg|qx_net []
{ C45R15.le_tile.le_guts.lp0.reg0 "qx" 21 14 0 U N
{ C44R15_xbar_tile.xbar_0.ixbar0 "i3 [6]" 21 14 0 U N
{ C44R15_xbar_tile.xbar_0.ixbar0 "z7 [0]" 21 14 101.21 U N
{ C45R15.le_tile.le_guts.lp0.lut0 "f0" 21 14 234.21 U N
}
}
{ C44R15_xbar_tile.xbar_0.ixbar0 "z6 [2]" 21 14 101.21 U N
{ C38R15_xbar_tile.xbar_0.ixbar0 "i3 [15]" 18 14 101.21 U N
{ C38R15_xbar_tile.xbar_0.ixbar0 "z7 [0]" 18 14 329.96 U N
{ C39R15.le_tile.le_guts.lp0.lut0 "f0" 18 14 462.96 U N
}
}
}
}
{ C44R15_xbar_tile.xbar_0.ixbar0 "z4 [1]" 21 14 101.21 U N
{ C38R15_xbar_tile.xbar_0.ixbar0 "i3 [4]" 18 14 101.21 U N
{ C38R15_xbar_tile.xbar_0.ixbar0 "z5 [3]" 18 14 329.004 U N
{ C39R15.le_tile.le_guts.lp1.lut0 "f1" 18 14 462.004 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [2]
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_2 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_db [2]" 14 12 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [12]
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_12 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_db [12]" 14 16 0 U N
}
}
rout ii0569|dx_net []
{ C29R18.le_tile.le_guts.lp2.lut0 "dx" 13 17 0 U N
{ C28R18_xbar_tile.xbar_0.oxbar "d [10]" 13 17 0 U N
{ C28R18_xbar_tile.xbar_0.oxbar "xy [16]" 13 17 144.2 U N
{ C28R19_xbar_tile.xbar_0.ixbar1 "i1 [13]" 13 18 144.2 U N
{ C28R19_xbar_tile.xbar_0.ixbar1 "z1 [0]" 13 18 229.035 U N
{ C28R27_xbar_tile.xbar_0.ixbar1 "i2 [14]" 13 26 229.035 U N
{ C28R27_xbar_tile.xbar_0.ixbar1 "z0 [0]" 13 26 462.25 U N
{ C28R31_xbar_tile.xbar_0.ixbar1 "i2 [1]" 13 30 462.25 U N
{ C28R31_xbar_tile.xbar_0.ixbar1 "z3 [1]" 13 30 690.051 U N
{ C29R31.le_tile.le_guts.lp1.mux_di0 "in1" 13 30 690.051 U N
{ C29R31.le_tile.le_guts.lp1.mux_di0 "out" 13 30 866.371 U N
{ C29R31.le_tile.le_guts.lp1.reg0 "di" 13 30 866.371 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0570|dx_net []
{ C35R18.le_tile.le_guts.lp1.lut0 "dx" 16 17 0 U N
{ C34R18_xbar_tile.xbar_0.ixbar1 "i2 [3]" 16 17 0 U N
{ C34R18_xbar_tile.xbar_0.ixbar1 "z0 [0]" 16 17 87.2 U N
{ C34R26_xbar_tile.xbar_0.ixbar1 "i1 [10]" 16 25 87.2 U N
{ C34R26_xbar_tile.xbar_0.ixbar1 "z0 [1]" 16 25 320.415 U N
{ C34R29_xbar_tile.xbar_0.ixbar1 "i1 [11]" 16 28 320.415 U N
{ C34R29_xbar_tile.xbar_0.ixbar1 "z0 [1]" 16 28 497.67 U N
{ C34R32_xbar_tile.xbar_0.ixbar1 "i1 [11]" 16 31 497.67 U N
{ C34R32_xbar_tile.xbar_0.ixbar1 "z4 [0]" 16 31 674.925 U N
{ C34R32_xbar_tile.xbar_0.ixbar0 "i1 [3]" 16 31 674.925 U N
{ C34R32_xbar_tile.xbar_0.ixbar0 "z1 [2]" 16 31 892.285 U N
{ C35R32.le_tile.le_guts.lp0.mux_di0 "in1" 16 31 892.285 U N
{ C35R32.le_tile.le_guts.lp0.mux_di0 "out" 16 31 1068.6 U N
{ C35R32.le_tile.le_guts.lp0.reg0 "di" 16 31 1068.6 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout C29R13_mux0_ble0_out_0 []
{ C29R13.le_tile.le_guts.lp0.SC_mux_dx4_0 "out" 13 12 0 U N
{ C28R13_xbar_tile.xbar_0.oxbar "d [2]" 13 12 0 U N
{ C28R13_xbar_tile.xbar_0.oxbar "xy [5]" 13 12 157.94 U N
{ C28R12_xbar_tile.xbar_0.ixbar2 "i0 [6]" 13 11 157.94 U N
{ C28R12_xbar_tile.xbar_0.ixbar2 "z7 [2]" 13 11 244.354 U N
{ C32R12_xbar_tile.xbar_0.ixbar2 "i0 [15]" 15 11 244.354 U N
{ C32R12_xbar_tile.xbar_0.ixbar2 "z5 [3]" 15 11 464.126 U N
{ C33R12.le_tile.le_guts.lp3.lut0 "f1" 15 11 597.126 U N
}
}
}
}
}
}
}
{ C28R13_xbar_tile.xbar_0.ixbar0 "i3 [8]" 13 12 0 U N
{ C28R13_xbar_tile.xbar_0.ixbar0 "z5 [1]" 13 12 100.94 U N
{ C34R13_xbar_tile.xbar_0.ixbar0 "i0 [0]" 16 12 100.94 U N
{ C34R13_xbar_tile.xbar_0.ixbar0 "z1 [3]" 16 12 325.051 U N
{ C35R13.le_tile.le_guts.lp2.muxf1_l40 "in0" 16 12 325.051 U N
{ C35R13.le_tile.le_guts.lp2.muxf1_l40 "out" 16 12 520.051 U N
{ C35R13.le_tile.le_guts.lp2.lut40 "f1" 16 12 520.051 U N
}
}
}
}
}
}
{ C28R13_xbar_tile.xbar_0.ixbar0 "z0 [1]" 13 12 100.94 U N
{ C28R15_xbar_tile.xbar_0.ixbar0 "i2 [0]" 13 14 100.94 U N
{ C28R15_xbar_tile.xbar_0.ixbar0 "z3 [1]" 13 14 269.362 U N
{ C34R15_xbar_tile.xbar_0.ixbar0 "i0 [9]" 16 14 269.362 U N
{ C34R15_xbar_tile.xbar_0.ixbar0 "z6 [0]" 16 14 493.473 U N
{ C35R15.le_tile.le_guts.lp2.muxf2_l0 "in0" 16 14 493.473 U N
{ C35R15.le_tile.le_guts.lp2.muxf2_l0 "out" 16 14 655.473 U N
{ C35R15.le_tile.le_guts.lp2.lut0 "f2" 16 14 655.473 U N
}
}
}
}
}
}
}
}
}
}
rout ii0681|dx_net []
{ C39R11.le_tile.le_guts.lp0.lut0 "dx" 18 10 0 U N
{ C38R11_xbar_tile.xbar_0.oxbar "d [0]" 18 10 0 U N
{ C38R11_xbar_tile.xbar_0.oxbar "xy [14]" 18 10 157.94 U N
{ C38R11_xbar_tile.xbar_0.ixbar2 "i0 [7]" 18 10 157.94 U N
{ C38R11_xbar_tile.xbar_0.ixbar2 "z7 [0]" 18 10 239.335 U N
{ C39R11.le_tile.le_guts.lp2.lut0 "f0" 18 10 372.335 U N
}
}
}
}
{ C38R11_xbar_tile.xbar_0.oxbar "xy [10]" 18 10 157.94 U N
{ C38R10_xbar_tile.xbar_0.ixbar3 "i2 [7]" 18 9 157.94 U N
{ C38R10_xbar_tile.xbar_0.ixbar3 "z3 [0]" 18 9 242.775 U N
{ C39R10.le_tile.le_guts.lp0.muxf0_l40 "in0" 18 9 242.775 U N
{ C39R10.le_tile.le_guts.lp0.muxf0_l40 "out" 18 9 435.775 U N
{ C39R10.le_tile.le_guts.lp0.lut40 "f0" 18 9 435.775 U N
}
}
}
}
}
}
}
{ C38R11_xbar_tile.xbar_0.ixbar0 "i3 [3]" 18 10 0 U N
{ C38R11_xbar_tile.xbar_0.ixbar0 "z7 [2]" 18 10 100.94 U N
{ C42R11_xbar_tile.xbar_0.ixbar0 "i0 [15]" 20 10 100.94 U N
{ C42R11_xbar_tile.xbar_0.ixbar0 "z5 [3]" 20 10 281.709 U N
{ C43R11.le_tile.le_guts.lp1.lut0 "f1" 20 10 414.709 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[4].sh0 []
{ C33R30.le_tile.le_guts.lbuf "sh [0]" 15 29 0 U N
{ C33R30.le_tile.le_guts.lp1.reg0 "shift" 15 29 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].sclk_out []
{ C39R12.le_tile.le_guts.lbuf "sclk" 18 11 0 U N
{ C39R12.le_tile.le_guts.lp3.reg0 "sclk" 18 11 0 U N
}
{ C39R12.le_tile.le_guts.lp1.reg0 "sclk" 18 11 0 U N
}
{ C39R12.le_tile.le_guts.lp0.reg1 "sclk" 18 11 0 U N
}
{ C39R12.le_tile.le_guts.lp0.reg0 "sclk" 18 11 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].sclk_out []
{ C37R10.le_tile.le_guts.lbuf "sclk" 17 9 0 U N
{ C37R10.le_tile.le_guts.lp2.reg0 "sclk" 17 9 0 U N
}
}
rout C39R13_mux0_ble2_out_0 []
{ C39R13.le_tile.le_guts.lp2.SC_mux_dx4_0 "out" 18 12 0 U N
{ C39R13.le_tile.le_guts.lp3.muxf3_l0 "in1" 18 12 0 U N
{ C39R13.le_tile.le_guts.lp3.muxf3_l0 "out" 18 12 136.2 U N
{ C39R13.le_tile.le_guts.lp3.lut0 "f3" 18 12 136.2 U N
}
}
}
}
rout C39R13_mux0_ble2_out_1 []
{ C39R13.le_tile.le_guts.lp2.SC_mux_dx4_1 "out" 18 12 0 U N
{ C39R13.le_tile.le_guts.lp2.mux_dy "in0" 18 12 0 U N
{ C39R13.le_tile.le_guts.lp2.mux_dy "out" 18 12 54.001 U N
{ C38R13_xbar_tile.xbar_0.ixbar2 "i2 [8]" 18 12 54.001 U N
{ C38R13_xbar_tile.xbar_0.ixbar2 "z1 [2]" 18 12 139.911 U N
{ C39R13.le_tile.le_guts.lp2.muxf3_l0 "in0" 18 12 139.911 U N
{ C39R13.le_tile.le_guts.lp2.muxf3_l0 "out" 18 12 304.231 U N
{ C39R13.le_tile.le_guts.lp2.lut0 "f3" 18 12 304.231 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].sr_out []
{ C39R9.le_tile.le_guts.lbuf "a_sr" 18 8 0 U N
{ C39R9.le_tile.le_guts.lp2.reg0 "a_sr" 18 8 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].mclk_out []
{ C23R12.le_tile.le_guts.lbuf "mclk_b" 10 11 0 U N
{ C23R12.le_tile.le_guts.lp0.reg0 "mclk_b" 10 11 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [3]
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_3 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_db [3]" 14 12 0 U N
}
}
rout C39R16_ble0_out_to_mux []
{ C39R16.le_tile.le_guts.lp0.const_f5 "out" 18 15 0 U N
{ C39R16.le_tile.le_guts.lp0.mux_f5 "in1" 18 15 0 U N
}
}
rout u_sdram_to_RGB_bmp_fig_cnt__reg[1].sh0 []
{ C37R22.le_tile.le_guts.lbuf "sh [0]" 17 21 0 U N
{ C37R22.le_tile.le_guts.lp0.reg0 "shift" 17 21 0 U N
}
}
rout u_sdram_to_RGB_de_o__reg|qx_net []
{ C33R30.le_tile.le_guts.lp0.reg0 "qx" 15 29 0 U N
{ C32R30_xbar_tile.xbar_0.ixbar0 "i3 [6]" 15 29 0 U N
{ C32R30_xbar_tile.xbar_0.ixbar0 "z4 [1]" 15 29 87.07 U N
{ C26R30_xbar_tile.xbar_0.ixbar0 "i3 [4]" 12 29 87.07 U N
{ C26R30_xbar_tile.xbar_0.ixbar0 "z0 [0]" 12 29 264.496 U N
{ C26R38_xbar_tile.xbar_0.ixbar0 "i1 [10]" 12 37 264.496 U N
{ C26R38_xbar_tile.xbar_0.ixbar0 "z0 [0]" 12 37 497.711 U N
{ C26R46_xbar_tile.xbar_0.ixbar0 "i1 [10]" 12 45 497.711 U N
{ C26R46_xbar_tile.xbar_0.ixbar0 "z0 [1]" 12 45 730.926 U N
{ C26R48_xbar_tile.xbar_0.ixbar0 "i2 [4]" 12 47 730.926 U N
{ C26R48_xbar_tile.xbar_0.ixbar0 "z1 [1]" 12 47 908.181 U N
{ C27R49.io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS "od_d_0 [0]" 12 47 908.181 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[1].sh0 []
{ C35R30.le_tile.le_guts.lbuf "sh [0]" 16 29 0 U N
{ C35R30.le_tile.le_guts.lp1.reg0 "shift" 16 29 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [13]
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_13 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_db [13]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[7].sr_out []
{ C37R14.le_tile.le_guts.lbuf "a_sr" 17 13 0 U N
{ C37R14.le_tile.le_guts.lp3.reg1 "a_sr" 17 13 0 U N
}
{ C37R14.le_tile.le_guts.lp3.reg0 "a_sr" 17 13 0 U N
}
{ C37R14.le_tile.le_guts.lp2.reg1 "a_sr" 17 13 0 U N
}
{ C37R14.le_tile.le_guts.lp2.reg0 "a_sr" 17 13 0 U N
}
{ C37R14.le_tile.le_guts.lp1.reg0 "a_sr" 17 13 0 U N
}
{ C37R14.le_tile.le_guts.lp0.reg1 "a_sr" 17 13 0 U N
}
{ C37R14.le_tile.le_guts.lp0.reg0 "a_sr" 17 13 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sr_out []
{ C47R4.le_tile.le_guts.lbuf "a_sr" 22 3 0 U N
{ C47R4.le_tile.le_guts.lp3.reg1 "a_sr" 22 3 0 U N
}
{ C47R4.le_tile.le_guts.lp3.reg0 "a_sr" 22 3 0 U N
}
{ C47R4.le_tile.le_guts.lp2.reg1 "a_sr" 22 3 0 U N
}
{ C47R4.le_tile.le_guts.lp2.reg0 "a_sr" 22 3 0 U N
}
{ C47R4.le_tile.le_guts.lp1.reg1 "a_sr" 22 3 0 U N
}
{ C47R4.le_tile.le_guts.lp1.reg0 "a_sr" 22 3 0 U N
}
{ C47R4.le_tile.le_guts.lp0.reg1 "a_sr" 22 3 0 U N
}
{ C47R4.le_tile.le_guts.lp0.reg0 "a_sr" 22 3 0 U N
}
}
rout ii0527|dx_net []
{ C37R22.le_tile.le_guts.lp1.lut0 "dx" 17 21 0 U N
{ C36R22_xbar_tile.xbar_0.oxbar "d [5]" 17 21 0 U N
{ C36R22_xbar_tile.xbar_0.oxbar "xy [6]" 17 21 144.2 U N
{ C36R21_xbar_tile.xbar_0.ixbar2 "i2 [3]" 17 20 144.2 U N
{ C36R21_xbar_tile.xbar_0.ixbar2 "z4 [0]" 17 20 229.035 U N
{ C37R21.le_tile.le_guts.lp2.mux_di0 "in1" 17 20 229.035 U N
{ C37R21.le_tile.le_guts.lp2.mux_di0 "out" 17 20 405.354 U N
{ C37R21.le_tile.le_guts.lp2.reg0 "di" 17 20 405.354 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|qx_net []
{ C39R12.le_tile.le_guts.lp1.reg0 "qx" 18 11 0 U N
{ C38R12_xbar_tile.xbar_0.oxbar "d [6]" 18 11 0 U N
{ C38R12_xbar_tile.xbar_0.oxbar "xy [8]" 18 11 179.42 U N
{ C38R13_xbar_tile.xbar_0.ixbar0 "i1 [9]" 18 12 179.42 U N
{ C38R13_xbar_tile.xbar_0.ixbar0 "z1 [0]" 18 12 264.255 U N
{ C38R21_xbar_tile.xbar_0.ixbar0 "i2 [14]" 18 20 264.255 U N
{ C38R21_xbar_tile.xbar_0.ixbar0 "z0 [0]" 18 20 497.47 U N
{ C38R29_xbar_tile.xbar_0.ixbar0 "i1 [10]" 18 28 497.47 U N
{ C38R29_xbar_tile.xbar_0.ixbar0 "z0 [0]" 18 28 730.685 U N
{ C38R33_xbar_tile.xbar_0.ixbar0 "i2 [1]" 18 32 730.685 U N
{ C38R33_xbar_tile.xbar_0.ixbar0 "z5 [2]" 18 32 958.486 U N
{ C52R33.xbar_tile.xbar_0.ixbar0 "i3 [5]" 25 32 958.486 U N
{ C52R33.xbar_tile.xbar_0.ixbar0 "z4 [0]" 25 32 1282.46 U N
{ C52R33.xbar_tile.xbar_0.ixbar3 "i1 [7]" 25 32 1282.46 U N
{ C52R33.xbar_tile.xbar_0.ixbar3 "z7 [0]" 25 32 1499.82 U N
{ C53R4.M7S_SOC "fp0_m_ahb_addr [15]" 25 32 1632.82 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C38R12_xbar_tile.xbar_0.oxbar "xy [6]" 18 11 179.42 U N
{ C38R11_xbar_tile.xbar_0.ixbar2 "i2 [3]" 18 10 179.42 U N
{ C38R11_xbar_tile.xbar_0.ixbar2 "z6 [0]" 18 10 264.255 U N
{ C39R11.le_tile.le_guts.lp0.muxf2_l0 "in0" 18 10 264.255 U N
{ C39R11.le_tile.le_guts.lp0.muxf2_l0 "out" 18 10 426.255 U N
{ C39R11.le_tile.le_guts.lp0.lut0 "f2" 18 10 426.255 U N
}
}
}
}
}
}
{ C38R12_xbar_tile.xbar_0.oxbar "xy [20]" 18 11 179.42 U N
{ C38R12_xbar_tile.xbar_0.ixbar3 "i3 [9]" 18 11 179.42 U N
{ C38R12_xbar_tile.xbar_0.ixbar3 "z6 [0]" 18 11 260.815 U N
{ C39R12.le_tile.le_guts.lp1.muxf2_l0 "in0" 18 11 260.815 U N
{ C39R12.le_tile.le_guts.lp1.muxf2_l0 "out" 18 11 422.815 U N
{ C39R12.le_tile.le_guts.lp1.lut0 "f2" 18 11 422.815 U N
}
}
}
}
}
}
}
{ C38R12_xbar_tile.xbar_0.ixbar1 "i2 [12]" 18 11 0 U N
{ C38R12_xbar_tile.xbar_0.ixbar1 "z7 [3]" 18 11 122.42 U N
{ C39R12.le_tile.le_guts.lp1.muxf3_l41 "in0" 18 11 122.42 U N
{ C39R12.le_tile.le_guts.lp1.muxf3_l41 "out" 18 11 290.74 U N
{ C39R12.le_tile.le_guts.lp1.lut41 "f3" 18 11 290.74 U N
}
}
}
}
{ C38R12_xbar_tile.xbar_0.ixbar1 "z2 [2]" 18 11 122.42 U N
{ C38R10_xbar_tile.xbar_0.ixbar1 "i2 [11]" 18 9 122.42 U N
{ C38R10_xbar_tile.xbar_0.ixbar1 "z7 [3]" 18 9 291.675 U N
{ C39R10.le_tile.le_guts.lp1.muxf3_l41 "in0" 18 9 291.675 U N
{ C39R10.le_tile.le_guts.lp1.muxf3_l41 "out" 18 9 459.995 U N
{ C39R10.le_tile.le_guts.lp1.lut41 "f3" 18 9 459.995 U N
}
}
}
}
}
}
{ C38R12_xbar_tile.xbar_0.ixbar1 "z0 [2]" 18 11 122.42 U N
{ C32R12_xbar_tile.xbar_0.ixbar1 "i3 [6]" 15 11 122.42 U N
{ C32R12_xbar_tile.xbar_0.ixbar1 "z0 [1]" 15 11 312.185 U N
{ C32R14_xbar_tile.xbar_0.ixbar1 "i2 [0]" 15 13 312.185 U N
{ C32R14_xbar_tile.xbar_0.ixbar1 "z7 [0]" 15 13 480.606 U N
{ C33R14.le_tile.le_guts.lp1.lut0 "f0" 15 13 613.606 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|qx_net []
{ C37R13.le_tile.le_guts.lp0.reg0 "qx" 17 12 0 U N
{ C36R13_xbar_tile.xbar_0.oxbar "d [1]" 17 12 0 U N
{ C36R13_xbar_tile.xbar_0.oxbar "xy [15]" 17 12 179.42 U N
{ C38R14_xbar_tile.xbar_0.ixbar0 "i1 [2]" 18 13 179.42 U N
{ C38R14_xbar_tile.xbar_0.ixbar0 "z2 [0]" 18 13 265.605 U N
{ C39R14.le_tile.le_guts.lp1.lut41 "f2" 18 13 398.605 U N
}
}
}
}
}
{ C36R13_xbar_tile.xbar_0.ixbar0 "i3 [6]" 17 12 0 U N
{ C36R13_xbar_tile.xbar_0.ixbar0 "z6 [2]" 17 12 122.42 U N
{ C32R13_xbar_tile.xbar_0.ixbar0 "i3 [11]" 15 12 122.42 U N
{ C32R13_xbar_tile.xbar_0.ixbar0 "z6 [0]" 15 12 303.914 U N
{ C33R13.le_tile.le_guts.lp2.muxf2_l0 "in0" 15 12 303.914 U N
{ C33R13.le_tile.le_guts.lp2.muxf2_l0 "out" 15 12 465.914 U N
{ C33R13.le_tile.le_guts.lp2.lut0 "f2" 15 12 465.914 U N
}
}
}
}
}
}
{ C36R13_xbar_tile.xbar_0.ixbar0 "z5 [0]" 17 12 122.42 U N
{ C36R15_xbar_tile.xbar_0.ixbar0 "i1 [7]" 17 14 122.42 U N
{ C36R15_xbar_tile.xbar_0.ixbar0 "z4 [1]" 17 14 291.675 U N
{ C32R15_xbar_tile.xbar_0.ixbar0 "i3 [0]" 15 14 291.675 U N
{ C32R15_xbar_tile.xbar_0.ixbar0 "z4 [0]" 15 14 472.444 U N
{ C33R15.le_tile.le_guts.lp0.muxf3_l0 "in0" 15 14 472.444 U N
{ C33R15.le_tile.le_guts.lp0.muxf3_l0 "out" 15 14 636.764 U N
{ C33R15.le_tile.le_guts.lp0.lut0 "f3" 15 14 636.764 U N
}
}
}
}
}
}
}
}
{ C36R13_xbar_tile.xbar_0.ixbar0 "z4 [0]" 17 12 122.42 U N
{ C37R13.le_tile.le_guts.lp0.muxf3_l0 "in0" 17 12 122.42 U N
{ C37R13.le_tile.le_guts.lp0.muxf3_l0 "out" 17 12 286.74 U N
{ C37R13.le_tile.le_guts.lp0.lut0 "f3" 17 12 286.74 U N
}
}
}
}
{ C36R13_xbar_tile.xbar_0.ixbar0 "z3 [2]" 17 12 122.42 U N
{ C36R11_xbar_tile.xbar_0.ixbar0 "i1 [15]" 17 10 122.42 U N
{ C36R11_xbar_tile.xbar_0.ixbar0 "z4 [1]" 17 10 290.842 U N
{ C32R11_xbar_tile.xbar_0.ixbar0 "i3 [0]" 15 10 290.842 U N
{ C32R11_xbar_tile.xbar_0.ixbar0 "z3 [0]" 15 10 471.61 U N
{ C33R11.le_tile.le_guts.lp1.muxf0_l40 "in0" 15 10 471.61 U N
{ C33R11.le_tile.le_guts.lp1.muxf0_l40 "out" 15 10 664.61 U N
{ C33R11.le_tile.le_guts.lp1.lut40 "f0" 15 10 664.61 U N
}
}
}
}
}
}
}
}
{ C36R13_xbar_tile.xbar_0.ixbar0 "z0 [0]" 17 12 122.42 U N
{ C36R21_xbar_tile.xbar_0.ixbar0 "i1 [10]" 17 20 122.42 U N
{ C36R21_xbar_tile.xbar_0.ixbar0 "z0 [0]" 17 20 355.635 U N
{ C36R29_xbar_tile.xbar_0.ixbar0 "i1 [10]" 17 28 355.635 U N
{ C36R29_xbar_tile.xbar_0.ixbar0 "z0 [1]" 17 28 588.85 U N
{ C36R32_xbar_tile.xbar_0.ixbar0 "i1 [11]" 17 31 588.85 U N
{ C36R32_xbar_tile.xbar_0.ixbar0 "z0 [1]" 17 31 766.105 U N
{ C36R35_xbar_tile.xbar_0.ixbar0 "i1 [11]" 17 34 766.105 U N
{ C36R35_xbar_tile.xbar_0.ixbar0 "z5 [2]" 17 34 943.36 U N
{ C52R35.xbar_tile.xbar_0.ixbar0 "i0 [1]" 25 34 943.36 U N
{ C52R35.xbar_tile.xbar_0.ixbar0 "z7 [3]" 25 34 1267.34 U N
{ C52R35.xbar_tile.xbar_0.ixbar2 "i1 [12]" 25 34 1267.34 U N
{ C52R35.xbar_tile.xbar_0.ixbar2 "z0 [3]" 25 34 1484.7 U N
{ C53R4.M7S_SOC "fp0_m_ahb_addr [24]" 25 34 1617.7 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].mclk_out []
{ C37R13.le_tile.le_guts.lbuf "mclk_b" 17 12 0 U N
{ C37R13.le_tile.le_guts.lp1.reg0 "mclk_b" 17 12 0 U N
}
{ C37R13.le_tile.le_guts.lp0.reg0 "mclk_b" 17 12 0 U N
}
}
rout ii0638|dx_net []
{ C37R12.le_tile.le_guts.lp0.lut0 "dx" 17 11 0 U N
{ C36R12_xbar_tile.xbar_0.oxbar "d [0]" 17 11 0 U N
{ C36R12_xbar_tile.xbar_0.oxbar "xy [12]" 17 11 144.2 U N
{ C36R12_xbar_tile.xbar_0.ixbar2 "i3 [9]" 17 11 144.2 U N
{ C36R12_xbar_tile.xbar_0.ixbar2 "z0 [2]" 17 11 225.595 U N
{ C37R12.le_tile.le_guts.lp2.mux_di4 "in1" 17 11 225.595 U N
{ C37R12.le_tile.le_guts.lp2.mux_di4 "out" 17 11 422.915 U N
{ C37R12.le_tile.le_guts.lp2.reg1 "di" 17 11 422.915 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net []
{ C29R17.le_tile.le_guts.lp1.reg0 "qx" 13 16 0 U N
{ C28R17_xbar_tile.xbar_0.oxbar "d [6]" 13 16 0 U N
{ C28R17_xbar_tile.xbar_0.oxbar "xy [6]" 13 16 193.56 U N
{ C28R16_xbar_tile.xbar_0.ixbar2 "i2 [3]" 13 15 193.56 U N
{ C28R16_xbar_tile.xbar_0.ixbar2 "z7 [0]" 13 15 278.395 U N
{ C29R16.le_tile.le_guts.lp2.lut0 "f0" 13 15 411.395 U N
}
}
}
}
{ C28R17_xbar_tile.xbar_0.oxbar "xy [23]" 13 16 193.56 U N
{ C30R18_xbar_tile.xbar_0.ixbar1 "i0 [9]" 14 17 193.56 U N
{ C30R18_xbar_tile.xbar_0.ixbar1 "z7 [0]" 14 17 286.528 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_aa [4]" 14 17 419.528 U N
}
}
{ C30R18_xbar_tile.xbar_0.ixbar1 "z3 [2]" 14 17 286.528 U N
{ C30R16_xbar_tile.xbar_0.ixbar1 "i1 [15]" 14 15 286.528 U N
{ C30R16_xbar_tile.xbar_0.ixbar1 "z7 [0]" 14 15 454.95 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_aa [4]" 14 15 587.95 U N
}
}
}
}
}
}
{ C28R17_xbar_tile.xbar_0.oxbar "xy [18]" 13 16 193.56 U N
{ C30R17_xbar_tile.xbar_0.ixbar1 "i0 [3]" 14 16 193.56 U N
{ C30R17_xbar_tile.xbar_0.ixbar1 "z3 [2]" 14 16 275.475 U N
{ C30R15_xbar_tile.xbar_0.ixbar1 "i1 [15]" 14 14 275.475 U N
{ C30R15_xbar_tile.xbar_0.ixbar1 "z7 [0]" 14 14 446.359 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_aa [4]" 14 14 579.359 U N
}
}
}
{ C30R14_xbar_tile.xbar_0.ixbar1 "i2 [4]" 14 13 275.475 U N
{ C30R14_xbar_tile.xbar_0.ixbar1 "z7 [0]" 14 13 456.029 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_aa [4]" 14 13 589.029 U N
}
}
}
}
}
}
{ C28R17_xbar_tile.xbar_0.oxbar "xy [0]" 13 16 193.56 U N
{ C28R16_xbar_tile.xbar_0.ixbar1 "i2 [7]" 13 15 193.56 U N
{ C28R16_xbar_tile.xbar_0.ixbar1 "z2 [0]" 13 15 278.395 U N
{ C29R16.le_tile.le_guts.lp0.lut41 "f1" 13 15 411.395 U N
}
}
}
}
}
{ C28R17_xbar_tile.xbar_0.ixbar1 "i2 [12]" 13 16 0 U N
{ C28R17_xbar_tile.xbar_0.ixbar1 "z5 [1]" 13 16 136.56 U N
{ C30R17_xbar_tile.xbar_0.ixbar1 "i0 [2]" 14 16 136.56 U N
{ C30R17_xbar_tile.xbar_0.ixbar1 "z7 [0]" 14 16 357.331 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_aa [4]" 14 16 490.331 U N
}
}
}
}
{ C28R17_xbar_tile.xbar_0.ixbar1 "z3 [3]" 13 16 136.56 U N
{ C28R13_xbar_tile.xbar_0.ixbar1 "i1 [14]" 13 12 136.56 U N
{ C28R13_xbar_tile.xbar_0.ixbar1 "z5 [1]" 13 12 364.819 U N
{ C30R13_xbar_tile.xbar_0.ixbar1 "i0 [2]" 14 12 364.819 U N
{ C30R13_xbar_tile.xbar_0.ixbar1 "z7 [0]" 14 12 585.59 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_aa [4]" 14 12 718.59 U N
}
}
}
}
}
}
{ C28R17_xbar_tile.xbar_0.ixbar1 "z1 [1]" 13 16 136.56 U N
{ C28R19_xbar_tile.xbar_0.ixbar1 "i1 [4]" 13 18 136.56 U N
{ C28R19_xbar_tile.xbar_0.ixbar1 "z5 [1]" 13 18 305.815 U N
{ C30R19_xbar_tile.xbar_0.ixbar1 "i0 [2]" 14 18 305.815 U N
{ C30R19_xbar_tile.xbar_0.ixbar1 "z7 [0]" 14 18 526.586 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_aa [4]" 14 18 659.586 U N
}
}
}
}
}
}
{ C28R17_xbar_tile.xbar_0.ixbar1 "z0 [1]" 13 16 136.56 U N
{ C28R20_xbar_tile.xbar_0.ixbar1 "i1 [11]" 13 19 136.56 U N
{ C28R20_xbar_tile.xbar_0.ixbar1 "z5 [1]" 13 19 313.815 U N
{ C30R20_xbar_tile.xbar_0.ixbar1 "i0 [2]" 14 19 313.815 U N
{ C30R20_xbar_tile.xbar_0.ixbar1 "z7 [0]" 14 19 534.586 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_aa [4]" 14 19 667.586 U N
}
}
}
}
}
}
}
}
rout u_colorgen_h_cnt__reg[5]|qx_net []
{ C17R17.le_tile.le_guts.lp1.reg0 "qx" 7 16 0 U N
{ C16R17_xbar_tile.xbar_0.oxbar "d [6]" 7 16 0 U N
{ C16R17_xbar_tile.xbar_0.oxbar "xy [2]" 7 16 158.21 U N
{ C16R17_xbar_tile.xbar_0.ixbar0 "i0 [7]" 7 16 158.21 U N
{ C16R17_xbar_tile.xbar_0.ixbar0 "z3 [0]" 7 16 239.605 U N
{ C17R17.le_tile.le_guts.lp1.muxf0_l40 "in0" 7 16 239.605 U N
{ C17R17.le_tile.le_guts.lp1.muxf0_l40 "out" 7 16 432.605 U N
{ C17R17.le_tile.le_guts.lp1.lut40 "f0" 7 16 432.605 U N
}
}
}
}
}
}
{ C16R17_xbar_tile.xbar_0.oxbar "xy [18]" 7 16 158.21 U N
{ C18R17_xbar_tile.xbar_0.ixbar1 "i0 [3]" 8 16 158.21 U N
{ C18R17_xbar_tile.xbar_0.ixbar1 "z5 [3]" 8 16 239.98 U N
{ C19R17.le_tile.le_guts.lp2.lut0 "f1" 8 16 372.98 U N
}
}
}
}
}
{ C16R17_xbar_tile.xbar_0.ixbar1 "i2 [12]" 7 16 0 U N
{ C16R17_xbar_tile.xbar_0.ixbar1 "z1 [2]" 7 16 101.21 U N
{ C17R17.le_tile.le_guts.lp1.muxf3_l0 "in0" 7 16 101.21 U N
{ C17R17.le_tile.le_guts.lp1.muxf3_l0 "out" 7 16 265.53 U N
{ C17R17.le_tile.le_guts.lp1.lut0 "f3" 7 16 265.53 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[12]|qx_net []
{ C37R14.le_tile.le_guts.lp2.reg1 "qx" 17 13 0 U N
{ C36R14_xbar_tile.xbar_0.ixbar2 "i1 [3]" 17 13 0 U N
{ C36R14_xbar_tile.xbar_0.ixbar2 "z6 [2]" 17 13 87.07 U N
{ C32R14_xbar_tile.xbar_0.ixbar2 "i3 [11]" 15 13 87.07 U N
{ C32R14_xbar_tile.xbar_0.ixbar2 "z6 [0]" 15 13 268.564 U N
{ C33R14.le_tile.le_guts.lp0.muxf2_l0 "in0" 15 13 268.564 U N
{ C33R14.le_tile.le_guts.lp0.muxf2_l0 "out" 15 13 430.564 U N
{ C33R14.le_tile.le_guts.lp0.lut0 "f2" 15 13 430.564 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [4]
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_4 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_db [4]" 14 12 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[9]|qx_net []
{ C33R19.le_tile.le_guts.lp0.reg0 "qx" 15 18 0 U N
{ C32R19_xbar_tile.xbar_0.oxbar "d [1]" 15 18 0 U N
{ C32R19_xbar_tile.xbar_0.oxbar "xy [22]" 15 18 144.07 U N
{ C32R20_xbar_tile.xbar_0.ixbar2 "i1 [9]" 15 19 144.07 U N
{ C32R20_xbar_tile.xbar_0.ixbar2 "z6 [0]" 15 19 228.905 U N
{ C33R20.le_tile.le_guts.lp0.muxf2_l0 "in0" 15 19 228.905 U N
{ C33R20.le_tile.le_guts.lp0.muxf2_l0 "out" 15 19 390.905 U N
{ C33R20.le_tile.le_guts.lp0.lut0 "f2" 15 19 390.905 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]|qx_net []
{ C33R9.le_tile.le_guts.lp0.reg0 "qx" 15 8 0 U N
{ C32R9_xbar_tile.xbar_0.ixbar0 "i3 [6]" 15 8 0 U N
{ C32R9_xbar_tile.xbar_0.ixbar0 "z7 [2]" 15 8 94.14 U N
{ C38R9_xbar_tile.xbar_0.ixbar0 "i0 [11]" 18 8 94.14 U N
{ C38R9_xbar_tile.xbar_0.ixbar0 "z0 [0]" 18 8 271.566 U N
{ C38R17_xbar_tile.xbar_0.ixbar0 "i1 [10]" 18 16 271.566 U N
{ C38R17_xbar_tile.xbar_0.ixbar0 "z0 [0]" 18 16 504.781 U N
{ C38R25_xbar_tile.xbar_0.ixbar0 "i1 [10]" 18 24 504.781 U N
{ C38R25_xbar_tile.xbar_0.ixbar0 "z0 [0]" 18 24 737.996 U N
{ C38R33_xbar_tile.xbar_0.ixbar0 "i1 [10]" 18 32 737.996 U N
{ C38R33_xbar_tile.xbar_0.ixbar0 "z0 [1]" 18 32 971.211 U N
{ C38R36_xbar_tile.xbar_0.ixbar0 "i1 [11]" 18 35 971.211 U N
{ C38R36_xbar_tile.xbar_0.ixbar0 "z5 [2]" 18 35 1148.47 U N
{ C52R36.xbar_tile.xbar_0.ixbar0 "i3 [5]" 25 35 1148.47 U N
{ C52R36.xbar_tile.xbar_0.ixbar0 "z4 [3]" 25 35 1472.44 U N
{ C53R4.M7S_SOC "fp0_m_ahb_trans [1]" 25 35 1605.44 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C32R9_xbar_tile.xbar_0.ixbar0 "z4 [0]" 15 8 94.14 U N
{ C33R9.le_tile.le_guts.lp0.muxf3_l0 "in0" 15 8 94.14 U N
{ C33R9.le_tile.le_guts.lp0.muxf3_l0 "out" 15 8 258.46 U N
{ C33R9.le_tile.le_guts.lp0.lut0 "f3" 15 8 258.46 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [14]
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_14 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_db [14]" 14 16 0 U N
}
}
rout ii0475|dx_net []
{ C13R16.le_tile.le_guts.lp2.lut0 "dx" 5 15 0 U N
{ C12R16_xbar_tile.xbar_0.oxbar "d [10]" 5 15 0 U N
{ C12R16_xbar_tile.xbar_0.oxbar "xy [22]" 5 15 151.18 U N
{ C12R17_xbar_tile.xbar_0.ixbar2 "i1 [9]" 5 16 151.18 U N
{ C12R17_xbar_tile.xbar_0.ixbar2 "z7 [0]" 5 16 236.014 U N
{ C13R17.le_tile.le_guts.lp2.lut0 "f0" 5 16 369.014 U N
}
}
}
}
{ C12R16_xbar_tile.xbar_0.oxbar "xy [14]" 5 15 151.18 U N
{ C14R16_xbar_tile.xbar_0.ixbar2 "i0 [3]" 6 15 151.18 U N
{ C14R16_xbar_tile.xbar_0.ixbar2 "z2 [0]" 6 15 232.91 U N
{ C15R16.le_tile.le_guts.lp0.muxf3_l40 "in1" 6 15 232.91 U N
{ C15R16.le_tile.le_guts.lp0.muxf3_l40 "out" 6 15 393.91 U N
{ C15R16.le_tile.le_guts.lp0.lut40 "f3" 6 15 393.91 U N
}
}
}
}
}
}
}
}
rout u_colorgen_h_cnt__reg[2].sclk_out []
{ C23R16.le_tile.le_guts.lbuf "sclk" 10 15 0 U N
{ C23R16.le_tile.le_guts.lp1.reg1 "sclk" 10 15 0 U N
}
{ C23R16.le_tile.le_guts.lp0.reg1 "sclk" 10 15 0 U N
}
{ C23R16.le_tile.le_guts.lp0.reg0 "sclk" 10 15 0 U N
}
}
rout ii0586|dx_net []
{ C23R11.le_tile.le_guts.lp0.lut0 "dx" 10 10 0 U N
{ C22R11_xbar_tile.xbar_0.oxbar "d [0]" 10 10 0 U N
{ C22R11_xbar_tile.xbar_0.oxbar "xy [2]" 10 10 144.2 U N
{ C24R11_xbar_tile.xbar_0.ixbar0 "i0 [3]" 11 10 144.2 U N
{ C24R11_xbar_tile.xbar_0.ixbar0 "z1 [2]" 11 10 225.93 U N
{ C25R11.le_tile.le_guts.lp0.mux_di0 "in1" 11 10 225.93 U N
{ C25R11.le_tile.le_guts.lp0.mux_di0 "out" 11 10 402.25 U N
{ C25R11.le_tile.le_guts.lp0.reg0 "di" 11 10 402.25 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_addr_cnt__reg[10].sh0 []
{ C39R20.le_tile.le_guts.lbuf "sh [0]" 18 19 0 U N
{ C39R20.le_tile.le_guts.lp3.reg0 "shift" 18 19 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].sr_out []
{ C29R14.le_tile.le_guts.lbuf "a_sr" 13 13 0 U N
{ C29R14.le_tile.le_guts.lp3.reg0 "a_sr" 13 13 0 U N
}
{ C29R14.le_tile.le_guts.lp1.reg0 "a_sr" 13 13 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[7]|qx_net []
{ C29R16.le_tile.le_guts.lp0.reg0 "qx" 13 15 0 U N
{ C28R16_xbar_tile.xbar_0.ixbar0 "i3 [6]" 13 15 0 U N
{ C28R16_xbar_tile.xbar_0.ixbar0 "z0 [1]" 13 15 87.07 U N
{ C28R18_xbar_tile.xbar_0.ixbar0 "i2 [0]" 13 17 87.07 U N
{ C28R18_xbar_tile.xbar_0.ixbar0 "z7 [2]" 13 17 255.492 U N
{ C32R18_xbar_tile.xbar_0.ixbar0 "i0 [15]" 15 17 255.492 U N
{ C32R18_xbar_tile.xbar_0.ixbar0 "z6 [3]" 15 17 475.263 U N
{ C32R18_xbar_tile.xbar_0.ixbar1 "i2 [6]" 15 17 475.263 U N
{ C32R18_xbar_tile.xbar_0.ixbar1 "z6 [0]" 15 17 692.623 U N
{ C33R18.le_tile.le_guts.lp3.muxf2_l0 "in0" 15 17 692.623 U N
{ C33R18.le_tile.le_guts.lp3.muxf2_l0 "out" 15 17 854.623 U N
{ C33R18.le_tile.le_guts.lp3.lut0 "f2" 15 17 854.623 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sr_out []
{ C33R11.le_tile.le_guts.lbuf "a_sr" 15 10 0 U N
{ C33R11.le_tile.le_guts.lp0.reg0 "a_sr" 15 10 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [5]
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_5 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_db [5]" 14 12 0 U N
}
}
rout ii0697|dx_net []
{ C27R10.le_tile.le_guts.lp2.lut0 "dx" 12 9 0 U N
{ C26R10_xbar_tile.xbar_0.ixbar2 "i2 [7]" 12 9 0 U N
{ C26R10_xbar_tile.xbar_0.ixbar2 "z0 [1]" 12 9 87.2 U N
{ C26R13_xbar_tile.xbar_0.ixbar2 "i1 [11]" 12 12 87.2 U N
{ C26R13_xbar_tile.xbar_0.ixbar2 "z4 [0]" 12 12 264.455 U N
{ C27R13.le_tile.le_guts.lp2.mux_di0 "in1" 12 12 264.455 U N
{ C27R13.le_tile.le_guts.lp2.mux_di0 "out" 12 12 440.775 U N
{ C27R13.le_tile.le_guts.lp2.reg0 "di" 12 12 440.775 U N
}
}
}
}
}
}
}
}
rout ii0707|dx_net []
{ C45R11.le_tile.le_guts.lp1.lut0 "dx" 21 10 0 U N
{ C45R11.le_tile.le_guts.lp1.mux_di0 "in2" 21 10 0 U N
{ C45R11.le_tile.le_guts.lp1.mux_di0 "out" 21 10 60.2 U N
{ C45R11.le_tile.le_guts.lp1.reg0 "di" 21 10 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [15]
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_15 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_db [15]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[25].sr_out []
{ C37R20.le_tile.le_guts.lbuf "a_sr" 17 19 0 U N
{ C37R20.le_tile.le_guts.lp1.reg0 "a_sr" 17 19 0 U N
}
{ C37R20.le_tile.le_guts.lp0.reg0 "a_sr" 17 19 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].sr_out []
{ C43R14.le_tile.le_guts.lbuf "a_sr" 20 13 0 U N
{ C43R14.le_tile.le_guts.lp0.reg0 "a_sr" 20 13 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|qx_net []
{ C35R12.le_tile.le_guts.lp2.reg0 "qx" 16 11 0 U N
{ C34R12_xbar_tile.xbar_0.ixbar2 "i1 [2]" 16 11 0 U N
{ C34R12_xbar_tile.xbar_0.ixbar2 "z1 [3]" 16 11 87.07 U N
{ C35R12.le_tile.le_guts.lp0.muxf1_l40 "in0" 16 11 87.07 U N
{ C35R12.le_tile.le_guts.lp0.muxf1_l40 "out" 16 11 282.07 U N
{ C35R12.le_tile.le_guts.lp0.lut40 "f1" 16 11 282.07 U N
}
}
}
}
{ C34R12_xbar_tile.xbar_0.ixbar2 "z1 [1]" 16 11 87.07 U N
{ C34R14_xbar_tile.xbar_0.ixbar2 "i1 [4]" 16 13 87.07 U N
{ C34R14_xbar_tile.xbar_0.ixbar2 "z4 [3]" 16 13 256.325 U N
{ C35R14.le_tile.le_guts.lp1.muxf2_l40 "in0" 16 13 256.325 U N
{ C35R14.le_tile.le_guts.lp1.muxf2_l40 "out" 16 13 420.325 U N
{ C35R14.le_tile.le_guts.lp1.mux_ca "in2" 16 13 420.325 U N
{ C35R14.le_tile.le_guts.lp1.mux_ca "out" 16 13 504.326 U N
{ C35R14.le_tile.le_guts.lp1.mux_ca_inv "in" 16 13 504.326 U N
{ C35R14.le_tile.le_guts.lp1.mux_ca_inv "out" 16 13 504.328 U N
{ C35R14.le_tile.le_guts.lp1.lut40 "ca" 16 13 504.328 U N
}
}
}
}
}
{ C35R14.le_tile.le_guts.lp1.lut40 "f2" 16 13 420.325 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]|qx_net []
{ C33R7.le_tile.le_guts.lp1.reg0 "qx" 15 6 0 U N
{ C32R7_xbar_tile.xbar_0.ixbar1 "i2 [12]" 15 6 0 U N
{ C32R7_xbar_tile.xbar_0.ixbar1 "z0 [0]" 15 6 87.07 U N
{ C32R15_xbar_tile.xbar_0.ixbar1 "i1 [10]" 15 14 87.07 U N
{ C32R15_xbar_tile.xbar_0.ixbar1 "z4 [2]" 15 14 320.285 U N
{ C24R15_xbar_tile.xbar_0.ixbar1 "i3 [1]" 11 14 320.285 U N
{ C24R15_xbar_tile.xbar_0.ixbar1 "z2 [2]" 11 14 632.933 U N
{ C24R14_xbar_tile.xbar_0.ixbar1 "i2 [9]" 11 13 632.933 U N
{ C24R14_xbar_tile.xbar_0.ixbar1 "z4 [0]" 11 13 802.354 U N
{ C25R14.le_tile.le_guts.lp1.mux_di4 "in1" 11 13 802.354 U N
{ C25R14.le_tile.le_guts.lp1.mux_di4 "out" 11 13 999.674 U N
{ C25R14.le_tile.le_guts.lp1.reg1 "di" 11 13 999.674 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[29]|qx_net []
{ C35R15.le_tile.le_guts.lp0.reg0 "qx" 16 14 0 U N
{ C34R15_xbar_tile.xbar_0.ixbar0 "i3 [6]" 16 14 0 U N
{ C34R15_xbar_tile.xbar_0.ixbar0 "z4 [1]" 16 14 87.07 U N
{ C28R15_xbar_tile.xbar_0.ixbar0 "i3 [4]" 13 14 87.07 U N
{ C28R15_xbar_tile.xbar_0.ixbar0 "z4 [0]" 13 14 276.564 U N
{ C29R15.le_tile.le_guts.lp0.muxf3_l0 "in0" 13 14 276.564 U N
{ C29R15.le_tile.le_guts.lp0.muxf3_l0 "out" 13 14 440.884 U N
{ C29R15.le_tile.le_guts.lp0.lut0 "f3" 13 14 440.884 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[30]|qx_net []
{ C35R25.le_tile.le_guts.lp0.reg0 "qx" 16 24 0 U N
{ C34R25_xbar_tile.xbar_0.oxbar "d [1]" 16 24 0 U N
{ C34R25_xbar_tile.xbar_0.oxbar "xy [15]" 16 24 144.07 U N
{ C36R26_xbar_tile.xbar_0.ixbar0 "i1 [2]" 17 25 144.07 U N
{ C36R26_xbar_tile.xbar_0.ixbar0 "z3 [3]" 17 25 230.187 U N
{ C36R18_xbar_tile.xbar_0.ixbar0 "i2 [5]" 17 17 230.187 U N
{ C36R18_xbar_tile.xbar_0.ixbar0 "z4 [0]" 17 17 463.895 U N
{ C37R18.le_tile.le_guts.lp0.muxf3_l0 "in0" 17 17 463.895 U N
{ C37R18.le_tile.le_guts.lp0.muxf3_l0 "out" 17 17 628.215 U N
{ C37R18.le_tile.le_guts.lp0.lut0 "f3" 17 17 628.215 U N
}
}
}
}
}
}
}
}
}
}
rout C39R16_ble1_out_to_mux []
{ C39R16.le_tile.le_guts.lp1.const_f5 "out" 18 15 0 U N
{ C39R16.le_tile.le_guts.lp1.mux_f5 "in1" 18 15 0 U N
}
}
rout ii0544|dx_net []
{ C27R17.le_tile.le_guts.lp0.lut0 "dx" 12 16 0 U N
{ C26R17_xbar_tile.xbar_0.oxbar "d [0]" 12 16 0 U N
{ C26R17_xbar_tile.xbar_0.oxbar "xy [4]" 12 16 144.2 U N
{ C26R17_xbar_tile.xbar_0.ixbar1 "i3 [9]" 12 16 144.2 U N
{ C26R17_xbar_tile.xbar_0.ixbar1 "z3 [1]" 12 16 226.105 U N
{ C27R17.le_tile.le_guts.lp1.mux_di0 "in1" 12 16 226.105 U N
{ C27R17.le_tile.le_guts.lp1.mux_di0 "out" 12 16 402.425 U N
{ C27R17.le_tile.le_guts.lp1.reg0 "di" 12 16 402.425 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]|qx_net []
{ C37R15.le_tile.le_guts.lp0.reg1 "qx" 17 14 0 U N
{ C36R15_xbar_tile.xbar_0.ixbar0 "i3 [7]" 17 14 0 U N
{ C36R15_xbar_tile.xbar_0.ixbar0 "z2 [3]" 17 14 87.07 U N
{ C36R11_xbar_tile.xbar_0.ixbar0 "i2 [10]" 17 10 87.07 U N
{ C36R11_xbar_tile.xbar_0.ixbar0 "z2 [2]" 17 10 315.329 U N
{ C36R10_xbar_tile.xbar_0.ixbar0 "i2 [9]" 17 9 315.329 U N
{ C36R10_xbar_tile.xbar_0.ixbar0 "z6 [0]" 17 9 484.75 U N
{ C37R10.le_tile.le_guts.lp2.muxf2_l0 "in0" 17 9 484.75 U N
{ C37R10.le_tile.le_guts.lp2.muxf2_l0 "out" 17 9 646.75 U N
{ C37R10.le_tile.le_guts.lp2.lut0 "f2" 17 9 646.75 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].sr_out []
{ C27R10.le_tile.le_guts.lbuf "a_sr" 12 9 0 U N
{ C27R10.le_tile.le_guts.lp1.reg0 "a_sr" 12 9 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [6]
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_6 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_db [6]" 14 12 0 U N
}
}
rout C35R15_ble0_out_to_mux []
{ C35R15.le_tile.le_guts.lp0.const_f5 "out" 16 14 0 U N
{ C35R15.le_tile.le_guts.lp0.mux_f5 "in1" 16 14 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]|qx_net []
{ C39R4.le_tile.le_guts.lp2.reg0 "qx" 18 3 0 U N
{ C38R4_xbar_tile.xbar_0.ixbar2 "i1 [2]" 18 3 0 U N
{ C38R4_xbar_tile.xbar_0.ixbar2 "z4 [0]" 18 3 94.14 U N
{ C39R4.le_tile.le_guts.lp2.mux_di0 "in1" 18 3 94.14 U N
{ C39R4.le_tile.le_guts.lp2.mux_di0 "out" 18 3 270.46 U N
{ C39R4.le_tile.le_guts.lp2.reg0 "di" 18 3 270.46 U N
}
}
}
}
{ C38R4_xbar_tile.xbar_0.ixbar2 "z0 [0]" 18 3 94.14 U N
{ C38R12_xbar_tile.xbar_0.ixbar2 "i1 [10]" 18 11 94.14 U N
{ C38R12_xbar_tile.xbar_0.ixbar2 "z1 [0]" 18 11 327.355 U N
{ C38R20_xbar_tile.xbar_0.ixbar2 "i2 [14]" 18 19 327.355 U N
{ C38R20_xbar_tile.xbar_0.ixbar2 "z0 [0]" 18 19 560.57 U N
{ C38R28_xbar_tile.xbar_0.ixbar2 "i1 [10]" 18 27 560.57 U N
{ C38R28_xbar_tile.xbar_0.ixbar2 "z5 [2]" 18 27 793.785 U N
{ C52R28.xbar_tile.xbar_0.ixbar2 "i3 [5]" 25 27 793.785 U N
{ C52R28.xbar_tile.xbar_0.ixbar2 "z7 [3]" 25 27 1117.76 U N
{ C52R28.xbar_tile.xbar_0.ixbar0 "i2 [3]" 25 27 1117.76 U N
{ C52R28.xbar_tile.xbar_0.ixbar0 "z1 [1]" 25 27 1335.12 U N
{ C52R29.xbar_tile.xbar_0.ixbar0 "i1 [6]" 25 28 1335.12 U N
{ C52R29.xbar_tile.xbar_0.ixbar0 "z4 [3]" 25 28 1504.54 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [11]" 25 28 1637.54 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [16]
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_16 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_db [16]" 14 16 0 U N
}
}
rout ii0655|dx_net []
{ C39R14.le_tile.le_guts.lp1.lut41 "dx" 18 13 0 U N
{ C39R14.le_tile.le_guts.lp1.SC_mux_dx4_0 "in1" 18 13 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[14].sr_out []
{ C35R19.le_tile.le_guts.lbuf "a_sr" 16 18 0 U N
{ C35R19.le_tile.le_guts.lp1.reg0 "a_sr" 16 18 0 U N
}
}
rout u_sdram_to_RGB_bmp_fig_chg__reg[0].sclk_out []
{ C39R17.le_tile.le_guts.lbuf "sclk" 18 16 0 U N
{ C39R17.le_tile.le_guts.lp2.reg0 "sclk" 18 16 0 U N
}
{ C39R17.le_tile.le_guts.lp1.reg0 "sclk" 18 16 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sh0 []
{ C39R14.le_tile.le_guts.lbuf "sh [0]" 18 13 0 U N
{ C39R14.le_tile.le_guts.lp2.reg0 "shift" 18 13 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sh0 []
{ C29R11.le_tile.le_guts.lbuf "sh [0]" 13 10 0 U N
{ C29R11.le_tile.le_guts.lp3.reg0 "shift" 13 10 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[13].mclk_out []
{ C29R19.le_tile.le_guts.lbuf "mclk_b" 13 18 0 U N
{ C29R19.le_tile.le_guts.lp2.reg0 "mclk_b" 13 18 0 U N
}
{ C29R19.le_tile.le_guts.lp1.reg0 "mclk_b" 13 18 0 U N
}
{ C29R19.le_tile.le_guts.lp0.reg1 "mclk_b" 13 18 0 U N
}
{ C29R19.le_tile.le_guts.lp0.reg0 "mclk_b" 13 18 0 U N
}
}
rout ii0766|dx_net []
{ C35R12.le_tile.le_guts.lp0.lut0 "dx" 16 11 0 U N
{ C35R12.le_tile.le_guts.lp0.mux_di0 "in2" 16 11 0 U N
{ C35R12.le_tile.le_guts.lp0.mux_di0 "out" 16 11 60.2 U N
{ C35R12.le_tile.le_guts.lp0.reg0 "di" 16 11 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]|qx_net []
{ C35R7.le_tile.le_guts.lp3.reg1 "qx" 16 6 0 U N
{ C34R7_xbar_tile.xbar_0.ixbar3 "i0 [9]" 16 6 0 U N
{ C34R7_xbar_tile.xbar_0.ixbar3 "z1 [1]" 16 6 87.07 U N
{ C34R10_xbar_tile.xbar_0.ixbar3 "i2 [15]" 16 9 87.07 U N
{ C34R10_xbar_tile.xbar_0.ixbar3 "z4 [0]" 16 9 264.561 U N
{ C35R10.le_tile.le_guts.lp3.mux_di0 "in1" 16 9 264.561 U N
{ C35R10.le_tile.le_guts.lp3.mux_di0 "out" 16 9 440.881 U N
{ C35R10.le_tile.le_guts.lp3.reg0 "di" 16 9 440.881 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].sh0 []
{ C39R12.le_tile.le_guts.lbuf "sh [0]" 18 11 0 U N
{ C39R12.le_tile.le_guts.lp0.reg0 "shift" 18 11 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].sh0 []
{ C37R10.le_tile.le_guts.lbuf "sh [0]" 17 9 0 U N
{ C37R10.le_tile.le_guts.lp2.reg0 "shift" 17 9 0 U N
}
}
rout ii0492|dx_net []
{ C13R16.le_tile.le_guts.lp1.lut0 "dx" 5 15 0 U N
{ C12R16_xbar_tile.xbar_0.oxbar "d [5]" 5 15 0 U N
{ C12R16_xbar_tile.xbar_0.oxbar "xy [18]" 5 15 144.2 U N
{ C14R16_xbar_tile.xbar_0.ixbar1 "i0 [3]" 6 15 144.2 U N
{ C14R16_xbar_tile.xbar_0.ixbar1 "z3 [1]" 6 15 225.93 U N
{ C15R16.le_tile.le_guts.lp1.mux_di0 "in1" 6 15 225.93 U N
{ C15R16.le_tile.le_guts.lp1.mux_di0 "out" 6 15 402.25 U N
{ C15R16.le_tile.le_guts.lp1.reg0 "di" 6 15 402.25 U N
}
}
}
}
}
}
}
}
rout ii0502|dx_net []
{ C39R16.le_tile.le_guts.lp2.lut0 "dx" 18 15 0 U N
{ C39R16.le_tile.le_guts.lp2.mux_di0 "in2" 18 15 0 U N
{ C39R16.le_tile.le_guts.lp2.mux_di0 "out" 18 15 60.2 U N
{ C39R16.le_tile.le_guts.lp2.reg0 "di" 18 15 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [7]
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_7 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_db [7]" 14 12 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [17]
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_17 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_db [17]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]|qx_net []
{ C35R7.le_tile.le_guts.lp2.reg0 "qx" 16 6 0 U N
{ C34R7_xbar_tile.xbar_0.oxbar "d [11]" 16 6 0 U N
{ C34R7_xbar_tile.xbar_0.oxbar "xy [21]" 16 6 144.07 U N
{ C32R8_xbar_tile.xbar_0.ixbar1 "i0 [6]" 15 7 144.07 U N
{ C32R8_xbar_tile.xbar_0.ixbar1 "z0 [2]" 15 7 230.187 U N
{ C28R8_xbar_tile.xbar_0.ixbar1 "i3 [2]" 13 7 230.187 U N
{ C28R8_xbar_tile.xbar_0.ixbar1 "z3 [1]" 13 7 399.613 U N
{ C29R8.le_tile.le_guts.lp1.mux_di0 "in1" 13 7 399.613 U N
{ C29R8.le_tile.le_guts.lp1.mux_di0 "out" 13 7 575.933 U N
{ C29R8.le_tile.le_guts.lp1.reg0 "di" 13 7 575.933 U N
}
}
}
}
}
}
}
}
}
}
rout ii0613|dx_net []
{ C37R11.le_tile.le_guts.lp0.lut0 "dx" 17 10 0 U N
{ C36R11_xbar_tile.xbar_0.oxbar "d [0]" 17 10 0 U N
{ C36R11_xbar_tile.xbar_0.oxbar "xy [7]" 17 10 164.48 U N
{ C34R11_xbar_tile.xbar_0.ixbar1 "i1 [12]" 16 10 164.48 U N
{ C34R11_xbar_tile.xbar_0.ixbar1 "z5 [3]" 16 10 250.044 U N
{ C35R11.le_tile.le_guts.lp2.lut0 "f1" 16 10 383.044 U N
}
}
}
}
{ C36R11_xbar_tile.xbar_0.oxbar "xy [4]" 17 10 164.48 U N
{ C34R11_xbar_tile.xbar_0.ixbar1 "i3 [12]" 16 10 164.48 U N
{ C34R11_xbar_tile.xbar_0.ixbar1 "z7 [0]" 16 10 246.25 U N
{ C35R11.le_tile.le_guts.lp1.lut0 "f0" 16 10 379.25 U N
}
}
}
}
{ C36R11_xbar_tile.xbar_0.oxbar "xy [21]" 17 10 164.48 U N
{ C34R11_xbar_tile.xbar_0.ixbar3 "i2 [13]" 16 10 164.48 U N
{ C34R11_xbar_tile.xbar_0.ixbar3 "z4 [1]" 16 10 250.044 U N
{ C28R11_xbar_tile.xbar_0.ixbar3 "i3 [4]" 13 10 250.044 U N
{ C28R11_xbar_tile.xbar_0.ixbar3 "z0 [1]" 13 10 439.539 U N
{ C28R14_xbar_tile.xbar_0.ixbar3 "i1 [11]" 13 13 439.539 U N
{ C28R14_xbar_tile.xbar_0.ixbar3 "z7 [0]" 13 13 620.093 U N
{ C29R14.le_tile.le_guts.lp3.lut0 "f0" 13 13 753.093 U N
}
}
{ C28R14_xbar_tile.xbar_0.ixbar3 "z6 [0]" 13 13 620.093 U N
{ C29R14.le_tile.le_guts.lp1.muxf2_l0 "in0" 13 13 620.093 U N
{ C29R14.le_tile.le_guts.lp1.muxf2_l0 "out" 13 13 782.093 U N
{ C29R14.le_tile.le_guts.lp1.lut0 "f2" 13 13 782.093 U N
}
}
}
}
}
}
}
}
}
}
}
{ C36R11_xbar_tile.xbar_0.ixbar0 "i3 [3]" 17 10 0 U N
{ C36R11_xbar_tile.xbar_0.ixbar0 "z7 [3]" 17 10 107.48 U N
{ C37R11.le_tile.le_guts.lp0.muxf3_l41 "in0" 17 10 107.48 U N
{ C37R11.le_tile.le_guts.lp0.muxf3_l41 "out" 17 10 275.8 U N
{ C37R11.le_tile.le_guts.lp0.lut41 "f3" 17 10 275.8 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_v_valid_r__reg[0].sclk_out []
{ C39R15.le_tile.le_guts.lbuf "sclk" 18 14 0 U N
{ C39R15.le_tile.le_guts.lp2.reg1 "sclk" 18 14 0 U N
}
{ C39R15.le_tile.le_guts.lp2.reg0 "sclk" 18 14 0 U N
}
{ C39R15.le_tile.le_guts.lp1.reg1 "sclk" 18 14 0 U N
}
{ C39R15.le_tile.le_guts.lp1.reg0 "sclk" 18 14 0 U N
}
{ C39R15.le_tile.le_guts.lp0.reg1 "sclk" 18 14 0 U N
}
{ C39R15.le_tile.le_guts.lp0.reg0 "sclk" 18 14 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sh0 []
{ C33R8.le_tile.le_guts.lbuf "sh [1]" 15 7 0 U N
{ C33R8.le_tile.le_guts.lp2.reg1 "shift" 15 7 0 U N
}
}
rout C39R11_ble0_out_to_muxdx []
{ C39R11.le_tile.le_guts.lp0.mux_f5 "out" 18 10 0 U N
{ C39R11.le_tile.le_guts.lp0.SC_mux_dx4_0 "sel" 18 10 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net []
{ C35R17.le_tile.le_guts.lp2.reg0 "qx" 16 16 0 U N
{ C34R17_xbar_tile.xbar_0.oxbar "d [11]" 16 16 0 U N
{ C34R17_xbar_tile.xbar_0.oxbar "xy [4]" 16 16 179.42 U N
{ C34R17_xbar_tile.xbar_0.ixbar1 "i3 [9]" 16 16 179.42 U N
{ C34R17_xbar_tile.xbar_0.ixbar1 "z7 [0]" 16 16 260.715 U N
{ C35R17.le_tile.le_guts.lp1.lut0 "f0" 16 16 393.715 U N
}
}
}
}
{ C34R17_xbar_tile.xbar_0.oxbar "xy [2]" 16 16 179.42 U N
{ C36R17_xbar_tile.xbar_0.ixbar0 "i0 [3]" 17 16 179.42 U N
{ C36R17_xbar_tile.xbar_0.ixbar0 "z5 [3]" 17 16 261.15 U N
{ C37R17.le_tile.le_guts.lp1.lut0 "f1" 17 16 394.15 U N
}
}
}
}
{ C34R17_xbar_tile.xbar_0.oxbar "xy [14]" 16 16 179.42 U N
{ C36R17_xbar_tile.xbar_0.ixbar2 "i0 [3]" 17 16 179.42 U N
{ C36R17_xbar_tile.xbar_0.ixbar2 "z6 [0]" 17 16 261.15 U N
{ C37R17.le_tile.le_guts.lp0.muxf2_l0 "in0" 17 16 261.15 U N
{ C37R17.le_tile.le_guts.lp0.muxf2_l0 "out" 17 16 423.15 U N
{ C37R17.le_tile.le_guts.lp0.lut0 "f2" 17 16 423.15 U N
}
}
}
}
}
}
}
{ C34R17_xbar_tile.xbar_0.ixbar2 "i1 [2]" 16 16 0 U N
{ C34R17_xbar_tile.xbar_0.ixbar2 "z7 [0]" 16 16 122.42 U N
{ C35R17.le_tile.le_guts.lp2.lut0 "f0" 16 16 255.42 U N
}
}
{ C34R17_xbar_tile.xbar_0.ixbar2 "z6 [0]" 16 16 122.42 U N
{ C35R17.le_tile.le_guts.lp0.muxf2_l0 "in0" 16 16 122.42 U N
{ C35R17.le_tile.le_guts.lp0.muxf2_l0 "out" 16 16 284.42 U N
{ C35R17.le_tile.le_guts.lp0.lut0 "f2" 16 16 284.42 U N
}
}
}
}
{ C34R17_xbar_tile.xbar_0.ixbar2 "z2 [3]" 16 16 122.42 U N
{ C34R13_xbar_tile.xbar_0.ixbar2 "i2 [10]" 16 12 122.42 U N
{ C34R13_xbar_tile.xbar_0.ixbar2 "z0 [2]" 16 12 350.679 U N
{ C34R13_xbar_tile.xbar_0.oxbar "d [21]" 16 12 350.679 U N
{ C34R13_xbar_tile.xbar_0.oxbar "xy [1]" 16 12 629.169 U N
{ C32R12_xbar_tile.xbar_0.ixbar2 "i3 [6]" 15 11 629.169 U N
{ C32R12_xbar_tile.xbar_0.ixbar2 "z0 [2]" 15 11 715.286 U N
{ C33R12.le_tile.le_guts.lp2.mux_di4 "in1" 15 11 715.286 U N
{ C33R12.le_tile.le_guts.lp2.mux_di4 "out" 15 11 912.606 U N
{ C33R12.le_tile.le_guts.lp2.reg1 "di" 15 11 912.606 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].sh0 []
{ C35R8.le_tile.le_guts.lbuf "sh [0]" 16 7 0 U N
{ C35R8.le_tile.le_guts.lp0.reg0 "shift" 16 7 0 U N
}
}
rout io_cell_clk_i_inst|id_q_net []
{ C0R9.io_top.u0_bank2_mux.u0_bank2.u113.u0_M7A_IO_PCISG "id" 1 8 0 U N
{ C53R1.gclk_ctrl_c2r1.pll_in0_mux "in1" 25 0 0 U N
{ C53R1.gclk_ctrl_c2r1.pll_in0_mux "out" 25 0 483.479 U N
{ C53R1.gclk_ctrl_c2r1.pll "clkin0" 25 0 483.479 U N
}
}
}
{ C4R9_xbar_tile.xbar_0.ixbar0 "i0 [4]" 1 8 0 U N
{ C4R9_xbar_tile.xbar_0.ixbar0 "z5 [2]" 1 8 172.899 U N
{ C20R9_xbar_tile.xbar_0.ixbar0 "i0 [1]" 9 8 172.899 U N
{ C20R9_xbar_tile.xbar_0.ixbar0 "z0 [0]" 9 8 463.401 U N
{ C20R17_xbar_tile.xbar_0.ixbar0 "i1 [10]" 9 16 463.401 U N
{ C20R17_xbar_tile.xbar_0.ixbar0 "z5 [2]" 9 16 696.616 U N
{ C36R17_xbar_tile.xbar_0.ixbar0 "i0 [1]" 17 16 696.616 U N
{ C36R17_xbar_tile.xbar_0.ixbar0 "z0 [0]" 17 16 1020.59 U N
{ C36R25_xbar_tile.xbar_0.ixbar0 "i1 [10]" 17 24 1020.59 U N
{ C36R25_xbar_tile.xbar_0.ixbar0 "z0 [0]" 17 24 1253.81 U N
{ C36R33_xbar_tile.xbar_0.ixbar0 "i1 [10]" 17 32 1253.81 U N
{ C36R33_xbar_tile.xbar_0.ixbar0 "z0 [0]" 17 32 1487.02 U N
{ C36R41_xbar_tile.xbar_0.ixbar0 "i1 [10]" 17 40 1487.02 U N
{ C36R41_xbar_tile.xbar_0.ixbar0 "z0 [0]" 17 40 1720.24 U N
{ C36R48_xbar_tile.xbar_0.ixbar0 "i1 [1]" 17 47 1720.24 U N
{ C36R48_xbar_tile.xbar_0.ixbar0 "z5 [2]" 17 47 1953.45 U N
{ C52R48.xbar_tile.xbar_0.ixbar0 "i0 [1]" 25 47 1953.45 U N
{ C52R48.xbar_tile.xbar_0.ixbar0 "z6 [0]" 25 47 2277.43 U N
{ C53R48.gclk_ctrl_c1r2.pll_in0_mux "in7" 25 47 2277.43 U N
{ C53R48.gclk_ctrl_c1r2.pll_in0_mux "out" 25 47 2674.43 U N
{ C53R48.gclk_ctrl_c1r2.pll "clkin0" 25 47 2674.43 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0724|dx_net []
{ C37R18.le_tile.le_guts.lp1.lut0 "dx" 17 17 0 U N
{ C36R18_xbar_tile.xbar_0.ixbar1 "i2 [3]" 17 17 0 U N
{ C36R18_xbar_tile.xbar_0.ixbar1 "z3 [2]" 17 17 87.2 U N
{ C36R15_xbar_tile.xbar_0.ixbar1 "i2 [4]" 17 14 87.2 U N
{ C36R15_xbar_tile.xbar_0.ixbar1 "z5 [1]" 17 14 264.455 U N
{ C42R15_xbar_tile.xbar_0.ixbar1 "i0 [0]" 20 14 264.455 U N
{ C42R15_xbar_tile.xbar_0.ixbar1 "z3 [1]" 20 14 450.493 U N
{ C43R15.le_tile.le_guts.lp1.mux_di0 "in1" 20 14 450.493 U N
{ C43R15.le_tile.le_guts.lp1.mux_di0 "out" 20 14 626.813 U N
{ C43R15.le_tile.le_guts.lp1.reg0 "di" 20 14 626.813 U N
}
}
}
}
}
}
}
}
}
}
rout sbid1_0_0_dx3_out []
{ C35R13.le_tile.le_guts.lp3.lut40 "dx" 16 12 0 U N
{ C35R13.le_tile.le_guts.carry_skip_out "p3b" 16 12 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[11]|qx_net []
{ C29R21.le_tile.le_guts.lp1.reg0 "qx" 13 20 0 U N
{ C28R21_xbar_tile.xbar_0.oxbar "d [6]" 13 20 0 U N
{ C28R21_xbar_tile.xbar_0.oxbar "xy [2]" 13 20 144.07 U N
{ C28R21_xbar_tile.xbar_0.ixbar0 "i0 [7]" 13 20 144.07 U N
{ C28R21_xbar_tile.xbar_0.ixbar0 "z7 [0]" 13 20 225.975 U N
{ C29R21.le_tile.le_guts.lp0.lut0 "f0" 13 20 358.975 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]|qx_net []
{ C47R4.le_tile.le_guts.lp1.reg1 "qx" 22 3 0 U N
{ C46R4_xbar_tile.xbar_0.ixbar1 "i2 [13]" 22 3 0 U N
{ C46R4_xbar_tile.xbar_0.ixbar1 "z4 [0]" 22 3 94.14 U N
{ C47R4.le_tile.le_guts.lp1.mux_di4 "in1" 22 3 94.14 U N
{ C47R4.le_tile.le_guts.lp1.mux_di4 "out" 22 3 291.46 U N
{ C47R4.le_tile.le_guts.lp1.reg1 "di" 22 3 291.46 U N
}
}
}
}
{ C46R4_xbar_tile.xbar_0.ixbar1 "z1 [0]" 22 3 94.14 U N
{ C46R12_xbar_tile.xbar_0.ixbar1 "i2 [14]" 22 11 94.14 U N
{ C46R12_xbar_tile.xbar_0.ixbar1 "z1 [0]" 22 11 327.355 U N
{ C46R20_xbar_tile.xbar_0.ixbar1 "i2 [14]" 22 19 327.355 U N
{ C46R20_xbar_tile.xbar_0.ixbar1 "z1 [0]" 22 19 560.57 U N
{ C46R28_xbar_tile.xbar_0.ixbar1 "i2 [14]" 22 27 560.57 U N
{ C46R28_xbar_tile.xbar_0.ixbar1 "z0 [1]" 22 27 793.785 U N
{ C46R31_xbar_tile.xbar_0.ixbar1 "i1 [11]" 22 30 793.785 U N
{ C46R31_xbar_tile.xbar_0.ixbar1 "z5 [1]" 22 30 971.04 U N
{ C52R31.xbar_tile.xbar_0.ixbar1 "i0 [0]" 25 30 971.04 U N
{ C52R31.xbar_tile.xbar_0.ixbar1 "z6 [0]" 25 30 1195.15 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [28]" 25 30 1328.15 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].sh0 []
{ C39R9.le_tile.le_guts.lbuf "sh [0]" 18 8 0 U N
{ C39R9.le_tile.le_guts.lp2.reg0 "shift" 18 8 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [8]
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_8 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_db [8]" 14 12 0 U N
}
}
rout ii0449|dx_net []
{ C33R17.le_tile.le_guts.lp1.lut0 "dx" 15 16 0 U N
{ C32R17_xbar_tile.xbar_0.oxbar "d [5]" 15 16 0 U N
{ C32R17_xbar_tile.xbar_0.oxbar "xy [1]" 15 16 157.94 U N
{ C30R17_xbar_tile.xbar_0.ixbar0 "i1 [12]" 14 16 157.94 U N
{ C30R17_xbar_tile.xbar_0.ixbar0 "z1 [1]" 14 16 243.318 U N
{ C30R19_xbar_tile.xbar_0.ixbar0 "i1 [4]" 14 18 243.318 U N
{ C30R19_xbar_tile.xbar_0.ixbar0 "z2 [1]" 14 18 412.572 U N
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_cea "in1" 14 18 412.572 U N
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_cea "out" 14 18 545.893 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_cea" 14 18 545.893 U N
}
}
}
}
}
}
}
}
{ C32R17_xbar_tile.xbar_0.oxbar "xy [13]" 15 16 157.94 U N
{ C30R18_xbar_tile.xbar_0.ixbar0 "i2 [6]" 14 17 157.94 U N
{ C30R18_xbar_tile.xbar_0.ixbar0 "z2 [1]" 14 17 250.228 U N
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_cea "in1" 14 17 250.228 U N
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_cea "out" 14 17 383.549 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_cea" 14 17 383.549 U N
}
}
}
}
{ C30R18_xbar_tile.xbar_0.ixbar0 "z0 [1]" 14 17 250.228 U N
{ C30R20_xbar_tile.xbar_0.ixbar0 "i2 [0]" 14 19 250.228 U N
{ C30R20_xbar_tile.xbar_0.ixbar0 "z2 [1]" 14 19 418.65 U N
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_cea "in1" 14 19 418.65 U N
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_cea "out" 14 19 551.971 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_cea" 14 19 551.971 U N
}
}
}
}
}
}
}
}
{ C32R17_xbar_tile.xbar_0.oxbar "xy [12]" 15 16 157.94 U N
{ C30R17_xbar_tile.xbar_0.ixbar0 "i0 [6]" 14 16 157.94 U N
{ C30R17_xbar_tile.xbar_0.ixbar0 "z2 [1]" 14 16 239.67 U N
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_cea "in1" 14 16 239.67 U N
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_cea "out" 14 16 372.991 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_cea" 14 16 372.991 U N
}
}
}
}
}
}
}
}
rout ii0450|dx_net []
{ C33R16.le_tile.le_guts.lp1.lut0 "dx" 15 15 0 U N
{ C32R16_xbar_tile.xbar_0.oxbar "d [5]" 15 15 0 U N
{ C32R16_xbar_tile.xbar_0.oxbar "xy [9]" 15 15 144.2 U N
{ C30R15_xbar_tile.xbar_0.ixbar3 "i1 [12]" 14 14 144.2 U N
{ C30R15_xbar_tile.xbar_0.ixbar3 "z3 [2]" 14 14 230.317 U N
{ C30R13_xbar_tile.xbar_0.ixbar3 "i1 [15]" 14 12 230.317 U N
{ C30R13_xbar_tile.xbar_0.ixbar3 "z6 [3]" 14 12 398.739 U N
{ C30R13_xbar_tile.xbar_0.ixbar0 "i2 [7]" 14 12 398.739 U N
{ C30R13_xbar_tile.xbar_0.ixbar0 "z5 [0]" 14 12 620.499 U N
{ C30R16_xbar_tile.xbar_0.ixbar0 "i2 [13]" 14 15 620.499 U N
{ C30R16_xbar_tile.xbar_0.ixbar0 "z2 [1]" 14 15 805.105 U N
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_cea "in1" 14 15 805.105 U N
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_cea "out" 14 15 938.426 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_cea" 14 15 938.426 U N
}
}
}
}
}
{ C30R15_xbar_tile.xbar_0.ixbar0 "i1 [7]" 14 14 620.499 U N
{ C30R15_xbar_tile.xbar_0.ixbar0 "z2 [1]" 14 14 796.395 U N
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_cea "in1" 14 14 796.395 U N
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_cea "out" 14 14 929.716 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_cea" 14 14 929.716 U N
}
}
}
}
}
{ C30R14_xbar_tile.xbar_0.ixbar0 "i2 [12]" 14 13 620.499 U N
{ C30R14_xbar_tile.xbar_0.ixbar0 "z2 [1]" 14 13 794.884 U N
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_cea "in1" 14 13 794.884 U N
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_cea "out" 14 13 928.205 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_cea" 14 13 928.205 U N
}
}
}
}
}
}
{ C30R13_xbar_tile.xbar_0.ixbar0 "z2 [1]" 14 12 620.499 U N
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_cea "in1" 14 12 620.499 U N
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_cea "out" 14 12 753.82 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_cea" 14 12 753.82 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_colorgen_h_cnt__reg[9].mclk_out []
{ C19R16.le_tile.le_guts.lbuf "mclk_b" 8 15 0 U N
{ C19R16.le_tile.le_guts.lp2.reg0 "mclk_b" 8 15 0 U N
}
{ C19R16.le_tile.le_guts.lp0.reg0 "mclk_b" 8 15 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net []
{ C33R16.le_tile.le_guts.lp3.reg1 "qx" 15 15 0 U N
{ C32R16_xbar_tile.xbar_0.oxbar "d [18]" 15 15 0 U N
{ C32R16_xbar_tile.xbar_0.oxbar "xy [7]" 15 15 165.28 U N
{ C30R15_xbar_tile.xbar_0.ixbar3 "i2 [6]" 14 14 165.28 U N
{ C30R15_xbar_tile.xbar_0.ixbar3 "z6 [3]" 14 14 251.397 U N
{ C30R15_xbar_tile.xbar_0.ixbar0 "i2 [7]" 14 14 251.397 U N
{ C30R15_xbar_tile.xbar_0.ixbar0 "z1 [3]" 14 14 468.757 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_ab [9]" 14 14 601.757 U N
}
}
}
}
}
}
{ C32R16_xbar_tile.xbar_0.oxbar "xy [1]" 15 15 165.28 U N
{ C30R16_xbar_tile.xbar_0.ixbar0 "i1 [12]" 14 15 165.28 U N
{ C30R16_xbar_tile.xbar_0.ixbar0 "z3 [2]" 14 15 256.089 U N
{ C30R14_xbar_tile.xbar_0.ixbar0 "i1 [15]" 14 13 256.089 U N
{ C30R14_xbar_tile.xbar_0.ixbar0 "z1 [3]" 14 13 426.973 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_ab [9]" 14 13 559.973 U N
}
}
}
{ C30R13_xbar_tile.xbar_0.ixbar0 "i2 [4]" 14 12 256.089 U N
{ C30R13_xbar_tile.xbar_0.ixbar0 "z1 [3]" 14 12 436.643 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_ab [9]" 14 12 569.643 U N
}
}
}
}
{ C30R16_xbar_tile.xbar_0.ixbar0 "z1 [3]" 14 15 256.089 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_ab [9]" 14 15 389.089 U N
}
}
}
}
{ C32R16_xbar_tile.xbar_0.oxbar "xy [13]" 15 15 165.28 U N
{ C30R17_xbar_tile.xbar_0.ixbar0 "i2 [6]" 14 16 165.28 U N
{ C30R17_xbar_tile.xbar_0.ixbar0 "z1 [3]" 14 16 257.568 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_ab [9]" 14 16 390.568 U N
}
}
{ C30R17_xbar_tile.xbar_0.ixbar0 "z0 [1]" 14 16 257.568 U N
{ C30R20_xbar_tile.xbar_0.ixbar0 "i1 [11]" 14 19 257.568 U N
{ C30R20_xbar_tile.xbar_0.ixbar0 "z1 [3]" 14 19 438.122 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_ab [9]" 14 19 571.122 U N
}
}
}
{ C30R19_xbar_tile.xbar_0.ixbar0 "i2 [0]" 14 18 257.568 U N
{ C30R19_xbar_tile.xbar_0.ixbar0 "z1 [3]" 14 18 428.452 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_ab [9]" 14 18 561.452 U N
}
}
}
}
}
}
{ C32R16_xbar_tile.xbar_0.oxbar "xy [12]" 15 15 165.28 U N
{ C30R16_xbar_tile.xbar_0.ixbar0 "i0 [6]" 14 15 165.28 U N
{ C30R16_xbar_tile.xbar_0.ixbar0 "z0 [1]" 14 15 247.01 U N
{ C30R18_xbar_tile.xbar_0.ixbar0 "i2 [0]" 14 17 247.01 U N
{ C30R18_xbar_tile.xbar_0.ixbar0 "z1 [3]" 14 17 415.432 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_ab [9]" 14 17 548.432 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]|qx_net []
{ C29R12.le_tile.le_guts.lp0.reg0 "qx" 13 11 0 U N
{ C28R12_xbar_tile.xbar_0.oxbar "d [1]" 13 11 0 U N
{ C28R12_xbar_tile.xbar_0.oxbar "xy [22]" 13 11 151.14 U N
{ C28R13_xbar_tile.xbar_0.ixbar2 "i1 [9]" 13 12 151.14 U N
{ C28R13_xbar_tile.xbar_0.ixbar2 "z6 [0]" 13 12 235.975 U N
{ C29R13.le_tile.le_guts.lp0.muxf2_l0 "in0" 13 12 235.975 U N
{ C29R13.le_tile.le_guts.lp0.muxf2_l0 "out" 13 12 397.974 U N
{ C29R13.le_tile.le_guts.lp0.lut0 "f2" 13 12 397.974 U N
}
}
}
}
}
}
{ C28R12_xbar_tile.xbar_0.oxbar "xy [1]" 13 11 151.14 U N
{ C26R11_xbar_tile.xbar_0.ixbar2 "i3 [6]" 12 10 151.14 U N
{ C26R11_xbar_tile.xbar_0.ixbar2 "z2 [2]" 12 10 237.572 U N
{ C26R10_xbar_tile.xbar_0.ixbar2 "i2 [9]" 12 9 237.572 U N
{ C26R10_xbar_tile.xbar_0.ixbar2 "z6 [0]" 12 9 406.993 U N
{ C27R10.le_tile.le_guts.lp0.muxf2_l0 "in0" 12 9 406.993 U N
{ C27R10.le_tile.le_guts.lp0.muxf2_l0 "out" 12 9 568.993 U N
{ C27R10.le_tile.le_guts.lp0.lut0 "f2" 12 9 568.993 U N
}
}
}
}
}
}
}
}
}
}
rout ii0561|dx_net []
{ C35R21.le_tile.le_guts.lp0.lut0 "dx" 16 20 0 U N
{ C34R21_xbar_tile.xbar_0.ixbar0 "i3 [3]" 16 20 0 U N
{ C34R21_xbar_tile.xbar_0.ixbar0 "z0 [0]" 16 20 87.2 U N
{ C34R29_xbar_tile.xbar_0.ixbar0 "i1 [10]" 16 28 87.2 U N
{ C34R29_xbar_tile.xbar_0.ixbar0 "z1 [1]" 16 28 320.415 U N
{ C34R30_xbar_tile.xbar_0.ixbar0 "i1 [6]" 16 29 320.415 U N
{ C34R30_xbar_tile.xbar_0.ixbar0 "z1 [2]" 16 29 489.837 U N
{ C35R30.le_tile.le_guts.lp0.mux_di0 "in1" 16 29 489.837 U N
{ C35R30.le_tile.le_guts.lp0.mux_di0 "out" 16 29 666.157 U N
{ C35R30.le_tile.le_guts.lp0.reg0 "di" 16 29 666.157 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].mclk_out []
{ C29R10.le_tile.le_guts.lbuf "mclk_b" 13 9 0 U N
{ C29R10.le_tile.le_guts.lp2.reg0 "mclk_b" 13 9 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].sclk_out []
{ C25R9.le_tile.le_guts.lbuf "sclk" 11 8 0 U N
{ C25R9.le_tile.le_guts.lp0.reg0 "sclk" 11 8 0 U N
}
}
rout ii0672|dx_net []
{ C39R9.le_tile.le_guts.lp1.lut0 "dx" 18 8 0 U N
{ C38R9_xbar_tile.xbar_0.oxbar "d [5]" 18 8 0 U N
{ C38R9_xbar_tile.xbar_0.oxbar "xy [22]" 18 8 144.2 U N
{ C38R10_xbar_tile.xbar_0.ixbar2 "i1 [9]" 18 9 144.2 U N
{ C38R10_xbar_tile.xbar_0.ixbar2 "z7 [0]" 18 9 229.035 U N
{ C39R10.le_tile.le_guts.lp2.lut0 "f0" 18 9 362.034 U N
}
}
}
}
}
}
rout C35R15_ble1_out_to_mux []
{ C35R15.le_tile.le_guts.lp1.const_f5 "out" 16 14 0 U N
{ C35R15.le_tile.le_guts.lp1.mux_f5 "in1" 16 14 0 U N
}
}
rout u_sdram_to_RGB_bmp_fig_cnt__reg[3]|qx_net []
{ C37R23.le_tile.le_guts.lp2.reg0 "qx" 17 22 0 U N
{ C36R23_xbar_tile.xbar_0.oxbar "d [11]" 17 22 0 U N
{ C36R23_xbar_tile.xbar_0.oxbar "xy [10]" 17 22 151.14 U N
{ C36R22_xbar_tile.xbar_0.ixbar3 "i2 [7]" 17 21 151.14 U N
{ C36R22_xbar_tile.xbar_0.ixbar3 "z5 [3]" 17 21 235.975 U N
{ C37R22.le_tile.le_guts.lp0.lut0 "f1" 17 21 368.974 U N
}
}
}
}
}
{ C36R23_xbar_tile.xbar_0.ixbar2 "i1 [2]" 17 22 0 U N
{ C36R23_xbar_tile.xbar_0.ixbar2 "z0 [0]" 17 22 94.14 U N
{ C36R31_xbar_tile.xbar_0.ixbar2 "i1 [10]" 17 30 94.14 U N
{ C36R31_xbar_tile.xbar_0.ixbar2 "z2 [2]" 17 30 327.355 U N
{ C36R30_xbar_tile.xbar_0.ixbar2 "i2 [9]" 17 29 327.355 U N
{ C36R30_xbar_tile.xbar_0.ixbar2 "z6 [0]" 17 29 496.777 U N
{ C37R30.le_tile.le_guts.lp0.muxf2_l0 "in0" 17 29 496.777 U N
{ C37R30.le_tile.le_guts.lp0.muxf2_l0 "out" 17 29 658.777 U N
{ C37R30.le_tile.le_guts.lp0.lut0 "f2" 17 29 658.777 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
{ C35R11.le_tile.le_guts.lp2.reg0 "qx" 16 10 0 U N
{ C34R11_xbar_tile.xbar_0.oxbar "d [11]" 16 10 0 U N
{ C34R11_xbar_tile.xbar_0.oxbar "xy [8]" 16 10 250.12 U N
{ C34R12_xbar_tile.xbar_0.ixbar0 "i1 [9]" 16 11 250.12 U N
{ C34R12_xbar_tile.xbar_0.ixbar0 "z7 [3]" 16 11 334.954 U N
{ C35R12.le_tile.le_guts.lp0.muxf3_l41 "in0" 16 11 334.954 U N
{ C35R12.le_tile.le_guts.lp0.muxf3_l41 "out" 16 11 503.275 U N
{ C35R12.le_tile.le_guts.lp0.lut41 "f3" 16 11 503.275 U N
}
}
}
}
}
}
{ C34R11_xbar_tile.xbar_0.oxbar "xy [3]" 16 10 250.12 U N
{ C36R11_xbar_tile.xbar_0.ixbar0 "i2 [8]" 17 10 250.12 U N
{ C36R11_xbar_tile.xbar_0.ixbar0 "z7 [1]" 17 10 340.929 U N
{ C44R11_xbar_tile.xbar_0.ixbar0 "i0 [14]" 21 10 340.929 U N
{ C44R11_xbar_tile.xbar_0.ixbar0 "z5 [3]" 21 10 653.577 U N
{ C45R11.le_tile.le_guts.lp1.lut0 "f1" 21 10 786.577 U N
}
}
}
}
{ C36R11_xbar_tile.xbar_0.ixbar0 "z0 [2]" 17 10 340.929 U N
{ C37R11.le_tile.le_guts.lp0.lut41 "f0" 17 10 473.929 U N
}
}
}
}
{ C34R11_xbar_tile.xbar_0.oxbar "xy [23]" 16 10 250.12 U N
{ C36R12_xbar_tile.xbar_0.ixbar1 "i0 [9]" 17 11 250.12 U N
{ C36R12_xbar_tile.xbar_0.ixbar1 "z7 [3]" 17 11 342.408 U N
{ C37R12.le_tile.le_guts.lp1.muxf3_l41 "in0" 17 11 342.408 U N
{ C37R12.le_tile.le_guts.lp1.muxf3_l41 "out" 17 11 510.728 U N
{ C37R12.le_tile.le_guts.lp1.lut41 "f3" 17 11 510.728 U N
}
}
}
}
{ C36R12_xbar_tile.xbar_0.ixbar1 "z0 [1]" 17 11 342.408 U N
{ C36R15_xbar_tile.xbar_0.ixbar1 "i1 [11]" 17 14 342.408 U N
{ C36R15_xbar_tile.xbar_0.ixbar1 "z7 [0]" 17 14 522.962 U N
{ C37R15.le_tile.le_guts.lp1.lut0 "f0" 17 14 655.962 U N
}
}
{ C36R15_xbar_tile.xbar_0.ixbar1 "z6 [0]" 17 14 522.962 U N
{ C37R15.le_tile.le_guts.lp3.muxf2_l0 "in0" 17 14 522.962 U N
{ C37R15.le_tile.le_guts.lp3.muxf2_l0 "out" 17 14 684.962 U N
{ C37R15.le_tile.le_guts.lp3.lut0 "f2" 17 14 684.962 U N
}
}
}
}
}
}
}
}
{ C34R11_xbar_tile.xbar_0.oxbar "xy [22]" 16 10 250.12 U N
{ C34R12_xbar_tile.xbar_0.ixbar2 "i1 [9]" 16 11 250.12 U N
{ C34R12_xbar_tile.xbar_0.ixbar2 "z4 [1]" 16 11 334.954 U N
{ C28R12_xbar_tile.xbar_0.ixbar2 "i3 [4]" 13 11 334.954 U N
{ C28R12_xbar_tile.xbar_0.ixbar2 "z6 [0]" 13 11 524.449 U N
{ C29R12.le_tile.le_guts.lp0.muxf2_l0 "in0" 13 11 524.449 U N
{ C29R12.le_tile.le_guts.lp0.muxf2_l0 "out" 13 11 686.449 U N
{ C29R12.le_tile.le_guts.lp0.lut0 "f2" 13 11 686.449 U N
}
}
}
}
}
}
}
}
{ C34R11_xbar_tile.xbar_0.oxbar "xy [20]" 16 10 250.12 U N
{ C32R11_xbar_tile.xbar_0.ixbar3 "i3 [12]" 15 10 250.12 U N
{ C32R11_xbar_tile.xbar_0.ixbar3 "z4 [1]" 15 10 333.62 U N
{ C26R11_xbar_tile.xbar_0.ixbar3 "i3 [4]" 12 10 333.62 U N
{ C26R11_xbar_tile.xbar_0.ixbar3 "z0 [1]" 12 10 511.046 U N
{ C26R13_xbar_tile.xbar_0.ixbar3 "i2 [0]" 12 12 511.046 U N
{ C26R13_xbar_tile.xbar_0.ixbar3 "z6 [0]" 12 12 679.468 U N
{ C27R13.le_tile.le_guts.lp1.muxf2_l0 "in0" 12 12 679.468 U N
{ C27R13.le_tile.le_guts.lp1.muxf2_l0 "out" 12 12 841.468 U N
{ C27R13.le_tile.le_guts.lp1.lut0 "f2" 12 12 841.468 U N
}
}
}
}
}
}
}
}
{ C32R11_xbar_tile.xbar_0.ixbar3 "z0 [1]" 15 10 333.62 U N
{ C32R14_xbar_tile.xbar_0.ixbar3 "i1 [11]" 15 13 333.62 U N
{ C32R14_xbar_tile.xbar_0.ixbar3 "z6 [0]" 15 13 520.903 U N
{ C33R14.le_tile.le_guts.lp1.muxf2_l0 "in0" 15 13 520.903 U N
{ C33R14.le_tile.le_guts.lp1.muxf2_l0 "out" 15 13 682.903 U N
{ C33R14.le_tile.le_guts.lp1.lut0 "f2" 15 13 682.903 U N
}
}
}
}
{ C32R14_xbar_tile.xbar_0.ixbar3 "z5 [3]" 15 13 520.903 U N
{ C33R14.le_tile.le_guts.lp0.lut0 "f1" 15 13 653.903 U N
}
}
{ C32R14_xbar_tile.xbar_0.ixbar3 "z5 [0]" 15 13 520.903 U N
{ C33R14.le_tile.le_guts.lp3.muxf3_l0 "in0" 15 13 520.903 U N
{ C33R14.le_tile.le_guts.lp3.muxf3_l0 "out" 15 13 685.223 U N
{ C33R14.le_tile.le_guts.lp3.lut0 "f3" 15 13 685.223 U N
}
}
}
}
}
{ C32R13_xbar_tile.xbar_0.ixbar3 "i2 [0]" 15 12 333.62 U N
{ C32R13_xbar_tile.xbar_0.ixbar3 "z6 [0]" 15 12 509.547 U N
{ C33R13.le_tile.le_guts.lp1.muxf2_l0 "in0" 15 12 509.547 U N
{ C33R13.le_tile.le_guts.lp1.muxf2_l0 "out" 15 12 671.547 U N
{ C33R13.le_tile.le_guts.lp1.lut0 "f2" 15 12 671.547 U N
}
}
}
}
{ C32R13_xbar_tile.xbar_0.ixbar3 "z5 [3]" 15 12 509.547 U N
{ C33R13.le_tile.le_guts.lp0.lut0 "f1" 15 12 642.547 U N
}
}
}
}
}
}
{ C34R11_xbar_tile.xbar_0.oxbar "xy [18]" 16 10 250.12 U N
{ C36R11_xbar_tile.xbar_0.ixbar1 "i0 [3]" 17 10 250.12 U N
{ C36R11_xbar_tile.xbar_0.ixbar1 "z0 [1]" 17 10 331.85 U N
{ C36R14_xbar_tile.xbar_0.ixbar1 "i1 [11]" 17 13 331.85 U N
{ C36R14_xbar_tile.xbar_0.ixbar1 "z5 [3]" 17 13 512.404 U N
{ C37R14.le_tile.le_guts.lp2.lut0 "f1" 17 13 645.404 U N
}
}
{ C36R14_xbar_tile.xbar_0.ixbar1 "z4 [3]" 17 13 512.404 U N
{ C37R14.le_tile.le_guts.lp0.muxf3_l41 "in1" 17 13 512.404 U N
{ C37R14.le_tile.le_guts.lp0.muxf3_l41 "out" 17 13 677.404 U N
{ C37R14.le_tile.le_guts.lp0.lut41 "f3" 17 13 677.404 U N
}
}
}
}
}
}
}
}
{ C34R11_xbar_tile.xbar_0.oxbar "xy [15]" 16 10 250.12 U N
{ C36R12_xbar_tile.xbar_0.ixbar0 "i1 [2]" 17 11 250.12 U N
{ C36R12_xbar_tile.xbar_0.ixbar0 "z5 [2]" 17 11 336.237 U N
{ C44R12_xbar_tile.xbar_0.ixbar0 "i0 [5]" 21 11 336.237 U N
{ C44R12_xbar_tile.xbar_0.ixbar0 "z4 [0]" 21 11 648.885 U N
{ C45R12.le_tile.le_guts.lp0.muxf3_l0 "in0" 21 11 648.885 U N
{ C45R12.le_tile.le_guts.lp0.muxf3_l0 "out" 21 11 813.205 U N
{ C45R12.le_tile.le_guts.lp0.lut0 "f3" 21 11 813.205 U N
}
}
}
}
}
}
}
}
{ C34R11_xbar_tile.xbar_0.oxbar "xy [14]" 16 10 250.12 U N
{ C36R11_xbar_tile.xbar_0.ixbar2 "i0 [3]" 17 10 250.12 U N
{ C36R11_xbar_tile.xbar_0.ixbar2 "z1 [3]" 17 10 331.85 U N
{ C37R11.le_tile.le_guts.lp0.muxf1_l40 "in0" 17 10 331.85 U N
{ C37R11.le_tile.le_guts.lp0.muxf1_l40 "out" 17 10 526.85 U N
{ C37R11.le_tile.le_guts.lp0.lut40 "f1" 17 10 526.85 U N
}
}
}
}
}
}
{ C34R11_xbar_tile.xbar_0.oxbar "xy [13]" 16 10 250.12 U N
{ C34R12_xbar_tile.xbar_0.ixbar0 "i2 [2]" 16 11 250.12 U N
{ C34R12_xbar_tile.xbar_0.ixbar0 "z4 [0]" 16 11 346.414 U N
{ C35R12.le_tile.le_guts.lp0.muxf3_l0 "in0" 16 11 346.414 U N
{ C35R12.le_tile.le_guts.lp0.muxf3_l0 "out" 16 11 510.734 U N
{ C35R12.le_tile.le_guts.lp0.lut0 "f3" 16 11 510.734 U N
}
}
}
}
}
{ C32R12_xbar_tile.xbar_0.ixbar0 "i2 [6]" 15 11 250.12 U N
{ C32R12_xbar_tile.xbar_0.ixbar0 "z1 [1]" 15 11 348.633 U N
{ C32R14_xbar_tile.xbar_0.ixbar0 "i1 [4]" 15 13 348.633 U N
{ C32R14_xbar_tile.xbar_0.ixbar0 "z6 [0]" 15 13 517.888 U N
{ C33R14.le_tile.le_guts.lp2.muxf2_l0 "in0" 15 13 517.888 U N
{ C33R14.le_tile.le_guts.lp2.muxf2_l0 "out" 15 13 679.888 U N
{ C33R14.le_tile.le_guts.lp2.lut0 "f2" 15 13 679.888 U N
}
}
}
}
}
}
{ C32R12_xbar_tile.xbar_0.ixbar0 "z0 [0]" 15 11 348.633 U N
{ C32R16_xbar_tile.xbar_0.ixbar0 "i2 [1]" 15 15 348.633 U N
{ C32R16_xbar_tile.xbar_0.ixbar0 "z6 [0]" 15 15 576.435 U N
{ C33R16.le_tile.le_guts.lp2.muxf2_l0 "in0" 15 15 576.435 U N
{ C33R16.le_tile.le_guts.lp2.muxf2_l0 "out" 15 15 738.435 U N
{ C33R16.le_tile.le_guts.lp2.lut0 "f2" 15 15 738.435 U N
}
}
}
}
}
}
}
}
{ C34R11_xbar_tile.xbar_0.oxbar "xy [12]" 16 10 250.12 U N
{ C32R11_xbar_tile.xbar_0.ixbar0 "i0 [6]" 15 10 250.12 U N
{ C32R11_xbar_tile.xbar_0.ixbar0 "z0 [0]" 15 10 331.85 U N
{ C32R15_xbar_tile.xbar_0.ixbar0 "i2 [1]" 15 14 331.85 U N
{ C32R15_xbar_tile.xbar_0.ixbar0 "z7 [0]" 15 14 567.83 U N
{ C33R15.le_tile.le_guts.lp0.lut0 "f0" 15 14 700.83 U N
}
}
{ C32R15_xbar_tile.xbar_0.ixbar0 "z6 [0]" 15 14 567.83 U N
{ C33R15.le_tile.le_guts.lp2.muxf2_l0 "in0" 15 14 567.83 U N
{ C33R15.le_tile.le_guts.lp2.muxf2_l0 "out" 15 14 729.83 U N
{ C33R15.le_tile.le_guts.lp2.lut0 "f2" 15 14 729.83 U N
}
}
}
}
{ C32R15_xbar_tile.xbar_0.ixbar0 "z5 [3]" 15 14 567.83 U N
{ C33R15.le_tile.le_guts.lp1.lut0 "f1" 15 14 700.83 U N
}
}
}
}
}
}
{ C34R11_xbar_tile.xbar_0.oxbar "xy [11]" 16 10 250.12 U N
{ C36R10_xbar_tile.xbar_0.ixbar3 "i0 [3]" 17 9 250.12 U N
{ C36R10_xbar_tile.xbar_0.ixbar3 "z6 [1]" 17 9 336.237 U N
{ C36R18_xbar_tile.xbar_0.ixbar3 "i0 [10]" 17 17 336.237 U N
{ C36R18_xbar_tile.xbar_0.ixbar3 "z6 [0]" 17 17 573.803 U N
{ C37R18.le_tile.le_guts.lp1.muxf2_l0 "in0" 17 17 573.803 U N
{ C37R18.le_tile.le_guts.lp1.muxf2_l0 "out" 17 17 735.803 U N
{ C37R18.le_tile.le_guts.lp1.lut0 "f2" 17 17 735.803 U N
}
}
}
}
{ C36R18_xbar_tile.xbar_0.ixbar3 "z5 [3]" 17 17 573.803 U N
{ C37R18.le_tile.le_guts.lp0.lut0 "f1" 17 17 706.803 U N
}
}
}
}
}
}
}
{ C34R11_xbar_tile.xbar_0.ixbar2 "i1 [2]" 16 10 0 U N
{ C34R11_xbar_tile.xbar_0.ixbar2 "z7 [0]" 16 10 193.12 U N
{ C35R11.le_tile.le_guts.lp2.lut0 "f0" 16 10 326.12 U N
}
}
{ C34R11_xbar_tile.xbar_0.ixbar2 "z6 [2]" 16 10 193.12 U N
{ C28R11_xbar_tile.xbar_0.ixbar2 "i3 [15]" 13 10 193.12 U N
{ C28R11_xbar_tile.xbar_0.ixbar2 "z6 [2]" 13 10 382.885 U N
{ C26R11_xbar_tile.xbar_0.ixbar2 "i3 [13]" 12 10 382.885 U N
{ C26R11_xbar_tile.xbar_0.ixbar2 "z1 [1]" 12 10 607.487 U N
{ C26R14_xbar_tile.xbar_0.ixbar2 "i2 [15]" 12 13 607.487 U N
{ C26R14_xbar_tile.xbar_0.ixbar2 "z1 [2]" 12 13 784.978 U N
{ C27R14.le_tile.le_guts.lp2.muxf3_l0 "in0" 12 13 784.978 U N
{ C27R14.le_tile.le_guts.lp2.muxf3_l0 "out" 12 13 949.298 U N
{ C27R14.le_tile.le_guts.lp2.lut0 "f3" 12 13 949.298 U N
}
}
}
}
}
}
{ C26R11_xbar_tile.xbar_0.ixbar2 "z1 [0]" 12 10 607.487 U N
{ C26R15_xbar_tile.xbar_0.ixbar2 "i1 [5]" 12 14 607.487 U N
{ C26R15_xbar_tile.xbar_0.ixbar2 "z7 [0]" 12 14 839.282 U N
{ C27R15.le_tile.le_guts.lp2.lut0 "f0" 12 14 972.282 U N
}
}
{ C26R15_xbar_tile.xbar_0.ixbar2 "z2 [0]" 12 14 839.282 U N
{ C27R15.le_tile.le_guts.lp0.lut41 "f2" 12 14 972.282 U N
}
}
}
}
}
{ C24R11_xbar_tile.xbar_0.ixbar2 "i3 [11]" 11 10 382.885 U N
{ C24R11_xbar_tile.xbar_0.ixbar2 "z0 [1]" 11 10 606.578 U N
{ C24R14_xbar_tile.xbar_0.ixbar2 "i1 [11]" 11 13 606.578 U N
{ C24R14_xbar_tile.xbar_0.ixbar2 "z6 [0]" 11 13 783.833 U N
{ C25R14.le_tile.le_guts.lp0.muxf2_l0 "in0" 11 13 783.833 U N
{ C25R14.le_tile.le_guts.lp0.muxf2_l0 "out" 11 13 945.833 U N
{ C25R14.le_tile.le_guts.lp0.lut0 "f2" 11 13 945.833 U N
}
}
}
}
}
}
}
}
}
}
{ C34R11_xbar_tile.xbar_0.ixbar2 "z4 [1]" 16 10 193.12 U N
{ C28R11_xbar_tile.xbar_0.ixbar2 "i3 [4]" 13 10 193.12 U N
{ C28R11_xbar_tile.xbar_0.ixbar2 "z0 [1]" 13 10 382.614 U N
{ C28R14_xbar_tile.xbar_0.ixbar2 "i1 [11]" 13 13 382.614 U N
{ C28R14_xbar_tile.xbar_0.ixbar2 "z7 [3]" 13 13 573.327 U N
{ C28R14_xbar_tile.xbar_0.ixbar0 "i2 [3]" 13 13 573.327 U N
{ C28R14_xbar_tile.xbar_0.ixbar0 "z5 [3]" 13 13 790.687 U N
{ C29R14.le_tile.le_guts.lp1.lut0 "f1" 13 13 923.687 U N
}
}
}
}
{ C28R14_xbar_tile.xbar_0.ixbar2 "z6 [0]" 13 13 573.327 U N
{ C29R14.le_tile.le_guts.lp0.muxf2_l0 "in0" 13 13 573.327 U N
{ C29R14.le_tile.le_guts.lp0.muxf2_l0 "out" 13 13 735.327 U N
{ C29R14.le_tile.le_guts.lp0.lut0 "f2" 13 13 735.327 U N
}
}
}
}
{ C28R14_xbar_tile.xbar_0.ixbar2 "z5 [3]" 13 13 573.327 U N
{ C29R14.le_tile.le_guts.lp3.lut0 "f1" 13 13 706.327 U N
}
}
}
{ C28R13_xbar_tile.xbar_0.ixbar2 "i2 [0]" 13 12 382.614 U N
{ C28R13_xbar_tile.xbar_0.ixbar2 "z5 [3]" 13 12 561.123 U N
{ C29R13.le_tile.le_guts.lp3.lut0 "f1" 13 12 694.123 U N
}
}
{ C28R13_xbar_tile.xbar_0.ixbar2 "z1 [1]" 13 12 561.123 U N
{ C28R15_xbar_tile.xbar_0.ixbar2 "i1 [4]" 13 14 561.123 U N
{ C28R15_xbar_tile.xbar_0.ixbar2 "z6 [0]" 13 14 730.378 U N
{ C29R15.le_tile.le_guts.lp0.muxf2_l0 "in0" 13 14 730.378 U N
{ C29R15.le_tile.le_guts.lp0.muxf2_l0 "out" 13 14 892.378 U N
{ C29R15.le_tile.le_guts.lp0.lut0 "f2" 13 14 892.378 U N
}
}
}
}
}
}
}
}
}
}
{ C34R11_xbar_tile.xbar_0.ixbar2 "z1 [1]" 16 10 193.12 U N
{ C34R14_xbar_tile.xbar_0.ixbar2 "i2 [15]" 16 13 193.12 U N
{ C34R14_xbar_tile.xbar_0.ixbar2 "z6 [0]" 16 13 370.611 U N
{ C35R14.le_tile.le_guts.lp0.muxf2_l0 "in0" 16 13 370.611 U N
{ C35R14.le_tile.le_guts.lp0.muxf2_l0 "out" 16 13 532.611 U N
{ C35R14.le_tile.le_guts.lp0.lut0 "f2" 16 13 532.611 U N
}
}
}
}
}
}
{ C34R11_xbar_tile.xbar_0.ixbar2 "z1 [0]" 16 10 193.12 U N
{ C34R19_xbar_tile.xbar_0.ixbar2 "i2 [14]" 16 18 193.12 U N
{ C34R19_xbar_tile.xbar_0.ixbar2 "z7 [2]" 16 18 430.686 U N
{ C40R19_xbar_tile.xbar_0.ixbar2 "i0 [11]" 19 18 430.686 U N
{ C40R19_xbar_tile.xbar_0.ixbar2 "z1 [1]" 19 18 627.28 U N
{ C40R20_xbar_tile.xbar_0.ixbar2 "i1 [6]" 19 19 627.28 U N
{ C40R20_xbar_tile.xbar_0.ixbar2 "z6 [2]" 19 19 796.702 U N
{ C38R20_xbar_tile.xbar_0.rcmux0 "in2 [0]" 18 19 796.702 U N
{ C38R20_xbar_tile.xbar_0.rcmux0 "out" 18 19 912.703 U N
{ C39R20.le_tile.le_guts.mux_en "in6" 18 19 912.703 U N
{ C39R20.le_tile.le_guts.mux_en "out" 18 19 912.705 U N
{ C39R20.le_tile.le_guts.u_inv_rc_0 "in" 18 19 912.705 U N
{ C39R20.le_tile.le_guts.u_inv_rc_0 "out" 18 19 912.707 U N
{ C39R20.le_tile.le_guts.lbuf "en" 18 19 912.707 U N
}
}
}
}
}
}
}
}
}
}
}
{ C38R19_xbar_tile.xbar_0.ixbar2 "i0 [15]" 18 18 430.686 U N
{ C38R19_xbar_tile.xbar_0.ixbar2 "z6 [2]" 18 18 617.003 U N
{ C36R19_xbar_tile.xbar_0.rcmux0 "in2 [0]" 17 18 617.003 U N
{ C36R19_xbar_tile.xbar_0.rcmux0 "out" 17 18 733.004 U N
{ C37R19.le_tile.le_guts.mux_en "in6" 17 18 733.004 U N
{ C37R19.le_tile.le_guts.mux_en "out" 17 18 733.006 U N
{ C37R19.le_tile.le_guts.u_inv_rc_0 "in" 17 18 733.006 U N
{ C37R19.le_tile.le_guts.u_inv_rc_0 "out" 17 18 733.008 U N
{ C37R19.le_tile.le_guts.lbuf "en" 17 18 733.008 U N
}
}
}
}
}
}
}
}
{ C38R19_xbar_tile.xbar_0.ixbar2 "z2 [2]" 18 18 617.003 U N
{ C38R18_xbar_tile.xbar_0.ixbar2 "i2 [9]" 18 17 617.003 U N
{ C38R18_xbar_tile.xbar_0.ixbar2 "z6 [0]" 18 17 791.388 U N
{ C39R18.le_tile.le_guts.lp0.muxf2_l0 "in0" 18 17 791.388 U N
{ C39R18.le_tile.le_guts.lp0.muxf2_l0 "out" 18 17 953.388 U N
{ C39R18.le_tile.le_guts.lp0.lut0 "f2" 18 17 953.388 U N
}
}
}
}
}
{ C38R16_xbar_tile.xbar_0.ixbar2 "i1 [0]" 18 15 617.003 U N
{ C38R16_xbar_tile.xbar_0.ixbar2 "z6 [2]" 18 15 801.609 U N
{ C36R16_xbar_tile.xbar_0.rcmux0 "in2 [0]" 17 15 801.609 U N
{ C36R16_xbar_tile.xbar_0.rcmux0 "out" 17 15 917.61 U N
{ C37R16.le_tile.le_guts.mux_en "in6" 17 15 917.61 U N
{ C37R16.le_tile.le_guts.mux_en "out" 17 15 917.612 U N
{ C37R16.le_tile.le_guts.u_inv_rc_0 "in" 17 15 917.612 U N
{ C37R16.le_tile.le_guts.u_inv_rc_0 "out" 17 15 917.613 U N
{ C37R16.le_tile.le_guts.lbuf "en" 17 15 917.613 U N
}
}
}
}
}
}
}
{ C32R16_xbar_tile.xbar_0.ixbar2 "i3 [15]" 15 15 801.609 U N
{ C32R16_xbar_tile.xbar_0.ixbar2 "z6 [0]" 15 15 995.176 U N
{ C33R16.le_tile.le_guts.lp0.muxf2_l0 "in0" 15 15 995.176 U N
{ C33R16.le_tile.le_guts.lp0.muxf2_l0 "out" 15 15 1157.18 U N
{ C33R16.le_tile.le_guts.lp0.lut0 "f2" 15 15 1157.18 U N
}
}
}
}
}
}
{ C38R16_xbar_tile.xbar_0.ixbar2 "z5 [0]" 18 15 801.609 U N
{ C38R16_xbar_tile.xbar_0.rcmux0 "in1 [0]" 18 15 801.609 U N
{ C38R16_xbar_tile.xbar_0.rcmux0 "out" 18 15 1128.66 U N
{ C39R16.le_tile.le_guts.mux_en "in6" 18 15 1128.66 U N
{ C39R16.le_tile.le_guts.mux_en "out" 18 15 1128.67 U N
{ C39R16.le_tile.le_guts.u_inv_rc_0 "in" 18 15 1128.67 U N
{ C39R16.le_tile.le_guts.u_inv_rc_0 "out" 18 15 1128.67 U N
{ C39R16.le_tile.le_guts.lbuf "en" 18 15 1128.67 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C34R15_xbar_tile.xbar_0.ixbar2 "i1 [5]" 16 14 193.12 U N
{ C34R15_xbar_tile.xbar_0.ixbar2 "z5 [1]" 16 14 424.915 U N
{ C38R15_xbar_tile.xbar_0.ixbar2 "i0 [4]" 18 14 424.915 U N
{ C38R15_xbar_tile.xbar_0.ixbar2 "z7 [2]" 18 14 613.51 U N
{ C42R15_xbar_tile.xbar_0.ixbar2 "i0 [15]" 20 14 613.51 U N
{ C42R15_xbar_tile.xbar_0.ixbar2 "z6 [0]" 20 14 794.278 U N
{ C43R15.le_tile.le_guts.lp0.muxf2_l0 "in0" 20 14 794.278 U N
{ C43R15.le_tile.le_guts.lp0.muxf2_l0 "out" 20 14 956.278 U N
{ C43R15.le_tile.le_guts.lp0.lut0 "f2" 20 14 956.278 U N
}
}
}
}
}
}
}
{ C36R15_xbar_tile.xbar_0.ixbar2 "i0 [2]" 17 14 424.915 U N
{ C36R15_xbar_tile.xbar_0.ixbar2 "z4 [3]" 17 14 612.232 U N
{ C37R15.le_tile.le_guts.lp1.muxf2_l40 "in0" 17 14 612.232 U N
{ C37R15.le_tile.le_guts.lp1.muxf2_l40 "out" 17 14 776.232 U N
{ C37R15.le_tile.le_guts.lp1.lut40 "f2" 17 14 776.232 U N
}
}
}
}
{ C36R15_xbar_tile.xbar_0.ixbar2 "z1 [3]" 17 14 612.232 U N
{ C37R15.le_tile.le_guts.lp0.muxf1_l40 "in0" 17 14 612.232 U N
{ C37R15.le_tile.le_guts.lp0.muxf1_l40 "out" 17 14 807.232 U N
{ C37R15.le_tile.le_guts.lp0.lut40 "f1" 17 14 807.232 U N
}
}
}
}
}
}
}
}
{ C34R11_xbar_tile.xbar_0.ixbar2 "z0 [0]" 16 10 193.12 U N
{ C34R15_xbar_tile.xbar_0.ixbar2 "i2 [1]" 16 14 193.12 U N
{ C34R15_xbar_tile.xbar_0.ixbar2 "z6 [0]" 16 14 424.915 U N
{ C35R15.le_tile.le_guts.lp0.muxf2_l0 "in0" 16 14 424.915 U N
{ C35R15.le_tile.le_guts.lp0.muxf2_l0 "out" 16 14 586.915 U N
{ C35R15.le_tile.le_guts.lp0.lut0 "f2" 16 14 586.915 U N
}
}
}
}
{ C34R15_xbar_tile.xbar_0.ixbar2 "z2 [0]" 16 14 424.915 U N
{ C35R15.le_tile.le_guts.lp0.lut41 "f2" 16 14 557.915 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[3]|qx_net []
{ C35R32.le_tile.le_guts.lp0.reg0 "qx" 16 31 0 U N
{ C34R32_xbar_tile.xbar_0.ixbar0 "i3 [6]" 16 31 0 U N
{ C34R32_xbar_tile.xbar_0.ixbar0 "z4 [1]" 16 31 87.07 U N
{ C30R32_xbar_tile.xbar_0.ixbar0 "i3 [0]" 14 31 87.07 U N
{ C30R32_xbar_tile.xbar_0.ixbar0 "z0 [0]" 14 31 267.839 U N
{ C30R40_xbar_tile.xbar_0.ixbar0 "i1 [10]" 14 39 267.839 U N
{ C30R40_xbar_tile.xbar_0.ixbar0 "z0 [0]" 14 39 501.054 U N
{ C30R48_xbar_tile.xbar_0.ixbar0 "i1 [10]" 14 47 501.054 U N
{ C30R48_xbar_tile.xbar_0.ixbar0 "z6 [3]" 14 47 734.269 U N
{ C30R48_xbar_tile.xbar_0.ixbar1 "i2 [6]" 14 47 734.269 U N
{ C30R48_xbar_tile.xbar_0.ixbar1 "z1 [1]" 14 47 951.629 U N
{ C31R49.io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS "od_d_0 [2]" 14 47 951.629 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout C35R12_mux0_ble0_out_0 []
{ C35R12.le_tile.le_guts.lp0.SC_mux_dx4_0 "out" 16 11 0 U N
{ C35R12.le_tile.le_guts.lp1.muxf3_l0 "in1" 16 11 0 U N
{ C35R12.le_tile.le_guts.lp1.muxf3_l0 "out" 16 11 149.94 U N
{ C35R12.le_tile.le_guts.lp1.lut0 "f3" 16 11 149.94 U N
}
}
}
{ C34R12_xbar_tile.xbar_0.oxbar "d [2]" 16 11 0 U N
{ C34R12_xbar_tile.xbar_0.oxbar "xy [4]" 16 11 176.9 U N
{ C34R12_xbar_tile.xbar_0.ixbar1 "i3 [9]" 16 11 176.9 U N
{ C34R12_xbar_tile.xbar_0.ixbar1 "z6 [0]" 16 11 258.195 U N
{ C35R12.le_tile.le_guts.lp3.muxf2_l0 "in0" 16 11 258.195 U N
{ C35R12.le_tile.le_guts.lp3.muxf2_l0 "out" 16 11 420.195 U N
{ C35R12.le_tile.le_guts.lp3.lut0 "f2" 16 11 420.195 U N
}
}
}
}
}
}
{ C34R12_xbar_tile.xbar_0.oxbar "xy [23]" 16 11 176.9 U N
{ C36R13_xbar_tile.xbar_0.ixbar1 "i0 [9]" 17 12 176.9 U N
{ C36R13_xbar_tile.xbar_0.ixbar1 "z3 [0]" 17 12 263.017 U N
{ C37R13.le_tile.le_guts.lp2.muxf0_l40 "in0" 17 12 263.017 U N
{ C37R13.le_tile.le_guts.lp2.muxf0_l40 "out" 17 12 456.017 U N
{ C37R13.le_tile.le_guts.lp2.lut40 "f0" 17 12 456.017 U N
}
}
}
}
}
}
{ C34R12_xbar_tile.xbar_0.oxbar "xy [16]" 16 11 176.9 U N
{ C34R13_xbar_tile.xbar_0.ixbar1 "i1 [13]" 16 12 176.9 U N
{ C34R13_xbar_tile.xbar_0.ixbar1 "z6 [0]" 16 12 261.734 U N
{ C35R13.le_tile.le_guts.lp3.muxf2_l0 "in0" 16 12 261.734 U N
{ C35R13.le_tile.le_guts.lp3.muxf2_l0 "out" 16 12 423.734 U N
{ C35R13.le_tile.le_guts.lp3.lut0 "f2" 16 12 423.734 U N
}
}
}
}
}
}
}
{ C34R12_xbar_tile.xbar_0.ixbar0 "i3 [8]" 16 11 0 U N
{ C34R12_xbar_tile.xbar_0.ixbar0 "z5 [0]" 16 11 119.9 U N
{ C34R15_xbar_tile.xbar_0.ixbar0 "i2 [13]" 16 14 119.9 U N
{ C34R15_xbar_tile.xbar_0.ixbar0 "z6 [3]" 16 14 297.391 U N
{ C34R15_xbar_tile.xbar_0.ixbar1 "i2 [6]" 16 14 297.391 U N
{ C34R15_xbar_tile.xbar_0.ixbar1 "z6 [0]" 16 14 514.751 U N
{ C35R15.le_tile.le_guts.lp3.muxf2_l0 "in0" 16 14 514.751 U N
{ C35R15.le_tile.le_guts.lp3.muxf2_l0 "out" 16 14 676.751 U N
{ C35R15.le_tile.le_guts.lp3.lut0 "f2" 16 14 676.751 U N
}
}
}
}
}
}
}
}
{ C34R12_xbar_tile.xbar_0.ixbar0 "z0 [1]" 16 11 119.9 U N
{ C34R15_xbar_tile.xbar_0.ixbar0 "i1 [11]" 16 14 119.9 U N
{ C34R15_xbar_tile.xbar_0.ixbar0 "z2 [0]" 16 14 297.155 U N
{ C35R15.le_tile.le_guts.lp1.lut41 "f2" 16 14 430.155 U N
}
}
}
}
}
}
rout u_colorgen_v_valid__reg.mclk_out []
{ C25R16.le_tile.le_guts.lbuf "mclk_b" 11 15 0 U N
{ C25R16.le_tile.le_guts.lp1.reg0 "mclk_b" 11 15 0 U N
}
{ C25R16.le_tile.le_guts.lp0.reg0 "mclk_b" 11 15 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [9]
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_9 "out" 14 12 0 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_db [9]" 14 12 0 U N
}
}
rout C35R12_mux0_ble0_out_1 []
{ C35R12.le_tile.le_guts.lp0.SC_mux_dx4_1 "out" 16 11 0 U N
{ C35R12.le_tile.le_guts.lp0.mux_dy "in0" 16 11 0 U N
{ C35R12.le_tile.le_guts.lp0.mux_dy "out" 16 11 54.001 U N
{ C34R12_xbar_tile.xbar_0.oxbar "d [4]" 16 11 54.001 U N
{ C34R12_xbar_tile.xbar_0.oxbar "xy [20]" 16 11 196.911 U N
{ C34R12_xbar_tile.xbar_0.ixbar3 "i3 [9]" 16 11 196.911 U N
{ C34R12_xbar_tile.xbar_0.ixbar3 "z4 [0]" 16 11 278.206 U N
{ C35R12.le_tile.le_guts.lp3.mux_di0 "in1" 16 11 278.206 U N
{ C35R12.le_tile.le_guts.lp3.mux_di0 "out" 16 11 454.526 U N
{ C35R12.le_tile.le_guts.lp3.reg0 "di" 16 11 454.526 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].mclk_out []
{ C27R9.le_tile.le_guts.lbuf "mclk_b" 12 8 0 U N
{ C27R9.le_tile.le_guts.lp0.reg0 "mclk_b" 12 8 0 U N
}
}
rout ii0518|dx_net []
{ C37R23.le_tile.le_guts.lp2.lut0 "dx" 17 22 0 U N
{ C37R23.le_tile.le_guts.lp2.mux_di0 "in2" 17 22 0 U N
{ C37R23.le_tile.le_guts.lp2.mux_di0 "out" 17 22 60.2 U N
{ C37R23.le_tile.le_guts.lp2.reg0 "di" 17 22 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sr_out []
{ C45R11.le_tile.le_guts.lbuf "a_sr" 21 10 0 U N
{ C45R11.le_tile.le_guts.lp2.reg0 "a_sr" 21 10 0 U N
}
{ C45R11.le_tile.le_guts.lp1.reg0 "a_sr" 21 10 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sh0 []
{ C37R12.le_tile.le_guts.lbuf "sh [1]" 17 11 0 U N
{ C37R12.le_tile.le_guts.lp2.reg1 "shift" 17 11 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net []
{ C29R8.le_tile.le_guts.lp2.reg0 "qx" 13 7 0 U N
{ C28R8_xbar_tile.xbar_0.oxbar "d [11]" 13 7 0 U N
{ C28R8_xbar_tile.xbar_0.oxbar "xy [23]" 13 7 144.07 U N
{ C30R8_xbar_tile.xbar_0.ixbar3 "i1 [9]" 14 7 144.07 U N
{ C30R8_xbar_tile.xbar_0.ixbar3 "z6 [1]" 14 7 230.484 U N
{ C30R16_xbar_tile.xbar_0.ixbar3 "i0 [10]" 14 15 230.484 U N
{ C30R16_xbar_tile.xbar_0.ixbar3 "z7 [0]" 14 15 468.05 U N
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_8 "in1" 14 15 601.05 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_0 "in1" 14 15 601.05 U N
}
}
{ C30R16_xbar_tile.xbar_0.ixbar3 "z1 [1]" 14 15 468.05 U N
{ C30R17_xbar_tile.xbar_0.ixbar3 "i1 [6]" 14 16 468.05 U N
{ C30R17_xbar_tile.xbar_0.ixbar3 "z7 [0]" 14 16 637.472 U N
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_8 "in1" 14 16 770.472 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_0 "in1" 14 16 770.472 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net []
{ C29R9.le_tile.le_guts.lp0.reg1 "qx" 13 8 0 U N
{ C28R9_xbar_tile.xbar_0.oxbar "d [3]" 13 8 0 U N
{ C28R9_xbar_tile.xbar_0.oxbar "xy [23]" 13 8 144.07 U N
{ C30R10_xbar_tile.xbar_0.ixbar1 "i0 [9]" 14 9 144.07 U N
{ C30R10_xbar_tile.xbar_0.ixbar1 "z1 [0]" 14 9 230.502 U N
{ C30R18_xbar_tile.xbar_0.ixbar1 "i2 [14]" 14 17 230.502 U N
{ C30R18_xbar_tile.xbar_0.ixbar1 "z1 [1]" 14 17 468.067 U N
{ C30R19_xbar_tile.xbar_0.ixbar1 "i1 [6]" 14 18 468.067 U N
{ C30R19_xbar_tile.xbar_0.ixbar1 "z1 [3]" 14 18 637.489 U N
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_6 "in1" 14 18 770.489 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_14 "in1" 14 18 770.489 U N
}
}
}
}
}
{ C30R14_xbar_tile.xbar_0.ixbar1 "i1 [5]" 14 13 230.502 U N
{ C30R14_xbar_tile.xbar_0.ixbar1 "z1 [3]" 14 13 462.297 U N
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_6 "in1" 14 13 595.297 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_14 "in1" 14 13 595.297 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_buffer_rd_sel__reg|qx_net []
{ C33R17.le_tile.le_guts.lp0.reg0 "qx" 15 16 0 U N
{ C32R17_xbar_tile.xbar_0.oxbar "d [1]" 15 16 0 U N
{ C32R17_xbar_tile.xbar_0.oxbar "xy [0]" 15 16 165.28 U N
{ C32R16_xbar_tile.xbar_0.ixbar1 "i2 [7]" 15 15 165.28 U N
{ C32R16_xbar_tile.xbar_0.ixbar1 "z7 [0]" 15 15 250.115 U N
{ C33R16.le_tile.le_guts.lp1.lut0 "f0" 15 15 383.115 U N
}
}
}
}
}
{ C32R17_xbar_tile.xbar_0.ixbar0 "i3 [6]" 15 16 0 U N
{ C32R17_xbar_tile.xbar_0.ixbar0 "z7 [0]" 15 16 108.28 U N
{ C33R17.le_tile.le_guts.lp0.lut0 "f0" 15 16 241.28 U N
}
}
{ C32R17_xbar_tile.xbar_0.ixbar0 "z5 [3]" 15 16 108.28 U N
{ C33R17.le_tile.le_guts.lp1.lut0 "f1" 15 16 241.28 U N
}
}
{ C32R17_xbar_tile.xbar_0.ixbar0 "z2 [1]" 15 16 108.28 U N
{ C33R17.le_tile.le_guts.lp0.mux_di4 "in1" 15 16 108.28 U N
{ C33R17.le_tile.le_guts.lp0.mux_di4 "out" 15 16 305.6 U N
{ C33R17.le_tile.le_guts.lp0.reg1 "di" 15 16 305.6 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]|qx_net []
{ C49R5.le_tile.le_guts.lp0.reg1 "qx" 23 4 0 U N
{ C48R5_xbar_tile.xbar_0.oxbar "d [3]" 23 4 0 U N
{ C48R5_xbar_tile.xbar_0.oxbar "xy [5]" 23 4 151.14 U N
{ C50R4_xbar_tile.xbar_0.ixbar2 "i3 [3]" 24 3 151.14 U N
{ C50R4_xbar_tile.xbar_0.ixbar2 "z1 [0]" 24 3 237.572 U N
{ C50R12_xbar_tile.xbar_0.ixbar2 "i2 [14]" 24 11 237.572 U N
{ C50R12_xbar_tile.xbar_0.ixbar2 "z0 [0]" 24 11 470.786 U N
{ C50R20_xbar_tile.xbar_0.ixbar2 "i1 [10]" 24 19 470.786 U N
{ C50R20_xbar_tile.xbar_0.ixbar2 "z0 [0]" 24 19 704.001 U N
{ C50R28_xbar_tile.xbar_0.ixbar2 "i1 [10]" 24 27 704.001 U N
{ C50R28_xbar_tile.xbar_0.ixbar2 "z7 [2]" 24 27 937.216 U N
{ C52R28.xbar_tile.xbar_0.ixbar2 "i3 [0]" 25 27 937.216 U N
{ C52R28.xbar_tile.xbar_0.ixbar2 "z5 [3]" 25 27 1156.99 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [2]" 25 27 1289.99 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C48R5_xbar_tile.xbar_0.ixbar0 "i3 [7]" 23 4 0 U N
{ C48R5_xbar_tile.xbar_0.ixbar0 "z2 [1]" 23 4 94.14 U N
{ C49R5.le_tile.le_guts.lp0.mux_di4 "in1" 23 4 94.14 U N
{ C49R5.le_tile.le_guts.lp0.mux_di4 "out" 23 4 291.46 U N
{ C49R5.le_tile.le_guts.lp0.reg1 "di" 23 4 291.46 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[4].sclk_out []
{ C33R30.le_tile.le_guts.lbuf "sclk" 15 29 0 U N
{ C33R30.le_tile.le_guts.lp1.reg0 "sclk" 15 29 0 U N
}
{ C33R30.le_tile.le_guts.lp0.reg0 "sclk" 15 29 0 U N
}
}
rout ii0629|dx_net []
{ C35R11.le_tile.le_guts.lp2.lut40 "dx" 16 10 0 U N
{ C35R11.le_tile.le_guts.lp2.SC_mux_dx4_0 "in0" 16 10 0 U N
}
}
rout ii0630|dx_net []
{ C35R11.le_tile.le_guts.lp3.lut0 "dx" 16 10 0 U N
{ C34R11_xbar_tile.xbar_0.ixbar3 "i2 [3]" 16 10 0 U N
{ C34R11_xbar_tile.xbar_0.ixbar3 "z0 [2]" 16 10 87.2 U N
{ C32R11_xbar_tile.xbar_0.ixbar3 "i3 [7]" 15 10 87.2 U N
{ C32R11_xbar_tile.xbar_0.ixbar3 "z1 [2]" 15 10 269.921 U N
{ C32R11_xbar_tile.xbar_0.oxbar "d [20]" 15 10 269.921 U N
{ C32R11_xbar_tile.xbar_0.oxbar "xy [2]" 15 10 548.411 U N
{ C34R11_xbar_tile.xbar_0.ixbar0 "i0 [3]" 16 10 548.411 U N
{ C34R11_xbar_tile.xbar_0.ixbar0 "z1 [2]" 16 10 630.141 U N
{ C35R11.le_tile.le_guts.lp0.mux_di0 "in1" 16 10 630.141 U N
{ C35R11.le_tile.le_guts.lp0.mux_di0 "out" 16 10 806.461 U N
{ C35R11.le_tile.le_guts.lp0.reg0 "di" 16 10 806.461 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_other_1_beat_valid__reg|qx_net []
{ C45R13.le_tile.le_guts.lp1.reg0 "qx" 21 12 0 U N
{ C44R13_xbar_tile.xbar_0.oxbar "d [6]" 21 12 0 U N
{ C44R13_xbar_tile.xbar_0.oxbar "xy [8]" 21 12 151.14 U N
{ C44R14_xbar_tile.xbar_0.ixbar0 "i1 [9]" 21 13 151.14 U N
{ C44R14_xbar_tile.xbar_0.ixbar0 "z7 [0]" 21 13 235.975 U N
{ C45R14.le_tile.le_guts.lp0.lut0 "f0" 21 13 368.974 U N
}
}
}
}
}
{ C44R13_xbar_tile.xbar_0.ixbar1 "i2 [12]" 21 12 0 U N
{ C44R13_xbar_tile.xbar_0.ixbar1 "z5 [3]" 21 12 94.14 U N
{ C45R13.le_tile.le_guts.lp2.lut0 "f1" 21 12 227.14 U N
}
}
}
}
rout C29R19_ble0_out_to_muxdx []
{ C29R19.le_tile.le_guts.lp0.mux_f5 "out" 13 18 0 U N
{ C29R19.le_tile.le_guts.lp0.SC_mux_dx4_0 "sel" 13 18 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[28].sclk_out []
{ C27R14.le_tile.le_guts.lbuf "sclk" 12 13 0 U N
{ C27R14.le_tile.le_guts.lp2.reg0 "sclk" 12 13 0 U N
}
{ C27R14.le_tile.le_guts.lp1.reg0 "sclk" 12 13 0 U N
}
{ C27R14.le_tile.le_guts.lp0.reg0 "sclk" 12 13 0 U N
}
}
rout u_sdram_to_RGB_v_valid_r__reg[0]|qx_net []
{ C39R15.le_tile.le_guts.lp1.reg1 "qx" 18 14 0 U N
{ C38R15_xbar_tile.xbar_0.ixbar1 "i2 [13]" 18 14 0 U N
{ C38R15_xbar_tile.xbar_0.ixbar1 "z7 [2]" 18 14 94.14 U N
{ C44R15_xbar_tile.xbar_0.ixbar1 "i0 [11]" 21 14 94.14 U N
{ C44R15_xbar_tile.xbar_0.ixbar1 "z5 [3]" 21 14 283.634 U N
{ C45R15.le_tile.le_guts.lp2.lut0 "f1" 21 14 416.634 U N
}
}
}
}
{ C38R15_xbar_tile.xbar_0.ixbar1 "z5 [1]" 18 14 94.14 U N
{ C44R15_xbar_tile.xbar_0.ixbar1 "i0 [0]" 21 14 94.14 U N
{ C44R15_xbar_tile.xbar_0.ixbar1 "z6 [3]" 21 14 280.178 U N
{ C44R15_xbar_tile.xbar_0.ixbar2 "i3 [7]" 21 14 280.178 U N
{ C44R15_xbar_tile.xbar_0.ixbar2 "z4 [0]" 21 14 497.539 U N
{ C45R15.le_tile.le_guts.lp2.mux_di0 "in1" 21 14 497.539 U N
{ C45R15.le_tile.le_guts.lp2.mux_di0 "out" 21 14 673.859 U N
{ C45R15.le_tile.le_guts.lp2.reg0 "di" 21 14 673.859 U N
}
}
}
}
}
}
}
}
{ C38R15_xbar_tile.xbar_0.ixbar1 "z5 [0]" 18 14 94.14 U N
{ C39R15.le_tile.le_guts.lp1.lut41 "f0" 18 14 227.14 U N
}
}
}
}
rout ii0741|dx_net []
{ C29R14.le_tile.le_guts.lp1.lut0 "dx" 13 13 0 U N
{ C29R14.le_tile.le_guts.lp1.mux_di0 "in2" 13 13 0 U N
{ C29R14.le_tile.le_guts.lp1.mux_di0 "out" 13 13 60.2 U N
{ C29R14.le_tile.le_guts.lp1.reg0 "di" 13 13 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_emb_addr_wr__reg[8].mclk_out []
{ C35R16.le_tile.le_guts.lbuf "mclk_b" 16 15 0 U N
{ C35R16.le_tile.le_guts.lp3.reg1 "mclk_b" 16 15 0 U N
}
{ C35R16.le_tile.le_guts.lp3.reg0 "mclk_b" 16 15 0 U N
}
{ C35R16.le_tile.le_guts.lp2.reg1 "mclk_b" 16 15 0 U N
}
{ C35R16.le_tile.le_guts.lp1.reg1 "mclk_b" 16 15 0 U N
}
{ C35R16.le_tile.le_guts.lp0.reg0 "mclk_b" 16 15 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].sr_out []
{ C39R11.le_tile.le_guts.lbuf "a_sr" 18 10 0 U N
{ C39R11.le_tile.le_guts.lp0.reg0 "a_sr" 18 10 0 U N
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[28]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [28]" 25 35 0 U N
{ C52R36.xbar_tile.xbar_0.ixbar2 "i1 [2]" 25 35 0 U N
{ C52R36.xbar_tile.xbar_0.ixbar2 "z6 [2]" 25 35 87.07 U N
{ C48R36_xbar_tile.xbar_0.ixbar2 "i3 [11]" 23 35 87.07 U N
{ C48R36_xbar_tile.xbar_0.ixbar2 "z6 [1]" 23 35 256.496 U N
{ C32R36_xbar_tile.xbar_0.ixbar2 "i3 [14]" 15 35 256.496 U N
{ C32R36_xbar_tile.xbar_0.ixbar2 "z2 [3]" 15 35 580.474 U N
{ C32R28_xbar_tile.xbar_0.ixbar2 "i1 [1]" 15 27 580.474 U N
{ C32R28_xbar_tile.xbar_0.ixbar2 "z2 [3]" 15 27 814.182 U N
{ C32R20_xbar_tile.xbar_0.ixbar2 "i1 [1]" 15 19 814.182 U N
{ C32R20_xbar_tile.xbar_0.ixbar2 "z2 [3]" 15 19 1047.89 U N
{ C32R12_xbar_tile.xbar_0.ixbar2 "i1 [1]" 15 11 1047.89 U N
{ C32R12_xbar_tile.xbar_0.ixbar2 "z2 [3]" 15 11 1281.6 U N
{ C32R8_xbar_tile.xbar_0.ixbar2 "i2 [10]" 15 7 1281.6 U N
{ C32R8_xbar_tile.xbar_0.ixbar2 "z1 [2]" 15 7 1509.86 U N
{ C32R8_xbar_tile.xbar_0.ixbar1 "i0 [7]" 15 7 1509.86 U N
{ C32R8_xbar_tile.xbar_0.ixbar1 "z3 [1]" 15 7 1727.22 U N
{ C33R8.le_tile.le_guts.lp1.mux_di0 "in1" 15 7 1727.22 U N
{ C33R8.le_tile.le_guts.lp1.mux_di0 "out" 15 7 1903.54 U N
{ C33R8.le_tile.le_guts.lp1.reg0 "di" 15 7 1903.54 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0466|dx_net []
{ C17R17.le_tile.le_guts.lp1.lut0 "dx" 7 16 0 U N
{ C17R17.le_tile.le_guts.lp1.mux_di0 "in2" 7 16 0 U N
{ C17R17.le_tile.le_guts.lp1.mux_di0 "out" 7 16 60.2 U N
{ C17R17.le_tile.le_guts.lp1.reg0 "di" 7 16 60.2 U N
}
}
}
}
rout C27R11_mux0_ble0_out_0 []
{ C27R11.le_tile.le_guts.lp0.SC_mux_dx4_0 "out" 12 10 0 U N
{ C27R11.le_tile.le_guts.lp1.muxf3_l0 "in1" 12 10 0 U N
{ C27R11.le_tile.le_guts.lp1.muxf3_l0 "out" 12 10 143.18 U N
{ C27R11.le_tile.le_guts.lp1.lut0 "f3" 12 10 143.18 U N
}
}
}
{ C26R11_xbar_tile.xbar_0.oxbar "d [2]" 12 10 0 U N
{ C26R11_xbar_tile.xbar_0.oxbar "xy [11]" 12 10 151.18 U N
{ C28R10_xbar_tile.xbar_0.ixbar3 "i0 [3]" 13 9 151.18 U N
{ C28R10_xbar_tile.xbar_0.ixbar3 "z5 [1]" 13 9 237.611 U N
{ C34R10_xbar_tile.xbar_0.ixbar3 "i0 [0]" 16 9 237.611 U N
{ C34R10_xbar_tile.xbar_0.ixbar3 "z5 [3]" 16 9 461.723 U N
{ C35R10.le_tile.le_guts.lp0.lut0 "f1" 16 9 594.723 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_addr_wr__reg[8].sh0 []
{ C35R16.le_tile.le_guts.lbuf "sh [1]" 16 15 0 U N
{ C35R16.le_tile.le_guts.lp1.reg1 "shift" 16 15 0 U N
}
}
rout u_sdram_to_RGB_de_i_start_pulse__reg.sclk_out []
{ C45R14.le_tile.le_guts.lbuf "sclk" 21 13 0 U N
{ C45R14.le_tile.le_guts.lp2.reg0 "sclk" 21 13 0 U N
}
{ C45R14.le_tile.le_guts.lp1.reg0 "sclk" 21 13 0 U N
}
{ C45R14.le_tile.le_guts.lp0.reg0 "sclk" 21 13 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_rd__reg[3].sr_out []
{ C27R16.le_tile.le_guts.lbuf "a_sr" 12 15 0 U N
{ C27R16.le_tile.le_guts.lp0.reg0 "a_sr" 12 15 0 U N
}
}
rout ii0577|dx_net []
{ C45R14.le_tile.le_guts.lp0.lut0 "dx" 21 13 0 U N
{ C45R14.le_tile.le_guts.lp0.mux_di0 "in2" 21 13 0 U N
{ C45R14.le_tile.le_guts.lp0.mux_di0 "out" 21 13 60.2 U N
{ C45R14.le_tile.le_guts.lp0.reg0 "di" 21 13 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].sclk_out []
{ C29R14.le_tile.le_guts.lbuf "sclk" 13 13 0 U N
{ C29R14.le_tile.le_guts.lp3.reg0 "sclk" 13 13 0 U N
}
{ C29R14.le_tile.le_guts.lp1.reg0 "sclk" 13 13 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|qx_net []
{ C39R14.le_tile.le_guts.lp2.reg0 "qx" 18 13 0 U N
{ C38R14_xbar_tile.xbar_0.oxbar "d [11]" 18 13 0 U N
{ C38R14_xbar_tile.xbar_0.oxbar "xy [1]" 18 13 165.28 U N
{ C36R13_xbar_tile.xbar_0.ixbar2 "i3 [6]" 17 12 165.28 U N
{ C36R13_xbar_tile.xbar_0.ixbar2 "z2 [3]" 17 12 251.465 U N
{ C36R9_xbar_tile.xbar_0.ixbar2 "i2 [10]" 17 8 251.465 U N
{ C36R9_xbar_tile.xbar_0.ixbar2 "z6 [0]" 17 8 479.724 U N
{ C37R9.le_tile.le_guts.lp0.muxf2_l0 "in0" 17 8 479.724 U N
{ C37R9.le_tile.le_guts.lp0.muxf2_l0 "out" 17 8 641.724 U N
{ C37R9.le_tile.le_guts.lp0.lut0 "f2" 17 8 641.724 U N
}
}
}
}
}
}
}
}
{ C38R14_xbar_tile.xbar_0.oxbar "xy [13]" 18 13 165.28 U N
{ C36R15_xbar_tile.xbar_0.ixbar0 "i2 [6]" 17 14 165.28 U N
{ C36R15_xbar_tile.xbar_0.ixbar0 "z0 [1]" 17 14 251.465 U N
{ C36R18_xbar_tile.xbar_0.ixbar0 "i1 [11]" 17 17 251.465 U N
{ C36R18_xbar_tile.xbar_0.ixbar0 "z7 [0]" 17 17 428.72 U N
{ C37R18.le_tile.le_guts.lp0.lut0 "f0" 17 17 561.72 U N
}
}
}
}
}
}
{ C38R14_xbar_tile.xbar_0.oxbar "xy [10]" 18 13 165.28 U N
{ C38R13_xbar_tile.xbar_0.ixbar3 "i2 [7]" 18 12 165.28 U N
{ C38R13_xbar_tile.xbar_0.ixbar3 "z6 [0]" 18 12 250.115 U N
{ C39R13.le_tile.le_guts.lp1.muxf2_l0 "in0" 18 12 250.115 U N
{ C39R13.le_tile.le_guts.lp1.muxf2_l0 "out" 18 12 412.115 U N
{ C39R13.le_tile.le_guts.lp1.lut0 "f2" 18 12 412.115 U N
}
}
}
}
}
}
}
{ C38R14_xbar_tile.xbar_0.ixbar2 "i1 [2]" 18 13 0 U N
{ C38R14_xbar_tile.xbar_0.ixbar2 "z0 [0]" 18 13 108.28 U N
{ C38R22_xbar_tile.xbar_0.ixbar2 "i1 [10]" 18 21 108.28 U N
{ C38R22_xbar_tile.xbar_0.ixbar2 "z0 [0]" 18 21 341.495 U N
{ C38R30_xbar_tile.xbar_0.ixbar2 "i1 [10]" 18 29 341.495 U N
{ C38R30_xbar_tile.xbar_0.ixbar2 "z0 [0]" 18 29 574.71 U N
{ C38R34_xbar_tile.xbar_0.ixbar2 "i2 [1]" 18 33 574.71 U N
{ C38R34_xbar_tile.xbar_0.ixbar2 "z5 [2]" 18 33 802.512 U N
{ C52R34.xbar_tile.xbar_0.ixbar2 "i3 [5]" 25 33 802.512 U N
{ C52R34.xbar_tile.xbar_0.ixbar2 "z5 [0]" 25 33 1126.49 U N
{ C52R35.xbar_tile.xbar_0.ixbar2 "i2 [12]" 25 34 1126.49 U N
{ C52R35.xbar_tile.xbar_0.ixbar2 "z3 [0]" 25 34 1295.91 U N
{ C53R4.M7S_SOC "fp0_m_ahb_addr [30]" 25 34 1428.91 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|qx_net []
{ C29R11.le_tile.le_guts.lp3.reg0 "qx" 13 10 0 U N
{ C28R11_xbar_tile.xbar_0.oxbar "d [16]" 13 10 0 U N
{ C28R11_xbar_tile.xbar_0.oxbar "xy [23]" 13 10 172.35 U N
{ C30R12_xbar_tile.xbar_0.ixbar1 "i0 [9]" 14 11 172.35 U N
{ C30R12_xbar_tile.xbar_0.ixbar1 "z7 [1]" 14 11 258.781 U N
{ C38R12_xbar_tile.xbar_0.ixbar1 "i0 [14]" 18 11 258.781 U N
{ C38R12_xbar_tile.xbar_0.ixbar1 "z1 [1]" 18 11 571.429 U N
{ C38R13_xbar_tile.xbar_0.ixbar1 "i1 [6]" 18 12 571.429 U N
{ C38R13_xbar_tile.xbar_0.ixbar1 "z7 [0]" 18 12 740.851 U N
{ C39R13.le_tile.le_guts.lp1.lut0 "f0" 18 12 873.851 U N
}
}
}
}
}
}
}
}
{ C28R11_xbar_tile.xbar_0.oxbar "xy [18]" 13 10 172.35 U N
{ C30R11_xbar_tile.xbar_0.ixbar1 "i0 [3]" 14 10 172.35 U N
{ C30R11_xbar_tile.xbar_0.ixbar1 "z1 [0]" 14 10 254.265 U N
{ C30R19_xbar_tile.xbar_0.ixbar1 "i2 [14]" 14 18 254.265 U N
{ C30R19_xbar_tile.xbar_0.ixbar1 "z0 [0]" 14 18 487.48 U N
{ C30R27_xbar_tile.xbar_0.ixbar1 "i1 [10]" 14 26 487.48 U N
{ C30R27_xbar_tile.xbar_0.ixbar1 "z0 [0]" 14 26 720.695 U N
{ C30R35_xbar_tile.xbar_0.ixbar1 "i1 [10]" 14 34 720.695 U N
{ C30R35_xbar_tile.xbar_0.ixbar1 "z5 [2]" 14 34 953.91 U N
{ C46R35_xbar_tile.xbar_0.ixbar1 "i0 [1]" 22 34 953.91 U N
{ C46R35_xbar_tile.xbar_0.ixbar1 "z5 [1]" 22 34 1277.89 U N
{ C52R35.xbar_tile.xbar_0.ixbar1 "i0 [0]" 25 34 1277.89 U N
{ C52R35.xbar_tile.xbar_0.ixbar1 "z7 [3]" 25 34 1502 U N
{ C52R35.xbar_tile.xbar_0.ixbar3 "i0 [6]" 25 34 1502 U N
{ C52R35.xbar_tile.xbar_0.ixbar3 "z3 [1]" 25 34 1719.36 U N
{ C53R4.M7S_SOC "fp0_m_ahb_addr [29]" 25 34 1852.36 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C28R11_xbar_tile.xbar_0.ixbar3 "i0 [8]" 13 10 0 U N
{ C28R11_xbar_tile.xbar_0.ixbar3 "z7 [0]" 13 10 115.35 U N
{ C29R11.le_tile.le_guts.lp3.lut0 "f0" 13 10 248.35 U N
}
}
{ C28R11_xbar_tile.xbar_0.ixbar3 "z3 [2]" 13 10 115.35 U N
{ C28R9_xbar_tile.xbar_0.ixbar3 "i1 [15]" 13 8 115.35 U N
{ C28R9_xbar_tile.xbar_0.ixbar3 "z5 [2]" 13 8 283.772 U N
{ C36R9_xbar_tile.xbar_0.ixbar3 "i0 [5]" 17 8 283.772 U N
{ C36R9_xbar_tile.xbar_0.ixbar3 "z5 [3]" 17 8 596.419 U N
{ C37R9.le_tile.le_guts.lp0.lut0 "f1" 17 8 729.419 U N
}
}
}
}
}
}
{ C28R11_xbar_tile.xbar_0.ixbar3 "z0 [0]" 13 10 115.35 U N
{ C28R15_xbar_tile.xbar_0.ixbar3 "i2 [1]" 13 14 115.35 U N
{ C28R15_xbar_tile.xbar_0.ixbar3 "z5 [3]" 13 14 343.152 U N
{ C29R15.le_tile.le_guts.lp0.lut0 "f1" 13 14 476.152 U N
}
}
}
}
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[25]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [25]" 25 35 0 U N
{ C52R36.xbar_tile.xbar_0.ixbar2 "i1 [3]" 25 35 0 U N
{ C52R36.xbar_tile.xbar_0.ixbar2 "z5 [2]" 25 35 87.07 U N
{ C38R36_xbar_tile.xbar_0.ixbar2 "i3 [5]" 18 35 87.07 U N
{ C38R36_xbar_tile.xbar_0.ixbar2 "z2 [3]" 18 35 377.572 U N
{ C38R28_xbar_tile.xbar_0.ixbar2 "i1 [1]" 18 27 377.572 U N
{ C38R28_xbar_tile.xbar_0.ixbar2 "z2 [3]" 18 27 611.28 U N
{ C38R20_xbar_tile.xbar_0.ixbar2 "i1 [1]" 18 19 611.28 U N
{ C38R20_xbar_tile.xbar_0.ixbar2 "z2 [3]" 18 19 844.987 U N
{ C38R12_xbar_tile.xbar_0.ixbar2 "i1 [1]" 18 11 844.987 U N
{ C38R12_xbar_tile.xbar_0.ixbar2 "z3 [3]" 18 11 1078.7 U N
{ C38R8_xbar_tile.xbar_0.ixbar2 "i1 [14]" 18 7 1078.7 U N
{ C38R8_xbar_tile.xbar_0.ixbar2 "z2 [2]" 18 7 1306.95 U N
{ C38R7_xbar_tile.xbar_0.ixbar2 "i2 [9]" 18 6 1306.95 U N
{ C38R7_xbar_tile.xbar_0.ixbar2 "z7 [3]" 18 6 1476.38 U N
{ C38R7_xbar_tile.xbar_0.ixbar0 "i2 [3]" 18 6 1476.38 U N
{ C38R7_xbar_tile.xbar_0.ixbar0 "z1 [2]" 18 6 1693.74 U N
{ C39R7.le_tile.le_guts.lp0.mux_di0 "in1" 18 6 1693.74 U N
{ C39R7.le_tile.le_guts.lp0.mux_di0 "out" 18 6 1870.06 U N
{ C39R7.le_tile.le_guts.lp0.reg0 "di" 18 6 1870.06 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_colorgen_h_cnt__reg[6].sr_out []
{ C17R17.le_tile.le_guts.lbuf "a_sr" 7 16 0 U N
{ C17R17.le_tile.le_guts.lp1.reg0 "a_sr" 7 16 0 U N
}
{ C17R17.le_tile.le_guts.lp0.reg0 "a_sr" 7 16 0 U N
}
}
rout ii0688|dx_net []
{ C27R9.le_tile.le_guts.lp0.lut0 "dx" 12 8 0 U N
{ C27R9.le_tile.le_guts.lp0.mux_di0 "in2" 12 8 0 U N
{ C27R9.le_tile.le_guts.lp0.mux_di0 "out" 12 8 60.2 U N
{ C27R9.le_tile.le_guts.lp0.reg0 "di" 12 8 60.2 U N
}
}
}
}
rout u_colorgen_v_cnt__reg[2].sclk_out []
{ C15R17.le_tile.le_guts.lbuf "sclk" 6 16 0 U N
{ C15R17.le_tile.le_guts.lp1.reg0 "sclk" 6 16 0 U N
}
{ C15R17.le_tile.le_guts.lp0.reg0 "sclk" 6 16 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[5]|qx_net []
{ C27R14.le_tile.le_guts.lp1.reg0 "qx" 12 13 0 U N
{ C26R14_xbar_tile.xbar_0.oxbar "d [6]" 12 13 0 U N
{ C26R14_xbar_tile.xbar_0.oxbar "xy [20]" 12 13 144.07 U N
{ C24R14_xbar_tile.xbar_0.ixbar3 "i3 [12]" 11 13 144.07 U N
{ C24R14_xbar_tile.xbar_0.ixbar3 "z5 [3]" 11 13 225.985 U N
{ C25R14.le_tile.le_guts.lp0.lut0 "f1" 11 13 358.985 U N
}
}
}
}
}
}
rout ii0746|co_net []
{ C35R13.le_tile.le_guts.lp3.lut40 "co" 16 12 0 U N
{ C35R14.le_tile.le_guts.carry_skip_in "c4_in" 16 13 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net []
{ C27R17.le_tile.le_guts.lp2.reg0 "qx" 12 16 0 U N
{ C26R17_xbar_tile.xbar_0.oxbar "d [11]" 12 16 0 U N
{ C26R17_xbar_tile.xbar_0.oxbar "xy [11]" 12 16 158.21 U N
{ C28R16_xbar_tile.xbar_0.ixbar3 "i0 [3]" 13 15 158.21 U N
{ C28R16_xbar_tile.xbar_0.ixbar3 "z3 [2]" 13 15 244.642 U N
{ C28R13_xbar_tile.xbar_0.ixbar3 "i2 [4]" 13 12 244.642 U N
{ C28R13_xbar_tile.xbar_0.ixbar3 "z5 [1]" 13 12 421.896 U N
{ C30R13_xbar_tile.xbar_0.ixbar3 "i0 [2]" 14 12 421.896 U N
{ C30R13_xbar_tile.xbar_0.ixbar3 "z1 [3]" 14 12 642.668 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_aa [9]" 14 12 775.668 U N
}
}
{ C30R13_xbar_tile.xbar_0.ixbar3 "z1 [1]" 14 12 642.668 U N
{ C30R16_xbar_tile.xbar_0.ixbar3 "i2 [15]" 14 15 642.668 U N
{ C30R16_xbar_tile.xbar_0.ixbar3 "z1 [3]" 14 15 830.897 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_aa [9]" 14 15 963.897 U N
}
}
{ C30R16_xbar_tile.xbar_0.ixbar3 "z0 [0]" 14 15 830.897 U N
{ C30R20_xbar_tile.xbar_0.ixbar3 "i2 [1]" 14 19 830.897 U N
{ C30R20_xbar_tile.xbar_0.ixbar3 "z2 [1]" 14 19 1062.69 U N
{ C30R19_xbar_tile.xbar_0.ixbar3 "i1 [3]" 14 18 1062.69 U N
{ C30R19_xbar_tile.xbar_0.ixbar3 "z1 [3]" 14 18 1237.08 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_aa [9]" 14 18 1370.08 U N
}
}
}
{ C30R18_xbar_tile.xbar_0.ixbar3 "i2 [8]" 14 17 1062.69 U N
{ C30R18_xbar_tile.xbar_0.ixbar3 "z1 [3]" 14 17 1238.59 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_aa [9]" 14 17 1371.59 U N
}
}
}
{ C30R17_xbar_tile.xbar_0.ixbar3 "i1 [2]" 14 16 1062.69 U N
{ C30R17_xbar_tile.xbar_0.ixbar3 "z1 [3]" 14 16 1247.3 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_aa [9]" 14 16 1380.3 U N
}
}
}
}
{ C30R20_xbar_tile.xbar_0.ixbar3 "z1 [3]" 14 19 1062.69 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_aa [9]" 14 19 1195.69 U N
}
}
}
}
}
{ C30R15_xbar_tile.xbar_0.ixbar3 "i1 [4]" 14 14 642.668 U N
{ C30R15_xbar_tile.xbar_0.ixbar3 "z1 [3]" 14 14 821.95 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_aa [9]" 14 14 954.95 U N
}
}
}
{ C30R14_xbar_tile.xbar_0.ixbar3 "i1 [6]" 14 13 642.668 U N
{ C30R14_xbar_tile.xbar_0.ixbar3 "z1 [3]" 14 13 819.594 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_aa [9]" 14 13 952.594 U N
}
}
}
}
}
}
}
}
}
}
{ C26R17_xbar_tile.xbar_0.oxbar "xy [10]" 12 16 158.21 U N
{ C26R16_xbar_tile.xbar_0.ixbar3 "i2 [7]" 12 15 158.21 U N
{ C26R16_xbar_tile.xbar_0.ixbar3 "z7 [0]" 12 15 243.045 U N
{ C27R16.le_tile.le_guts.lp3.lut0 "f0" 12 15 376.044 U N
}
}
}
}
}
{ C26R17_xbar_tile.xbar_0.ixbar2 "i1 [2]" 12 16 0 U N
{ C26R17_xbar_tile.xbar_0.ixbar2 "z7 [0]" 12 16 101.21 U N
{ C27R17.le_tile.le_guts.lp2.lut0 "f0" 12 16 234.21 U N
}
}
}
}
rout C37R14_ble0_out_to_mux []
{ C37R14.le_tile.le_guts.lp0.const_f5 "out" 17 13 0 U N
{ C37R14.le_tile.le_guts.lp0.mux_f5 "in1" 17 13 0 U N
}
}
rout C35R15_ble2_out_to_mux []
{ C35R15.le_tile.le_guts.lp2.const_f5 "out" 16 14 0 U N
{ C35R15.le_tile.le_guts.lp2.mux_f5 "in1" 16 14 0 U N
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[22]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [22]" 25 34 0 U N
{ C52R35.xbar_tile.xbar_0.ixbar3 "i0 [13]" 25 34 0 U N
{ C52R35.xbar_tile.xbar_0.ixbar3 "z4 [2]" 25 34 85.91 U N
{ C36R35_xbar_tile.xbar_0.ixbar3 "i3 [5]" 17 34 85.91 U N
{ C36R35_xbar_tile.xbar_0.ixbar3 "z3 [2]" 17 34 376.412 U N
{ C36R32_xbar_tile.xbar_0.ixbar3 "i2 [4]" 17 31 376.412 U N
{ C36R32_xbar_tile.xbar_0.ixbar3 "z2 [3]" 17 31 553.667 U N
{ C36R24_xbar_tile.xbar_0.ixbar3 "i1 [1]" 17 23 553.667 U N
{ C36R24_xbar_tile.xbar_0.ixbar3 "z2 [3]" 17 23 787.375 U N
{ C36R16_xbar_tile.xbar_0.ixbar3 "i1 [1]" 17 15 787.375 U N
{ C36R16_xbar_tile.xbar_0.ixbar3 "z2 [3]" 17 15 1021.08 U N
{ C36R8_xbar_tile.xbar_0.ixbar3 "i1 [1]" 17 7 1021.08 U N
{ C36R8_xbar_tile.xbar_0.ixbar3 "z1 [2]" 17 7 1254.79 U N
{ C36R8_xbar_tile.xbar_0.oxbar "d [20]" 17 7 1254.79 U N
{ C36R8_xbar_tile.xbar_0.oxbar "xy [0]" 17 7 1533.28 U N
{ C36R7_xbar_tile.xbar_0.ixbar1 "i2 [7]" 17 6 1533.28 U N
{ C36R7_xbar_tile.xbar_0.ixbar1 "z0 [2]" 17 6 1618.11 U N
{ C34R7_xbar_tile.xbar_0.ixbar1 "i3 [7]" 16 6 1618.11 U N
{ C34R7_xbar_tile.xbar_0.ixbar1 "z4 [0]" 16 6 1800.84 U N
{ C35R7.le_tile.le_guts.lp1.mux_di4 "in1" 16 6 1800.84 U N
{ C35R7.le_tile.le_guts.lp1.mux_di4 "out" 16 6 1998.16 U N
{ C35R7.le_tile.le_guts.lp1.reg1 "di" 16 6 1998.16 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[17]|qx_net []
{ C37R20.le_tile.le_guts.lp0.reg0 "qx" 17 19 0 U N
{ C36R20_xbar_tile.xbar_0.ixbar0 "i3 [6]" 17 19 0 U N
{ C36R20_xbar_tile.xbar_0.ixbar0 "z2 [3]" 17 19 87.07 U N
{ C36R12_xbar_tile.xbar_0.ixbar0 "i1 [1]" 17 11 87.07 U N
{ C36R12_xbar_tile.xbar_0.ixbar0 "z7 [1]" 17 11 320.778 U N
{ C44R12_xbar_tile.xbar_0.ixbar0 "i0 [14]" 21 11 320.778 U N
{ C44R12_xbar_tile.xbar_0.ixbar0 "z7 [0]" 21 11 633.425 U N
{ C45R12.le_tile.le_guts.lp0.lut0 "f0" 21 11 766.425 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]|qx_net []
{ C37R15.le_tile.le_guts.lp1.reg0 "qx" 17 14 0 U N
{ C36R15_xbar_tile.xbar_0.oxbar "d [6]" 17 14 0 U N
{ C36R15_xbar_tile.xbar_0.oxbar "xy [5]" 17 14 144.07 U N
{ C36R14_xbar_tile.xbar_0.ixbar2 "i0 [6]" 17 13 144.07 U N
{ C36R14_xbar_tile.xbar_0.ixbar2 "z3 [3]" 17 13 229.635 U N
{ C36R10_xbar_tile.xbar_0.ixbar2 "i1 [14]" 17 9 229.635 U N
{ C36R10_xbar_tile.xbar_0.ixbar2 "z5 [3]" 17 9 457.893 U N
{ C37R10.le_tile.le_guts.lp3.lut0 "f1" 17 9 590.893 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sh0 []
{ C29R10.le_tile.le_guts.lbuf "sh [0]" 13 9 0 U N
{ C29R10.le_tile.le_guts.lp2.reg0 "shift" 13 9 0 U N
}
}
rout u_sdram_to_RGB_addr_cnt__reg[8].sclk_out []
{ C37R19.le_tile.le_guts.lbuf "sclk" 17 18 0 U N
{ C37R19.le_tile.le_guts.lp1.reg0 "sclk" 17 18 0 U N
}
{ C37R19.le_tile.le_guts.lp0.reg0 "sclk" 17 18 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_wr__reg[2].sh0 []
{ C37R17.le_tile.le_guts.lbuf "sh [0]" 17 16 0 U N
{ C37R17.le_tile.le_guts.lp1.reg0 "shift" 17 16 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[0].sclk_out []
{ C33R19.le_tile.le_guts.lbuf "sclk" 15 18 0 U N
{ C33R19.le_tile.le_guts.lp2.reg0 "sclk" 15 18 0 U N
}
{ C33R19.le_tile.le_guts.lp1.reg1 "sclk" 15 18 0 U N
}
{ C33R19.le_tile.le_guts.lp1.reg0 "sclk" 15 18 0 U N
}
{ C33R19.le_tile.le_guts.lp0.reg1 "sclk" 15 18 0 U N
}
{ C33R19.le_tile.le_guts.lp0.reg0 "sclk" 15 18 0 U N
}
}
rout ii0535|dx_net []
{ C45R14.le_tile.le_guts.lp1.lut0 "dx" 21 13 0 U N
{ C44R14_xbar_tile.xbar_0.ixbar1 "i2 [3]" 21 13 0 U N
{ C44R14_xbar_tile.xbar_0.ixbar1 "z3 [2]" 21 13 87.2 U N
{ C44R11_xbar_tile.xbar_0.ixbar1 "i2 [4]" 21 10 87.2 U N
{ C44R11_xbar_tile.xbar_0.ixbar1 "z6 [3]" 21 10 264.455 U N
{ C44R11_xbar_tile.xbar_0.ixbar2 "i3 [7]" 21 10 264.455 U N
{ C44R11_xbar_tile.xbar_0.ixbar2 "z4 [0]" 21 10 481.815 U N
{ C45R11.le_tile.le_guts.lp2.mux_di0 "in1" 21 10 481.815 U N
{ C45R11.le_tile.le_guts.lp2.mux_di0 "out" 21 10 658.135 U N
{ C45R11.le_tile.le_guts.lp2.reg0 "di" 21 10 658.135 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[10].sr_out []
{ C33R33.le_tile.le_guts.lbuf "a_sr" 15 32 0 U N
{ C33R33.le_tile.le_guts.lp0.reg0 "a_sr" 15 32 0 U N
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[18]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [18]" 25 34 0 U N
{ C52R35.xbar_tile.xbar_0.ixbar2 "i1 [2]" 25 34 0 U N
{ C52R35.xbar_tile.xbar_0.ixbar2 "z4 [2]" 25 34 87.07 U N
{ C36R35_xbar_tile.xbar_0.ixbar2 "i3 [5]" 17 34 87.07 U N
{ C36R35_xbar_tile.xbar_0.ixbar2 "z2 [3]" 17 34 377.572 U N
{ C36R27_xbar_tile.xbar_0.ixbar2 "i1 [1]" 17 26 377.572 U N
{ C36R27_xbar_tile.xbar_0.ixbar2 "z2 [3]" 17 26 611.28 U N
{ C36R19_xbar_tile.xbar_0.ixbar2 "i1 [1]" 17 18 611.28 U N
{ C36R19_xbar_tile.xbar_0.ixbar2 "z2 [3]" 17 18 844.987 U N
{ C36R11_xbar_tile.xbar_0.ixbar2 "i1 [1]" 17 10 844.987 U N
{ C36R11_xbar_tile.xbar_0.ixbar2 "z2 [3]" 17 10 1078.7 U N
{ C36R7_xbar_tile.xbar_0.ixbar2 "i2 [10]" 17 6 1078.7 U N
{ C36R7_xbar_tile.xbar_0.ixbar2 "z4 [0]" 17 6 1306.95 U N
{ C37R7.le_tile.le_guts.lp2.mux_di0 "in1" 17 6 1306.95 U N
{ C37R7.le_tile.le_guts.lp2.mux_di0 "out" 17 6 1483.27 U N
{ C37R7.le_tile.le_guts.lp2.reg0 "di" 17 6 1483.27 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_addr_cnt__reg[3]|qx_net []
{ C39R16.le_tile.le_guts.lp3.reg0 "qx" 18 15 0 U N
{ C38R16_xbar_tile.xbar_0.oxbar "d [16]" 18 15 0 U N
{ C38R16_xbar_tile.xbar_0.oxbar "xy [4]" 18 15 158.21 U N
{ C38R16_xbar_tile.xbar_0.ixbar1 "i3 [9]" 18 15 158.21 U N
{ C38R16_xbar_tile.xbar_0.ixbar1 "z4 [3]" 18 15 239.605 U N
{ C39R16.le_tile.le_guts.lp0.muxf3_l41 "in1" 18 15 239.605 U N
{ C39R16.le_tile.le_guts.lp0.muxf3_l41 "out" 18 15 404.605 U N
{ C39R16.le_tile.le_guts.lp0.lut41 "f3" 18 15 404.605 U N
}
}
}
}
}
}
{ C38R16_xbar_tile.xbar_0.oxbar "xy [20]" 18 15 158.21 U N
{ C36R16_xbar_tile.xbar_0.ixbar3 "i3 [12]" 17 15 158.21 U N
{ C36R16_xbar_tile.xbar_0.ixbar3 "z3 [2]" 17 15 239.98 U N
{ C36R14_xbar_tile.xbar_0.ixbar3 "i1 [15]" 17 13 239.98 U N
{ C36R14_xbar_tile.xbar_0.ixbar3 "z1 [2]" 17 13 408.402 U N
{ C37R14.le_tile.le_guts.lp3.mux_di4 "in1" 17 13 408.402 U N
{ C37R14.le_tile.le_guts.lp3.mux_di4 "out" 17 13 605.722 U N
{ C37R14.le_tile.le_guts.lp3.reg1 "di" 17 13 605.722 U N
}
}
}
}
}
}
}
}
}
{ C38R16_xbar_tile.xbar_0.ixbar3 "i0 [8]" 18 15 0 U N
{ C38R16_xbar_tile.xbar_0.ixbar3 "z5 [3]" 18 15 101.21 U N
{ C39R16.le_tile.le_guts.lp0.lut0 "f1" 18 15 234.21 U N
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[8].sh0 []
{ C23R13.le_tile.le_guts.lbuf "sh [0]" 10 12 0 U N
{ C23R13.le_tile.le_guts.lp0.reg0 "shift" 10 12 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[10].mclk_out []
{ C33R33.le_tile.le_guts.lbuf "mclk_b" 15 32 0 U N
{ C33R33.le_tile.le_guts.lp0.reg0 "mclk_b" 15 32 0 U N
}
}
rout ii0646|dx_net []
{ C39R14.le_tile.le_guts.lp0.lut0 "dx" 18 13 0 U N
{ C38R14_xbar_tile.xbar_0.ixbar0 "i3 [3]" 18 13 0 U N
{ C38R14_xbar_tile.xbar_0.ixbar0 "z3 [3]" 18 13 87.2 U N
{ C38R10_xbar_tile.xbar_0.ixbar0 "i1 [14]" 18 9 87.2 U N
{ C38R10_xbar_tile.xbar_0.ixbar0 "z2 [1]" 18 9 315.458 U N
{ C39R10.le_tile.le_guts.lp0.mux_di4 "in1" 18 9 315.458 U N
{ C39R10.le_tile.le_guts.lp0.mux_di4 "out" 18 9 512.779 U N
{ C39R10.le_tile.le_guts.lp0.reg1 "di" 18 9 512.779 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [10]
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_10 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_db [10]" 14 16 0 U N
}
}
rout C9R16_ble0_out_to_mux []
{ C9R16.le_tile.le_guts.lp0.const_f5 "out" 3 15 0 U N
{ C9R16.le_tile.le_guts.lp0.mux_f5 "in1" 3 15 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[14]|qx_net []
{ C35R31.le_tile.le_guts.lp0.reg0 "qx" 16 30 0 U N
{ C34R31_xbar_tile.xbar_0.ixbar0 "i3 [6]" 16 30 0 U N
{ C34R31_xbar_tile.xbar_0.ixbar0 "z4 [1]" 16 30 87.07 U N
{ C30R31_xbar_tile.xbar_0.ixbar0 "i3 [0]" 14 30 87.07 U N
{ C30R31_xbar_tile.xbar_0.ixbar0 "z0 [0]" 14 30 267.839 U N
{ C30R39_xbar_tile.xbar_0.ixbar0 "i1 [10]" 14 38 267.839 U N
{ C30R39_xbar_tile.xbar_0.ixbar0 "z0 [0]" 14 38 501.054 U N
{ C30R47_xbar_tile.xbar_0.ixbar0 "i1 [10]" 14 46 501.054 U N
{ C30R47_xbar_tile.xbar_0.ixbar0 "z6 [3]" 14 46 734.269 U N
{ C30R47_xbar_tile.xbar_0.ixbar1 "i2 [6]" 14 46 734.269 U N
{ C30R47_xbar_tile.xbar_0.ixbar1 "z1 [1]" 14 46 951.629 U N
{ C31R49.io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS "od_d_1 [2]" 14 46 951.629 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net []
{ C25R11.le_tile.le_guts.lp2.reg0 "qx" 11 10 0 U N
{ C24R11_xbar_tile.xbar_0.oxbar "d [11]" 11 10 0 U N
{ C24R11_xbar_tile.xbar_0.oxbar "xy [23]" 11 10 172.35 U N
{ C26R12_xbar_tile.xbar_0.ixbar1 "i0 [9]" 12 11 172.35 U N
{ C26R12_xbar_tile.xbar_0.ixbar1 "z5 [0]" 12 11 258.467 U N
{ C27R12.le_tile.le_guts.lp1.lut41 "f0" 12 11 391.467 U N
}
}
}
}
{ C24R11_xbar_tile.xbar_0.oxbar "xy [18]" 11 10 172.35 U N
{ C26R11_xbar_tile.xbar_0.ixbar1 "i0 [3]" 12 10 172.35 U N
{ C26R11_xbar_tile.xbar_0.ixbar1 "z4 [3]" 12 10 254.08 U N
{ C27R11.le_tile.le_guts.lp0.muxf2_l40 "in0" 12 10 254.08 U N
{ C27R11.le_tile.le_guts.lp0.muxf2_l40 "out" 12 10 418.08 U N
{ C27R11.le_tile.le_guts.lp0.lut40 "f2" 12 10 418.08 U N
}
}
}
}
}
}
{ C24R11_xbar_tile.xbar_0.oxbar "xy [15]" 11 10 172.35 U N
{ C26R12_xbar_tile.xbar_0.ixbar0 "i1 [2]" 12 11 172.35 U N
{ C26R12_xbar_tile.xbar_0.ixbar0 "z7 [0]" 12 11 258.467 U N
{ C27R12.le_tile.le_guts.lp0.lut0 "f0" 12 11 391.467 U N
}
}
}
}
}
{ C24R11_xbar_tile.xbar_0.ixbar2 "i1 [2]" 11 10 0 U N
{ C24R11_xbar_tile.xbar_0.ixbar2 "z7 [0]" 11 10 115.35 U N
{ C25R11.le_tile.le_guts.lp2.lut0 "f0" 11 10 248.35 U N
}
}
{ C24R11_xbar_tile.xbar_0.ixbar2 "z6 [0]" 11 10 115.35 U N
{ C25R11.le_tile.le_guts.lp0.muxf2_l0 "in0" 11 10 115.35 U N
{ C25R11.le_tile.le_guts.lp0.muxf2_l0 "out" 11 10 277.35 U N
{ C25R11.le_tile.le_guts.lp0.lut0 "f2" 11 10 277.35 U N
}
}
}
}
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[15]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [15]" 25 33 0 U N
{ C52R34.xbar_tile.xbar_0.oxbar "d [16]" 25 33 0 U N
{ C52R34.xbar_tile.xbar_0.oxbar "xy [7]" 25 33 144.07 U N
{ C50R33_xbar_tile.xbar_0.ixbar3 "i2 [6]" 24 32 144.07 U N
{ C50R33_xbar_tile.xbar_0.ixbar3 "z4 [2]" 24 32 230.187 U N
{ C34R33_xbar_tile.xbar_0.ixbar3 "i3 [5]" 16 32 230.187 U N
{ C34R33_xbar_tile.xbar_0.ixbar3 "z2 [3]" 16 32 554.165 U N
{ C34R25_xbar_tile.xbar_0.ixbar3 "i1 [1]" 16 24 554.165 U N
{ C34R25_xbar_tile.xbar_0.ixbar3 "z2 [3]" 16 24 787.873 U N
{ C34R17_xbar_tile.xbar_0.ixbar3 "i1 [1]" 16 16 787.873 U N
{ C34R17_xbar_tile.xbar_0.ixbar3 "z1 [2]" 16 16 1021.58 U N
{ C34R17_xbar_tile.xbar_0.oxbar "d [20]" 16 16 1021.58 U N
{ C34R17_xbar_tile.xbar_0.oxbar "xy [1]" 16 16 1300.07 U N
{ C32R16_xbar_tile.xbar_0.ixbar2 "i3 [6]" 15 15 1300.07 U N
{ C32R16_xbar_tile.xbar_0.ixbar2 "z3 [3]" 15 15 1386.19 U N
{ C32R8_xbar_tile.xbar_0.ixbar2 "i2 [5]" 15 7 1386.19 U N
{ C32R8_xbar_tile.xbar_0.ixbar2 "z4 [0]" 15 7 1619.9 U N
{ C33R8.le_tile.le_guts.lp2.mux_di0 "in1" 15 7 1619.9 U N
{ C33R8.le_tile.le_guts.lp2.mux_di0 "out" 15 7 1796.22 U N
{ C33R8.le_tile.le_guts.lp2.reg0 "di" 15 7 1796.22 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_addr_cnt__reg[6].mclk_out []
{ C37R16.le_tile.le_guts.lbuf "mclk_b" 17 15 0 U N
{ C37R16.le_tile.le_guts.lp3.reg0 "mclk_b" 17 15 0 U N
}
{ C37R16.le_tile.le_guts.lp1.reg1 "mclk_b" 17 15 0 U N
}
{ C37R16.le_tile.le_guts.lp0.reg1 "mclk_b" 17 15 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].sr_out []
{ C43R15.le_tile.le_guts.lbuf "a_sr" 20 14 0 U N
{ C43R15.le_tile.le_guts.lp2.reg0 "a_sr" 20 14 0 U N
}
{ C43R15.le_tile.le_guts.lp1.reg0 "a_sr" 20 14 0 U N
}
{ C43R15.le_tile.le_guts.lp0.reg1 "a_sr" 20 14 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]|qx_net []
{ C33R8.le_tile.le_guts.lp2.reg0 "qx" 15 7 0 U N
{ C32R8_xbar_tile.xbar_0.ixbar2 "i1 [2]" 15 7 0 U N
{ C32R8_xbar_tile.xbar_0.ixbar2 "z0 [0]" 15 7 87.07 U N
{ C32R16_xbar_tile.xbar_0.ixbar2 "i1 [10]" 15 15 87.07 U N
{ C32R16_xbar_tile.xbar_0.ixbar2 "z2 [2]" 15 15 320.285 U N
{ C32R15_xbar_tile.xbar_0.ixbar2 "i2 [9]" 15 14 320.285 U N
{ C32R15_xbar_tile.xbar_0.ixbar2 "z0 [2]" 15 14 489.707 U N
{ C33R15.le_tile.le_guts.lp2.mux_di4 "in1" 15 14 489.707 U N
{ C33R15.le_tile.le_guts.lp2.mux_di4 "out" 15 14 687.027 U N
{ C33R15.le_tile.le_guts.lp2.reg1 "di" 15 14 687.027 U N
}
}
}
}
}
}
}
}
}
}
rout ii0483|dx_net []
{ C9R16.le_tile.le_guts.lp3.lut0 "dx" 3 15 0 U N
{ C8R16_xbar_tile.xbar_0.oxbar "d [15]" 3 15 0 U N
{ C8R16_xbar_tile.xbar_0.oxbar "xy [12]" 3 15 144.2 U N
{ C8R16_xbar_tile.xbar_0.ixbar2 "i3 [9]" 3 15 144.2 U N
{ C8R16_xbar_tile.xbar_0.ixbar2 "z2 [0]" 3 15 226.105 U N
{ C9R16.le_tile.le_guts.lp0.lut41 "f2" 3 15 359.105 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].sclk_out []
{ C37R9.le_tile.le_guts.lbuf "sclk" 17 8 0 U N
{ C37R9.le_tile.le_guts.lp2.reg0 "sclk" 17 8 0 U N
}
{ C37R9.le_tile.le_guts.lp1.reg0 "sclk" 17 8 0 U N
}
{ C37R9.le_tile.le_guts.lp0.reg0 "sclk" 17 8 0 U N
}
}
rout C29R13_ble0_out_to_mux []
{ C29R13.le_tile.le_guts.lp0.const_f5 "out" 13 12 0 U N
{ C29R13.le_tile.le_guts.lp0.mux_f5 "in1" 13 12 0 U N
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[12]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [12]" 25 33 0 U N
{ C52R34.xbar_tile.xbar_0.ixbar3 "i0 [9]" 25 33 0 U N
{ C52R34.xbar_tile.xbar_0.ixbar3 "z4 [2]" 25 33 87.07 U N
{ C36R34_xbar_tile.xbar_0.ixbar3 "i3 [5]" 17 33 87.07 U N
{ C36R34_xbar_tile.xbar_0.ixbar3 "z3 [2]" 17 33 377.572 U N
{ C36R31_xbar_tile.xbar_0.ixbar3 "i2 [4]" 17 30 377.572 U N
{ C36R31_xbar_tile.xbar_0.ixbar3 "z2 [3]" 17 30 554.827 U N
{ C36R23_xbar_tile.xbar_0.ixbar3 "i1 [1]" 17 22 554.827 U N
{ C36R23_xbar_tile.xbar_0.ixbar3 "z2 [3]" 17 22 788.535 U N
{ C36R15_xbar_tile.xbar_0.ixbar3 "i1 [1]" 17 14 788.535 U N
{ C36R15_xbar_tile.xbar_0.ixbar3 "z2 [3]" 17 14 1022.24 U N
{ C36R7_xbar_tile.xbar_0.ixbar3 "i1 [1]" 17 6 1022.24 U N
{ C36R7_xbar_tile.xbar_0.ixbar3 "z4 [1]" 17 6 1255.95 U N
{ C32R7_xbar_tile.xbar_0.ixbar3 "i3 [0]" 15 6 1255.95 U N
{ C32R7_xbar_tile.xbar_0.ixbar3 "z1 [2]" 15 6 1436.72 U N
{ C33R7.le_tile.le_guts.lp3.mux_di4 "in1" 15 6 1436.72 U N
{ C33R7.le_tile.le_guts.lp3.mux_di4 "out" 15 6 1634.04 U N
{ C33R7.le_tile.le_guts.lp3.reg1 "di" 15 6 1634.04 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[6].sclk_out []
{ C29R20.le_tile.le_guts.lbuf "sclk" 13 19 0 U N
{ C29R20.le_tile.le_guts.lp2.reg0 "sclk" 13 19 0 U N
}
{ C29R20.le_tile.le_guts.lp0.reg0 "sclk" 13 19 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [11]
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_11 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_db [11]" 14 16 0 U N
}
}
rout ii0594|dx_net []
{ C33R12.le_tile.le_guts.lp3.lut0 "dx" 15 11 0 U N
{ C32R12_xbar_tile.xbar_0.oxbar "d [15]" 15 11 0 U N
{ C32R12_xbar_tile.xbar_0.oxbar "xy [6]" 15 11 164.48 U N
{ C32R11_xbar_tile.xbar_0.ixbar2 "i2 [3]" 15 10 164.48 U N
{ C32R11_xbar_tile.xbar_0.ixbar2 "z5 [3]" 15 10 249.314 U N
{ C33R11.le_tile.le_guts.lp3.lut0 "f1" 15 10 382.315 U N
}
}
}
}
}
{ C32R12_xbar_tile.xbar_0.ixbar3 "i2 [3]" 15 11 0 U N
{ C32R12_xbar_tile.xbar_0.ixbar3 "z5 [3]" 15 11 107.48 U N
{ C33R12.le_tile.le_guts.lp0.lut0 "f1" 15 11 240.48 U N
}
}
{ C32R12_xbar_tile.xbar_0.ixbar3 "z4 [1]" 15 11 107.48 U N
{ C26R12_xbar_tile.xbar_0.ixbar3 "i3 [4]" 12 11 107.48 U N
{ C26R12_xbar_tile.xbar_0.ixbar3 "z1 [2]" 12 11 284.906 U N
{ C26R12_xbar_tile.xbar_0.ixbar2 "i3 [8]" 12 11 284.906 U N
{ C26R12_xbar_tile.xbar_0.ixbar2 "z7 [0]" 12 11 502.266 U N
{ C27R12.le_tile.le_guts.lp2.lut0 "f0" 12 11 635.266 U N
}
}
}
}
}
}
{ C32R12_xbar_tile.xbar_0.ixbar3 "z0 [2]" 15 11 107.48 U N
{ C26R12_xbar_tile.xbar_0.ixbar3 "i3 [6]" 12 11 107.48 U N
{ C26R12_xbar_tile.xbar_0.ixbar3 "z2 [2]" 12 11 285.155 U N
{ C26R11_xbar_tile.xbar_0.ixbar3 "i2 [9]" 12 10 285.155 U N
{ C26R11_xbar_tile.xbar_0.ixbar3 "z5 [3]" 12 10 454.577 U N
{ C27R11.le_tile.le_guts.lp0.lut0 "f1" 12 10 587.577 U N
}
}
}
}
}
}
}
}
rout ii0604|dx_net []
{ C27R12.le_tile.le_guts.lp0.lut40 "dx" 12 11 0 U N
{ C27R12.le_tile.le_guts.lp0.SC_mux_dx4_1 "in1" 12 11 0 U N
}
}
rout u_pll_pll_u0|clkout1_net []
{ C53R1.gclk_ctrl_c2r1.pll "clkout1" 19 24 0 U N
{ C53R1.gclk_ctrl_c2r1.gco3_in_mux_0 "in1" 25 0 0 U N
{ C53R1.gclk_ctrl_c2r1.gco3_in_mux_0 "out" 19 24 153.001 U N
{ C53R1.gclk_ctrl_c2r1.gco3_mux "in0" 25 0 153.001 U N
{ C53R1.gclk_ctrl_c2r1.gco3_mux "out" 19 24 289.002 U N
{ C26R36.spine.c0r1_gbufx16.c0r15_gbuf_fp.clk_mux "in1" 12 35 289.002 U N
{ C26R36.spine.c0r1_gbufx16.c0r15_gbuf_fp.clk_mux "out" 12 35 414.003 U N
{ C26R36.spine.c0r1_gbufx16.c0r15_gbuf_fp.clk_gate_mux "in0" 12 35 414.003 U N
{ C26R36.spine.c0r1_gbufx16.c0r15_gbuf_fp.clk_gate_mux "out" 12 35 814.004 U N
{ C32R28.rbufx6.rbuf_c3.clk_mux "in3" 15 27 814.004 U N
{ C32R28.rbufx6.rbuf_c3.clk_mux "out" 15 27 953.005 U N
{ C32R28.rbufx6.rbuf_c3.clk_gate_mux "in0" 15 27 953.005 U N
{ C32R28.rbufx6.rbuf_c3.clk_gate_mux "out" 15 27 1353.01 U N
{ C35R25.le_tile.le_guts.mux_cclk "in3" 16 24 1353.01 U N
{ C35R25.le_tile.le_guts.mux_cclk "out" 16 24 1446.01 U N
{ C35R25.le_tile.le_guts.lbuf "clk" 16 24 1446.01 U N
}
}
}
}
}
}
}
}
}
}
}
{ C26R12.spine.c0r0_gbufx16.c0r15_gbuf_fp.clk_mux "in1" 12 11 289.002 U N
{ C26R12.spine.c0r0_gbufx16.c0r15_gbuf_fp.clk_mux "out" 12 11 414.003 U N
{ C26R12.spine.c0r0_gbufx16.c0r15_gbuf_fp.clk_gate_mux "in0" 12 11 414.003 U N
{ C26R12.spine.c0r0_gbufx16.c0r15_gbuf_fp.clk_gate_mux "out" 12 11 814.004 U N
{ C46R4.rbufx6.rbuf_c3.clk_mux "in3" 22 3 814.004 U N
{ C46R4.rbufx6.rbuf_c3.clk_mux "out" 22 3 953.005 U N
{ C46R4.rbufx6.rbuf_c3.clk_gate_mux "in0" 22 3 953.005 U N
{ C46R4.rbufx6.rbuf_c3.clk_gate_mux "out" 22 3 1353.01 U N
{ C49R5.le_tile.le_guts.mux_cclk "in3" 23 4 1353.01 U N
{ C49R5.le_tile.le_guts.mux_cclk "out" 23 4 1446.01 U N
{ C49R5.le_tile.le_guts.lbuf "clk" 23 4 1446.01 U N
}
}
}
{ C49R4.le_tile.le_guts.mux_cclk "in3" 23 3 1353.01 U N
{ C49R4.le_tile.le_guts.mux_cclk "out" 23 3 1446.01 U N
{ C49R4.le_tile.le_guts.lbuf "clk" 23 3 1446.01 U N
}
}
}
{ C47R4.le_tile.le_guts.mux_cclk "in3" 22 3 1353.01 U N
{ C47R4.le_tile.le_guts.mux_cclk "out" 22 3 1446.01 U N
{ C47R4.le_tile.le_guts.lbuf "clk" 22 3 1446.01 U N
}
}
}
}
}
}
}
{ C42R12.rbufx6.rbuf_c3.clk_mux "in3" 20 11 814.004 U N
{ C42R12.rbufx6.rbuf_c3.clk_mux "out" 20 11 953.005 U N
{ C42R12.rbufx6.rbuf_c3.clk_gate_mux "in0" 20 11 953.005 U N
{ C42R12.rbufx6.rbuf_c3.clk_gate_mux "out" 20 11 1353.01 U N
{ C45R15.le_tile.le_guts.mux_cclk "in3" 21 14 1353.01 U N
{ C45R15.le_tile.le_guts.mux_cclk "out" 21 14 1446.01 U N
{ C45R15.le_tile.le_guts.lbuf "clk" 21 14 1446.01 U N
}
}
}
{ C45R14.le_tile.le_guts.mux_cclk "in3" 21 13 1353.01 U N
{ C45R14.le_tile.le_guts.mux_cclk "out" 21 13 1446.01 U N
{ C45R14.le_tile.le_guts.lbuf "clk" 21 13 1446.01 U N
}
}
}
{ C45R13.le_tile.le_guts.mux_cclk "in3" 21 12 1353.01 U N
{ C45R13.le_tile.le_guts.mux_cclk "out" 21 12 1446.01 U N
{ C45R13.le_tile.le_guts.lbuf "clk" 21 12 1446.01 U N
}
}
}
{ C45R12.le_tile.le_guts.mux_cclk "in3" 21 11 1353.01 U N
{ C45R12.le_tile.le_guts.mux_cclk "out" 21 11 1446.01 U N
{ C45R12.le_tile.le_guts.lbuf "clk" 21 11 1446.01 U N
}
}
}
{ C45R11.le_tile.le_guts.mux_cclk "in3" 21 10 1353.01 U N
{ C45R11.le_tile.le_guts.mux_cclk "out" 21 10 1446.01 U N
{ C45R11.le_tile.le_guts.lbuf "clk" 21 10 1446.01 U N
}
}
}
{ C43R15.le_tile.le_guts.mux_cclk "in3" 20 14 1353.01 U N
{ C43R15.le_tile.le_guts.mux_cclk "out" 20 14 1446.01 U N
{ C43R15.le_tile.le_guts.lbuf "clk" 20 14 1446.01 U N
}
}
}
{ C43R14.le_tile.le_guts.mux_cclk "in3" 20 13 1353.01 U N
{ C43R14.le_tile.le_guts.mux_cclk "out" 20 13 1446.01 U N
{ C43R14.le_tile.le_guts.lbuf "clk" 20 13 1446.01 U N
}
}
}
{ C43R13.le_tile.le_guts.mux_cclk "in3" 20 12 1353.01 U N
{ C43R13.le_tile.le_guts.mux_cclk "out" 20 12 1446.01 U N
{ C43R13.le_tile.le_guts.lbuf "clk" 20 12 1446.01 U N
}
}
}
{ C43R12.le_tile.le_guts.mux_cclk "in3" 20 11 1353.01 U N
{ C43R12.le_tile.le_guts.mux_cclk "out" 20 11 1446.01 U N
{ C43R12.le_tile.le_guts.lbuf "clk" 20 11 1446.01 U N
}
}
}
}
}
}
}
{ C36R4.rbufx6.rbuf_c3.clk_mux "in3" 17 3 814.004 U N
{ C36R4.rbufx6.rbuf_c3.clk_mux "out" 17 3 953.005 U N
{ C36R4.rbufx6.rbuf_c3.clk_gate_mux "in0" 17 3 953.005 U N
{ C36R4.rbufx6.rbuf_c3.clk_gate_mux "out" 17 3 1353.01 U N
{ C39R7.le_tile.le_guts.mux_cclk "in3" 18 6 1353.01 U N
{ C39R7.le_tile.le_guts.mux_cclk "out" 18 6 1446.01 U N
{ C39R7.le_tile.le_guts.lbuf "clk" 18 6 1446.01 U N
}
}
}
{ C39R4.le_tile.le_guts.mux_cclk "in3" 18 3 1353.01 U N
{ C39R4.le_tile.le_guts.mux_cclk "out" 18 3 1446.01 U N
{ C39R4.le_tile.le_guts.lbuf "clk" 18 3 1446.01 U N
}
}
}
{ C37R8.le_tile.le_guts.mux_cclk "in3" 17 7 1353.01 U N
{ C37R8.le_tile.le_guts.mux_cclk "out" 17 7 1446.01 U N
{ C37R8.le_tile.le_guts.lbuf "clk" 17 7 1446.01 U N
}
}
}
{ C37R7.le_tile.le_guts.mux_cclk "in3" 17 6 1353.01 U N
{ C37R7.le_tile.le_guts.mux_cclk "out" 17 6 1446.01 U N
{ C37R7.le_tile.le_guts.lbuf "clk" 17 6 1446.01 U N
}
}
}
}
}
}
}
{ C36R20.rbufx6.rbuf_c3.clk_mux "in3" 17 19 814.004 U N
{ C36R20.rbufx6.rbuf_c3.clk_mux "out" 17 19 953.005 U N
{ C36R20.rbufx6.rbuf_c3.clk_gate_mux "in0" 17 19 953.005 U N
{ C36R20.rbufx6.rbuf_c3.clk_gate_mux "out" 17 19 1353.01 U N
{ C39R21.le_tile.le_guts.mux_cclk "in3" 18 20 1353.01 U N
{ C39R21.le_tile.le_guts.mux_cclk "out" 18 20 1446.01 U N
{ C39R21.le_tile.le_guts.lbuf "clk" 18 20 1446.01 U N
}
}
}
{ C39R20.le_tile.le_guts.mux_cclk "in3" 18 19 1353.01 U N
{ C39R20.le_tile.le_guts.mux_cclk "out" 18 19 1446.01 U N
{ C39R20.le_tile.le_guts.lbuf "clk" 18 19 1446.01 U N
}
}
}
{ C39R19.le_tile.le_guts.mux_cclk "in3" 18 18 1353.01 U N
{ C39R19.le_tile.le_guts.mux_cclk "out" 18 18 1446.01 U N
{ C39R19.le_tile.le_guts.lbuf "clk" 18 18 1446.01 U N
}
}
}
{ C39R17.le_tile.le_guts.mux_cclk "in3" 18 16 1353.01 U N
{ C39R17.le_tile.le_guts.mux_cclk "out" 18 16 1446.01 U N
{ C39R17.le_tile.le_guts.lbuf "clk" 18 16 1446.01 U N
}
}
}
{ C37R23.le_tile.le_guts.mux_cclk "in3" 17 22 1353.01 U N
{ C37R23.le_tile.le_guts.mux_cclk "out" 17 22 1446.01 U N
{ C37R23.le_tile.le_guts.lbuf "clk" 17 22 1446.01 U N
}
}
}
{ C37R22.le_tile.le_guts.mux_cclk "in3" 17 21 1353.01 U N
{ C37R22.le_tile.le_guts.mux_cclk "out" 17 21 1446.01 U N
{ C37R22.le_tile.le_guts.lbuf "clk" 17 21 1446.01 U N
}
}
}
{ C37R21.le_tile.le_guts.mux_cclk "in3" 17 20 1353.01 U N
{ C37R21.le_tile.le_guts.mux_cclk "out" 17 20 1446.01 U N
{ C37R21.le_tile.le_guts.lbuf "clk" 17 20 1446.01 U N
}
}
}
{ C37R20.le_tile.le_guts.mux_cclk "in3" 17 19 1353.01 U N
{ C37R20.le_tile.le_guts.mux_cclk "out" 17 19 1446.01 U N
{ C37R20.le_tile.le_guts.lbuf "clk" 17 19 1446.01 U N
}
}
}
{ C37R19.le_tile.le_guts.mux_cclk "in3" 17 18 1353.01 U N
{ C37R19.le_tile.le_guts.mux_cclk "out" 17 18 1446.01 U N
{ C37R19.le_tile.le_guts.lbuf "clk" 17 18 1446.01 U N
}
}
}
{ C37R17.le_tile.le_guts.mux_cclk "in3" 17 16 1353.01 U N
{ C37R17.le_tile.le_guts.mux_cclk "out" 17 16 1446.01 U N
{ C37R17.le_tile.le_guts.lbuf "clk" 17 16 1446.01 U N
}
}
}
}
}
}
}
{ C36R12.rbufx6.rbuf_c3.clk_mux "in3" 17 11 814.004 U N
{ C36R12.rbufx6.rbuf_c3.clk_mux "out" 17 11 953.005 U N
{ C36R12.rbufx6.rbuf_c3.clk_gate_mux "in0" 17 11 953.005 U N
{ C36R12.rbufx6.rbuf_c3.clk_gate_mux "out" 17 11 1353.01 U N
{ C39R10.le_tile.le_guts.mux_cclk "in3" 18 9 1353.01 U N
{ C39R10.le_tile.le_guts.mux_cclk "out" 18 9 1446.01 U N
{ C39R10.le_tile.le_guts.lbuf "clk" 18 9 1446.01 U N
}
}
}
{ C39R9.le_tile.le_guts.mux_cclk "in3" 18 8 1353.01 U N
{ C39R9.le_tile.le_guts.mux_cclk "out" 18 8 1446.01 U N
{ C39R9.le_tile.le_guts.lbuf "clk" 18 8 1446.01 U N
}
}
}
{ C39R16.le_tile.le_guts.mux_cclk "in3" 18 15 1353.01 U N
{ C39R16.le_tile.le_guts.mux_cclk "out" 18 15 1446.01 U N
{ C39R16.le_tile.le_guts.lbuf "clk" 18 15 1446.01 U N
}
}
}
{ C39R15.le_tile.le_guts.mux_cclk "in3" 18 14 1353.01 U N
{ C39R15.le_tile.le_guts.mux_cclk "out" 18 14 1446.01 U N
{ C39R15.le_tile.le_guts.lbuf "clk" 18 14 1446.01 U N
}
}
}
{ C39R14.le_tile.le_guts.mux_cclk "in3" 18 13 1353.01 U N
{ C39R14.le_tile.le_guts.mux_cclk "out" 18 13 1446.01 U N
{ C39R14.le_tile.le_guts.lbuf "clk" 18 13 1446.01 U N
}
}
}
{ C39R13.le_tile.le_guts.mux_cclk "in3" 18 12 1353.01 U N
{ C39R13.le_tile.le_guts.mux_cclk "out" 18 12 1446.01 U N
{ C39R13.le_tile.le_guts.lbuf "clk" 18 12 1446.01 U N
}
}
}
{ C39R12.le_tile.le_guts.mux_cclk "in3" 18 11 1353.01 U N
{ C39R12.le_tile.le_guts.mux_cclk "out" 18 11 1446.01 U N
{ C39R12.le_tile.le_guts.lbuf "clk" 18 11 1446.01 U N
}
}
}
{ C39R11.le_tile.le_guts.mux_cclk "in3" 18 10 1353.01 U N
{ C39R11.le_tile.le_guts.mux_cclk "out" 18 10 1446.01 U N
{ C39R11.le_tile.le_guts.lbuf "clk" 18 10 1446.01 U N
}
}
}
{ C37R10.le_tile.le_guts.mux_cclk "in3" 17 9 1353.01 U N
{ C37R10.le_tile.le_guts.mux_cclk "out" 17 9 1446.01 U N
{ C37R10.le_tile.le_guts.lbuf "clk" 17 9 1446.01 U N
}
}
}
{ C37R9.le_tile.le_guts.mux_cclk "in3" 17 8 1353.01 U N
{ C37R9.le_tile.le_guts.mux_cclk "out" 17 8 1446.01 U N
{ C37R9.le_tile.le_guts.lbuf "clk" 17 8 1446.01 U N
}
}
}
{ C37R16.le_tile.le_guts.mux_cclk "in3" 17 15 1353.01 U N
{ C37R16.le_tile.le_guts.mux_cclk "out" 17 15 1446.01 U N
{ C37R16.le_tile.le_guts.lbuf "clk" 17 15 1446.01 U N
}
}
}
{ C37R15.le_tile.le_guts.mux_cclk "in3" 17 14 1353.01 U N
{ C37R15.le_tile.le_guts.mux_cclk "out" 17 14 1446.01 U N
{ C37R15.le_tile.le_guts.lbuf "clk" 17 14 1446.01 U N
}
}
}
{ C37R14.le_tile.le_guts.mux_cclk "in3" 17 13 1353.01 U N
{ C37R14.le_tile.le_guts.mux_cclk "out" 17 13 1446.01 U N
{ C37R14.le_tile.le_guts.lbuf "clk" 17 13 1446.01 U N
}
}
}
{ C37R13.le_tile.le_guts.mux_cclk "in3" 17 12 1353.01 U N
{ C37R13.le_tile.le_guts.mux_cclk "out" 17 12 1446.01 U N
{ C37R13.le_tile.le_guts.lbuf "clk" 17 12 1446.01 U N
}
}
}
{ C37R12.le_tile.le_guts.mux_cclk "in3" 17 11 1353.01 U N
{ C37R12.le_tile.le_guts.mux_cclk "out" 17 11 1446.01 U N
{ C37R12.le_tile.le_guts.lbuf "clk" 17 11 1446.01 U N
}
}
}
{ C37R11.le_tile.le_guts.mux_cclk "in3" 17 10 1353.01 U N
{ C37R11.le_tile.le_guts.mux_cclk "out" 17 10 1446.01 U N
{ C37R11.le_tile.le_guts.lbuf "clk" 17 10 1446.01 U N
}
}
}
}
}
}
}
{ C32R4.rbufx6.rbuf_c3.clk_mux "in3" 15 3 814.004 U N
{ C32R4.rbufx6.rbuf_c3.clk_mux "out" 15 3 953.005 U N
{ C32R4.rbufx6.rbuf_c3.clk_gate_mux "in0" 15 3 953.005 U N
{ C32R4.rbufx6.rbuf_c3.clk_gate_mux "out" 15 3 1353.01 U N
{ C35R8.le_tile.le_guts.mux_cclk "in3" 16 7 1353.01 U N
{ C35R8.le_tile.le_guts.mux_cclk "out" 16 7 1446.01 U N
{ C35R8.le_tile.le_guts.lbuf "clk" 16 7 1446.01 U N
}
}
}
{ C35R7.le_tile.le_guts.mux_cclk "in3" 16 6 1353.01 U N
{ C35R7.le_tile.le_guts.mux_cclk "out" 16 6 1446.01 U N
{ C35R7.le_tile.le_guts.lbuf "clk" 16 6 1446.01 U N
}
}
}
{ C33R8.le_tile.le_guts.mux_cclk "in3" 15 7 1353.01 U N
{ C33R8.le_tile.le_guts.mux_cclk "out" 15 7 1446.01 U N
{ C33R8.le_tile.le_guts.lbuf "clk" 15 7 1446.01 U N
}
}
}
{ C33R7.le_tile.le_guts.mux_cclk "in3" 15 6 1353.01 U N
{ C33R7.le_tile.le_guts.mux_cclk "out" 15 6 1446.01 U N
{ C33R7.le_tile.le_guts.lbuf "clk" 15 6 1446.01 U N
}
}
}
}
}
}
}
{ C32R20.rbufx6.rbuf_c3.clk_mux "in3" 15 19 814.004 U N
{ C32R20.rbufx6.rbuf_c3.clk_mux "out" 15 19 953.005 U N
{ C32R20.rbufx6.rbuf_c3.clk_gate_mux "in0" 15 19 953.005 U N
{ C32R20.rbufx6.rbuf_c3.clk_gate_mux "out" 15 19 1353.01 U N
{ C35R23.le_tile.le_guts.mux_cclk "in3" 16 22 1353.01 U N
{ C35R23.le_tile.le_guts.mux_cclk "out" 16 22 1446.01 U N
{ C35R23.le_tile.le_guts.lbuf "clk" 16 22 1446.01 U N
}
}
}
{ C35R17.le_tile.le_guts.mux_cclk "in3" 16 16 1353.01 U N
{ C35R17.le_tile.le_guts.mux_cclk "out" 16 16 1446.01 U N
{ C35R17.le_tile.le_guts.lbuf "clk" 16 16 1446.01 U N
}
}
}
{ C33R24.le_tile.le_guts.mux_cclk "in3" 15 23 1353.01 U N
{ C33R24.le_tile.le_guts.mux_cclk "out" 15 23 1446.01 U N
{ C33R24.le_tile.le_guts.lbuf "clk" 15 23 1446.01 U N
}
}
}
}
}
}
}
{ C32R12.rbufx6.rbuf_c3.clk_mux "in3" 15 11 814.004 U N
{ C32R12.rbufx6.rbuf_c3.clk_mux "out" 15 11 953.005 U N
{ C32R12.rbufx6.rbuf_c3.clk_gate_mux "in0" 15 11 953.005 U N
{ C32R12.rbufx6.rbuf_c3.clk_gate_mux "out" 15 11 1353.01 U N
{ C35R10.le_tile.le_guts.mux_cclk "in3" 16 9 1353.01 U N
{ C35R10.le_tile.le_guts.mux_cclk "out" 16 9 1446.01 U N
{ C35R10.le_tile.le_guts.lbuf "clk" 16 9 1446.01 U N
}
}
}
{ C35R16.le_tile.le_guts.mux_cclk "in3" 16 15 1353.01 U N
{ C35R16.le_tile.le_guts.mux_cclk "out" 16 15 1446.01 U N
{ C35R16.le_tile.le_guts.lbuf "clk" 16 15 1446.01 U N
}
}
}
{ C35R15.le_tile.le_guts.mux_cclk "in3" 16 14 1353.01 U N
{ C35R15.le_tile.le_guts.mux_cclk "out" 16 14 1446.01 U N
{ C35R15.le_tile.le_guts.lbuf "clk" 16 14 1446.01 U N
}
}
}
{ C35R14.le_tile.le_guts.mux_cclk "in3" 16 13 1353.01 U N
{ C35R14.le_tile.le_guts.mux_cclk "out" 16 13 1446.01 U N
{ C35R14.le_tile.le_guts.lbuf "clk" 16 13 1446.01 U N
}
}
}
{ C35R12.le_tile.le_guts.mux_cclk "in3" 16 11 1353.01 U N
{ C35R12.le_tile.le_guts.mux_cclk "out" 16 11 1446.01 U N
{ C35R12.le_tile.le_guts.lbuf "clk" 16 11 1446.01 U N
}
}
}
{ C35R11.le_tile.le_guts.mux_cclk "in3" 16 10 1353.01 U N
{ C35R11.le_tile.le_guts.mux_cclk "out" 16 10 1446.01 U N
{ C35R11.le_tile.le_guts.lbuf "clk" 16 10 1446.01 U N
}
}
}
{ C33R10.le_tile.le_guts.mux_cclk "in3" 15 9 1353.01 U N
{ C33R10.le_tile.le_guts.mux_cclk "out" 15 9 1446.01 U N
{ C33R10.le_tile.le_guts.lbuf "clk" 15 9 1446.01 U N
}
}
}
{ C33R9.le_tile.le_guts.mux_cclk "in3" 15 8 1353.01 U N
{ C33R9.le_tile.le_guts.mux_cclk "out" 15 8 1446.01 U N
{ C33R9.le_tile.le_guts.lbuf "clk" 15 8 1446.01 U N
}
}
}
{ C33R16.le_tile.le_guts.mux_cclk "in3" 15 15 1353.01 U N
{ C33R16.le_tile.le_guts.mux_cclk "out" 15 15 1446.01 U N
{ C33R16.le_tile.le_guts.lbuf "clk" 15 15 1446.01 U N
}
}
}
{ C33R15.le_tile.le_guts.mux_cclk "in3" 15 14 1353.01 U N
{ C33R15.le_tile.le_guts.mux_cclk "out" 15 14 1446.01 U N
{ C33R15.le_tile.le_guts.lbuf "clk" 15 14 1446.01 U N
}
}
}
{ C33R14.le_tile.le_guts.mux_cclk "in3" 15 13 1353.01 U N
{ C33R14.le_tile.le_guts.mux_cclk "out" 15 13 1446.01 U N
{ C33R14.le_tile.le_guts.lbuf "clk" 15 13 1446.01 U N
}
}
}
{ C33R13.le_tile.le_guts.mux_cclk "in3" 15 12 1353.01 U N
{ C33R13.le_tile.le_guts.mux_cclk "out" 15 12 1446.01 U N
{ C33R13.le_tile.le_guts.lbuf "clk" 15 12 1446.01 U N
}
}
}
{ C33R12.le_tile.le_guts.mux_cclk "in3" 15 11 1353.01 U N
{ C33R12.le_tile.le_guts.mux_cclk "out" 15 11 1446.01 U N
{ C33R12.le_tile.le_guts.lbuf "clk" 15 11 1446.01 U N
}
}
}
{ C33R11.le_tile.le_guts.mux_cclk "in3" 15 10 1353.01 U N
{ C33R11.le_tile.le_guts.mux_cclk "out" 15 10 1446.01 U N
{ C33R11.le_tile.le_guts.lbuf "clk" 15 10 1446.01 U N
}
}
}
}
}
}
}
{ C30R20.rbufx6.rbuf_c3.clk_mux "in3" 14 19 814.004 U N
{ C30R20.rbufx6.rbuf_c3.clk_mux "out" 14 19 953.005 U N
{ C30R20.rbufx6.rbuf_c3.clk_gate_mux "in0" 14 19 953.005 U N
{ C30R20.rbufx6.rbuf_c3.clk_gate_mux "out" 14 19 1353.01 U N
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_clkb "in4" 14 16 1353.01 U N
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_clkb "out" 14 16 1353.01 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_clkb" 14 16 1353.01 U N
}
}
}
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_clkb "in4" 14 16 1353.01 U N
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_clkb "out" 14 16 1353.01 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_clkb" 14 16 1353.01 U N
}
}
}
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_clkb "in4" 14 16 1353.01 U N
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_clkb "out" 14 16 1353.01 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_clkb" 14 16 1353.01 U N
}
}
}
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_clkb "in4" 14 16 1353.01 U N
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_clkb "out" 14 16 1353.01 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_clkb" 14 16 1353.01 U N
}
}
}
}
}
}
}
{ C30R12.rbufx6.rbuf_c3.clk_mux "in3" 14 11 814.004 U N
{ C30R12.rbufx6.rbuf_c3.clk_mux "out" 14 11 953.005 U N
{ C30R12.rbufx6.rbuf_c3.clk_gate_mux "in0" 14 11 953.005 U N
{ C30R12.rbufx6.rbuf_c3.clk_gate_mux "out" 14 11 1353.01 U N
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_clkb "in4" 14 12 1353.01 U N
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_clkb "out" 14 12 1353.01 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_clkb" 14 12 1353.01 U N
}
}
}
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_clkb "in4" 14 12 1353.01 U N
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_clkb "out" 14 12 1353.01 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_clkb" 14 12 1353.01 U N
}
}
}
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_clkb "in4" 14 12 1353.01 U N
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_clkb "out" 14 12 1353.01 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_clkb" 14 12 1353.01 U N
}
}
}
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_clkb "in4" 14 12 1353.01 U N
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_clkb "out" 14 12 1353.01 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_clkb" 14 12 1353.01 U N
}
}
}
}
}
}
}
{ C26R36.spine.c0r15_ckmux "in0" 12 35 814.004 U N
{ C26R36.spine.c0r15_ckmux "out" 12 35 814.006 U N
{ C53R4.ckmux.u_clk_ahb_fp0 "in15" 25 3 814.006 U N
{ C53R4.ckmux.u_clk_ahb_fp0 "out" 25 3 976.007 U N
{ C53R4.ckmux.ckmux_ahb_fp0 "in0" 25 3 976.007 U N
{ C53R4.ckmux.ckmux_ahb_fp0 "out" 25 3 976.009 U N
{ C53R4.M7S_SOC "clk_ahb_fp0" 25 3 976.009 U N
}
}
}
}
}
}
}
{ C26R4.rbufx6.rbuf_c3.clk_mux "in3" 12 3 814.004 U N
{ C26R4.rbufx6.rbuf_c3.clk_mux "out" 12 3 953.005 U N
{ C26R4.rbufx6.rbuf_c3.clk_gate_mux "in0" 12 3 953.005 U N
{ C26R4.rbufx6.rbuf_c3.clk_gate_mux "out" 12 3 1353.01 U N
{ C29R8.le_tile.le_guts.mux_cclk "in3" 13 7 1353.01 U N
{ C29R8.le_tile.le_guts.mux_cclk "out" 13 7 1446.01 U N
{ C29R8.le_tile.le_guts.lbuf "clk" 13 7 1446.01 U N
}
}
}
}
}
}
}
{ C26R12.rbufx6.rbuf_c3.clk_mux "in3" 12 11 814.004 U N
{ C26R12.rbufx6.rbuf_c3.clk_mux "out" 12 11 953.005 U N
{ C26R12.rbufx6.rbuf_c3.clk_gate_mux "in0" 12 11 953.005 U N
{ C26R12.rbufx6.rbuf_c3.clk_gate_mux "out" 12 11 1353.01 U N
{ C29R10.le_tile.le_guts.mux_cclk "in3" 13 9 1353.01 U N
{ C29R10.le_tile.le_guts.mux_cclk "out" 13 9 1446.01 U N
{ C29R10.le_tile.le_guts.lbuf "clk" 13 9 1446.01 U N
}
}
}
{ C29R9.le_tile.le_guts.mux_cclk "in3" 13 8 1353.01 U N
{ C29R9.le_tile.le_guts.mux_cclk "out" 13 8 1446.01 U N
{ C29R9.le_tile.le_guts.lbuf "clk" 13 8 1446.01 U N
}
}
}
{ C29R15.le_tile.le_guts.mux_cclk "in3" 13 14 1353.01 U N
{ C29R15.le_tile.le_guts.mux_cclk "out" 13 14 1446.01 U N
{ C29R15.le_tile.le_guts.lbuf "clk" 13 14 1446.01 U N
}
}
}
{ C29R14.le_tile.le_guts.mux_cclk "in3" 13 13 1353.01 U N
{ C29R14.le_tile.le_guts.mux_cclk "out" 13 13 1446.01 U N
{ C29R14.le_tile.le_guts.lbuf "clk" 13 13 1446.01 U N
}
}
}
{ C29R13.le_tile.le_guts.mux_cclk "in3" 13 12 1353.01 U N
{ C29R13.le_tile.le_guts.mux_cclk "out" 13 12 1446.01 U N
{ C29R13.le_tile.le_guts.lbuf "clk" 13 12 1446.01 U N
}
}
}
{ C29R12.le_tile.le_guts.mux_cclk "in3" 13 11 1353.01 U N
{ C29R12.le_tile.le_guts.mux_cclk "out" 13 11 1446.01 U N
{ C29R12.le_tile.le_guts.lbuf "clk" 13 11 1446.01 U N
}
}
}
{ C29R11.le_tile.le_guts.mux_cclk "in3" 13 10 1353.01 U N
{ C29R11.le_tile.le_guts.mux_cclk "out" 13 10 1446.01 U N
{ C29R11.le_tile.le_guts.lbuf "clk" 13 10 1446.01 U N
}
}
}
{ C27R10.le_tile.le_guts.mux_cclk "in3" 12 9 1353.01 U N
{ C27R10.le_tile.le_guts.mux_cclk "out" 12 9 1446.01 U N
{ C27R10.le_tile.le_guts.lbuf "clk" 12 9 1446.01 U N
}
}
}
{ C27R9.le_tile.le_guts.mux_cclk "in3" 12 8 1353.01 U N
{ C27R9.le_tile.le_guts.mux_cclk "out" 12 8 1446.01 U N
{ C27R9.le_tile.le_guts.lbuf "clk" 12 8 1446.01 U N
}
}
}
{ C27R15.le_tile.le_guts.mux_cclk "in3" 12 14 1353.01 U N
{ C27R15.le_tile.le_guts.mux_cclk "out" 12 14 1446.01 U N
{ C27R15.le_tile.le_guts.lbuf "clk" 12 14 1446.01 U N
}
}
}
{ C27R14.le_tile.le_guts.mux_cclk "in3" 12 13 1353.01 U N
{ C27R14.le_tile.le_guts.mux_cclk "out" 12 13 1446.01 U N
{ C27R14.le_tile.le_guts.lbuf "clk" 12 13 1446.01 U N
}
}
}
{ C27R13.le_tile.le_guts.mux_cclk "in3" 12 12 1353.01 U N
{ C27R13.le_tile.le_guts.mux_cclk "out" 12 12 1446.01 U N
{ C27R13.le_tile.le_guts.lbuf "clk" 12 12 1446.01 U N
}
}
}
{ C27R12.le_tile.le_guts.mux_cclk "in3" 12 11 1353.01 U N
{ C27R12.le_tile.le_guts.mux_cclk "out" 12 11 1446.01 U N
{ C27R12.le_tile.le_guts.lbuf "clk" 12 11 1446.01 U N
}
}
}
{ C27R11.le_tile.le_guts.mux_cclk "in3" 12 10 1353.01 U N
{ C27R11.le_tile.le_guts.mux_cclk "out" 12 10 1446.01 U N
{ C27R11.le_tile.le_guts.lbuf "clk" 12 10 1446.01 U N
}
}
}
}
}
}
}
{ C22R12.rbufx6.rbuf_c3.clk_mux "in3" 10 11 814.004 U N
{ C22R12.rbufx6.rbuf_c3.clk_mux "out" 10 11 953.005 U N
{ C22R12.rbufx6.rbuf_c3.clk_gate_mux "in0" 10 11 953.005 U N
{ C22R12.rbufx6.rbuf_c3.clk_gate_mux "out" 10 11 1353.01 U N
{ C25R10.le_tile.le_guts.mux_cclk "in3" 11 9 1353.01 U N
{ C25R10.le_tile.le_guts.mux_cclk "out" 11 9 1446.01 U N
{ C25R10.le_tile.le_guts.lbuf "clk" 11 9 1446.01 U N
}
}
}
{ C25R9.le_tile.le_guts.mux_cclk "in3" 11 8 1353.01 U N
{ C25R9.le_tile.le_guts.mux_cclk "out" 11 8 1446.01 U N
{ C25R9.le_tile.le_guts.lbuf "clk" 11 8 1446.01 U N
}
}
}
{ C25R14.le_tile.le_guts.mux_cclk "in3" 11 13 1353.01 U N
{ C25R14.le_tile.le_guts.mux_cclk "out" 11 13 1446.01 U N
{ C25R14.le_tile.le_guts.lbuf "clk" 11 13 1446.01 U N
}
}
}
{ C25R13.le_tile.le_guts.mux_cclk "in3" 11 12 1353.01 U N
{ C25R13.le_tile.le_guts.mux_cclk "out" 11 12 1446.01 U N
{ C25R13.le_tile.le_guts.lbuf "clk" 11 12 1446.01 U N
}
}
}
{ C25R12.le_tile.le_guts.mux_cclk "in3" 11 11 1353.01 U N
{ C25R12.le_tile.le_guts.mux_cclk "out" 11 11 1446.01 U N
{ C25R12.le_tile.le_guts.lbuf "clk" 11 11 1446.01 U N
}
}
}
{ C25R11.le_tile.le_guts.mux_cclk "in3" 11 10 1353.01 U N
{ C25R11.le_tile.le_guts.mux_cclk "out" 11 10 1446.01 U N
{ C25R11.le_tile.le_guts.lbuf "clk" 11 10 1446.01 U N
}
}
}
{ C23R13.le_tile.le_guts.mux_cclk "in3" 10 12 1353.01 U N
{ C23R13.le_tile.le_guts.mux_cclk "out" 10 12 1446.01 U N
{ C23R13.le_tile.le_guts.lbuf "clk" 10 12 1446.01 U N
}
}
}
{ C23R12.le_tile.le_guts.mux_cclk "in3" 10 11 1353.01 U N
{ C23R12.le_tile.le_guts.mux_cclk "out" 10 11 1446.01 U N
{ C23R12.le_tile.le_guts.lbuf "clk" 10 11 1446.01 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]|qx_net []
{ C49R4.le_tile.le_guts.lp2.reg0 "qx" 23 3 0 U N
{ C48R4_xbar_tile.xbar_0.ixbar2 "i1 [2]" 23 3 0 U N
{ C48R4_xbar_tile.xbar_0.ixbar2 "z4 [0]" 23 3 94.14 U N
{ C49R4.le_tile.le_guts.lp2.mux_di0 "in1" 23 3 94.14 U N
{ C49R4.le_tile.le_guts.lp2.mux_di0 "out" 23 3 270.46 U N
{ C49R4.le_tile.le_guts.lp2.reg0 "di" 23 3 270.46 U N
}
}
}
}
{ C48R4_xbar_tile.xbar_0.ixbar2 "z0 [0]" 23 3 94.14 U N
{ C48R12_xbar_tile.xbar_0.ixbar2 "i1 [10]" 23 11 94.14 U N
{ C48R12_xbar_tile.xbar_0.ixbar2 "z1 [0]" 23 11 327.355 U N
{ C48R20_xbar_tile.xbar_0.ixbar2 "i2 [14]" 23 19 327.355 U N
{ C48R20_xbar_tile.xbar_0.ixbar2 "z1 [0]" 23 19 560.57 U N
{ C48R28_xbar_tile.xbar_0.ixbar2 "i2 [14]" 23 27 560.57 U N
{ C48R28_xbar_tile.xbar_0.ixbar2 "z0 [1]" 23 27 793.785 U N
{ C48R30_xbar_tile.xbar_0.ixbar2 "i2 [0]" 23 29 793.785 U N
{ C48R30_xbar_tile.xbar_0.ixbar2 "z7 [2]" 23 29 962.207 U N
{ C52R30.xbar_tile.xbar_0.ixbar2 "i3 [4]" 25 29 962.207 U N
{ C52R30.xbar_tile.xbar_0.ixbar2 "z0 [3]" 25 29 1190 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [16]" 25 29 1323 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0715|dx_net []
{ C39R18.le_tile.le_guts.lp0.lut0 "dx" 18 17 0 U N
{ C38R18_xbar_tile.xbar_0.oxbar "d [0]" 18 17 0 U N
{ C38R18_xbar_tile.xbar_0.oxbar "xy [1]" 18 17 144.2 U N
{ C36R17_xbar_tile.xbar_0.ixbar2 "i3 [6]" 17 16 144.2 U N
{ C36R17_xbar_tile.xbar_0.ixbar2 "z3 [2]" 17 16 230.385 U N
{ C36R15_xbar_tile.xbar_0.ixbar2 "i1 [15]" 17 14 230.385 U N
{ C36R15_xbar_tile.xbar_0.ixbar2 "z4 [0]" 17 14 398.807 U N
{ C37R15.le_tile.le_guts.lp2.mux_di0 "in1" 17 14 398.807 U N
{ C37R15.le_tile.le_guts.lp2.mux_di0 "out" 17 14 575.127 U N
{ C37R15.le_tile.le_guts.lp2.reg0 "di" 17 14 575.127 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].sr_out []
{ C37R8.le_tile.le_guts.lbuf "a_sr" 17 7 0 U N
{ C37R8.le_tile.le_guts.lp0.reg0 "a_sr" 17 7 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].sclk_out []
{ C33R13.le_tile.le_guts.lbuf "sclk" 15 12 0 U N
{ C33R13.le_tile.le_guts.lp2.reg1 "sclk" 15 12 0 U N
}
{ C33R13.le_tile.le_guts.lp1.reg1 "sclk" 15 12 0 U N
}
{ C33R13.le_tile.le_guts.lp0.reg1 "sclk" 15 12 0 U N
}
{ C33R13.le_tile.le_guts.lp0.reg0 "sclk" 15 12 0 U N
}
}
rout u_colorgen_v_cnt__reg[3]|qx_net []
{ C13R17.le_tile.le_guts.lp1.reg0 "qx" 5 16 0 U N
{ C12R17_xbar_tile.xbar_0.oxbar "d [6]" 5 16 0 U N
{ C12R17_xbar_tile.xbar_0.oxbar "xy [1]" 5 16 151.14 U N
{ C10R16_xbar_tile.xbar_0.ixbar2 "i3 [6]" 4 15 151.14 U N
{ C10R16_xbar_tile.xbar_0.ixbar2 "z6 [2]" 4 15 237.257 U N
{ C8R16_xbar_tile.xbar_0.ixbar2 "i3 [13]" 3 15 237.257 U N
{ C8R16_xbar_tile.xbar_0.ixbar2 "z5 [3]" 3 15 461.859 U N
{ C9R16.le_tile.le_guts.lp3.lut0 "f1" 3 15 594.859 U N
}
}
{ C8R16_xbar_tile.xbar_0.ixbar2 "z4 [3]" 3 15 461.859 U N
{ C9R16.le_tile.le_guts.lp1.muxf3_l41 "in1" 3 15 461.859 U N
{ C9R16.le_tile.le_guts.lp1.muxf3_l41 "out" 3 15 626.859 U N
{ C9R16.le_tile.le_guts.lp1.lut41 "f3" 3 15 626.859 U N
}
}
}
}
}
}
}
}
{ C12R17_xbar_tile.xbar_0.oxbar "xy [0]" 5 16 151.14 U N
{ C12R16_xbar_tile.xbar_0.ixbar1 "i2 [7]" 5 15 151.14 U N
{ C12R16_xbar_tile.xbar_0.ixbar1 "z5 [3]" 5 15 235.975 U N
{ C13R16.le_tile.le_guts.lp2.lut0 "f1" 5 15 368.974 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[14].sclk_out []
{ C35R19.le_tile.le_guts.lbuf "sclk" 16 18 0 U N
{ C35R19.le_tile.le_guts.lp1.reg0 "sclk" 16 18 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[4].mclk_out []
{ C33R21.le_tile.le_guts.lbuf "mclk_b" 15 20 0 U N
{ C33R21.le_tile.le_guts.lp1.reg0 "mclk_b" 15 20 0 U N
}
{ C33R21.le_tile.le_guts.lp0.reg0 "mclk_b" 15 20 0 U N
}
}
rout C37R11_mux0_ble0_out_0 []
{ C37R11.le_tile.le_guts.lp0.SC_mux_dx4_0 "out" 17 10 0 U N
{ C37R11.le_tile.le_guts.lp0.mux_di0 "in3" 17 10 0 U N
{ C37R11.le_tile.le_guts.lp0.mux_di0 "out" 17 10 33.2 U N
{ C37R11.le_tile.le_guts.lp0.reg0 "di" 17 10 33.2 U N
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [12]
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_12 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_db [12]" 14 16 0 U N
}
}
rout C37R11_mux0_ble0_out_1 []
{ C37R11.le_tile.le_guts.lp0.SC_mux_dx4_1 "out" 17 10 0 U N
{ C37R11.le_tile.le_guts.lp0.mux_dy "in0" 17 10 0 U N
{ C37R11.le_tile.le_guts.lp0.mux_dy "out" 17 10 54.001 U N
{ C36R11_xbar_tile.xbar_0.ixbar0 "i3 [2]" 17 10 54.001 U N
{ C36R11_xbar_tile.xbar_0.ixbar0 "z5 [3]" 17 10 139.911 U N
{ C37R11.le_tile.le_guts.lp1.lut0 "f1" 17 10 272.911 U N
}
}
}
}
}
}
rout ii0552|dx_net []
{ C37R17.le_tile.le_guts.lp1.lut0 "dx" 17 16 0 U N
{ C37R17.le_tile.le_guts.lp1.mux_di0 "in2" 17 16 0 U N
{ C37R17.le_tile.le_guts.lp1.mux_di0 "out" 17 16 60.2 U N
{ C37R17.le_tile.le_guts.lp1.reg0 "di" 17 16 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_addr_cnt__reg[10]|qx_net []
{ C39R20.le_tile.le_guts.lp3.reg0 "qx" 18 19 0 U N
{ C38R20_xbar_tile.xbar_0.oxbar "d [16]" 18 19 0 U N
{ C38R20_xbar_tile.xbar_0.oxbar "xy [2]" 18 19 158.21 U N
{ C38R20_xbar_tile.xbar_0.ixbar0 "i0 [7]" 18 19 158.21 U N
{ C38R20_xbar_tile.xbar_0.ixbar0 "z6 [0]" 18 19 239.605 U N
{ C39R20.le_tile.le_guts.lp2.muxf2_l0 "in0" 18 19 239.605 U N
{ C39R20.le_tile.le_guts.lp2.muxf2_l0 "out" 18 19 401.605 U N
{ C39R20.le_tile.le_guts.lp2.lut0 "f2" 18 19 401.605 U N
}
}
}
}
}
}
}
{ C38R20_xbar_tile.xbar_0.ixbar3 "i0 [8]" 18 19 0 U N
{ C38R20_xbar_tile.xbar_0.ixbar3 "z7 [0]" 18 19 101.21 U N
{ C39R20.le_tile.le_guts.lp3.lut0 "f0" 18 19 234.21 U N
}
}
{ C38R20_xbar_tile.xbar_0.ixbar3 "z0 [1]" 18 19 101.21 U N
{ C38R23_xbar_tile.xbar_0.ixbar3 "i1 [11]" 18 22 101.21 U N
{ C38R23_xbar_tile.xbar_0.ixbar3 "z4 [1]" 18 22 278.465 U N
{ C34R23_xbar_tile.xbar_0.ixbar3 "i3 [0]" 16 22 278.465 U N
{ C34R23_xbar_tile.xbar_0.ixbar3 "z5 [3]" 16 22 459.234 U N
{ C35R23.le_tile.le_guts.lp0.lut0 "f1" 16 22 592.234 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_addr_rd__reg[4].mclk_out []
{ C29R16.le_tile.le_guts.lbuf "mclk_b" 13 15 0 U N
{ C29R16.le_tile.le_guts.lp3.reg0 "mclk_b" 13 15 0 U N
}
{ C29R16.le_tile.le_guts.lp2.reg0 "mclk_b" 13 15 0 U N
}
{ C29R16.le_tile.le_guts.lp1.reg0 "mclk_b" 13 15 0 U N
}
{ C29R16.le_tile.le_guts.lp0.reg1 "mclk_b" 13 15 0 U N
}
{ C29R16.le_tile.le_guts.lp0.reg0 "mclk_b" 13 15 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[9].sclk_out []
{ C33R20.le_tile.le_guts.lbuf "sclk" 15 19 0 U N
{ C33R20.le_tile.le_guts.lp0.reg0 "sclk" 15 19 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].sclk_out []
{ C39R11.le_tile.le_guts.lbuf "sclk" 18 10 0 U N
{ C39R11.le_tile.le_guts.lp0.reg0 "sclk" 18 10 0 U N
}
}
rout ii0663|dx_net []
{ C33R10.le_tile.le_guts.lp2.lut0 "dx" 15 9 0 U N
{ C32R10_xbar_tile.xbar_0.ixbar2 "i2 [7]" 15 9 0 U N
{ C32R10_xbar_tile.xbar_0.ixbar2 "z7 [3]" 15 9 87.2 U N
{ C32R10_xbar_tile.xbar_0.ixbar0 "i2 [3]" 15 9 87.2 U N
{ C32R10_xbar_tile.xbar_0.ixbar0 "z1 [2]" 15 9 304.56 U N
{ C33R10.le_tile.le_guts.lp0.mux_di0 "in1" 15 9 304.56 U N
{ C33R10.le_tile.le_guts.lp0.mux_di0 "out" 15 9 480.88 U N
{ C33R10.le_tile.le_guts.lp0.reg0 "di" 15 9 480.88 U N
}
}
}
}
}
}
}
}
rout u_colorgen_v_cnt__reg[9].mclk_out []
{ C13R16.le_tile.le_guts.lbuf "mclk_b" 5 15 0 U N
{ C13R16.le_tile.le_guts.lp3.reg1 "mclk_b" 5 15 0 U N
}
{ C13R16.le_tile.le_guts.lp2.reg0 "mclk_b" 5 15 0 U N
}
{ C13R16.le_tile.le_guts.lp0.reg1 "mclk_b" 5 15 0 U N
}
{ C13R16.le_tile.le_guts.lp0.reg0 "mclk_b" 5 15 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_wr__reg[5]|qx_net []
{ C35R16.le_tile.le_guts.lp3.reg1 "qx" 16 15 0 U N
{ C34R16_xbar_tile.xbar_0.oxbar "d [18]" 16 15 0 U N
{ C34R16_xbar_tile.xbar_0.oxbar "xy [4]" 16 15 165.28 U N
{ C32R16_xbar_tile.xbar_0.ixbar1 "i3 [12]" 15 15 165.28 U N
{ C32R16_xbar_tile.xbar_0.ixbar1 "z4 [0]" 15 15 247.01 U N
{ C33R16.le_tile.le_guts.lp1.mux_di4 "in1" 15 15 247.01 U N
{ C33R16.le_tile.le_guts.lp1.mux_di4 "out" 15 15 444.33 U N
{ C33R16.le_tile.le_guts.lp1.reg1 "di" 15 15 444.33 U N
}
}
}
}
}
}
}
{ C34R16_xbar_tile.xbar_0.ixbar3 "i0 [9]" 16 15 0 U N
{ C34R16_xbar_tile.xbar_0.ixbar3 "z7 [0]" 16 15 108.28 U N
{ C35R16.le_tile.le_guts.lp3.lut0 "f0" 16 15 241.28 U N
}
}
{ C34R16_xbar_tile.xbar_0.ixbar3 "z4 [3]" 16 15 108.28 U N
{ C35R16.le_tile.le_guts.lp2.muxf3_l41 "in1" 16 15 108.28 U N
{ C35R16.le_tile.le_guts.lp2.muxf3_l41 "out" 16 15 273.28 U N
{ C35R16.le_tile.le_guts.lp2.lut41 "f3" 16 15 273.28 U N
}
}
}
}
{ C34R16_xbar_tile.xbar_0.ixbar3 "z3 [1]" 16 15 108.28 U N
{ C35R16.le_tile.le_guts.lp3.lut41 "f0" 16 15 241.28 U N
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].mclk_out []
{ C27R12.le_tile.le_guts.lbuf "mclk_b" 12 11 0 U N
{ C27R12.le_tile.le_guts.lp2.reg0 "mclk_b" 12 11 0 U N
}
{ C27R12.le_tile.le_guts.lp1.reg0 "mclk_b" 12 11 0 U N
}
{ C27R12.le_tile.le_guts.lp0.reg1 "mclk_b" 12 11 0 U N
}
}
rout C9R16_ble1_out_to_mux []
{ C9R16.le_tile.le_guts.lp1.const_f5 "out" 3 15 0 U N
{ C9R16.le_tile.le_guts.lp1.mux_f5 "in1" 3 15 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [13]
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_13 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_db [13]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net []
{ C35R10.le_tile.le_guts.lp0.reg1 "qx" 16 9 0 U N
{ C34R10_xbar_tile.xbar_0.oxbar "d [3]" 16 9 0 U N
{ C34R10_xbar_tile.xbar_0.oxbar "xy [21]" 16 9 151.14 U N
{ C32R11_xbar_tile.xbar_0.ixbar1 "i0 [6]" 15 10 151.14 U N
{ C32R11_xbar_tile.xbar_0.ixbar1 "z0 [0]" 15 10 237.257 U N
{ C32R19_xbar_tile.xbar_0.ixbar1 "i1 [10]" 15 18 237.257 U N
{ C32R19_xbar_tile.xbar_0.ixbar1 "z0 [2]" 15 18 470.472 U N
{ C30R19_xbar_tile.xbar_0.ixbar1 "i3 [7]" 14 18 470.472 U N
{ C30R19_xbar_tile.xbar_0.ixbar1 "z6 [0]" 14 18 640.021 U N
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_3 "in1" 14 18 773.021 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_11 "in1" 14 18 773.021 U N
}
}
}
}
}
}
}
}
{ C34R10_xbar_tile.xbar_0.oxbar "xy [19]" 16 9 151.14 U N
{ C32R11_xbar_tile.xbar_0.ixbar1 "i0 [13]" 15 10 151.14 U N
{ C32R11_xbar_tile.xbar_0.ixbar1 "z0 [1]" 15 10 237.257 U N
{ C32R14_xbar_tile.xbar_0.ixbar1 "i1 [11]" 15 13 237.257 U N
{ C32R14_xbar_tile.xbar_0.ixbar1 "z0 [2]" 15 13 414.512 U N
{ C30R14_xbar_tile.xbar_0.ixbar1 "i3 [7]" 14 13 414.512 U N
{ C30R14_xbar_tile.xbar_0.ixbar1 "z6 [0]" 14 13 584.061 U N
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_3 "in1" 14 13 717.061 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_11 "in1" 14 13 717.061 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_de_i_r_sclk__reg[2]|qx_net []
{ C33R17.le_tile.le_guts.lp1.reg0 "qx" 15 16 0 U N
{ C32R17_xbar_tile.xbar_0.ixbar1 "i2 [12]" 15 16 0 U N
{ C32R17_xbar_tile.xbar_0.ixbar1 "z0 [1]" 15 16 87.07 U N
{ C32R20_xbar_tile.xbar_0.ixbar1 "i1 [11]" 15 19 87.07 U N
{ C32R20_xbar_tile.xbar_0.ixbar1 "z0 [1]" 15 19 264.325 U N
{ C32R23_xbar_tile.xbar_0.ixbar1 "i1 [11]" 15 22 264.325 U N
{ C32R23_xbar_tile.xbar_0.ixbar1 "z1 [2]" 15 22 441.58 U N
{ C32R23_xbar_tile.xbar_0.ixbar0 "i3 [12]" 15 22 441.58 U N
{ C32R23_xbar_tile.xbar_0.ixbar0 "z1 [2]" 15 22 658.94 U N
{ C33R23.le_tile.le_guts.lp0.mux_di0 "in1" 15 22 658.94 U N
{ C33R23.le_tile.le_guts.lp0.mux_di0 "out" 15 22 835.26 U N
{ C33R23.le_tile.le_guts.lp0.reg0 "di" 15 22 835.26 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout C33R10_mux0_ble1_out_0 []
{ C33R10.le_tile.le_guts.lp1.SC_mux_dx4_0 "out" 15 9 0 U N
{ C33R10.le_tile.le_guts.lp2.muxf3_l0 "in1" 15 9 0 U N
{ C33R10.le_tile.le_guts.lp2.muxf3_l0 "out" 15 9 149.94 U N
{ C33R10.le_tile.le_guts.lp2.lut0 "f3" 15 9 149.94 U N
}
}
}
{ C32R10_xbar_tile.xbar_0.oxbar "d [7]" 15 9 0 U N
{ C32R10_xbar_tile.xbar_0.oxbar "xy [8]" 15 9 236.18 U N
{ C32R11_xbar_tile.xbar_0.ixbar0 "i1 [9]" 15 10 236.18 U N
{ C32R11_xbar_tile.xbar_0.ixbar0 "z5 [0]" 15 10 321.014 U N
{ C32R14_xbar_tile.xbar_0.ixbar0 "i2 [13]" 15 13 321.014 U N
{ C32R14_xbar_tile.xbar_0.ixbar0 "z5 [1]" 15 13 509.244 U N
{ C38R14_xbar_tile.xbar_0.ixbar0 "i0 [0]" 18 13 509.244 U N
{ C38R14_xbar_tile.xbar_0.ixbar0 "z7 [0]" 18 13 683.522 U N
{ C39R14.le_tile.le_guts.lp0.lut0 "f0" 18 13 816.522 U N
}
}
{ C38R14_xbar_tile.xbar_0.ixbar0 "z6 [0]" 18 13 683.522 U N
{ C39R14.le_tile.le_guts.lp2.muxf2_l0 "in0" 18 13 683.522 U N
{ C39R14.le_tile.le_guts.lp2.muxf2_l0 "out" 18 13 845.522 U N
{ C39R14.le_tile.le_guts.lp2.lut0 "f2" 18 13 845.522 U N
}
}
}
}
{ C38R14_xbar_tile.xbar_0.ixbar0 "z5 [3]" 18 13 683.522 U N
{ C39R14.le_tile.le_guts.lp1.lut0 "f1" 18 13 816.522 U N
}
}
}
}
}
{ C32R12_xbar_tile.xbar_0.ixbar0 "i2 [12]" 15 11 321.014 U N
{ C32R12_xbar_tile.xbar_0.ixbar0 "z6 [2]" 15 11 497.941 U N
{ C30R12_xbar_tile.xbar_0.ixbar0 "i3 [13]" 14 11 497.941 U N
{ C30R12_xbar_tile.xbar_0.ixbar0 "z4 [1]" 14 11 675.391 U N
{ C24R12_xbar_tile.xbar_0.ixbar0 "i3 [4]" 11 11 675.391 U N
{ C24R12_xbar_tile.xbar_0.ixbar0 "z7 [0]" 11 11 907.084 U N
{ C25R12.le_tile.le_guts.lp0.lut0 "f0" 11 11 1040.08 U N
}
}
{ C24R12_xbar_tile.xbar_0.ixbar0 "z5 [3]" 11 11 907.084 U N
{ C25R12.le_tile.le_guts.lp1.lut0 "f1" 11 11 1040.08 U N
}
}
}
}
}
{ C28R12_xbar_tile.xbar_0.ixbar0 "i3 [11]" 13 11 497.941 U N
{ C28R12_xbar_tile.xbar_0.ixbar0 "z4 [1]" 13 11 677.923 U N
{ C22R12_xbar_tile.xbar_0.ixbar0 "i3 [4]" 10 11 677.923 U N
{ C22R12_xbar_tile.xbar_0.ixbar0 "z4 [0]" 10 11 905.717 U N
{ C23R12.le_tile.le_guts.lp0.muxf3_l0 "in0" 10 11 905.717 U N
{ C23R12.le_tile.le_guts.lp0.muxf3_l0 "out" 10 11 1070.04 U N
{ C23R12.le_tile.le_guts.lp0.lut0 "f3" 10 11 1070.04 U N
}
}
}
}
}
}
}
{ C26R12_xbar_tile.xbar_0.ixbar0 "i3 [15]" 12 11 497.941 U N
{ C26R12_xbar_tile.xbar_0.ixbar0 "z6 [0]" 12 11 686.92 U N
{ C27R12.le_tile.le_guts.lp2.muxf2_l0 "in0" 12 11 686.92 U N
{ C27R12.le_tile.le_guts.lp2.muxf2_l0 "out" 12 11 848.92 U N
{ C27R12.le_tile.le_guts.lp2.lut0 "f2" 12 11 848.92 U N
}
}
}
}
{ C26R12_xbar_tile.xbar_0.ixbar0 "z5 [3]" 12 11 686.92 U N
{ C27R12.le_tile.le_guts.lp1.lut0 "f1" 12 11 819.92 U N
}
}
}
}
{ C32R12_xbar_tile.xbar_0.ixbar0 "z4 [0]" 15 11 497.941 U N
{ C33R12.le_tile.le_guts.lp0.muxf3_l0 "in0" 15 11 497.941 U N
{ C33R12.le_tile.le_guts.lp0.muxf3_l0 "out" 15 11 662.261 U N
{ C33R12.le_tile.le_guts.lp0.lut0 "f3" 15 11 662.261 U N
}
}
}
}
{ C32R12_xbar_tile.xbar_0.ixbar0 "z3 [1]" 15 11 497.941 U N
{ C38R12_xbar_tile.xbar_0.ixbar0 "i0 [9]" 18 11 497.941 U N
{ C38R12_xbar_tile.xbar_0.ixbar0 "z6 [0]" 18 11 672.081 U N
{ C39R12.le_tile.le_guts.lp2.muxf2_l0 "in0" 18 11 672.081 U N
{ C39R12.le_tile.le_guts.lp2.muxf2_l0 "out" 18 11 834.081 U N
{ C39R12.le_tile.le_guts.lp2.lut0 "f2" 18 11 834.081 U N
}
}
}
}
{ C38R12_xbar_tile.xbar_0.ixbar0 "z3 [1]" 18 11 672.081 U N
{ C42R12_xbar_tile.xbar_0.ixbar0 "i0 [13]" 20 11 672.081 U N
{ C42R12_xbar_tile.xbar_0.ixbar0 "z4 [0]" 20 11 853.575 U N
{ C43R12.le_tile.le_guts.lp0.muxf3_l0 "in0" 20 11 853.575 U N
{ C43R12.le_tile.le_guts.lp0.muxf3_l0 "out" 20 11 1017.89 U N
{ C43R12.le_tile.le_guts.lp0.lut0 "f3" 20 11 1017.89 U N
}
}
}
}
}
}
}
}
}
}
}
}
{ C32R10_xbar_tile.xbar_0.oxbar "xy [6]" 15 9 236.18 U N
{ C32R9_xbar_tile.xbar_0.ixbar2 "i2 [3]" 15 8 236.18 U N
{ C32R9_xbar_tile.xbar_0.ixbar2 "z4 [1]" 15 8 321.014 U N
{ C28R9_xbar_tile.xbar_0.ixbar2 "i3 [0]" 13 8 321.014 U N
{ C28R9_xbar_tile.xbar_0.ixbar2 "z6 [0]" 13 8 492.155 U N
{ C29R9.le_tile.le_guts.lp0.muxf2_l0 "in0" 13 8 492.155 U N
{ C29R9.le_tile.le_guts.lp0.muxf2_l0 "out" 13 8 654.155 U N
{ C29R9.le_tile.le_guts.lp0.lut0 "f2" 13 8 654.155 U N
}
}
}
}
}
{ C26R9_xbar_tile.xbar_0.ixbar2 "i3 [4]" 12 8 321.014 U N
{ C26R9_xbar_tile.xbar_0.ixbar2 "z6 [0]" 12 8 501.913 U N
{ C27R9.le_tile.le_guts.lp0.muxf2_l0 "in0" 12 8 501.913 U N
{ C27R9.le_tile.le_guts.lp0.muxf2_l0 "out" 12 8 663.913 U N
{ C27R9.le_tile.le_guts.lp0.lut0 "f2" 12 8 663.913 U N
}
}
}
}
}
}
}
}
{ C32R10_xbar_tile.xbar_0.oxbar "xy [5]" 15 9 236.18 U N
{ C32R9_xbar_tile.xbar_0.ixbar2 "i0 [6]" 15 8 236.18 U N
{ C32R9_xbar_tile.xbar_0.ixbar2 "z6 [0]" 15 8 321.557 U N
{ C33R9.le_tile.le_guts.lp0.muxf2_l0 "in0" 15 8 321.557 U N
{ C33R9.le_tile.le_guts.lp0.muxf2_l0 "out" 15 8 483.557 U N
{ C33R9.le_tile.le_guts.lp0.lut0 "f2" 15 8 483.557 U N
}
}
}
}
}
}
{ C32R10_xbar_tile.xbar_0.oxbar "xy [23]" 15 9 236.18 U N
{ C34R11_xbar_tile.xbar_0.ixbar1 "i0 [9]" 16 10 236.18 U N
{ C34R11_xbar_tile.xbar_0.ixbar1 "z6 [0]" 16 10 322.297 U N
{ C35R11.le_tile.le_guts.lp3.muxf2_l0 "in0" 16 10 322.297 U N
{ C35R11.le_tile.le_guts.lp3.muxf2_l0 "out" 16 10 484.297 U N
{ C35R11.le_tile.le_guts.lp3.lut0 "f2" 16 10 484.297 U N
}
}
}
}
}
}
{ C32R10_xbar_tile.xbar_0.oxbar "xy [22]" 15 9 236.18 U N
{ C32R11_xbar_tile.xbar_0.ixbar2 "i1 [9]" 15 10 236.18 U N
{ C32R11_xbar_tile.xbar_0.ixbar2 "z6 [0]" 15 10 325.888 U N
{ C33R11.le_tile.le_guts.lp0.muxf2_l0 "in0" 15 10 325.888 U N
{ C33R11.le_tile.le_guts.lp0.muxf2_l0 "out" 15 10 487.888 U N
{ C33R11.le_tile.le_guts.lp0.lut0 "f2" 15 10 487.888 U N
}
}
}
}
{ C32R11_xbar_tile.xbar_0.ixbar2 "z4 [1]" 15 10 325.888 U N
{ C28R11_xbar_tile.xbar_0.ixbar2 "i3 [0]" 13 10 325.888 U N
{ C28R11_xbar_tile.xbar_0.ixbar2 "z7 [0]" 13 10 499.662 U N
{ C29R11.le_tile.le_guts.lp2.lut0 "f0" 13 10 632.662 U N
}
}
{ C28R11_xbar_tile.xbar_0.ixbar2 "z5 [3]" 13 10 499.662 U N
{ C29R11.le_tile.le_guts.lp3.lut0 "f1" 13 10 632.662 U N
}
}
}
{ C26R11_xbar_tile.xbar_0.ixbar2 "i3 [4]" 12 10 325.888 U N
{ C26R11_xbar_tile.xbar_0.ixbar2 "z5 [3]" 12 10 510.305 U N
{ C27R11.le_tile.le_guts.lp3.lut0 "f1" 12 10 643.305 U N
}
}
}
}
}
}
{ C32R10_xbar_tile.xbar_0.oxbar "xy [1]" 15 9 236.18 U N
{ C30R9_xbar_tile.xbar_0.ixbar2 "i3 [6]" 14 8 236.18 U N
{ C30R9_xbar_tile.xbar_0.ixbar2 "z4 [1]" 14 8 322.297 U N
{ C24R9_xbar_tile.xbar_0.ixbar2 "i3 [4]" 11 8 322.297 U N
{ C24R9_xbar_tile.xbar_0.ixbar2 "z6 [0]" 11 8 550.091 U N
{ C25R9.le_tile.le_guts.lp0.muxf2_l0 "in0" 11 8 550.091 U N
{ C25R9.le_tile.le_guts.lp0.muxf2_l0 "out" 11 8 712.091 U N
{ C25R9.le_tile.le_guts.lp0.lut0 "f2" 11 8 712.091 U N
}
}
}
}
}
}
}
}
{ C32R10_xbar_tile.xbar_0.oxbar "xy [15]" 15 9 236.18 U N
{ C32R11_xbar_tile.xbar_0.ixbar0 "i0 [12]" 15 10 236.18 U N
{ C32R11_xbar_tile.xbar_0.ixbar0 "z5 [1]" 15 10 321.557 U N
{ C38R11_xbar_tile.xbar_0.ixbar0 "i0 [0]" 18 10 321.557 U N
{ C38R11_xbar_tile.xbar_0.ixbar0 "z6 [0]" 18 10 495.836 U N
{ C39R11.le_tile.le_guts.lp2.muxf2_l0 "in0" 18 10 495.836 U N
{ C39R11.le_tile.le_guts.lp2.muxf2_l0 "out" 18 10 657.836 U N
{ C39R11.le_tile.le_guts.lp2.lut0 "f2" 18 10 657.836 U N
}
}
}
}
{ C38R11_xbar_tile.xbar_0.ixbar0 "z5 [0]" 18 10 495.836 U N
{ C38R13_xbar_tile.xbar_0.ixbar0 "i1 [7]" 18 12 495.836 U N
{ C38R13_xbar_tile.xbar_0.ixbar0 "z6 [0]" 18 12 668.389 U N
{ C39R13.le_tile.le_guts.lp2.muxf2_l0 "in0" 18 12 668.389 U N
{ C39R13.le_tile.le_guts.lp2.muxf2_l0 "out" 18 12 830.389 U N
{ C39R13.le_tile.le_guts.lp2.lut0 "f2" 18 12 830.389 U N
}
}
}
}
}
{ C38R12_xbar_tile.xbar_0.ixbar0 "i2 [12]" 18 11 495.836 U N
{ C38R12_xbar_tile.xbar_0.ixbar0 "z6 [3]" 18 11 667.719 U N
{ C39R12.le_tile.le_guts.lp0.muxf3_l40 "in0" 18 11 667.719 U N
{ C39R12.le_tile.le_guts.lp0.muxf3_l40 "out" 18 11 835.039 U N
{ C39R12.le_tile.le_guts.lp0.lut40 "f3" 18 11 835.039 U N
}
}
}
}
}
}
{ C38R11_xbar_tile.xbar_0.ixbar0 "z0 [2]" 18 10 495.836 U N
{ C39R11.le_tile.le_guts.lp0.lut41 "f0" 18 10 628.836 U N
}
}
}
}
}
}
{ C32R10_xbar_tile.xbar_0.oxbar "xy [14]" 15 9 236.18 U N
{ C32R10_xbar_tile.xbar_0.ixbar2 "i0 [7]" 15 9 236.18 U N
{ C32R10_xbar_tile.xbar_0.ixbar2 "z5 [1]" 15 9 317.475 U N
{ C38R10_xbar_tile.xbar_0.ixbar2 "i0 [0]" 18 9 317.475 U N
{ C38R10_xbar_tile.xbar_0.ixbar2 "z6 [0]" 18 9 491.614 U N
{ C39R10.le_tile.le_guts.lp0.muxf2_l0 "in0" 18 9 491.614 U N
{ C39R10.le_tile.le_guts.lp0.muxf2_l0 "out" 18 9 653.614 U N
{ C39R10.le_tile.le_guts.lp0.lut0 "f2" 18 9 653.614 U N
}
}
}
}
{ C38R10_xbar_tile.xbar_0.ixbar2 "z2 [0]" 18 9 491.614 U N
{ C39R10.le_tile.le_guts.lp0.lut41 "f2" 18 9 624.614 U N
}
}
}
}
}
}
{ C32R10_xbar_tile.xbar_0.oxbar "xy [13]" 15 9 236.18 U N
{ C30R11_xbar_tile.xbar_0.ixbar0 "i2 [6]" 14 10 236.18 U N
{ C30R11_xbar_tile.xbar_0.ixbar0 "z6 [1]" 14 10 328.468 U N
{ C22R11_xbar_tile.xbar_0.ixbar0 "i3 [10]" 10 10 328.468 U N
{ C22R11_xbar_tile.xbar_0.ixbar0 "z4 [0]" 10 10 641.116 U N
{ C23R11.le_tile.le_guts.lp0.muxf3_l0 "in0" 10 10 641.116 U N
{ C23R11.le_tile.le_guts.lp0.muxf3_l0 "out" 10 10 805.436 U N
{ C23R11.le_tile.le_guts.lp0.lut0 "f3" 10 10 805.436 U N
}
}
}
}
}
}
{ C30R11_xbar_tile.xbar_0.ixbar0 "z4 [1]" 14 10 328.468 U N
{ C26R11_xbar_tile.xbar_0.ixbar0 "i3 [0]" 12 10 328.468 U N
{ C26R11_xbar_tile.xbar_0.ixbar0 "z7 [0]" 12 10 552.07 U N
{ C27R11.le_tile.le_guts.lp0.lut0 "f0" 12 10 685.07 U N
}
}
}
{ C24R11_xbar_tile.xbar_0.ixbar0 "i3 [4]" 11 10 328.468 U N
{ C24R11_xbar_tile.xbar_0.ixbar0 "z7 [0]" 11 10 560.162 U N
{ C25R11.le_tile.le_guts.lp0.lut0 "f0" 11 10 693.162 U N
}
}
}
}
}
}
{ C32R10_xbar_tile.xbar_0.oxbar "xy [11]" 15 9 236.18 U N
{ C34R9_xbar_tile.xbar_0.ixbar3 "i0 [3]" 16 8 236.18 U N
{ C34R9_xbar_tile.xbar_0.ixbar3 "z2 [2]" 16 8 322.297 U N
{ C34R8_xbar_tile.xbar_0.ixbar3 "i2 [9]" 16 7 322.297 U N
{ C34R8_xbar_tile.xbar_0.ixbar3 "z5 [3]" 16 7 491.719 U N
{ C35R8.le_tile.le_guts.lp0.lut0 "f1" 16 7 624.719 U N
}
}
}
}
}
}
{ C32R10_xbar_tile.xbar_0.oxbar "xy [0]" 15 9 236.18 U N
{ C32R9_xbar_tile.xbar_0.ixbar1 "i2 [7]" 15 8 236.18 U N
{ C32R9_xbar_tile.xbar_0.ixbar1 "z5 [1]" 15 8 321.014 U N
{ C38R9_xbar_tile.xbar_0.ixbar1 "i0 [0]" 18 8 321.014 U N
{ C38R9_xbar_tile.xbar_0.ixbar1 "z5 [3]" 18 8 495.061 U N
{ C39R9.le_tile.le_guts.lp2.lut0 "f1" 18 8 628.061 U N
}
}
}
}
}
}
}
{ C32R10_xbar_tile.xbar_0.ixbar1 "i0 [12]" 15 9 0 U N
{ C32R10_xbar_tile.xbar_0.ixbar1 "z7 [2]" 15 9 179.18 U N
{ C36R10_xbar_tile.xbar_0.ixbar1 "i0 [15]" 17 9 179.18 U N
{ C36R10_xbar_tile.xbar_0.ixbar1 "z6 [0]" 17 9 350.321 U N
{ C37R10.le_tile.le_guts.lp3.muxf2_l0 "in0" 17 9 350.321 U N
{ C37R10.le_tile.le_guts.lp3.muxf2_l0 "out" 17 9 512.321 U N
{ C37R10.le_tile.le_guts.lp3.lut0 "f2" 17 9 512.321 U N
}
}
}
}
{ C36R10_xbar_tile.xbar_0.ixbar1 "z5 [3]" 17 9 350.321 U N
{ C37R10.le_tile.le_guts.lp2.lut0 "f1" 17 9 483.321 U N
}
}
}
}
{ C32R10_xbar_tile.xbar_0.ixbar1 "z6 [2]" 15 9 179.18 U N
{ C28R10_xbar_tile.xbar_0.ixbar1 "i3 [11]" 13 9 179.18 U N
{ C28R10_xbar_tile.xbar_0.ixbar1 "z5 [3]" 13 9 348.606 U N
{ C29R10.le_tile.le_guts.lp2.lut0 "f1" 13 9 481.606 U N
}
}
}
}
{ C32R10_xbar_tile.xbar_0.ixbar1 "z5 [1]" 15 9 179.18 U N
{ C38R10_xbar_tile.xbar_0.ixbar1 "i0 [0]" 18 9 179.18 U N
{ C38R10_xbar_tile.xbar_0.ixbar1 "z7 [0]" 18 9 353.319 U N
{ C39R10.le_tile.le_guts.lp1.lut0 "f0" 18 9 486.319 U N
}
}
{ C38R10_xbar_tile.xbar_0.ixbar1 "z5 [3]" 18 9 353.319 U N
{ C39R10.le_tile.le_guts.lp2.lut0 "f1" 18 9 486.319 U N
}
}
}
}
{ C32R10_xbar_tile.xbar_0.ixbar1 "z4 [2]" 15 9 179.18 U N
{ C24R10_xbar_tile.xbar_0.ixbar1 "i3 [1]" 11 9 179.18 U N
{ C24R10_xbar_tile.xbar_0.ixbar1 "z4 [3]" 11 9 491.828 U N
{ C25R10.le_tile.le_guts.lp0.muxf2_l40 "in0" 11 9 491.828 U N
{ C25R10.le_tile.le_guts.lp0.muxf2_l40 "out" 11 9 655.828 U N
{ C25R10.le_tile.le_guts.lp0.lut40 "f2" 11 9 655.828 U N
}
}
}
}
}
}
{ C32R10_xbar_tile.xbar_0.ixbar1 "z4 [1]" 15 9 179.18 U N
{ C28R10_xbar_tile.xbar_0.ixbar1 "i3 [0]" 13 9 179.18 U N
{ C28R10_xbar_tile.xbar_0.ixbar1 "z0 [1]" 13 9 347.729 U N
{ C28R13_xbar_tile.xbar_0.ixbar1 "i1 [11]" 13 12 347.729 U N
{ C28R13_xbar_tile.xbar_0.ixbar1 "z6 [3]" 13 12 531.626 U N
{ C29R13.le_tile.le_guts.lp1.muxf3_l40 "in0" 13 12 531.626 U N
{ C29R13.le_tile.le_guts.lp1.muxf3_l40 "out" 13 12 698.946 U N
{ C29R13.le_tile.le_guts.lp1.lut40 "f3" 13 12 698.946 U N
}
}
}
}
{ C28R13_xbar_tile.xbar_0.ixbar1 "z0 [2]" 13 12 531.626 U N
{ C24R13_xbar_tile.xbar_0.ixbar1 "i3 [2]" 11 12 531.626 U N
{ C24R13_xbar_tile.xbar_0.ixbar1 "z1 [2]" 11 12 751.42 U N
{ C25R13.le_tile.le_guts.lp1.muxf3_l0 "in0" 11 12 751.42 U N
{ C25R13.le_tile.le_guts.lp1.muxf3_l0 "out" 11 12 915.74 U N
{ C25R13.le_tile.le_guts.lp1.lut0 "f3" 11 12 915.74 U N
}
}
}
}
}
}
}
{ C28R12_xbar_tile.xbar_0.ixbar1 "i2 [0]" 13 11 347.729 U N
{ C28R12_xbar_tile.xbar_0.ixbar1 "z7 [0]" 13 11 521.115 U N
{ C29R12.le_tile.le_guts.lp1.lut0 "f0" 13 11 654.115 U N
}
}
}
}
}
}
{ C32R10_xbar_tile.xbar_0.ixbar1 "z2 [2]" 15 9 179.18 U N
{ C32R9_xbar_tile.xbar_0.ixbar1 "i2 [9]" 15 8 179.18 U N
{ C32R9_xbar_tile.xbar_0.ixbar1 "z5 [3]" 15 8 348.602 U N
{ C33R9.le_tile.le_guts.lp2.lut0 "f1" 15 8 481.602 U N
}
}
}
}
{ C32R10_xbar_tile.xbar_0.ixbar1 "z1 [1]" 15 9 179.18 U N
{ C32R13_xbar_tile.xbar_0.ixbar1 "i2 [15]" 15 12 179.18 U N
{ C32R13_xbar_tile.xbar_0.ixbar1 "z5 [1]" 15 12 360.207 U N
{ C38R13_xbar_tile.xbar_0.ixbar1 "i0 [0]" 18 12 360.207 U N
{ C38R13_xbar_tile.xbar_0.ixbar1 "z6 [0]" 18 12 534.253 U N
{ C39R13.le_tile.le_guts.lp3.muxf2_l0 "in0" 18 12 534.253 U N
{ C39R13.le_tile.le_guts.lp3.muxf2_l0 "out" 18 12 696.253 U N
{ C39R13.le_tile.le_guts.lp3.lut0 "f2" 18 12 696.253 U N
}
}
}
}
}
}
}
{ C32R12_xbar_tile.xbar_0.ixbar1 "i1 [4]" 15 11 179.18 U N
{ C32R12_xbar_tile.xbar_0.ixbar1 "z7 [2]" 15 11 351.734 U N
{ C38R12_xbar_tile.xbar_0.ixbar1 "i0 [11]" 18 11 351.734 U N
{ C38R12_xbar_tile.xbar_0.ixbar1 "z6 [0]" 18 11 529.16 U N
{ C39R12.le_tile.le_guts.lp3.muxf2_l0 "in0" 18 11 529.16 U N
{ C39R12.le_tile.le_guts.lp3.muxf2_l0 "out" 18 11 691.16 U N
{ C39R12.le_tile.le_guts.lp3.lut0 "f2" 18 11 691.16 U N
}
}
}
}
}
}
}
}
{ C32R10_xbar_tile.xbar_0.ixbar1 "z0 [2]" 15 9 179.18 U N
{ C26R10_xbar_tile.xbar_0.ixbar1 "i3 [6]" 12 9 179.18 U N
{ C26R10_xbar_tile.xbar_0.ixbar1 "z4 [0]" 12 9 356.855 U N
{ C26R10_xbar_tile.xbar_0.ixbar0 "i1 [3]" 12 9 356.855 U N
{ C26R10_xbar_tile.xbar_0.ixbar0 "z7 [0]" 12 9 578.615 U N
{ C27R10.le_tile.le_guts.lp0.lut0 "f0" 12 9 711.615 U N
}
}
{ C26R10_xbar_tile.xbar_0.ixbar0 "z6 [0]" 12 9 578.615 U N
{ C27R10.le_tile.le_guts.lp2.muxf2_l0 "in0" 12 9 578.615 U N
{ C27R10.le_tile.le_guts.lp2.muxf2_l0 "out" 12 9 740.615 U N
{ C27R10.le_tile.le_guts.lp2.lut0 "f2" 12 9 740.615 U N
}
}
}
}
}
}
}
}
{ C32R10_xbar_tile.xbar_0.ixbar1 "z0 [1]" 15 9 179.18 U N
{ C32R13_xbar_tile.xbar_0.ixbar1 "i1 [11]" 15 12 179.18 U N
{ C32R13_xbar_tile.xbar_0.ixbar1 "z5 [3]" 15 12 359.734 U N
{ C33R13.le_tile.le_guts.lp2.lut0 "f1" 15 12 492.734 U N
}
}
}
{ C32R12_xbar_tile.xbar_0.ixbar1 "i2 [0]" 15 11 179.18 U N
{ C32R12_xbar_tile.xbar_0.ixbar1 "z6 [0]" 15 11 350.064 U N
{ C33R12.le_tile.le_guts.lp3.muxf2_l0 "in0" 15 11 350.064 U N
{ C33R12.le_tile.le_guts.lp3.muxf2_l0 "out" 15 11 512.064 U N
{ C33R12.le_tile.le_guts.lp3.lut0 "f2" 15 11 512.064 U N
}
}
}
}
}
}
{ C32R10_xbar_tile.xbar_0.ixbar1 "z0 [0]" 15 9 179.18 U N
{ C32R14_xbar_tile.xbar_0.ixbar1 "i2 [1]" 15 13 179.18 U N
{ C32R14_xbar_tile.xbar_0.ixbar1 "z4 [1]" 15 13 406.982 U N
{ C26R14_xbar_tile.xbar_0.ixbar1 "i3 [4]" 12 13 406.982 U N
{ C26R14_xbar_tile.xbar_0.ixbar1 "z7 [3]" 12 13 584.408 U N
{ C26R14_xbar_tile.xbar_0.ixbar3 "i0 [6]" 12 13 584.408 U N
{ C26R14_xbar_tile.xbar_0.ixbar3 "z5 [3]" 12 13 801.768 U N
{ C27R14.le_tile.le_guts.lp0.lut0 "f1" 12 13 934.768 U N
}
}
}
}
}
}
}
}
}
}
rout ii0499|dx_net []
{ C37R20.le_tile.le_guts.lp1.lut0 "dx" 17 19 0 U N
{ C36R20_xbar_tile.xbar_0.oxbar "d [5]" 17 19 0 U N
{ C36R20_xbar_tile.xbar_0.oxbar "xy [18]" 17 19 151.18 U N
{ C38R20_xbar_tile.xbar_0.ixbar1 "i0 [3]" 18 19 151.18 U N
{ C38R20_xbar_tile.xbar_0.ixbar1 "z6 [0]" 18 19 232.95 U N
{ C39R20.le_tile.le_guts.lp3.muxf2_l0 "in0" 18 19 232.95 U N
{ C39R20.le_tile.le_guts.lp3.muxf2_l0 "out" 18 19 394.95 U N
{ C39R20.le_tile.le_guts.lp3.lut0 "f2" 18 19 394.95 U N
}
}
}
}
}
}
{ C36R20_xbar_tile.xbar_0.oxbar "xy [14]" 17 19 151.18 U N
{ C38R20_xbar_tile.xbar_0.ixbar2 "i0 [3]" 18 19 151.18 U N
{ C38R20_xbar_tile.xbar_0.ixbar2 "z7 [0]" 18 19 232.95 U N
{ C39R20.le_tile.le_guts.lp2.lut0 "f0" 18 19 365.95 U N
}
}
}
}
}
}
rout ii0509|dx_net []
{ C39R20.le_tile.le_guts.lp2.lut0 "dx" 18 19 0 U N
{ C39R20.le_tile.le_guts.lp2.mux_di0 "in2" 18 19 0 U N
{ C39R20.le_tile.le_guts.lp2.mux_di0 "out" 18 19 60.2 U N
{ C39R20.le_tile.le_guts.lp2.reg0 "di" 18 19 60.2 U N
}
}
}
}
rout ii0510|dx_net []
{ C39R15.le_tile.le_guts.lp1.lut0 "dx" 18 14 0 U N
{ C39R15.le_tile.le_guts.lp1.mux_di0 "in2" 18 14 0 U N
{ C39R15.le_tile.le_guts.lp1.mux_di0 "out" 18 14 60.2 U N
{ C39R15.le_tile.le_guts.lp1.reg0 "di" 18 14 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].mclk_out []
{ C35R8.le_tile.le_guts.lbuf "mclk_b" 16 7 0 U N
{ C35R8.le_tile.le_guts.lp0.reg0 "mclk_b" 16 7 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[4].sr_out []
{ C33R30.le_tile.le_guts.lbuf "a_sr" 15 29 0 U N
{ C33R30.le_tile.le_guts.lp1.reg0 "a_sr" 15 29 0 U N
}
{ C33R30.le_tile.le_guts.lp0.reg0 "a_sr" 15 29 0 U N
}
}
rout C29R13_ble1_out_to_mux []
{ C29R13.le_tile.le_guts.lp1.const_f5 "out" 13 12 0 U N
{ C29R13.le_tile.le_guts.lp1.mux_f5 "in1" 13 12 0 U N
}
}
rout ii0621|dx_net []
{ C35R9.le_tile.le_guts.lp1.lut40 "dx" 16 8 0 U N
{ C35R9.le_tile.le_guts.lp1.SC_mux_dx4_0 "in0" 16 8 0 U N
}
}
rout C37R12_ble2_out_to_muxdx []
{ C37R12.le_tile.le_guts.lp2.mux_f5 "out" 17 11 0 U N
{ C37R12.le_tile.le_guts.lp2.SC_mux_dx4_0 "sel" 17 11 0 U N
}
}
rout ii0732|dx_net []
{ C27R13.le_tile.le_guts.lp1.lut0 "dx" 12 12 0 U N
{ C26R13_xbar_tile.xbar_0.oxbar "d [5]" 12 12 0 U N
{ C26R13_xbar_tile.xbar_0.oxbar "xy [2]" 12 12 144.2 U N
{ C28R13_xbar_tile.xbar_0.ixbar0 "i0 [3]" 13 12 144.2 U N
{ C28R13_xbar_tile.xbar_0.ixbar0 "z7 [2]" 13 12 226.115 U N
{ C32R13_xbar_tile.xbar_0.ixbar0 "i0 [15]" 15 12 226.115 U N
{ C32R13_xbar_tile.xbar_0.ixbar0 "z1 [2]" 15 12 445.886 U N
{ C33R13.le_tile.le_guts.lp0.mux_di0 "in1" 15 12 445.886 U N
{ C33R13.le_tile.le_guts.lp0.mux_di0 "out" 15 12 622.206 U N
{ C33R13.le_tile.le_guts.lp0.reg0 "di" 15 12 622.206 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [14]
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_14 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_db [14]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[8].sh0 []
{ C25R14.le_tile.le_guts.lbuf "sh [1]" 11 13 0 U N
{ C25R14.le_tile.le_guts.lp2.reg1 "shift" 11 13 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[8]|qx_net []
{ C29R30.le_tile.le_guts.lp3.reg0 "qx" 13 29 0 U N
{ C28R30_xbar_tile.xbar_0.oxbar "d [16]" 13 29 0 U N
{ C28R30_xbar_tile.xbar_0.oxbar "xy [21]" 13 29 144.07 U N
{ C26R31_xbar_tile.xbar_0.ixbar1 "i0 [6]" 12 30 144.07 U N
{ C26R31_xbar_tile.xbar_0.ixbar1 "z0 [0]" 12 30 230.502 U N
{ C26R39_xbar_tile.xbar_0.ixbar1 "i1 [10]" 12 38 230.502 U N
{ C26R39_xbar_tile.xbar_0.ixbar1 "z0 [0]" 12 38 463.716 U N
{ C26R47_xbar_tile.xbar_0.ixbar1 "i1 [10]" 12 46 463.716 U N
{ C26R47_xbar_tile.xbar_0.ixbar1 "z4 [0]" 12 46 696.932 U N
{ C26R47_xbar_tile.xbar_0.oxbar "d [22]" 12 46 696.932 U N
{ C26R47_xbar_tile.xbar_0.oxbar "xy [21]" 12 46 975.422 U N
{ C24R48_xbar_tile.xbar_0.ixbar1 "i0 [6]" 11 47 975.422 U N
{ C24R48_xbar_tile.xbar_0.ixbar1 "z1 [1]" 11 47 1061.85 U N
{ C25R49.io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS "od_d_0 [2]" 11 47 1061.85 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0457|dx_net []
{ C23R17.le_tile.le_guts.lp1.lut0 "dx" 10 16 0 U N
{ C22R17_xbar_tile.xbar_0.ixbar1 "i2 [3]" 10 16 0 U N
{ C22R17_xbar_tile.xbar_0.ixbar1 "z6 [2]" 10 16 100.94 U N
{ C16R17_xbar_tile.xbar_0.ixbar1 "i3 [15]" 7 16 100.94 U N
{ C16R17_xbar_tile.xbar_0.ixbar1 "z6 [3]" 7 16 278.615 U N
{ C17R17.le_tile.le_guts.lp1.muxf3_l40 "in0" 7 16 278.615 U N
{ C17R17.le_tile.le_guts.lp1.muxf3_l40 "out" 7 16 445.935 U N
{ C17R17.le_tile.le_guts.lp1.lut40 "f3" 7 16 445.935 U N
}
}
}
}
}
}
{ C22R17_xbar_tile.xbar_0.ixbar1 "z4 [1]" 10 16 100.94 U N
{ C16R17_xbar_tile.xbar_0.ixbar1 "i3 [4]" 7 16 100.94 U N
{ C16R17_xbar_tile.xbar_0.ixbar1 "z7 [0]" 7 16 278.366 U N
{ C17R17.le_tile.le_guts.lp1.lut0 "f0" 7 16 411.366 U N
}
}
}
}
{ C22R17_xbar_tile.xbar_0.ixbar1 "z0 [2]" 10 16 100.94 U N
{ C18R17_xbar_tile.xbar_0.ixbar1 "i3 [2]" 8 16 100.94 U N
{ C18R17_xbar_tile.xbar_0.ixbar1 "z4 [0]" 8 16 270.366 U N
{ C18R17_xbar_tile.xbar_0.ixbar0 "i1 [3]" 8 16 270.366 U N
{ C18R17_xbar_tile.xbar_0.ixbar0 "z7 [0]" 8 16 487.726 U N
{ C19R17.le_tile.le_guts.lp0.lut0 "f0" 8 16 620.726 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[5].sh0 []
{ C35R10.le_tile.le_guts.lbuf "sh [0]" 16 9 0 U N
{ C35R10.le_tile.le_guts.lp3.reg0 "shift" 16 9 0 U N
}
}
rout ii0568|dx_net []
{ C35R20.le_tile.le_guts.lp1.lut0 "dx" 16 19 0 U N
{ C34R20_xbar_tile.xbar_0.ixbar1 "i2 [3]" 16 19 0 U N
{ C34R20_xbar_tile.xbar_0.ixbar1 "z0 [0]" 16 19 87.2 U N
{ C34R28_xbar_tile.xbar_0.ixbar1 "i1 [10]" 16 27 87.2 U N
{ C34R28_xbar_tile.xbar_0.ixbar1 "z0 [1]" 16 27 320.415 U N
{ C34R30_xbar_tile.xbar_0.ixbar1 "i2 [0]" 16 29 320.415 U N
{ C34R30_xbar_tile.xbar_0.ixbar1 "z3 [1]" 16 29 488.837 U N
{ C35R30.le_tile.le_guts.lp1.mux_di0 "in1" 16 29 488.837 U N
{ C35R30.le_tile.le_guts.lp1.mux_di0 "out" 16 29 665.157 U N
{ C35R30.le_tile.le_guts.lp1.reg0 "di" 16 29 665.157 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_v_valid_r__reg[1].sr_out []
{ C45R15.le_tile.le_guts.lbuf "a_sr" 21 14 0 U N
{ C45R15.le_tile.le_guts.lp2.reg0 "a_sr" 21 14 0 U N
}
{ C45R15.le_tile.le_guts.lp1.reg0 "a_sr" 21 14 0 U N
}
{ C45R15.le_tile.le_guts.lp0.reg0 "a_sr" 21 14 0 U N
}
}
rout C33R13_ble1_out_to_mux []
{ C33R13.le_tile.le_guts.lp1.const_f5 "out" 15 12 0 U N
{ C33R13.le_tile.le_guts.lp1.mux_f5 "in1" 15 12 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net []
{ C35R10.le_tile.le_guts.lp3.reg0 "qx" 16 9 0 U N
{ C34R10_xbar_tile.xbar_0.ixbar3 "i0 [8]" 16 9 0 U N
{ C34R10_xbar_tile.xbar_0.ixbar3 "z4 [1]" 16 9 87.07 U N
{ C30R10_xbar_tile.xbar_0.ixbar3 "i3 [0]" 14 9 87.07 U N
{ C30R10_xbar_tile.xbar_0.ixbar3 "z0 [0]" 14 9 267.839 U N
{ C30R18_xbar_tile.xbar_0.ixbar3 "i1 [10]" 14 17 267.839 U N
{ C30R18_xbar_tile.xbar_0.ixbar3 "z5 [0]" 14 17 501.054 U N
{ C30R18_xbar_tile.xbar_0.ixbar2 "i3 [12]" 14 17 501.054 U N
{ C30R18_xbar_tile.xbar_0.ixbar2 "z3 [2]" 14 17 718.414 U N
{ C30R15_xbar_tile.xbar_0.ixbar2 "i2 [4]" 14 14 718.414 U N
{ C30R15_xbar_tile.xbar_0.ixbar2 "z3 [0]" 14 14 895.669 U N
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_9 "in1" 14 14 1028.67 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_1 "in1" 14 14 1028.67 U N
}
}
}
}
{ C30R18_xbar_tile.xbar_0.ixbar2 "z3 [0]" 14 17 718.414 U N
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_9 "in1" 14 17 851.414 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_1 "in1" 14 17 851.414 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]|qx_net []
{ C47R4.le_tile.le_guts.lp1.reg0 "qx" 22 3 0 U N
{ C46R4_xbar_tile.xbar_0.ixbar1 "i2 [12]" 22 3 0 U N
{ C46R4_xbar_tile.xbar_0.ixbar1 "z3 [1]" 22 3 94.14 U N
{ C47R4.le_tile.le_guts.lp1.mux_di0 "in1" 22 3 94.14 U N
{ C47R4.le_tile.le_guts.lp1.mux_di0 "out" 22 3 270.46 U N
{ C47R4.le_tile.le_guts.lp1.reg0 "di" 22 3 270.46 U N
}
}
}
}
{ C46R4_xbar_tile.xbar_0.ixbar1 "z0 [0]" 22 3 94.14 U N
{ C46R12_xbar_tile.xbar_0.ixbar1 "i1 [10]" 22 11 94.14 U N
{ C46R12_xbar_tile.xbar_0.ixbar1 "z0 [0]" 22 11 327.355 U N
{ C46R20_xbar_tile.xbar_0.ixbar1 "i1 [10]" 22 19 327.355 U N
{ C46R20_xbar_tile.xbar_0.ixbar1 "z0 [0]" 22 19 560.57 U N
{ C46R28_xbar_tile.xbar_0.ixbar1 "i1 [10]" 22 27 560.57 U N
{ C46R28_xbar_tile.xbar_0.ixbar1 "z5 [1]" 22 27 793.785 U N
{ C52R28.xbar_tile.xbar_0.ixbar1 "i0 [0]" 25 27 793.785 U N
{ C52R28.xbar_tile.xbar_0.ixbar1 "z7 [3]" 25 27 1017.9 U N
{ C52R28.xbar_tile.xbar_0.ixbar3 "i0 [6]" 25 27 1017.9 U N
{ C52R28.xbar_tile.xbar_0.ixbar3 "z7 [0]" 25 27 1235.26 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [7]" 25 27 1368.26 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [15]
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_15 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_db [15]" 14 16 0 U N
}
}
rout ii0679|dx_net []
{ C39R10.le_tile.le_guts.lp1.lut41 "dx" 18 9 0 U N
{ C39R10.le_tile.le_guts.lp1.SC_mux_dx4_0 "in1" 18 9 0 U N
}
}
rout ii0680|dx_net []
{ C39R11.le_tile.le_guts.lp0.lut41 "dx" 18 10 0 U N
{ C39R11.le_tile.le_guts.lp0.SC_mux_dx4_0 "in1" 18 10 0 U N
}
}
rout C39R14_ble1_out_to_muxdx []
{ C39R14.le_tile.le_guts.lp1.mux_f5 "out" 18 13 0 U N
{ C39R14.le_tile.le_guts.lp1.SC_mux_dx4_0 "sel" 18 13 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[28].sh0 []
{ C33R9.le_tile.le_guts.lbuf "sh [0]" 15 8 0 U N
{ C33R9.le_tile.le_guts.lp1.reg0 "shift" 15 8 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[3]|qx_net []
{ C35R18.le_tile.le_guts.lp1.reg0 "qx" 16 17 0 U N
{ C34R18_xbar_tile.xbar_0.ixbar1 "i2 [12]" 16 17 0 U N
{ C34R18_xbar_tile.xbar_0.ixbar1 "z7 [0]" 16 17 87.07 U N
{ C35R18.le_tile.le_guts.lp1.lut0 "f0" 16 17 220.07 U N
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [0]
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_0 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_db [0]" 14 16 0 U N
}
}
rout C9R16_ble2_out_to_mux []
{ C9R16.le_tile.le_guts.lp2.const_f5 "out" 3 15 0 U N
{ C9R16.le_tile.le_guts.lp2.mux_f5 "in1" 3 15 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sr_out []
{ C39R10.le_tile.le_guts.lbuf "a_sr" 18 9 0 U N
{ C39R10.le_tile.le_guts.lp3.reg0 "a_sr" 18 9 0 U N
}
{ C39R10.le_tile.le_guts.lp1.reg1 "a_sr" 18 9 0 U N
}
{ C39R10.le_tile.le_guts.lp1.reg0 "a_sr" 18 9 0 U N
}
{ C39R10.le_tile.le_guts.lp0.reg1 "a_sr" 18 9 0 U N
}
{ C39R10.le_tile.le_guts.lp0.reg0 "a_sr" 18 9 0 U N
}
}
rout C39R10_mux0_ble1_out_0 []
{ C39R10.le_tile.le_guts.lp1.SC_mux_dx4_0 "out" 18 9 0 U N
{ C38R10_xbar_tile.xbar_0.oxbar "d [7]" 18 9 0 U N
{ C38R10_xbar_tile.xbar_0.oxbar "xy [16]" 18 9 144.2 U N
{ C38R11_xbar_tile.xbar_0.ixbar1 "i1 [13]" 18 10 144.2 U N
{ C38R11_xbar_tile.xbar_0.ixbar1 "z2 [0]" 18 10 229.035 U N
{ C39R11.le_tile.le_guts.lp0.lut41 "f1" 18 10 362.034 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].sh0 []
{ C49R4.le_tile.le_guts.lbuf "sh [1]" 23 3 0 U N
{ C49R4.le_tile.le_guts.lp2.reg1 "shift" 23 3 0 U N
}
}
rout ii0526|dx_net []
{ C37R21.le_tile.le_guts.lp1.lut0 "dx" 17 20 0 U N
{ C36R21_xbar_tile.xbar_0.oxbar "d [5]" 17 20 0 U N
{ C36R21_xbar_tile.xbar_0.oxbar "xy [6]" 17 20 144.2 U N
{ C36R20_xbar_tile.xbar_0.ixbar2 "i2 [3]" 17 19 144.2 U N
{ C36R20_xbar_tile.xbar_0.ixbar2 "z7 [3]" 17 19 229.035 U N
{ C36R20_xbar_tile.xbar_0.ixbar0 "i2 [3]" 17 19 229.035 U N
{ C36R20_xbar_tile.xbar_0.ixbar0 "z1 [2]" 17 19 446.395 U N
{ C37R20.le_tile.le_guts.lp0.mux_di0 "in1" 17 19 446.395 U N
{ C37R20.le_tile.le_guts.lp0.mux_di0 "out" 17 19 622.714 U N
{ C37R20.le_tile.le_guts.lp0.reg0 "di" 17 19 622.714 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[24].sh0 []
{ C35R23.le_tile.le_guts.lbuf "sh [0]" 16 22 0 U N
{ C35R23.le_tile.le_guts.lp0.reg0 "shift" 16 22 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_wr_r__reg[0].mclk_out []
{ C33R12.le_tile.le_guts.lbuf "mclk_b" 15 11 0 U N
{ C33R12.le_tile.le_guts.lp3.reg0 "mclk_b" 15 11 0 U N
}
{ C33R12.le_tile.le_guts.lp2.reg1 "mclk_b" 15 11 0 U N
}
{ C33R12.le_tile.le_guts.lp2.reg0 "mclk_b" 15 11 0 U N
}
{ C33R12.le_tile.le_guts.lp1.reg1 "mclk_b" 15 11 0 U N
}
{ C33R12.le_tile.le_guts.lp1.reg0 "mclk_b" 15 11 0 U N
}
{ C33R12.le_tile.le_guts.lp0.reg1 "mclk_b" 15 11 0 U N
}
{ C33R12.le_tile.le_guts.lp0.reg0 "mclk_b" 15 11 0 U N
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[9]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [9]" 25 33 0 U N
{ C52R34.xbar_tile.xbar_0.oxbar "d [14]" 25 33 0 U N
{ C52R34.xbar_tile.xbar_0.oxbar "xy [1]" 25 33 142.91 U N
{ C50R33_xbar_tile.xbar_0.ixbar2 "i3 [6]" 24 32 142.91 U N
{ C50R33_xbar_tile.xbar_0.ixbar2 "z6 [1]" 24 32 229.027 U N
{ C34R33_xbar_tile.xbar_0.ixbar2 "i3 [14]" 16 32 229.027 U N
{ C34R33_xbar_tile.xbar_0.ixbar2 "z3 [3]" 16 32 553.005 U N
{ C34R25_xbar_tile.xbar_0.ixbar2 "i2 [5]" 16 24 553.005 U N
{ C34R25_xbar_tile.xbar_0.ixbar2 "z3 [3]" 16 24 786.713 U N
{ C34R17_xbar_tile.xbar_0.ixbar2 "i2 [5]" 16 16 786.713 U N
{ C34R17_xbar_tile.xbar_0.ixbar2 "z3 [3]" 16 16 1020.42 U N
{ C34R9_xbar_tile.xbar_0.ixbar2 "i2 [5]" 16 8 1020.42 U N
{ C34R9_xbar_tile.xbar_0.ixbar2 "z0 [2]" 16 8 1254.13 U N
{ C34R9_xbar_tile.xbar_0.oxbar "d [21]" 16 8 1254.13 U N
{ C34R9_xbar_tile.xbar_0.oxbar "xy [1]" 16 8 1532.62 U N
{ C32R8_xbar_tile.xbar_0.ixbar2 "i3 [6]" 15 7 1532.62 U N
{ C32R8_xbar_tile.xbar_0.ixbar2 "z7 [3]" 15 7 1618.74 U N
{ C32R8_xbar_tile.xbar_0.ixbar0 "i2 [3]" 15 7 1618.74 U N
{ C32R8_xbar_tile.xbar_0.ixbar0 "z2 [1]" 15 7 1836.1 U N
{ C33R8.le_tile.le_guts.lp0.mux_di4 "in1" 15 7 1836.1 U N
{ C33R8.le_tile.le_guts.lp0.mux_di4 "out" 15 7 2033.42 U N
{ C33R8.le_tile.le_guts.lp0.reg1 "di" 15 7 2033.42 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[6].sr_out []
{ C25R12.le_tile.le_guts.lbuf "a_sr" 11 11 0 U N
{ C25R12.le_tile.le_guts.lp0.reg0 "a_sr" 11 11 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[1]|qx_net []
{ C35R20.le_tile.le_guts.lp1.reg0 "qx" 16 19 0 U N
{ C34R20_xbar_tile.xbar_0.ixbar1 "i2 [12]" 16 19 0 U N
{ C34R20_xbar_tile.xbar_0.ixbar1 "z7 [0]" 16 19 87.07 U N
{ C35R20.le_tile.le_guts.lp1.lut0 "f0" 16 19 220.07 U N
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [16]
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_16 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_db [16]" 14 16 0 U N
}
}
rout C17R16_mux0_ble2_out_0 []
{ C17R16.le_tile.le_guts.lp2.SC_mux_dx4_0 "out" 7 15 0 U N
{ C17R16.le_tile.le_guts.lp3.muxf3_l0 "in1" 7 15 0 U N
{ C17R16.le_tile.le_guts.lp3.muxf3_l0 "out" 7 15 143.18 U N
{ C17R16.le_tile.le_guts.lp3.lut0 "f3" 7 15 143.18 U N
}
}
}
{ C16R16_xbar_tile.xbar_0.oxbar "d [12]" 7 15 0 U N
{ C16R16_xbar_tile.xbar_0.oxbar "xy [15]" 7 15 157.94 U N
{ C18R17_xbar_tile.xbar_0.ixbar0 "i1 [2]" 8 16 157.94 U N
{ C18R17_xbar_tile.xbar_0.ixbar0 "z6 [0]" 8 16 244.125 U N
{ C19R17.le_tile.le_guts.lp2.muxf2_l0 "in0" 8 16 244.125 U N
{ C19R17.le_tile.le_guts.lp2.muxf2_l0 "out" 8 16 406.125 U N
{ C19R17.le_tile.le_guts.lp2.lut0 "f2" 8 16 406.125 U N
}
}
}
}
}
}
{ C16R16_xbar_tile.xbar_0.oxbar "xy [13]" 7 15 157.94 U N
{ C14R17_xbar_tile.xbar_0.ixbar0 "i2 [6]" 6 16 157.94 U N
{ C14R17_xbar_tile.xbar_0.ixbar0 "z7 [0]" 6 16 244.125 U N
{ C15R17.le_tile.le_guts.lp0.lut0 "f0" 6 16 377.125 U N
}
}
}
}
}
}
rout ii0637|dx_net []
{ C37R14.le_tile.le_guts.lp0.lut0 "dx" 17 13 0 U N
{ C36R14_xbar_tile.xbar_0.oxbar "d [0]" 17 13 0 U N
{ C36R14_xbar_tile.xbar_0.oxbar "xy [12]" 17 13 144.2 U N
{ C36R14_xbar_tile.xbar_0.ixbar2 "i3 [9]" 17 13 144.2 U N
{ C36R14_xbar_tile.xbar_0.ixbar2 "z4 [0]" 17 13 225.595 U N
{ C37R14.le_tile.le_guts.lp2.mux_di0 "in1" 17 13 225.595 U N
{ C37R14.le_tile.le_guts.lp2.mux_di0 "out" 17 13 401.915 U N
{ C37R14.le_tile.le_guts.lp2.reg0 "di" 17 13 401.915 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [1]
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_1 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_db [1]" 14 16 0 U N
}
}
rout C37R12_ble1_out_to_muxdx []
{ C37R12.le_tile.le_guts.lp1.mux_f5 "out" 17 11 0 U N
{ C37R12.le_tile.le_guts.lp1.SC_mux_dx4_0 "sel" 17 11 0 U N
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[6]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [6]" 25 32 0 U N
{ C52R33.xbar_tile.xbar_0.ixbar3 "i0 [13]" 25 32 0 U N
{ C52R33.xbar_tile.xbar_0.ixbar3 "z4 [2]" 25 32 85.91 U N
{ C36R33_xbar_tile.xbar_0.ixbar3 "i3 [5]" 17 32 85.91 U N
{ C36R33_xbar_tile.xbar_0.ixbar3 "z2 [3]" 17 32 376.412 U N
{ C36R25_xbar_tile.xbar_0.ixbar3 "i1 [1]" 17 24 376.412 U N
{ C36R25_xbar_tile.xbar_0.ixbar3 "z2 [3]" 17 24 610.12 U N
{ C36R17_xbar_tile.xbar_0.ixbar3 "i1 [1]" 17 16 610.12 U N
{ C36R17_xbar_tile.xbar_0.ixbar3 "z2 [3]" 17 16 843.827 U N
{ C36R9_xbar_tile.xbar_0.ixbar3 "i1 [1]" 17 8 843.827 U N
{ C36R9_xbar_tile.xbar_0.ixbar3 "z2 [1]" 17 8 1077.54 U N
{ C36R8_xbar_tile.xbar_0.ixbar3 "i1 [3]" 17 7 1077.54 U N
{ C36R8_xbar_tile.xbar_0.ixbar3 "z6 [3]" 17 7 1246.96 U N
{ C36R8_xbar_tile.xbar_0.ixbar0 "i2 [7]" 17 7 1246.96 U N
{ C36R8_xbar_tile.xbar_0.ixbar0 "z1 [2]" 17 7 1464.32 U N
{ C37R8.le_tile.le_guts.lp0.mux_di0 "in1" 17 7 1464.32 U N
{ C37R8.le_tile.le_guts.lp0.mux_di0 "out" 17 7 1640.64 U N
{ C37R8.le_tile.le_guts.lp0.reg0 "di" 17 7 1640.64 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_pll_pll_u0|locked_net []
{ C53R1.gclk_ctrl_c2r1.pll "locked" 25 0 0 U N
{ C52R1.xbar_tile.xbar_0.ixbar3 "i2 [3]" 25 0 0 U N
{ C52R1.xbar_tile.xbar_0.ixbar3 "z5 [2]" 25 0 87.2 U N
{ C38R1_xbar_tile.xbar_0.ixbar3 "i3 [5]" 18 0 87.2 U N
{ C38R1_xbar_tile.xbar_0.ixbar3 "z0 [0]" 18 0 377.702 U N
{ C38R9_xbar_tile.xbar_0.ixbar3 "i1 [10]" 18 8 377.702 U N
{ C38R9_xbar_tile.xbar_0.ixbar3 "z0 [0]" 18 8 610.917 U N
{ C38R17_xbar_tile.xbar_0.ixbar3 "i1 [10]" 18 16 610.917 U N
{ C38R17_xbar_tile.xbar_0.ixbar3 "z0 [1]" 18 16 844.132 U N
{ C38R19_xbar_tile.xbar_0.ixbar3 "i2 [0]" 18 18 844.132 U N
{ C38R19_xbar_tile.xbar_0.ixbar3 "z5 [3]" 18 18 1012.55 U N
{ C39R19.le_tile.le_guts.lp0.lut0 "f1" 18 18 1145.55 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[23]|qx_net []
{ C33R24.le_tile.le_guts.lp0.reg0 "qx" 15 23 0 U N
{ C32R24_xbar_tile.xbar_0.ixbar0 "i3 [6]" 15 23 0 U N
{ C32R24_xbar_tile.xbar_0.ixbar0 "z2 [3]" 15 23 87.07 U N
{ C32R16_xbar_tile.xbar_0.ixbar0 "i1 [1]" 15 15 87.07 U N
{ C32R16_xbar_tile.xbar_0.ixbar0 "z4 [0]" 15 15 320.778 U N
{ C33R16.le_tile.le_guts.lp0.muxf3_l0 "in0" 15 15 320.778 U N
{ C33R16.le_tile.le_guts.lp0.muxf3_l0 "out" 15 15 485.098 U N
{ C33R16.le_tile.le_guts.lp0.lut0 "f3" 15 15 485.098 U N
}
}
}
}
}
}
}
}
rout ii0474|dx_net []
{ C19R16.le_tile.le_guts.lp0.lut0 "dx" 8 15 0 U N
{ C18R16_xbar_tile.xbar_0.ixbar0 "i3 [3]" 8 15 0 U N
{ C18R16_xbar_tile.xbar_0.ixbar0 "z3 [1]" 8 15 87.2 U N
{ C24R16_xbar_tile.xbar_0.ixbar0 "i0 [9]" 11 15 87.2 U N
{ C24R16_xbar_tile.xbar_0.ixbar0 "z1 [2]" 11 15 273.238 U N
{ C25R16.le_tile.le_guts.lp0.mux_di0 "in1" 11 15 273.238 U N
{ C25R16.le_tile.le_guts.lp0.mux_di0 "out" 11 15 449.559 U N
{ C25R16.le_tile.le_guts.lp0.reg0 "di" 11 15 449.559 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]|qx_net []
{ C43R15.le_tile.le_guts.lp0.reg1 "qx" 20 14 0 U N
{ C42R15_xbar_tile.xbar_0.ixbar0 "i3 [7]" 20 14 0 U N
{ C42R15_xbar_tile.xbar_0.ixbar0 "z3 [2]" 20 14 87.07 U N
{ C42R12_xbar_tile.xbar_0.ixbar0 "i2 [4]" 20 11 87.07 U N
{ C42R12_xbar_tile.xbar_0.ixbar0 "z7 [0]" 20 11 264.325 U N
{ C43R12.le_tile.le_guts.lp0.lut0 "f0" 20 11 397.325 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]|qx_net []
{ C33R14.le_tile.le_guts.lp1.reg1 "qx" 15 13 0 U N
{ C32R14_xbar_tile.xbar_0.oxbar "d [8]" 15 13 0 U N
{ C32R14_xbar_tile.xbar_0.oxbar "xy [18]" 15 13 144.07 U N
{ C32R14_xbar_tile.xbar_0.ixbar3 "i0 [12]" 15 13 144.07 U N
{ C32R14_xbar_tile.xbar_0.ixbar3 "z5 [1]" 15 13 225.365 U N
{ C38R14_xbar_tile.xbar_0.ixbar3 "i0 [0]" 18 13 225.365 U N
{ C38R14_xbar_tile.xbar_0.ixbar3 "z5 [3]" 18 13 399.411 U N
{ C39R14.le_tile.le_guts.lp0.lut0 "f1" 18 13 532.411 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [17]
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_17 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_db [17]" 14 16 0 U N
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[3]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [3]" 25 32 0 U N
{ C52R33.xbar_tile.xbar_0.oxbar "d [15]" 25 32 0 U N
{ C52R33.xbar_tile.xbar_0.oxbar "xy [0]" 25 32 144.2 U N
{ C52R32.xbar_tile.xbar_0.ixbar1 "i2 [7]" 25 31 144.2 U N
{ C52R32.xbar_tile.xbar_0.ixbar1 "z4 [2]" 25 31 229.035 U N
{ C36R32_xbar_tile.xbar_0.ixbar1 "i3 [5]" 17 31 229.035 U N
{ C36R32_xbar_tile.xbar_0.ixbar1 "z3 [3]" 17 31 519.537 U N
{ C36R24_xbar_tile.xbar_0.ixbar1 "i2 [5]" 17 23 519.537 U N
{ C36R24_xbar_tile.xbar_0.ixbar1 "z3 [3]" 17 23 753.244 U N
{ C36R16_xbar_tile.xbar_0.ixbar1 "i2 [5]" 17 15 753.244 U N
{ C36R16_xbar_tile.xbar_0.ixbar1 "z3 [3]" 17 15 986.952 U N
{ C36R8_xbar_tile.xbar_0.ixbar1 "i2 [5]" 17 7 986.952 U N
{ C36R8_xbar_tile.xbar_0.ixbar1 "z2 [2]" 17 7 1220.66 U N
{ C36R7_xbar_tile.xbar_0.ixbar1 "i2 [9]" 17 6 1220.66 U N
{ C36R7_xbar_tile.xbar_0.ixbar1 "z4 [0]" 17 6 1390.08 U N
{ C36R7_xbar_tile.xbar_0.oxbar "d [22]" 17 6 1390.08 U N
{ C36R7_xbar_tile.xbar_0.oxbar "xy [12]" 17 6 1668.57 U N
{ C34R7_xbar_tile.xbar_0.ixbar0 "i0 [6]" 16 6 1668.57 U N
{ C34R7_xbar_tile.xbar_0.ixbar0 "z2 [1]" 16 6 1750.34 U N
{ C35R7.le_tile.le_guts.lp0.mux_di4 "in1" 16 6 1750.34 U N
{ C35R7.le_tile.le_guts.lp0.mux_di4 "out" 16 6 1947.66 U N
{ C35R7.le_tile.le_guts.lp0.reg1 "di" 16 6 1947.66 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [2]
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_2 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_db [2]" 14 16 0 U N
}
}
rout ii0585|dx_net []
{ C29R13.le_tile.le_guts.lp1.lut40 "dx" 13 12 0 U N
{ C29R13.le_tile.le_guts.lp1.SC_mux_dx4_1 "in1" 13 12 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[15].sr_out []
{ C33R32.le_tile.le_guts.lbuf "a_sr" 15 31 0 U N
{ C33R32.le_tile.le_guts.lp1.reg0 "a_sr" 15 31 0 U N
}
{ C33R32.le_tile.le_guts.lp0.reg0 "a_sr" 15 31 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sr_out []
{ C27R11.le_tile.le_guts.lbuf "a_sr" 12 10 0 U N
{ C27R11.le_tile.le_guts.lp3.reg0 "a_sr" 12 10 0 U N
}
{ C27R11.le_tile.le_guts.lp0.reg0 "a_sr" 12 10 0 U N
}
}
rout C39R10_mux0_ble0_out_0 []
{ C39R10.le_tile.le_guts.lp0.SC_mux_dx4_0 "out" 18 9 0 U N
{ C39R10.le_tile.le_guts.lp1.muxf3_l0 "in1" 18 9 0 U N
{ C39R10.le_tile.le_guts.lp1.muxf3_l0 "out" 18 9 136.2 U N
{ C39R10.le_tile.le_guts.lp1.lut0 "f3" 18 9 136.2 U N
}
}
}
}
rout C35R12_ble0_out_to_mux []
{ C35R12.le_tile.le_guts.lp0.const_f5 "out" 16 11 0 U N
{ C35R12.le_tile.le_guts.lp0.mux_f5 "in1" 16 11 0 U N
}
}
rout C39R10_mux0_ble0_out_1 []
{ C39R10.le_tile.le_guts.lp0.SC_mux_dx4_1 "out" 18 9 0 U N
{ C39R10.le_tile.le_guts.lp0.mux_dy "in0" 18 9 0 U N
{ C39R10.le_tile.le_guts.lp0.mux_dy "out" 18 9 54.001 U N
{ C38R10_xbar_tile.xbar_0.oxbar "d [4]" 18 9 54.001 U N
{ C38R10_xbar_tile.xbar_0.oxbar "xy [21]" 18 9 196.911 U N
{ C36R11_xbar_tile.xbar_0.ixbar1 "i0 [6]" 17 10 196.911 U N
{ C36R11_xbar_tile.xbar_0.ixbar1 "z4 [2]" 17 10 283.096 U N
{ C28R11_xbar_tile.xbar_0.ixbar1 "i3 [1]" 13 10 283.096 U N
{ C28R11_xbar_tile.xbar_0.ixbar1 "z5 [3]" 13 10 595.744 U N
{ C29R11.le_tile.le_guts.lp2.lut0 "f1" 13 10 728.744 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_addr_cnt__reg[8]|qx_net []
{ C37R19.le_tile.le_guts.lp0.reg0 "qx" 17 18 0 U N
{ C36R19_xbar_tile.xbar_0.oxbar "d [1]" 17 18 0 U N
{ C36R19_xbar_tile.xbar_0.oxbar "xy [8]" 17 18 158.21 U N
{ C36R20_xbar_tile.xbar_0.ixbar0 "i1 [9]" 17 19 158.21 U N
{ C36R20_xbar_tile.xbar_0.ixbar0 "z5 [3]" 17 19 243.045 U N
{ C37R20.le_tile.le_guts.lp1.lut0 "f1" 17 19 376.044 U N
}
}
}
}
}
{ C36R19_xbar_tile.xbar_0.ixbar0 "i3 [6]" 17 18 0 U N
{ C36R19_xbar_tile.xbar_0.ixbar0 "z7 [0]" 17 18 101.21 U N
{ C37R19.le_tile.le_guts.lp0.lut0 "f0" 17 18 234.21 U N
}
}
{ C36R19_xbar_tile.xbar_0.ixbar0 "z0 [1]" 17 18 101.21 U N
{ C36R22_xbar_tile.xbar_0.ixbar0 "i1 [11]" 17 21 101.21 U N
{ C36R22_xbar_tile.xbar_0.ixbar0 "z5 [3]" 17 21 278.465 U N
{ C37R22.le_tile.le_guts.lp1.lut0 "f1" 17 21 411.465 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sclk_out []
{ C33R11.le_tile.le_guts.lbuf "sclk" 15 10 0 U N
{ C33R11.le_tile.le_guts.lp0.reg0 "sclk" 15 10 0 U N
}
}
rout C33R13_ble2_out_to_mux []
{ C33R13.le_tile.le_guts.lp2.const_f5 "out" 15 12 0 U N
{ C33R13.le_tile.le_guts.lp2.mux_f5 "in1" 15 12 0 U N
}
}
rout ii0696|dx_net []
{ C27R10.le_tile.le_guts.lp1.lut0 "dx" 12 9 0 U N
{ C26R10_xbar_tile.xbar_0.ixbar1 "i2 [3]" 12 9 0 U N
{ C26R10_xbar_tile.xbar_0.ixbar1 "z5 [3]" 12 9 87.2 U N
{ C27R10.le_tile.le_guts.lp2.lut0 "f1" 12 9 220.2 U N
}
}
}
}
rout ii0706|dx_net []
{ C33R9.le_tile.le_guts.lp0.lut0 "dx" 15 8 0 U N
{ C33R9.le_tile.le_guts.lp0.mux_di0 "in2" 15 8 0 U N
{ C33R9.le_tile.le_guts.lp0.mux_di0 "out" 15 8 60.2 U N
{ C33R9.le_tile.le_guts.lp0.reg0 "di" 15 8 60.2 U N
}
}
}
}
rout u_arm_u_soc|fp0_m_ahb_rdata[0]_net []
{ C53R4.M7S_SOC "fp0_m_ahb_rdata [0]" 25 32 0 U N
{ C52R33.xbar_tile.xbar_0.oxbar "d [12]" 25 32 0 U N
{ C52R33.xbar_tile.xbar_0.oxbar "xy [1]" 25 32 144.74 U N
{ C50R32_xbar_tile.xbar_0.ixbar2 "i3 [6]" 24 31 144.74 U N
{ C50R32_xbar_tile.xbar_0.ixbar2 "z6 [1]" 24 31 230.857 U N
{ C34R32_xbar_tile.xbar_0.ixbar2 "i3 [14]" 16 31 230.857 U N
{ C34R32_xbar_tile.xbar_0.ixbar2 "z3 [3]" 16 31 554.835 U N
{ C34R24_xbar_tile.xbar_0.ixbar2 "i2 [5]" 16 23 554.835 U N
{ C34R24_xbar_tile.xbar_0.ixbar2 "z3 [3]" 16 23 788.543 U N
{ C34R16_xbar_tile.xbar_0.ixbar2 "i2 [5]" 16 15 788.543 U N
{ C34R16_xbar_tile.xbar_0.ixbar2 "z3 [3]" 16 15 1022.25 U N
{ C34R8_xbar_tile.xbar_0.ixbar2 "i2 [5]" 16 7 1022.25 U N
{ C34R8_xbar_tile.xbar_0.ixbar2 "z0 [2]" 16 7 1255.96 U N
{ C34R8_xbar_tile.xbar_0.oxbar "d [21]" 16 7 1255.96 U N
{ C34R8_xbar_tile.xbar_0.oxbar "xy [1]" 16 7 1534.45 U N
{ C32R7_xbar_tile.xbar_0.ixbar2 "i3 [6]" 15 6 1534.45 U N
{ C32R7_xbar_tile.xbar_0.ixbar2 "z4 [0]" 15 6 1620.57 U N
{ C33R7.le_tile.le_guts.lp2.mux_di0 "in1" 15 6 1620.57 U N
{ C33R7.le_tile.le_guts.lp2.mux_di0 "out" 15 6 1796.89 U N
{ C33R7.le_tile.le_guts.lp2.reg0 "di" 15 6 1796.89 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net []
{ C27R13.le_tile.le_guts.lp0.reg0 "qx" 12 12 0 U N
{ C26R13_xbar_tile.xbar_0.oxbar "d [1]" 12 12 0 U N
{ C26R13_xbar_tile.xbar_0.oxbar "xy [5]" 12 12 172.35 U N
{ C28R12_xbar_tile.xbar_0.ixbar2 "i3 [3]" 13 11 172.35 U N
{ C28R12_xbar_tile.xbar_0.ixbar2 "z7 [0]" 13 11 258.781 U N
{ C29R12.le_tile.le_guts.lp2.lut0 "f0" 13 11 391.781 U N
}
}
}
}
{ C26R13_xbar_tile.xbar_0.oxbar "xy [15]" 12 12 172.35 U N
{ C28R14_xbar_tile.xbar_0.ixbar0 "i1 [2]" 13 13 172.35 U N
{ C28R14_xbar_tile.xbar_0.ixbar0 "z7 [0]" 13 13 258.781 U N
{ C29R14.le_tile.le_guts.lp0.lut0 "f0" 13 13 391.781 U N
}
}
}
}
{ C26R13_xbar_tile.xbar_0.oxbar "xy [12]" 12 12 172.35 U N
{ C24R13_xbar_tile.xbar_0.ixbar0 "i0 [6]" 11 12 172.35 U N
{ C24R13_xbar_tile.xbar_0.ixbar0 "z7 [0]" 11 12 254.265 U N
{ C25R13.le_tile.le_guts.lp0.lut0 "f0" 11 12 387.265 U N
}
}
}
}
}
{ C26R13_xbar_tile.xbar_0.ixbar0 "i3 [6]" 12 12 0 U N
{ C26R13_xbar_tile.xbar_0.ixbar0 "z7 [0]" 12 12 115.35 U N
{ C27R13.le_tile.le_guts.lp0.lut0 "f0" 12 12 248.35 U N
}
}
{ C26R13_xbar_tile.xbar_0.ixbar0 "z0 [0]" 12 12 115.35 U N
{ C26R21_xbar_tile.xbar_0.ixbar0 "i1 [10]" 12 20 115.35 U N
{ C26R21_xbar_tile.xbar_0.ixbar0 "z0 [0]" 12 20 348.565 U N
{ C26R29_xbar_tile.xbar_0.ixbar0 "i1 [10]" 12 28 348.565 U N
{ C26R29_xbar_tile.xbar_0.ixbar0 "z0 [1]" 12 28 581.78 U N
{ C26R32_xbar_tile.xbar_0.ixbar0 "i1 [11]" 12 31 581.78 U N
{ C26R32_xbar_tile.xbar_0.ixbar0 "z3 [1]" 12 31 759.035 U N
{ C32R32_xbar_tile.xbar_0.ixbar0 "i0 [9]" 15 31 759.035 U N
{ C32R32_xbar_tile.xbar_0.ixbar0 "z7 [2]" 15 31 983.146 U N
{ C38R32_xbar_tile.xbar_0.ixbar0 "i0 [11]" 18 31 983.146 U N
{ C38R32_xbar_tile.xbar_0.ixbar0 "z5 [2]" 18 31 1160.57 U N
{ C52R32.xbar_tile.xbar_0.ixbar0 "i3 [5]" 25 31 1160.57 U N
{ C52R32.xbar_tile.xbar_0.ixbar0 "z6 [3]" 25 31 1484.55 U N
{ C52R32.xbar_tile.xbar_0.ixbar1 "i2 [6]" 25 31 1484.55 U N
{ C52R32.xbar_tile.xbar_0.ixbar1 "z6 [0]" 25 31 1701.91 U N
{ C53R4.M7S_SOC "fp0_m_ahb_addr [4]" 25 31 1834.91 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_addr_cnt__reg[10].mclk_out []
{ C39R20.le_tile.le_guts.lbuf "mclk_b" 18 19 0 U N
{ C39R20.le_tile.le_guts.lp3.reg0 "mclk_b" 18 19 0 U N
}
{ C39R20.le_tile.le_guts.lp2.reg0 "mclk_b" 18 19 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[12]|qx_net []
{ C33R18.le_tile.le_guts.lp0.reg1 "qx" 15 17 0 U N
{ C32R18_xbar_tile.xbar_0.oxbar "d [3]" 15 17 0 U N
{ C32R18_xbar_tile.xbar_0.oxbar "xy [8]" 15 17 144.07 U N
{ C32R19_xbar_tile.xbar_0.ixbar0 "i1 [9]" 15 18 144.07 U N
{ C32R19_xbar_tile.xbar_0.ixbar0 "z7 [0]" 15 18 228.905 U N
{ C33R19.le_tile.le_guts.lp0.lut0 "f0" 15 18 361.905 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].sh0 []
{ C43R14.le_tile.le_guts.lbuf "sh [0]" 20 13 0 U N
{ C43R14.le_tile.le_guts.lp0.reg0 "shift" 20 13 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]|qx_net []
{ C27R12.le_tile.le_guts.lp1.reg0 "qx" 12 11 0 U N
{ C26R12_xbar_tile.xbar_0.ixbar1 "i2 [12]" 12 11 0 U N
{ C26R12_xbar_tile.xbar_0.ixbar1 "z6 [0]" 12 11 101.21 U N
{ C27R12.le_tile.le_guts.lp3.muxf2_l0 "in0" 12 11 101.21 U N
{ C27R12.le_tile.le_guts.lp3.muxf2_l0 "out" 12 11 263.21 U N
{ C27R12.le_tile.le_guts.lp3.lut0 "f2" 12 11 263.21 U N
}
}
}
}
{ C26R12_xbar_tile.xbar_0.ixbar1 "z2 [0]" 12 11 101.21 U N
{ C27R12.le_tile.le_guts.lp0.lut41 "f1" 12 11 234.21 U N
}
}
{ C26R12_xbar_tile.xbar_0.ixbar1 "z0 [2]" 12 11 101.21 U N
{ C24R12_xbar_tile.xbar_0.ixbar1 "i3 [7]" 11 11 101.21 U N
{ C24R12_xbar_tile.xbar_0.ixbar1 "z7 [0]" 11 11 321.981 U N
{ C25R12.le_tile.le_guts.lp1.lut0 "f0" 11 11 454.981 U N
}
}
}
}
}
}
rout u_colorgen_h_cnt__reg[8].mclk_out []
{ C17R16.le_tile.le_guts.lbuf "mclk_b" 7 15 0 U N
{ C17R16.le_tile.le_guts.lp3.reg0 "mclk_b" 7 15 0 U N
}
{ C17R16.le_tile.le_guts.lp1.reg0 "mclk_b" 7 15 0 U N
}
}
rout u_colorgen_h_cnt__reg[4].sh0 []
{ C19R17.le_tile.le_guts.lbuf "sh [0]" 8 16 0 U N
{ C19R17.le_tile.le_guts.lp2.reg0 "shift" 8 16 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[11].sh0 []
{ C43R13.le_tile.le_guts.lbuf "sh [0]" 20 12 0 U N
{ C43R13.le_tile.le_guts.lp0.reg0 "shift" 20 12 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [3]
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_3 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_db [3]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]|qx_net []
{ C37R9.le_tile.le_guts.lp1.reg0 "qx" 17 8 0 U N
{ C36R9_xbar_tile.xbar_0.oxbar "d [6]" 17 8 0 U N
{ C36R9_xbar_tile.xbar_0.oxbar "xy [21]" 17 8 144.07 U N
{ C34R10_xbar_tile.xbar_0.ixbar1 "i0 [6]" 16 9 144.07 U N
{ C34R10_xbar_tile.xbar_0.ixbar1 "z3 [1]" 16 9 230.255 U N
{ C35R10.le_tile.le_guts.lp1.mux_di0 "in1" 16 9 230.255 U N
{ C35R10.le_tile.le_guts.lp1.mux_di0 "out" 16 9 406.575 U N
{ C35R10.le_tile.le_guts.lp1.reg0 "di" 16 9 406.575 U N
}
}
}
}
}
}
}
}
rout ii0543|dx_net []
{ C27R17.le_tile.le_guts.lp1.lut0 "dx" 12 16 0 U N
{ C26R17_xbar_tile.xbar_0.oxbar "d [5]" 12 16 0 U N
{ C26R17_xbar_tile.xbar_0.oxbar "xy [2]" 12 16 144.2 U N
{ C26R17_xbar_tile.xbar_0.ixbar0 "i0 [7]" 12 16 144.2 U N
{ C26R17_xbar_tile.xbar_0.ixbar0 "z1 [2]" 12 16 226.105 U N
{ C27R17.le_tile.le_guts.lp0.mux_di0 "in1" 12 16 226.105 U N
{ C27R17.le_tile.le_guts.lp0.mux_di0 "out" 12 16 402.425 U N
{ C27R17.le_tile.le_guts.lp0.reg0 "di" 12 16 402.425 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[11].sh0 []
{ C29R21.le_tile.le_guts.lbuf "sh [0]" 13 20 0 U N
{ C29R21.le_tile.le_guts.lp1.reg0 "shift" 13 20 0 U N
}
}
rout ii0654|dx_net []
{ C33R13.le_tile.le_guts.lp2.lut0 "dx" 15 12 0 U N
{ C32R13_xbar_tile.xbar_0.oxbar "d [10]" 15 12 0 U N
{ C32R13_xbar_tile.xbar_0.oxbar "xy [2]" 15 12 144.2 U N
{ C32R13_xbar_tile.xbar_0.ixbar0 "i0 [7]" 15 12 144.2 U N
{ C32R13_xbar_tile.xbar_0.ixbar0 "z7 [2]" 15 12 225.495 U N
{ C36R13_xbar_tile.xbar_0.ixbar0 "i0 [15]" 17 12 225.495 U N
{ C36R13_xbar_tile.xbar_0.ixbar0 "z1 [2]" 17 12 394.044 U N
{ C37R13.le_tile.le_guts.lp0.mux_di0 "in1" 17 12 394.044 U N
{ C37R13.le_tile.le_guts.lp0.mux_di0 "out" 17 12 570.364 U N
{ C37R13.le_tile.le_guts.lp0.reg0 "di" 17 12 570.364 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]|qx_net []
{ C49R5.le_tile.le_guts.lp1.reg0 "qx" 23 4 0 U N
{ C48R5_xbar_tile.xbar_0.oxbar "d [6]" 23 4 0 U N
{ C48R5_xbar_tile.xbar_0.oxbar "xy [23]" 23 4 151.14 U N
{ C50R6_xbar_tile.xbar_0.ixbar1 "i0 [9]" 24 5 151.14 U N
{ C50R6_xbar_tile.xbar_0.ixbar1 "z1 [0]" 24 5 237.572 U N
{ C50R14_xbar_tile.xbar_0.ixbar1 "i2 [14]" 24 13 237.572 U N
{ C50R14_xbar_tile.xbar_0.ixbar1 "z0 [0]" 24 13 470.786 U N
{ C50R22_xbar_tile.xbar_0.ixbar1 "i1 [10]" 24 21 470.786 U N
{ C50R22_xbar_tile.xbar_0.ixbar1 "z0 [0]" 24 21 704.001 U N
{ C50R30_xbar_tile.xbar_0.ixbar1 "i1 [10]" 24 29 704.001 U N
{ C50R30_xbar_tile.xbar_0.ixbar1 "z4 [0]" 24 29 937.216 U N
{ C50R30_xbar_tile.xbar_0.oxbar "d [22]" 24 29 937.216 U N
{ C50R30_xbar_tile.xbar_0.oxbar "xy [14]" 24 29 1215.71 U N
{ C52R30.xbar_tile.xbar_0.ixbar2 "i0 [3]" 25 29 1215.71 U N
{ C52R30.xbar_tile.xbar_0.ixbar2 "z3 [0]" 25 29 1297.62 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [22]" 25 29 1430.62 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C48R5_xbar_tile.xbar_0.ixbar1 "i2 [12]" 23 4 0 U N
{ C48R5_xbar_tile.xbar_0.ixbar1 "z3 [1]" 23 4 94.14 U N
{ C49R5.le_tile.le_guts.lp1.mux_di0 "in1" 23 4 94.14 U N
{ C49R5.le_tile.le_guts.lp1.mux_di0 "out" 23 4 270.46 U N
{ C49R5.le_tile.le_guts.lp1.reg0 "di" 23 4 270.46 U N
}
}
}
}
}
}
rout ii0765|dx_net []
{ C35R15.le_tile.le_guts.lp0.lut41 "dx" 16 14 0 U N
{ C35R15.le_tile.le_guts.lp0.SC_mux_dx4_0 "in1" 16 14 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [4]
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_4 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_db [4]" 14 16 0 U N
}
}
rout C27R11_ble0_out_to_mux []
{ C27R11.le_tile.le_guts.lp0.const_f5 "out" 12 10 0 U N
{ C27R11.le_tile.le_guts.lp0.mux_f5 "in1" 12 10 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net []
{ C33R12.le_tile.le_guts.lp2.reg1 "qx" 15 11 0 U N
{ C32R12_xbar_tile.xbar_0.oxbar "d [13]" 15 11 0 U N
{ C32R12_xbar_tile.xbar_0.oxbar "xy [22]" 15 11 165.28 U N
{ C32R13_xbar_tile.xbar_0.ixbar2 "i1 [9]" 15 12 165.28 U N
{ C32R13_xbar_tile.xbar_0.ixbar2 "z6 [2]" 15 12 250.115 U N
{ C30R13_xbar_tile.xbar_0.ixbar2 "i3 [13]" 14 12 250.115 U N
{ C30R13_xbar_tile.xbar_0.ixbar2 "z0 [2]" 14 12 419.664 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_ab [3]" 14 12 552.984 U N
}
}
}
}
}
}
{ C32R12_xbar_tile.xbar_0.oxbar "xy [1]" 15 11 165.28 U N
{ C30R11_xbar_tile.xbar_0.ixbar2 "i3 [6]" 14 10 165.28 U N
{ C30R11_xbar_tile.xbar_0.ixbar2 "z1 [0]" 14 10 251.397 U N
{ C30R19_xbar_tile.xbar_0.ixbar2 "i2 [14]" 14 18 251.397 U N
{ C30R19_xbar_tile.xbar_0.ixbar2 "z0 [2]" 14 18 488.963 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_ab [3]" 14 18 622.283 U N
}
}
}
{ C30R15_xbar_tile.xbar_0.ixbar2 "i1 [5]" 14 14 251.397 U N
{ C30R15_xbar_tile.xbar_0.ixbar2 "z0 [2]" 14 14 483.192 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_ab [3]" 14 14 616.512 U N
}
}
}
}
}
}
}
{ C32R12_xbar_tile.xbar_0.ixbar2 "i1 [3]" 15 11 0 U N
{ C32R12_xbar_tile.xbar_0.ixbar2 "z1 [0]" 15 11 108.28 U N
{ C32R20_xbar_tile.xbar_0.ixbar2 "i2 [14]" 15 19 108.28 U N
{ C32R20_xbar_tile.xbar_0.ixbar2 "z6 [2]" 15 19 341.495 U N
{ C30R20_xbar_tile.xbar_0.ixbar2 "i3 [13]" 14 19 341.495 U N
{ C30R20_xbar_tile.xbar_0.ixbar2 "z3 [2]" 14 19 513.636 U N
{ C30R18_xbar_tile.xbar_0.ixbar2 "i1 [15]" 14 17 513.636 U N
{ C30R18_xbar_tile.xbar_0.ixbar2 "z0 [2]" 14 17 684.519 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_ab [3]" 14 17 817.839 U N
}
}
}
{ C30R17_xbar_tile.xbar_0.ixbar2 "i2 [4]" 14 16 513.636 U N
{ C30R17_xbar_tile.xbar_0.ixbar2 "z0 [2]" 14 16 694.189 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_ab [3]" 14 16 827.509 U N
}
}
}
}
{ C30R20_xbar_tile.xbar_0.ixbar2 "z0 [2]" 14 19 513.636 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_ab [3]" 14 19 646.956 U N
}
}
}
}
}
}
{ C32R12_xbar_tile.xbar_0.ixbar2 "z0 [1]" 15 11 108.28 U N
{ C32R14_xbar_tile.xbar_0.ixbar2 "i2 [0]" 15 13 108.28 U N
{ C32R14_xbar_tile.xbar_0.ixbar2 "z6 [2]" 15 13 276.702 U N
{ C30R14_xbar_tile.xbar_0.ixbar2 "i3 [13]" 14 13 276.702 U N
{ C30R14_xbar_tile.xbar_0.ixbar2 "z0 [2]" 14 13 446.251 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_ab [3]" 14 13 579.571 U N
}
}
}
}
}
}
{ C32R12_xbar_tile.xbar_0.ixbar2 "z0 [0]" 15 11 108.28 U N
{ C32R16_xbar_tile.xbar_0.ixbar2 "i2 [1]" 15 15 108.28 U N
{ C32R16_xbar_tile.xbar_0.ixbar2 "z6 [2]" 15 15 336.082 U N
{ C30R16_xbar_tile.xbar_0.ixbar2 "i3 [13]" 14 15 336.082 U N
{ C30R16_xbar_tile.xbar_0.ixbar2 "z0 [2]" 14 15 505.631 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_ab [3]" 14 15 638.951 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].mclk_out []
{ C25R13.le_tile.le_guts.lbuf "mclk_b" 11 12 0 U N
{ C25R13.le_tile.le_guts.lp0.reg0 "mclk_b" 11 12 0 U N
}
}
rout u_arm_u_soc|spi0_ssn_net []
{ C53R4.M7S_SOC "spi0_ssn" 25 38 0 U N
{ C52R39.xbar_tile.xbar_0.ixbar3 "i2 [12]" 25 38 0 U N
{ C52R39.xbar_tile.xbar_0.ixbar3 "z5 [2]" 25 38 87.74 U N
{ C38R39_xbar_tile.xbar_0.ixbar3 "i3 [5]" 18 38 87.74 U N
{ C38R39_xbar_tile.xbar_0.ixbar3 "z0 [0]" 18 38 378.242 U N
{ C38R47_xbar_tile.xbar_0.ixbar3 "i1 [10]" 18 46 378.242 U N
{ C38R47_xbar_tile.xbar_0.ixbar3 "z4 [2]" 18 46 611.457 U N
{ C22R47_xbar_tile.xbar_0.ixbar3 "i3 [5]" 10 46 611.457 U N
{ C22R47_xbar_tile.xbar_0.ixbar3 "z2 [2]" 10 46 935.435 U N
{ C22R46_xbar_tile.xbar_0.ixbar3 "i2 [9]" 10 45 935.435 U N
{ C22R46_xbar_tile.xbar_0.ixbar3 "z6 [3]" 10 45 1104.86 U N
{ C22R46_xbar_tile.xbar_0.ixbar0 "i2 [7]" 10 45 1104.86 U N
{ C22R46_xbar_tile.xbar_0.ixbar0 "z0 [0]" 10 45 1322.22 U N
{ C23R49.io_top.u0_bank12_mux.u0_bank12.u401.u0_M7A_IO_LVDS "od_d_1 [0]" 10 45 1322.22 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_colorgen_v_cnt__reg[8]|qx_net []
{ C15R16.le_tile.le_guts.lp1.reg0 "qx" 6 15 0 U N
{ C14R16_xbar_tile.xbar_0.oxbar "d [6]" 6 15 0 U N
{ C14R16_xbar_tile.xbar_0.oxbar "xy [20]" 6 15 165.28 U N
{ C12R16_xbar_tile.xbar_0.ixbar3 "i3 [12]" 5 15 165.28 U N
{ C12R16_xbar_tile.xbar_0.ixbar3 "z6 [0]" 5 15 247.01 U N
{ C13R16.le_tile.le_guts.lp1.muxf2_l0 "in0" 5 15 247.01 U N
{ C13R16.le_tile.le_guts.lp1.muxf2_l0 "out" 5 15 409.01 U N
{ C13R16.le_tile.le_guts.lp1.lut0 "f2" 5 15 409.01 U N
}
}
}
}
}
}
{ C14R16_xbar_tile.xbar_0.oxbar "xy [12]" 6 15 165.28 U N
{ C12R16_xbar_tile.xbar_0.ixbar0 "i0 [6]" 5 15 165.28 U N
{ C12R16_xbar_tile.xbar_0.ixbar0 "z7 [3]" 5 15 247.01 U N
{ C13R16.le_tile.le_guts.lp0.muxf3_l41 "in0" 5 15 247.01 U N
{ C13R16.le_tile.le_guts.lp0.muxf3_l41 "out" 5 15 415.33 U N
{ C13R16.le_tile.le_guts.lp0.lut41 "f3" 5 15 415.33 U N
}
}
}
}
}
}
}
{ C14R16_xbar_tile.xbar_0.ixbar1 "i2 [12]" 6 15 0 U N
{ C14R16_xbar_tile.xbar_0.ixbar1 "z7 [0]" 6 15 108.28 U N
{ C15R16.le_tile.le_guts.lp1.lut0 "f0" 6 15 241.28 U N
}
}
{ C14R16_xbar_tile.xbar_0.ixbar1 "z2 [0]" 6 15 108.28 U N
{ C15R16.le_tile.le_guts.lp0.lut41 "f1" 6 15 241.28 U N
}
}
}
}
rout ii0491|dx_net []
{ C13R16.le_tile.le_guts.lp2.lut41 "dx" 5 15 0 U N
{ C13R16.le_tile.le_guts.lp2.SC_mux_dx4_0 "in1" 5 15 0 U N
}
}
rout ii0501|dx_net []
{ C39R16.le_tile.le_guts.lp1.lut0 "dx" 18 15 0 U N
{ C38R16_xbar_tile.xbar_0.oxbar "d [5]" 18 15 0 U N
{ C38R16_xbar_tile.xbar_0.oxbar "xy [2]" 18 15 144.2 U N
{ C38R16_xbar_tile.xbar_0.ixbar0 "i0 [7]" 18 15 144.2 U N
{ C38R16_xbar_tile.xbar_0.ixbar0 "z1 [2]" 18 15 225.595 U N
{ C39R16.le_tile.le_guts.lp0.mux_di0 "in1" 18 15 225.595 U N
{ C39R16.le_tile.le_guts.lp0.mux_di0 "out" 18 15 401.915 U N
{ C39R16.le_tile.le_guts.lp0.reg0 "di" 18 15 401.915 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_bmp_fig_cnt__reg[3].sclk_out []
{ C37R23.le_tile.le_guts.lbuf "sclk" 17 22 0 U N
{ C37R23.le_tile.le_guts.lp2.reg0 "sclk" 17 22 0 U N
}
{ C37R23.le_tile.le_guts.lp1.reg0 "sclk" 17 22 0 U N
}
{ C37R23.le_tile.le_guts.lp0.reg0 "sclk" 17 22 0 U N
}
}
rout u_sdram_to_RGB_dma_start_xfer__reg.sclk_out []
{ C35R11.le_tile.le_guts.lbuf "sclk" 16 10 0 U N
{ C35R11.le_tile.le_guts.lp2.reg0 "sclk" 16 10 0 U N
}
{ C35R11.le_tile.le_guts.lp1.reg0 "sclk" 16 10 0 U N
}
{ C35R11.le_tile.le_guts.lp0.reg1 "sclk" 16 10 0 U N
}
{ C35R11.le_tile.le_guts.lp0.reg0 "sclk" 16 10 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[3].sclk_out []
{ C35R32.le_tile.le_guts.lbuf "sclk" 16 31 0 U N
{ C35R32.le_tile.le_guts.lp0.reg0 "sclk" 16 31 0 U N
}
}
rout C27R16_mux0_ble2_out_0 []
{ C27R16.le_tile.le_guts.lp2.SC_mux_dx4_0 "out" 12 15 0 U N
{ C27R16.le_tile.le_guts.lp3.muxf3_l0 "in1" 12 15 0 U N
{ C27R16.le_tile.le_guts.lp3.muxf3_l0 "out" 12 15 143.18 U N
{ C27R16.le_tile.le_guts.lp3.lut0 "f3" 12 15 143.18 U N
}
}
}
{ C26R16_xbar_tile.xbar_0.oxbar "d [12]" 12 15 0 U N
{ C26R16_xbar_tile.xbar_0.oxbar "xy [8]" 12 15 151.18 U N
{ C26R17_xbar_tile.xbar_0.ixbar0 "i1 [9]" 12 16 151.18 U N
{ C26R17_xbar_tile.xbar_0.ixbar0 "z6 [0]" 12 16 236.014 U N
{ C27R17.le_tile.le_guts.lp2.muxf2_l0 "in0" 12 16 236.014 U N
{ C27R17.le_tile.le_guts.lp2.muxf2_l0 "out" 12 16 398.014 U N
{ C27R17.le_tile.le_guts.lp2.lut0 "f2" 12 16 398.014 U N
}
}
}
}
}
}
}
}
rout ii0612|dx_net []
{ C37R13.le_tile.le_guts.lp2.lut0 "dx" 17 12 0 U N
{ C36R13_xbar_tile.xbar_0.oxbar "d [10]" 17 12 0 U N
{ C36R13_xbar_tile.xbar_0.oxbar "xy [21]" 17 12 151.18 U N
{ C34R14_xbar_tile.xbar_0.ixbar1 "i0 [6]" 16 13 151.18 U N
{ C34R14_xbar_tile.xbar_0.ixbar1 "z0 [2]" 16 13 237.365 U N
{ C28R14_xbar_tile.xbar_0.ixbar1 "i3 [6]" 13 13 237.365 U N
{ C28R14_xbar_tile.xbar_0.ixbar1 "z1 [2]" 13 13 427.13 U N
{ C29R14.le_tile.le_guts.lp1.muxf3_l0 "in0" 13 13 427.13 U N
{ C29R14.le_tile.le_guts.lp1.muxf3_l0 "out" 13 13 591.45 U N
{ C29R14.le_tile.le_guts.lp1.lut0 "f3" 13 13 591.45 U N
}
}
}
}
}
}
}
}
}
{ C36R13_xbar_tile.xbar_0.ixbar2 "i2 [7]" 17 12 0 U N
{ C36R13_xbar_tile.xbar_0.ixbar2 "z3 [2]" 17 12 94.18 U N
{ C36R11_xbar_tile.xbar_0.ixbar2 "i1 [15]" 17 10 94.18 U N
{ C36R11_xbar_tile.xbar_0.ixbar2 "z6 [0]" 17 10 262.602 U N
{ C37R11.le_tile.le_guts.lp0.muxf2_l0 "in0" 17 10 262.602 U N
{ C37R11.le_tile.le_guts.lp0.muxf2_l0 "out" 17 10 424.602 U N
{ C37R11.le_tile.le_guts.lp0.lut0 "f2" 17 10 424.602 U N
}
}
}
}
}
}
}
}
rout C39R13_ble2_out_to_mux []
{ C39R13.le_tile.le_guts.lp2.const_f5 "out" 18 12 0 U N
{ C39R13.le_tile.le_guts.lp2.mux_f5 "in1" 18 12 0 U N
}
}
rout ii0723|dx_net []
{ C33R15.le_tile.le_guts.lp0.lut0 "dx" 15 14 0 U N
{ C32R15_xbar_tile.xbar_0.ixbar0 "i3 [3]" 15 14 0 U N
{ C32R15_xbar_tile.xbar_0.ixbar0 "z2 [2]" 15 14 87.2 U N
{ C32R14_xbar_tile.xbar_0.ixbar0 "i2 [9]" 15 13 87.2 U N
{ C32R14_xbar_tile.xbar_0.ixbar0 "z2 [1]" 15 13 256.622 U N
{ C33R14.le_tile.le_guts.lp0.mux_di4 "in1" 15 13 256.622 U N
{ C33R14.le_tile.le_guts.lp0.mux_di4 "out" 15 13 453.942 U N
{ C33R14.le_tile.le_guts.lp0.reg1 "di" 15 13 453.942 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [5]
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_5 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_db [5]" 14 16 0 U N
}
}
rout io_cell_spi_miso_inst|id_q_net []
{ C21R49.io_top.u0_bank12_mux.u0_bank12.u409.u0_M7A_IO_LVDS "id_q_0 [0]" 9 46 0 U N
{ C20R47_xbar_tile.xbar_0.ixbar0 "i2 [11]" 9 46 0 U N
{ C20R47_xbar_tile.xbar_0.ixbar0 "z5 [2]" 9 46 169.255 U N
{ C36R47_xbar_tile.xbar_0.ixbar0 "i0 [1]" 17 46 169.255 U N
{ C36R47_xbar_tile.xbar_0.ixbar0 "z2 [3]" 17 46 493.233 U N
{ C36R39_xbar_tile.xbar_0.ixbar0 "i1 [1]" 17 38 493.233 U N
{ C36R39_xbar_tile.xbar_0.ixbar0 "z5 [2]" 17 38 726.941 U N
{ C52R39.xbar_tile.xbar_0.ixbar0 "i0 [1]" 25 38 726.941 U N
{ C52R39.xbar_tile.xbar_0.ixbar0 "z2 [1]" 25 38 1050.92 U N
{ C52R39.xbar_tile.xbar_0.ixbar3 "i3 [3]" 25 38 1050.92 U N
{ C52R39.xbar_tile.xbar_0.ixbar3 "z3 [1]" 25 38 1268.28 U N
{ C53R4.M7S_SOC "spi0_miso" 25 38 1401.28 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_de_i_r_sclk__reg[3].sr_out []
{ C33R23.le_tile.le_guts.lbuf "a_sr" 15 22 0 U N
{ C33R23.le_tile.le_guts.lp0.reg0 "a_sr" 15 22 0 U N
}
}
rout C35R10_ble0_out_to_muxdx []
{ C35R10.le_tile.le_guts.lp0.mux_f5 "out" 16 9 0 U N
{ C35R10.le_tile.le_guts.lp0.SC_mux_dx4_0 "sel" 16 9 0 U N
}
}
rout u_sdram_to_RGB_bmp_fig_cnt__reg[1].mclk_out []
{ C37R22.le_tile.le_guts.lbuf "mclk_b" 17 21 0 U N
{ C37R22.le_tile.le_guts.lp0.reg0 "mclk_b" 17 21 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[1].mclk_out []
{ C35R30.le_tile.le_guts.lbuf "mclk_b" 16 29 0 U N
{ C35R30.le_tile.le_guts.lp1.reg0 "mclk_b" 16 29 0 U N
}
{ C35R30.le_tile.le_guts.lp0.reg0 "mclk_b" 16 29 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[6].sh0 []
{ C29R20.le_tile.le_guts.lbuf "sh [0]" 13 19 0 U N
{ C29R20.le_tile.le_guts.lp2.reg0 "shift" 13 19 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net []
{ C33R15.le_tile.le_guts.lp3.reg0 "qx" 15 14 0 U N
{ C32R15_xbar_tile.xbar_0.oxbar "d [16]" 15 14 0 U N
{ C32R15_xbar_tile.xbar_0.oxbar "xy [1]" 15 14 151.14 U N
{ C30R15_xbar_tile.xbar_0.ixbar0 "i1 [12]" 14 14 151.14 U N
{ C30R15_xbar_tile.xbar_0.ixbar0 "z3 [2]" 14 14 236.518 U N
{ C30R13_xbar_tile.xbar_0.ixbar0 "i1 [15]" 14 12 236.518 U N
{ C30R13_xbar_tile.xbar_0.ixbar0 "z4 [3]" 14 12 404.939 U N
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_4 "in1" 14 12 537.939 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_12 "in1" 14 12 537.939 U N
}
}
}
}
}
}
{ C32R15_xbar_tile.xbar_0.oxbar "xy [13]" 15 14 151.14 U N
{ C30R16_xbar_tile.xbar_0.ixbar0 "i2 [6]" 14 15 151.14 U N
{ C30R16_xbar_tile.xbar_0.ixbar0 "z1 [0]" 14 15 237.257 U N
{ C30R20_xbar_tile.xbar_0.ixbar0 "i1 [5]" 14 19 237.257 U N
{ C30R20_xbar_tile.xbar_0.ixbar0 "z4 [3]" 14 19 465.059 U N
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_4 "in1" 14 19 598.059 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_12 "in1" 14 19 598.059 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net []
{ C25R14.le_tile.le_guts.lp3.reg1 "qx" 11 13 0 U N
{ C24R14_xbar_tile.xbar_0.ixbar3 "i0 [9]" 11 13 0 U N
{ C24R14_xbar_tile.xbar_0.ixbar3 "z5 [1]" 11 13 87.07 U N
{ C30R14_xbar_tile.xbar_0.ixbar3 "i0 [0]" 14 13 87.07 U N
{ C30R14_xbar_tile.xbar_0.ixbar3 "z0 [1]" 14 13 311.181 U N
{ C30R17_xbar_tile.xbar_0.ixbar3 "i1 [11]" 14 16 311.181 U N
{ C30R17_xbar_tile.xbar_0.ixbar3 "z5 [0]" 14 16 491.735 U N
{ C30R17_xbar_tile.xbar_0.ixbar2 "i3 [12]" 14 16 491.735 U N
{ C30R17_xbar_tile.xbar_0.ixbar2 "z5 [3]" 14 16 709.095 U N
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_5 "in1" 14 16 842.095 U N
}
{ C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_13 "in1" 14 16 842.095 U N
}
}
}
}
}
{ C30R16_xbar_tile.xbar_0.ixbar3 "i2 [0]" 14 15 311.181 U N
{ C30R16_xbar_tile.xbar_0.ixbar3 "z5 [0]" 14 15 482.065 U N
{ C30R16_xbar_tile.xbar_0.ixbar2 "i3 [12]" 14 15 482.065 U N
{ C30R16_xbar_tile.xbar_0.ixbar2 "z5 [3]" 14 15 699.425 U N
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_5 "in1" 14 15 832.425 U N
}
{ C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_13 "in1" 14 15 832.425 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[25].mclk_out []
{ C37R20.le_tile.le_guts.lbuf "mclk_b" 17 19 0 U N
{ C37R20.le_tile.le_guts.lp1.reg0 "mclk_b" 17 19 0 U N
}
{ C37R20.le_tile.le_guts.lp0.reg0 "mclk_b" 17 19 0 U N
}
}
rout C15R16_ble0_out_to_muxdx []
{ C15R16.le_tile.le_guts.lp0.mux_f5 "out" 6 15 0 U N
{ C15R16.le_tile.le_guts.lp0.SC_mux_dx4_1 "sel" 6 15 0 U N
}
}
rout ii0559|dx_net []
{ C35R16.le_tile.le_guts.lp0.lut41 "dx" 16 15 0 U N
{ C35R16.le_tile.le_guts.lp0.SC_mux_dx4_0 "in1" 16 15 0 U N
}
}
rout ii0560|dx_net []
{ C35R16.le_tile.le_guts.lp1.lut41 "dx" 16 15 0 U N
{ C35R16.le_tile.le_guts.lp1.SC_mux_dx4_1 "in0" 16 15 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[5].sclk_out []
{ C35R10.le_tile.le_guts.lbuf "sclk" 16 9 0 U N
{ C35R10.le_tile.le_guts.lp3.reg1 "sclk" 16 9 0 U N
}
{ C35R10.le_tile.le_guts.lp3.reg0 "sclk" 16 9 0 U N
}
{ C35R10.le_tile.le_guts.lp1.reg1 "sclk" 16 9 0 U N
}
{ C35R10.le_tile.le_guts.lp1.reg0 "sclk" 16 9 0 U N
}
{ C35R10.le_tile.le_guts.lp0.reg1 "sclk" 16 9 0 U N
}
{ C35R10.le_tile.le_guts.lp0.reg0 "sclk" 16 9 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[3].sh0 []
{ C35R18.le_tile.le_guts.lbuf "sh [0]" 16 17 0 U N
{ C35R18.le_tile.le_guts.lp1.reg0 "shift" 16 17 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [6]
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_6 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_db [6]" 14 16 0 U N
}
}
rout ii0671|dx_net []
{ C39R10.le_tile.le_guts.lp0.lut0 "dx" 18 9 0 U N
{ C39R10.le_tile.le_guts.lp0.mux_di0 "in2" 18 9 0 U N
{ C39R10.le_tile.le_guts.lp0.mux_di0 "out" 18 9 60.2 U N
{ C39R10.le_tile.le_guts.lp0.reg0 "di" 18 9 60.2 U N
}
}
}
}
rout rstn_final__reg.sclk_out []
{ C39R18.le_tile.le_guts.lbuf "sclk" 18 17 0 U N
{ C39R18.le_tile.le_guts.lp0.reg0 "sclk" 18 17 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_r__reg[11].sclk_out []
{ C29R31.le_tile.le_guts.lbuf "sclk" 13 30 0 U N
{ C29R31.le_tile.le_guts.lp3.reg0 "sclk" 13 30 0 U N
}
{ C29R31.le_tile.le_guts.lp2.reg0 "sclk" 13 30 0 U N
}
{ C29R31.le_tile.le_guts.lp1.reg0 "sclk" 13 30 0 U N
}
{ C29R31.le_tile.le_guts.lp0.reg0 "sclk" 13 30 0 U N
}
}
rout C23R16_ble1_out_to_muxdx []
{ C23R16.le_tile.le_guts.lp1.mux_f5 "out" 10 15 0 U N
{ C23R16.le_tile.le_guts.lp1.SC_mux_dx4_1 "sel" 10 15 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[0].sh0 []
{ C35R21.le_tile.le_guts.lbuf "sh [0]" 16 20 0 U N
{ C35R21.le_tile.le_guts.lp0.reg0 "shift" 16 20 0 U N
}
}
rout u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out []
{ C33R15.le_tile.le_guts.lbuf "mclk_b" 15 14 0 U N
{ C33R15.le_tile.le_guts.lp3.reg1 "mclk_b" 15 14 0 U N
}
{ C33R15.le_tile.le_guts.lp3.reg0 "mclk_b" 15 14 0 U N
}
{ C33R15.le_tile.le_guts.lp2.reg1 "mclk_b" 15 14 0 U N
}
{ C33R15.le_tile.le_guts.lp2.reg0 "mclk_b" 15 14 0 U N
}
{ C33R15.le_tile.le_guts.lp1.reg1 "mclk_b" 15 14 0 U N
}
{ C33R15.le_tile.le_guts.lp1.reg0 "mclk_b" 15 14 0 U N
}
{ C33R15.le_tile.le_guts.lp0.reg1 "mclk_b" 15 14 0 U N
}
{ C33R15.le_tile.le_guts.lp0.reg0 "mclk_b" 15 14 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].mclk_out []
{ C49R5.le_tile.le_guts.lbuf "mclk_b" 23 4 0 U N
{ C49R5.le_tile.le_guts.lp3.reg1 "mclk_b" 23 4 0 U N
}
{ C49R5.le_tile.le_guts.lp3.reg0 "mclk_b" 23 4 0 U N
}
{ C49R5.le_tile.le_guts.lp2.reg1 "mclk_b" 23 4 0 U N
}
{ C49R5.le_tile.le_guts.lp2.reg0 "mclk_b" 23 4 0 U N
}
{ C49R5.le_tile.le_guts.lp1.reg1 "mclk_b" 23 4 0 U N
}
{ C49R5.le_tile.le_guts.lp1.reg0 "mclk_b" 23 4 0 U N
}
{ C49R5.le_tile.le_guts.lp0.reg1 "mclk_b" 23 4 0 U N
}
{ C49R5.le_tile.le_guts.lp0.reg0 "mclk_b" 23 4 0 U N
}
}
rout ii0517|dx_net []
{ C37R22.le_tile.le_guts.lp0.lut0 "dx" 17 21 0 U N
{ C36R22_xbar_tile.xbar_0.oxbar "d [0]" 17 21 0 U N
{ C36R22_xbar_tile.xbar_0.oxbar "xy [8]" 17 21 144.2 U N
{ C36R23_xbar_tile.xbar_0.ixbar0 "i1 [9]" 17 22 144.2 U N
{ C36R23_xbar_tile.xbar_0.ixbar0 "z6 [0]" 17 22 229.035 U N
{ C37R23.le_tile.le_guts.lp2.muxf2_l0 "in0" 17 22 229.035 U N
{ C37R23.le_tile.le_guts.lp2.muxf2_l0 "out" 17 22 391.034 U N
{ C37R23.le_tile.le_guts.lp2.lut0 "f2" 17 22 391.034 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|qx_net []
{ C39R10.le_tile.le_guts.lp1.reg1 "qx" 18 9 0 U N
{ C38R10_xbar_tile.xbar_0.oxbar "d [8]" 18 9 0 U N
{ C38R10_xbar_tile.xbar_0.oxbar "xy [8]" 18 9 179.42 U N
{ C38R11_xbar_tile.xbar_0.ixbar0 "i1 [9]" 18 10 179.42 U N
{ C38R11_xbar_tile.xbar_0.ixbar0 "z7 [0]" 18 10 264.255 U N
{ C39R11.le_tile.le_guts.lp0.lut0 "f0" 18 10 397.255 U N
}
}
}
}
{ C38R10_xbar_tile.xbar_0.oxbar "xy [20]" 18 9 179.42 U N
{ C36R10_xbar_tile.xbar_0.ixbar3 "i3 [12]" 17 9 179.42 U N
{ C36R10_xbar_tile.xbar_0.ixbar3 "z7 [0]" 17 9 261.19 U N
{ C37R10.le_tile.le_guts.lp3.lut0 "f0" 17 9 394.19 U N
}
}
}
}
{ C38R10_xbar_tile.xbar_0.oxbar "xy [13]" 18 9 179.42 U N
{ C36R11_xbar_tile.xbar_0.ixbar0 "i2 [6]" 17 10 179.42 U N
{ C36R11_xbar_tile.xbar_0.ixbar0 "z1 [0]" 17 10 265.605 U N
{ C36R15_xbar_tile.xbar_0.ixbar0 "i1 [5]" 17 14 265.605 U N
{ C36R15_xbar_tile.xbar_0.ixbar0 "z3 [0]" 17 14 493.407 U N
{ C37R15.le_tile.le_guts.lp1.muxf0_l40 "in0" 17 14 493.407 U N
{ C37R15.le_tile.le_guts.lp1.muxf0_l40 "out" 17 14 686.407 U N
{ C37R15.le_tile.le_guts.lp1.lut40 "f0" 17 14 686.407 U N
}
}
}
}
}
}
}
}
}
{ C38R10_xbar_tile.xbar_0.ixbar1 "i2 [13]" 18 9 0 U N
{ C38R10_xbar_tile.xbar_0.ixbar1 "z5 [0]" 18 9 122.42 U N
{ C39R10.le_tile.le_guts.lp1.lut41 "f0" 18 9 255.42 U N
}
}
{ C38R10_xbar_tile.xbar_0.ixbar1 "z1 [1]" 18 9 122.42 U N
{ C38R12_xbar_tile.xbar_0.ixbar1 "i1 [4]" 18 11 122.42 U N
{ C38R12_xbar_tile.xbar_0.ixbar1 "z5 [0]" 18 11 291.675 U N
{ C39R12.le_tile.le_guts.lp1.lut41 "f0" 18 11 424.675 U N
}
}
}
}
{ C38R10_xbar_tile.xbar_0.ixbar1 "z0 [1]" 18 9 122.42 U N
{ C38R12_xbar_tile.xbar_0.ixbar1 "i2 [0]" 18 11 122.42 U N
{ C38R12_xbar_tile.xbar_0.ixbar1 "z7 [0]" 18 11 290.842 U N
{ C39R12.le_tile.le_guts.lp1.lut0 "f0" 18 11 423.842 U N
}
}
}
}
{ C38R10_xbar_tile.xbar_0.ixbar1 "z0 [0]" 18 9 122.42 U N
{ C38R18_xbar_tile.xbar_0.ixbar1 "i1 [10]" 18 17 122.42 U N
{ C38R18_xbar_tile.xbar_0.ixbar1 "z0 [0]" 18 17 355.635 U N
{ C38R26_xbar_tile.xbar_0.ixbar1 "i1 [10]" 18 25 355.635 U N
{ C38R26_xbar_tile.xbar_0.ixbar1 "z0 [0]" 18 25 588.85 U N
{ C38R34_xbar_tile.xbar_0.ixbar1 "i1 [10]" 18 33 588.85 U N
{ C38R34_xbar_tile.xbar_0.ixbar1 "z7 [1]" 18 33 822.065 U N
{ C52R34.xbar_tile.xbar_0.ixbar1 "i3 [14]" 25 33 822.065 U N
{ C52R34.xbar_tile.xbar_0.ixbar1 "z6 [3]" 25 33 1146.04 U N
{ C52R34.xbar_tile.xbar_0.ixbar2 "i3 [7]" 25 33 1146.04 U N
{ C52R34.xbar_tile.xbar_0.ixbar2 "z2 [2]" 25 33 1363.4 U N
{ C52R33.xbar_tile.xbar_0.ixbar2 "i2 [9]" 25 32 1363.4 U N
{ C52R33.xbar_tile.xbar_0.ixbar2 "z3 [0]" 25 32 1532.82 U N
{ C53R4.M7S_SOC "fp0_m_ahb_addr [14]" 25 32 1665.82 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|qx_net []
{ C35R8.le_tile.le_guts.lp0.reg0 "qx" 16 7 0 U N
{ C34R8_xbar_tile.xbar_0.oxbar "d [1]" 16 7 0 U N
{ C34R8_xbar_tile.xbar_0.oxbar "xy [23]" 16 7 172.35 U N
{ C36R9_xbar_tile.xbar_0.ixbar1 "i0 [9]" 17 8 172.35 U N
{ C36R9_xbar_tile.xbar_0.ixbar1 "z1 [0]" 17 8 258.467 U N
{ C36R17_xbar_tile.xbar_0.ixbar1 "i2 [14]" 17 16 258.467 U N
{ C36R17_xbar_tile.xbar_0.ixbar1 "z0 [0]" 17 16 496.033 U N
{ C36R25_xbar_tile.xbar_0.ixbar1 "i1 [10]" 17 24 496.033 U N
{ C36R25_xbar_tile.xbar_0.ixbar1 "z0 [0]" 17 24 729.248 U N
{ C36R33_xbar_tile.xbar_0.ixbar1 "i1 [10]" 17 32 729.248 U N
{ C36R33_xbar_tile.xbar_0.ixbar1 "z7 [1]" 17 32 962.463 U N
{ C52R33.xbar_tile.xbar_0.ixbar1 "i0 [10]" 25 32 962.463 U N
{ C52R33.xbar_tile.xbar_0.ixbar1 "z4 [0]" 25 32 1286.44 U N
{ C52R33.xbar_tile.xbar_0.oxbar "d [22]" 25 32 1286.44 U N
{ C52R33.xbar_tile.xbar_0.oxbar "xy [15]" 25 32 1564.93 U N
{ C52R34.xbar_tile.xbar_0.ixbar3 "i1 [12]" 25 33 1564.93 U N
{ C52R34.xbar_tile.xbar_0.ixbar3 "z7 [0]" 25 33 1651.05 U N
{ C53R4.M7S_SOC "fp0_m_ahb_addr [23]" 25 33 1784.05 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C36R13_xbar_tile.xbar_0.ixbar1 "i1 [5]" 17 12 258.467 U N
{ C36R13_xbar_tile.xbar_0.ixbar1 "z4 [0]" 17 12 490.262 U N
{ C36R13_xbar_tile.xbar_0.oxbar "d [22]" 17 12 490.262 U N
{ C36R13_xbar_tile.xbar_0.oxbar "xy [23]" 17 12 777.262 U N
{ C38R14_xbar_tile.xbar_0.ixbar1 "i0 [9]" 18 13 777.262 U N
{ C38R14_xbar_tile.xbar_0.ixbar1 "z5 [0]" 18 13 863.447 U N
{ C39R14.le_tile.le_guts.lp1.lut41 "f0" 18 13 996.447 U N
}
}
}
}
}
{ C36R13_xbar_tile.xbar_0.ixbar0 "i1 [3]" 17 12 490.262 U N
{ C36R13_xbar_tile.xbar_0.ixbar0 "z7 [0]" 17 12 712.022 U N
{ C37R13.le_tile.le_guts.lp0.lut0 "f0" 17 12 845.022 U N
}
}
}
}
}
}
}
}
{ C34R8_xbar_tile.xbar_0.oxbar "xy [21]" 16 7 172.35 U N
{ C32R8_xbar_tile.xbar_0.ixbar3 "i2 [13]" 15 7 172.35 U N
{ C32R8_xbar_tile.xbar_0.ixbar3 "z0 [1]" 15 7 257.728 U N
{ C32R11_xbar_tile.xbar_0.ixbar3 "i1 [11]" 15 10 257.728 U N
{ C32R11_xbar_tile.xbar_0.ixbar3 "z1 [3]" 15 10 434.982 U N
{ C33R11.le_tile.le_guts.lp1.muxf1_l40 "in0" 15 10 434.982 U N
{ C33R11.le_tile.le_guts.lp1.muxf1_l40 "out" 15 10 629.982 U N
{ C33R11.le_tile.le_guts.lp1.lut40 "f1" 15 10 629.982 U N
}
}
}
}
}
}
}
}
{ C34R8_xbar_tile.xbar_0.oxbar "xy [13]" 16 7 172.35 U N
{ C32R9_xbar_tile.xbar_0.ixbar0 "i2 [6]" 15 8 172.35 U N
{ C32R9_xbar_tile.xbar_0.ixbar0 "z1 [0]" 15 8 258.467 U N
{ C32R13_xbar_tile.xbar_0.ixbar0 "i1 [5]" 15 12 258.467 U N
{ C32R13_xbar_tile.xbar_0.ixbar0 "z2 [0]" 15 12 486.269 U N
{ C33R13.le_tile.le_guts.lp1.muxf3_l40 "in1" 15 12 486.269 U N
{ C33R13.le_tile.le_guts.lp1.muxf3_l40 "out" 15 12 647.269 U N
{ C33R13.le_tile.le_guts.lp1.lut40 "f3" 15 12 647.269 U N
}
}
}
}
}
}
}
}
}
{ C34R8_xbar_tile.xbar_0.ixbar0 "i3 [6]" 16 7 0 U N
{ C34R8_xbar_tile.xbar_0.ixbar0 "z7 [0]" 16 7 115.35 U N
{ C35R8.le_tile.le_guts.lp0.lut0 "f0" 16 7 248.35 U N
}
}
{ C34R8_xbar_tile.xbar_0.ixbar0 "z0 [0]" 16 7 115.35 U N
{ C34R16_xbar_tile.xbar_0.ixbar0 "i1 [10]" 16 15 115.35 U N
{ C34R16_xbar_tile.xbar_0.ixbar0 "z6 [2]" 16 15 348.565 U N
{ C32R16_xbar_tile.xbar_0.ixbar0 "i3 [13]" 15 15 348.565 U N
{ C32R16_xbar_tile.xbar_0.ixbar0 "z7 [0]" 15 15 531.286 U N
{ C33R16.le_tile.le_guts.lp0.lut0 "f0" 15 15 664.286 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [7]
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_7 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_db [7]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[4].sr_out []
{ C33R21.le_tile.le_guts.lbuf "a_sr" 15 20 0 U N
{ C33R21.le_tile.le_guts.lp1.reg0 "a_sr" 15 20 0 U N
}
{ C33R21.le_tile.le_guts.lp0.reg0 "a_sr" 15 20 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [10]
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_10 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_db [10]" 14 16 0 U N
}
}
rout ii0628|dx_net []
{ C35R11.le_tile.le_guts.lp1.lut0 "dx" 16 10 0 U N
{ C34R11_xbar_tile.xbar_0.oxbar "d [5]" 16 10 0 U N
{ C34R11_xbar_tile.xbar_0.oxbar "xy [2]" 16 10 144.2 U N
{ C34R11_xbar_tile.xbar_0.ixbar0 "i0 [7]" 16 10 144.2 U N
{ C34R11_xbar_tile.xbar_0.ixbar0 "z2 [1]" 16 10 225.495 U N
{ C35R11.le_tile.le_guts.lp0.mux_di4 "in1" 16 10 225.495 U N
{ C35R11.le_tile.le_guts.lp0.mux_di4 "out" 16 10 422.815 U N
{ C35R11.le_tile.le_guts.lp0.reg1 "di" 16 10 422.815 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net []
{ C29R16.le_tile.le_guts.lp0.reg1 "qx" 13 15 0 U N
{ C28R16_xbar_tile.xbar_0.oxbar "d [3]" 13 15 0 U N
{ C28R16_xbar_tile.xbar_0.oxbar "xy [23]" 13 15 172.35 U N
{ C30R17_xbar_tile.xbar_0.ixbar1 "i0 [9]" 14 16 172.35 U N
{ C30R17_xbar_tile.xbar_0.ixbar1 "z4 [0]" 14 16 271.96 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r1_aa [3]" 14 16 405.28 U N
}
}
{ C30R17_xbar_tile.xbar_0.ixbar1 "z2 [1]" 14 16 271.96 U N
{ C30R15_xbar_tile.xbar_0.ixbar1 "i2 [8]" 14 14 271.96 U N
{ C30R15_xbar_tile.xbar_0.ixbar1 "z4 [0]" 14 14 441.214 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r3_aa [3]" 14 14 574.534 U N
}
}
}
}
{ C30R17_xbar_tile.xbar_0.ixbar1 "z0 [1]" 14 16 271.96 U N
{ C30R20_xbar_tile.xbar_0.ixbar1 "i1 [11]" 14 19 271.96 U N
{ C30R20_xbar_tile.xbar_0.ixbar1 "z4 [0]" 14 19 449.214 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r4_aa [3]" 14 19 582.534 U N
}
}
}
}
}
}
{ C28R16_xbar_tile.xbar_0.oxbar "xy [18]" 13 15 172.35 U N
{ C30R16_xbar_tile.xbar_0.ixbar1 "i0 [3]" 14 15 172.35 U N
{ C30R16_xbar_tile.xbar_0.ixbar1 "z4 [0]" 14 15 258.305 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r4_aa [3]" 14 15 391.625 U N
}
}
{ C30R16_xbar_tile.xbar_0.ixbar1 "z3 [2]" 14 15 258.305 U N
{ C30R14_xbar_tile.xbar_0.ixbar1 "i1 [15]" 14 13 258.305 U N
{ C30R14_xbar_tile.xbar_0.ixbar1 "z4 [0]" 14 13 429.189 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r2_aa [3]" 14 13 562.509 U N
}
}
}
{ C30R13_xbar_tile.xbar_0.ixbar1 "i2 [4]" 14 12 258.305 U N
{ C30R13_xbar_tile.xbar_0.ixbar1 "z4 [0]" 14 12 438.859 U N
{ C31R13.emb_guts.emb18k_wrap.emb18k "c1r1_aa [3]" 14 12 572.179 U N
}
}
}
}
{ C30R16_xbar_tile.xbar_0.ixbar1 "z0 [1]" 14 15 258.305 U N
{ C30R19_xbar_tile.xbar_0.ixbar1 "i1 [11]" 14 18 258.305 U N
{ C30R19_xbar_tile.xbar_0.ixbar1 "z4 [0]" 14 18 438.859 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_aa [3]" 14 18 572.179 U N
}
}
}
{ C30R18_xbar_tile.xbar_0.ixbar1 "i2 [0]" 14 17 258.305 U N
{ C30R18_xbar_tile.xbar_0.ixbar1 "z4 [0]" 14 17 429.189 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_aa [3]" 14 17 562.509 U N
}
}
}
}
}
}
{ C28R16_xbar_tile.xbar_0.oxbar "xy [10]" 13 15 172.35 U N
{ C28R15_xbar_tile.xbar_0.ixbar3 "i2 [7]" 13 14 172.35 U N
{ C28R15_xbar_tile.xbar_0.ixbar3 "z6 [0]" 13 14 257.185 U N
{ C29R15.le_tile.le_guts.lp1.muxf2_l0 "in0" 13 14 257.185 U N
{ C29R15.le_tile.le_guts.lp1.muxf2_l0 "out" 13 14 419.185 U N
{ C29R15.le_tile.le_guts.lp1.lut0 "f2" 13 14 419.185 U N
}
}
}
}
}
}
}
{ C28R16_xbar_tile.xbar_0.ixbar0 "i3 [7]" 13 15 0 U N
{ C28R16_xbar_tile.xbar_0.ixbar0 "z6 [0]" 13 15 115.35 U N
{ C29R16.le_tile.le_guts.lp2.muxf2_l0 "in0" 13 15 115.35 U N
{ C29R16.le_tile.le_guts.lp2.muxf2_l0 "out" 13 15 277.35 U N
{ C29R16.le_tile.le_guts.lp2.lut0 "f2" 13 15 277.35 U N
}
}
}
}
{ C28R16_xbar_tile.xbar_0.ixbar0 "z0 [2]" 13 15 115.35 U N
{ C29R16.le_tile.le_guts.lp0.lut41 "f0" 13 15 248.35 U N
}
}
}
}
rout ii0739|dx_net []
{ C37R13.le_tile.le_guts.lp3.lut0 "dx" 17 12 0 U N
{ C36R13_xbar_tile.xbar_0.oxbar "d [15]" 17 12 0 U N
{ C36R13_xbar_tile.xbar_0.oxbar "xy [1]" 17 12 151.18 U N
{ C34R12_xbar_tile.xbar_0.ixbar2 "i3 [6]" 16 11 151.18 U N
{ C34R12_xbar_tile.xbar_0.ixbar2 "z0 [1]" 16 11 237.365 U N
{ C34R15_xbar_tile.xbar_0.ixbar2 "i1 [11]" 16 14 237.365 U N
{ C34R15_xbar_tile.xbar_0.ixbar2 "z5 [3]" 16 14 414.62 U N
{ C35R15.le_tile.le_guts.lp3.lut0 "f1" 16 14 547.62 U N
}
}
}
}
}
}
}
{ C36R13_xbar_tile.xbar_0.ixbar3 "i2 [3]" 17 12 0 U N
{ C36R13_xbar_tile.xbar_0.ixbar3 "z0 [1]" 17 12 94.18 U N
{ C36R16_xbar_tile.xbar_0.ixbar3 "i1 [11]" 17 15 94.18 U N
{ C36R16_xbar_tile.xbar_0.ixbar3 "z0 [2]" 17 15 271.435 U N
{ C32R16_xbar_tile.xbar_0.ixbar3 "i3 [2]" 15 15 271.435 U N
{ C32R16_xbar_tile.xbar_0.ixbar3 "z5 [0]" 15 15 452.929 U N
{ C32R16_xbar_tile.xbar_0.ixbar2 "i3 [12]" 15 15 452.929 U N
{ C32R16_xbar_tile.xbar_0.ixbar2 "z7 [0]" 15 15 670.289 U N
{ C33R16.le_tile.le_guts.lp2.lut0 "f0" 15 15 803.289 U N
}
}
}
}
}
}
}
}
}
}
rout ii0740|dx_net []
{ C35R15.le_tile.le_guts.lp3.lut0 "dx" 16 14 0 U N
{ C34R15_xbar_tile.xbar_0.oxbar "d [15]" 16 14 0 U N
{ C34R15_xbar_tile.xbar_0.oxbar "xy [5]" 16 14 182.78 U N
{ C36R14_xbar_tile.xbar_0.ixbar2 "i3 [3]" 17 13 182.78 U N
{ C36R14_xbar_tile.xbar_0.ixbar2 "z3 [2]" 17 13 268.897 U N
{ C36R11_xbar_tile.xbar_0.ixbar2 "i2 [4]" 17 10 268.897 U N
{ C36R11_xbar_tile.xbar_0.ixbar2 "z2 [0]" 17 10 446.152 U N
{ C37R11.le_tile.le_guts.lp0.lut41 "f2" 17 10 579.152 U N
}
}
}
}
}
}
{ C34R15_xbar_tile.xbar_0.oxbar "xy [2]" 16 14 182.78 U N
{ C34R15_xbar_tile.xbar_0.ixbar0 "i0 [7]" 16 14 182.78 U N
{ C34R15_xbar_tile.xbar_0.ixbar0 "z0 [2]" 16 14 264.075 U N
{ C35R15.le_tile.le_guts.lp0.lut41 "f0" 16 14 397.075 U N
}
}
}
}
{ C34R15_xbar_tile.xbar_0.oxbar "xy [0]" 16 14 182.78 U N
{ C34R14_xbar_tile.xbar_0.ixbar1 "i2 [7]" 16 13 182.78 U N
{ C34R14_xbar_tile.xbar_0.ixbar1 "z4 [1]" 16 13 267.615 U N
{ C28R14_xbar_tile.xbar_0.ixbar1 "i3 [4]" 13 13 267.615 U N
{ C28R14_xbar_tile.xbar_0.ixbar1 "z7 [0]" 13 13 460.64 U N
{ C29R14.le_tile.le_guts.lp1.lut0 "f0" 13 13 593.64 U N
}
}
{ C28R14_xbar_tile.xbar_0.ixbar1 "z6 [0]" 13 13 460.64 U N
{ C29R14.le_tile.le_guts.lp3.muxf2_l0 "in0" 13 13 460.64 U N
{ C29R14.le_tile.le_guts.lp3.muxf2_l0 "out" 13 13 622.64 U N
{ C29R14.le_tile.le_guts.lp3.lut0 "f2" 13 13 622.64 U N
}
}
}
}
}
}
}
}
}
{ C34R15_xbar_tile.xbar_0.ixbar3 "i2 [3]" 16 14 0 U N
{ C34R15_xbar_tile.xbar_0.ixbar3 "z7 [1]" 16 14 125.78 U N
{ C34R11_xbar_tile.xbar_0.ixbar3 "i3 [10]" 16 10 125.78 U N
{ C34R11_xbar_tile.xbar_0.ixbar3 "z6 [3]" 16 10 354.039 U N
{ C34R11_xbar_tile.xbar_0.ixbar0 "i2 [7]" 16 10 354.039 U N
{ C34R11_xbar_tile.xbar_0.ixbar0 "z6 [0]" 16 10 571.398 U N
{ C35R11.le_tile.le_guts.lp2.muxf2_l0 "in0" 16 10 571.398 U N
{ C35R11.le_tile.le_guts.lp2.muxf2_l0 "out" 16 10 733.398 U N
{ C35R11.le_tile.le_guts.lp2.lut0 "f2" 16 10 733.398 U N
}
}
}
}
}
}
}
}
{ C34R15_xbar_tile.xbar_0.ixbar3 "z5 [3]" 16 14 125.78 U N
{ C35R15.le_tile.le_guts.lp0.lut0 "f1" 16 14 258.78 U N
}
}
{ C34R15_xbar_tile.xbar_0.ixbar3 "z3 [2]" 16 14 125.78 U N
{ C34R12_xbar_tile.xbar_0.ixbar3 "i2 [4]" 16 11 125.78 U N
{ C34R12_xbar_tile.xbar_0.ixbar3 "z5 [3]" 16 11 303.035 U N
{ C35R12.le_tile.le_guts.lp0.lut0 "f1" 16 11 436.035 U N
}
}
}
}
{ C34R15_xbar_tile.xbar_0.ixbar3 "z2 [2]" 16 14 125.78 U N
{ C34R12_xbar_tile.xbar_0.ixbar3 "i1 [0]" 16 11 125.78 U N
{ C34R12_xbar_tile.xbar_0.ixbar3 "z7 [3]" 16 11 303.271 U N
{ C34R12_xbar_tile.xbar_0.ixbar1 "i1 [8]" 16 11 303.271 U N
{ C34R12_xbar_tile.xbar_0.ixbar1 "z2 [0]" 16 11 520.631 U N
{ C35R12.le_tile.le_guts.lp0.lut41 "f1" 16 11 653.631 U N
}
}
}
}
}
}
}
}
rout u_colorgen_h_cnt__reg[4]|qx_net []
{ C19R17.le_tile.le_guts.lp2.reg0 "qx" 8 16 0 U N
{ C18R17_xbar_tile.xbar_0.oxbar "d [11]" 8 16 0 U N
{ C18R17_xbar_tile.xbar_0.oxbar "xy [20]" 8 16 158.21 U N
{ C16R17_xbar_tile.xbar_0.ixbar3 "i3 [12]" 7 16 158.21 U N
{ C16R17_xbar_tile.xbar_0.ixbar3 "z6 [0]" 7 16 239.98 U N
{ C17R17.le_tile.le_guts.lp1.muxf2_l0 "in0" 7 16 239.98 U N
{ C17R17.le_tile.le_guts.lp1.muxf2_l0 "out" 7 16 401.98 U N
{ C17R17.le_tile.le_guts.lp1.lut0 "f2" 7 16 401.98 U N
}
}
}
}
}
}
}
{ C18R17_xbar_tile.xbar_0.ixbar2 "i1 [2]" 8 16 0 U N
{ C18R17_xbar_tile.xbar_0.ixbar2 "z7 [0]" 8 16 101.21 U N
{ C19R17.le_tile.le_guts.lp2.lut0 "f0" 8 16 234.21 U N
}
}
{ C18R17_xbar_tile.xbar_0.ixbar2 "z6 [2]" 8 16 101.21 U N
{ C16R17_xbar_tile.xbar_0.ixbar2 "i3 [13]" 7 16 101.21 U N
{ C16R17_xbar_tile.xbar_0.ixbar2 "z4 [3]" 7 16 283.931 U N
{ C17R17.le_tile.le_guts.lp1.muxf2_l40 "in0" 7 16 283.931 U N
{ C17R17.le_tile.le_guts.lp1.muxf2_l40 "out" 7 16 447.931 U N
{ C17R17.le_tile.le_guts.lp1.lut40 "f2" 7 16 447.931 U N
}
}
}
}
}
}
{ C18R17_xbar_tile.xbar_0.ixbar2 "z6 [0]" 8 16 101.21 U N
{ C19R17.le_tile.le_guts.lp0.muxf2_l0 "in0" 8 16 101.21 U N
{ C19R17.le_tile.le_guts.lp0.muxf2_l0 "out" 8 16 263.21 U N
{ C19R17.le_tile.le_guts.lp0.lut0 "f2" 8 16 263.21 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_addr__reg[11]|qx_net []
{ C43R13.le_tile.le_guts.lp0.reg0 "qx" 20 12 0 U N
{ C42R13_xbar_tile.xbar_0.ixbar0 "i3 [6]" 20 12 0 U N
{ C42R13_xbar_tile.xbar_0.ixbar0 "z4 [1]" 20 12 87.07 U N
{ C36R13_xbar_tile.xbar_0.ixbar0 "i3 [4]" 17 12 87.07 U N
{ C36R13_xbar_tile.xbar_0.ixbar0 "z4 [1]" 17 12 264.496 U N
{ C32R13_xbar_tile.xbar_0.ixbar0 "i3 [0]" 15 12 264.496 U N
{ C32R13_xbar_tile.xbar_0.ixbar0 "z7 [0]" 15 12 445.265 U N
{ C33R13.le_tile.le_guts.lp0.lut0 "f0" 15 12 578.265 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[8]|qx_net []
{ C29R18.le_tile.le_guts.lp0.reg0 "qx" 13 17 0 U N
{ C28R18_xbar_tile.xbar_0.ixbar0 "i3 [6]" 13 17 0 U N
{ C28R18_xbar_tile.xbar_0.ixbar0 "z7 [0]" 13 17 87.07 U N
{ C29R18.le_tile.le_guts.lp0.lut0 "f0" 13 17 220.07 U N
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]|qx_net []
{ C33R9.le_tile.le_guts.lp2.reg0 "qx" 15 8 0 U N
{ C32R9_xbar_tile.xbar_0.ixbar2 "i1 [2]" 15 8 0 U N
{ C32R9_xbar_tile.xbar_0.ixbar2 "z7 [2]" 15 8 87.07 U N
{ C38R9_xbar_tile.xbar_0.ixbar2 "i0 [11]" 18 8 87.07 U N
{ C38R9_xbar_tile.xbar_0.ixbar2 "z1 [0]" 18 8 264.496 U N
{ C38R17_xbar_tile.xbar_0.ixbar2 "i2 [14]" 18 16 264.496 U N
{ C38R17_xbar_tile.xbar_0.ixbar2 "z0 [0]" 18 16 497.711 U N
{ C38R25_xbar_tile.xbar_0.ixbar2 "i1 [10]" 18 24 497.711 U N
{ C38R25_xbar_tile.xbar_0.ixbar2 "z0 [0]" 18 24 730.926 U N
{ C38R33_xbar_tile.xbar_0.ixbar2 "i1 [10]" 18 32 730.926 U N
{ C38R33_xbar_tile.xbar_0.ixbar2 "z0 [1]" 18 32 964.141 U N
{ C38R36_xbar_tile.xbar_0.ixbar2 "i1 [11]" 18 35 964.141 U N
{ C38R36_xbar_tile.xbar_0.ixbar2 "z5 [2]" 18 35 1141.4 U N
{ C52R36.xbar_tile.xbar_0.ixbar2 "i3 [5]" 25 35 1141.4 U N
{ C52R36.xbar_tile.xbar_0.ixbar2 "z5 [3]" 25 35 1465.37 U N
{ C53R4.M7S_SOC "fp0_m_ahb_trans [0]" 25 35 1598.37 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C32R9_xbar_tile.xbar_0.ixbar2 "z7 [0]" 15 8 87.07 U N
{ C33R9.le_tile.le_guts.lp2.lut0 "f0" 15 8 220.07 U N
}
}
}
}
rout C37R11_ble0_out_to_mux []
{ C37R11.le_tile.le_guts.lp0.const_f5 "out" 17 10 0 U N
{ C37R11.le_tile.le_guts.lp0.mux_f5 "in1" 17 10 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].sclk_out []
{ C39R7.le_tile.le_guts.lbuf "sclk" 18 6 0 U N
{ C39R7.le_tile.le_guts.lp0.reg0 "sclk" 18 6 0 U N
}
}
rout ii0465|dx_net []
{ C19R17.le_tile.le_guts.lp0.lut0 "dx" 8 16 0 U N
{ C18R17_xbar_tile.xbar_0.oxbar "d [0]" 8 16 0 U N
{ C18R17_xbar_tile.xbar_0.oxbar "xy [12]" 8 16 144.2 U N
{ C18R17_xbar_tile.xbar_0.ixbar2 "i3 [9]" 8 16 144.2 U N
{ C18R17_xbar_tile.xbar_0.ixbar2 "z4 [0]" 8 16 225.595 U N
{ C19R17.le_tile.le_guts.lp2.mux_di0 "in1" 8 16 225.595 U N
{ C19R17.le_tile.le_guts.lp2.mux_di0 "out" 8 16 401.915 U N
{ C19R17.le_tile.le_guts.lp2.reg0 "di" 8 16 401.915 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [8]
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_8 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_db [8]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_de_i_r__reg[1]|qx_net []
{ C45R15.le_tile.le_guts.lp1.reg0 "qx" 21 14 0 U N
{ C44R15_xbar_tile.xbar_0.ixbar1 "i2 [12]" 21 14 0 U N
{ C44R15_xbar_tile.xbar_0.ixbar1 "z7 [0]" 21 14 87.07 U N
{ C45R15.le_tile.le_guts.lp1.lut0 "f0" 21 14 220.07 U N
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [11]
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_11 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_db [11]" 14 16 0 U N
}
}
rout ii0576|dx_net []
{ C33R20.le_tile.le_guts.lp0.lut0 "dx" 15 19 0 U N
{ C32R20_xbar_tile.xbar_0.ixbar0 "i3 [3]" 15 19 0 U N
{ C32R20_xbar_tile.xbar_0.ixbar0 "z0 [0]" 15 19 87.2 U N
{ C32R28_xbar_tile.xbar_0.ixbar0 "i1 [10]" 15 27 87.2 U N
{ C32R28_xbar_tile.xbar_0.ixbar0 "z0 [0]" 15 27 320.415 U N
{ C32R32_xbar_tile.xbar_0.ixbar0 "i2 [1]" 15 31 320.415 U N
{ C32R32_xbar_tile.xbar_0.ixbar0 "z6 [3]" 15 31 548.217 U N
{ C32R32_xbar_tile.xbar_0.ixbar1 "i2 [6]" 15 31 548.217 U N
{ C32R32_xbar_tile.xbar_0.ixbar1 "z3 [1]" 15 31 765.577 U N
{ C33R32.le_tile.le_guts.lp1.mux_di0 "in1" 15 31 765.577 U N
{ C33R32.le_tile.le_guts.lp1.mux_di0 "out" 15 31 941.897 U N
{ C33R32.le_tile.le_guts.lp1.reg0 "di" 15 31 941.897 U N
}
}
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[6]|qx_net []
{ C29R20.le_tile.le_guts.lp0.reg0 "qx" 13 19 0 U N
{ C28R20_xbar_tile.xbar_0.ixbar0 "i3 [6]" 13 19 0 U N
{ C28R20_xbar_tile.xbar_0.ixbar0 "z6 [0]" 13 19 87.07 U N
{ C29R20.le_tile.le_guts.lp2.muxf2_l0 "in0" 13 19 87.07 U N
{ C29R20.le_tile.le_guts.lp2.muxf2_l0 "out" 13 19 249.07 U N
{ C29R20.le_tile.le_guts.lp2.lut0 "f2" 13 19 249.07 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sr_out []
{ C29R10.le_tile.le_guts.lbuf "a_sr" 13 9 0 U N
{ C29R10.le_tile.le_guts.lp2.reg0 "a_sr" 13 9 0 U N
}
}
rout ii0687|dx_net []
{ C25R13.le_tile.le_guts.lp1.lut0 "dx" 11 12 0 U N
{ C24R13_xbar_tile.xbar_0.oxbar "d [5]" 11 12 0 U N
{ C24R13_xbar_tile.xbar_0.oxbar "xy [2]" 11 12 144.2 U N
{ C24R13_xbar_tile.xbar_0.ixbar0 "i0 [7]" 11 12 144.2 U N
{ C24R13_xbar_tile.xbar_0.ixbar0 "z1 [2]" 11 12 225.495 U N
{ C25R13.le_tile.le_guts.lp0.mux_di0 "in1" 11 12 225.495 U N
{ C25R13.le_tile.le_guts.lp0.mux_di0 "out" 11 12 401.815 U N
{ C25R13.le_tile.le_guts.lp0.reg0 "di" 11 12 401.815 U N
}
}
}
}
}
}
}
}
rout ii0745|co_net []
{ C35R13.le_tile.le_guts.lp2.lut40 "co" 16 12 0 U N
{ C35R13.le_tile.le_guts.lp3.lut40 "ci" 16 12 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[24].sr_out []
{ C35R23.le_tile.le_guts.lbuf "a_sr" 16 22 0 U N
{ C35R23.le_tile.le_guts.lp1.reg0 "a_sr" 16 22 0 U N
}
{ C35R23.le_tile.le_guts.lp0.reg0 "a_sr" 16 22 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|qx_net []
{ C35R12.le_tile.le_guts.lp1.reg0 "qx" 16 11 0 U N
{ C34R12_xbar_tile.xbar_0.ixbar1 "i2 [12]" 16 11 0 U N
{ C34R12_xbar_tile.xbar_0.ixbar1 "z4 [3]" 16 11 94.14 U N
{ C35R12.le_tile.le_guts.lp0.muxf2_l40 "in0" 16 11 94.14 U N
{ C35R12.le_tile.le_guts.lp0.muxf2_l40 "out" 16 11 258.14 U N
{ C35R12.le_tile.le_guts.lp0.lut40 "f2" 16 11 258.14 U N
}
}
}
}
{ C34R12_xbar_tile.xbar_0.ixbar1 "z0 [1]" 16 11 94.14 U N
{ C34R14_xbar_tile.xbar_0.ixbar1 "i2 [0]" 16 13 94.14 U N
{ C34R14_xbar_tile.xbar_0.ixbar1 "z4 [3]" 16 13 262.562 U N
{ C35R14.le_tile.le_guts.lp0.muxf2_l40 "in0" 16 13 262.562 U N
{ C35R14.le_tile.le_guts.lp0.muxf2_l40 "out" 16 13 426.562 U N
{ C35R14.le_tile.le_guts.lp0.mux_ca "in2" 16 13 426.562 U N
{ C35R14.le_tile.le_guts.lp0.mux_ca "out" 16 13 510.563 U N
{ C35R14.le_tile.le_guts.lp0.mux_ca_inv "in" 16 13 510.563 U N
{ C35R14.le_tile.le_guts.lp0.mux_ca_inv "out" 16 13 510.565 U N
{ C35R14.le_tile.le_guts.lp0.lut40 "ca" 16 13 510.565 U N
}
}
}
}
}
{ C35R14.le_tile.le_guts.lp0.lut40 "f2" 16 13 426.562 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sclk_out []
{ C23R12.le_tile.le_guts.lbuf "sclk" 10 11 0 U N
{ C23R12.le_tile.le_guts.lp0.reg0 "sclk" 10 11 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_0_r__reg[3].mclk_out []
{ C35R18.le_tile.le_guts.lbuf "mclk_b" 16 17 0 U N
{ C35R18.le_tile.le_guts.lp1.reg0 "mclk_b" 16 17 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [9]
{ C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_9 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r3_db [9]" 14 16 0 U N
}
}
rout C23R16_ble0_out_to_muxdx []
{ C23R16.le_tile.le_guts.lp0.mux_f5 "out" 10 15 0 U N
{ C23R16.le_tile.le_guts.lp0.SC_mux_dx4_0 "sel" 10 15 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [12]
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_12 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_db [12]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_v_valid_r__reg[0].sh0 []
{ C39R15.le_tile.le_guts.lbuf "sh [1]" 18 14 0 U N
{ C39R15.le_tile.le_guts.lp1.reg1 "shift" 18 14 0 U N
}
}
rout u_sdram_to_RGB_dma_addr__reg[28]|qx_net []
{ C27R14.le_tile.le_guts.lp2.reg0 "qx" 12 13 0 U N
{ C26R14_xbar_tile.xbar_0.ixbar2 "i1 [2]" 12 13 0 U N
{ C26R14_xbar_tile.xbar_0.ixbar2 "z7 [0]" 12 13 87.07 U N
{ C27R14.le_tile.le_guts.lp2.lut0 "f0" 12 13 220.07 U N
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].mclk_out []
{ C35R12.le_tile.le_guts.lbuf "mclk_b" 16 11 0 U N
{ C35R12.le_tile.le_guts.lp3.reg0 "mclk_b" 16 11 0 U N
}
{ C35R12.le_tile.le_guts.lp2.reg0 "mclk_b" 16 11 0 U N
}
{ C35R12.le_tile.le_guts.lp1.reg0 "mclk_b" 16 11 0 U N
}
{ C35R12.le_tile.le_guts.lp0.reg0 "mclk_b" 16 11 0 U N
}
}
rout ii0534|dx_net []
{ C39R22.le_tile.le_guts.lp1.lut0 "dx" 18 21 0 U N
{ C38R22_xbar_tile.xbar_0.ixbar1 "i2 [3]" 18 21 0 U N
{ C38R22_xbar_tile.xbar_0.ixbar1 "z3 [2]" 18 21 87.2 U N
{ C38R20_xbar_tile.xbar_0.ixbar1 "i1 [15]" 18 19 87.2 U N
{ C38R20_xbar_tile.xbar_0.ixbar1 "z0 [2]" 18 19 255.622 U N
{ C36R20_xbar_tile.xbar_0.ixbar1 "i3 [7]" 17 19 255.622 U N
{ C36R20_xbar_tile.xbar_0.ixbar1 "z3 [1]" 17 19 438.343 U N
{ C37R20.le_tile.le_guts.lp1.mux_di0 "in1" 17 19 438.343 U N
{ C37R20.le_tile.le_guts.lp1.mux_di0 "out" 17 19 614.663 U N
{ C37R20.le_tile.le_guts.lp1.reg0 "di" 17 19 614.663 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_emb_addr_rd__reg[3].mclk_out []
{ C27R16.le_tile.le_guts.lbuf "mclk_b" 12 15 0 U N
{ C27R16.le_tile.le_guts.lp0.reg0 "mclk_b" 12 15 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]|qx_net []
{ C43R15.le_tile.le_guts.lp1.reg0 "qx" 20 14 0 U N
{ C42R15_xbar_tile.xbar_0.oxbar "d [6]" 20 14 0 U N
{ C42R15_xbar_tile.xbar_0.oxbar "xy [0]" 20 14 144.07 U N
{ C42R14_xbar_tile.xbar_0.ixbar1 "i2 [7]" 20 13 144.07 U N
{ C42R14_xbar_tile.xbar_0.ixbar1 "z0 [2]" 20 13 228.905 U N
{ C38R14_xbar_tile.xbar_0.ixbar1 "i3 [2]" 18 13 228.905 U N
{ C38R14_xbar_tile.xbar_0.ixbar1 "z7 [0]" 18 13 398.331 U N
{ C39R14.le_tile.le_guts.lp1.lut0 "f0" 18 13 531.331 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].sr_out []
{ C25R9.le_tile.le_guts.lbuf "a_sr" 11 8 0 U N
{ C25R9.le_tile.le_guts.lp0.reg0 "a_sr" 11 8 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].sclk_out []
{ C37R13.le_tile.le_guts.lbuf "sclk" 17 12 0 U N
{ C37R13.le_tile.le_guts.lp1.reg0 "sclk" 17 12 0 U N
}
{ C37R13.le_tile.le_guts.lp0.reg0 "sclk" 17 12 0 U N
}
}
rout u_colorgen_v_cnt__reg[8].mclk_out []
{ C15R16.le_tile.le_guts.lbuf "mclk_b" 6 15 0 U N
{ C15R16.le_tile.le_guts.lp1.reg0 "mclk_b" 6 15 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]|qx_net []
{ C39R4.le_tile.le_guts.lp1.reg0 "qx" 18 3 0 U N
{ C38R4_xbar_tile.xbar_0.ixbar1 "i2 [12]" 18 3 0 U N
{ C38R4_xbar_tile.xbar_0.ixbar1 "z3 [1]" 18 3 94.14 U N
{ C39R4.le_tile.le_guts.lp1.mux_di0 "in1" 18 3 94.14 U N
{ C39R4.le_tile.le_guts.lp1.mux_di0 "out" 18 3 270.46 U N
{ C39R4.le_tile.le_guts.lp1.reg0 "di" 18 3 270.46 U N
}
}
}
}
{ C38R4_xbar_tile.xbar_0.ixbar1 "z0 [0]" 18 3 94.14 U N
{ C38R12_xbar_tile.xbar_0.ixbar1 "i1 [10]" 18 11 94.14 U N
{ C38R12_xbar_tile.xbar_0.ixbar1 "z0 [0]" 18 11 327.355 U N
{ C38R20_xbar_tile.xbar_0.ixbar1 "i1 [10]" 18 19 327.355 U N
{ C38R20_xbar_tile.xbar_0.ixbar1 "z0 [0]" 18 19 560.57 U N
{ C38R28_xbar_tile.xbar_0.ixbar1 "i1 [10]" 18 27 560.57 U N
{ C38R28_xbar_tile.xbar_0.ixbar1 "z7 [1]" 18 27 793.785 U N
{ C52R28.xbar_tile.xbar_0.ixbar1 "i3 [14]" 25 27 793.785 U N
{ C52R28.xbar_tile.xbar_0.ixbar1 "z6 [3]" 25 27 1117.76 U N
{ C52R28.xbar_tile.xbar_0.ixbar2 "i3 [7]" 25 27 1117.76 U N
{ C52R28.xbar_tile.xbar_0.ixbar2 "z5 [0]" 25 27 1335.12 U N
{ C52R29.xbar_tile.xbar_0.ixbar2 "i2 [12]" 25 28 1335.12 U N
{ C52R29.xbar_tile.xbar_0.ixbar2 "z5 [3]" 25 28 1504.54 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [10]" 25 28 1637.54 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0645|dx_net []
{ C39R12.le_tile.le_guts.lp1.lut0 "dx" 18 11 0 U N
{ C38R12_xbar_tile.xbar_0.oxbar "d [5]" 18 11 0 U N
{ C38R12_xbar_tile.xbar_0.oxbar "xy [22]" 18 11 164.48 U N
{ C38R13_xbar_tile.xbar_0.ixbar2 "i1 [9]" 18 12 164.48 U N
{ C38R13_xbar_tile.xbar_0.ixbar2 "z6 [3]" 18 12 249.314 U N
{ C39R13.le_tile.le_guts.lp2.muxf3_l40 "in0" 18 12 249.314 U N
{ C39R13.le_tile.le_guts.lp2.muxf3_l40 "out" 18 12 416.635 U N
{ C39R13.le_tile.le_guts.lp2.lut40 "f3" 18 12 416.635 U N
}
}
}
}
}
}
{ C38R12_xbar_tile.xbar_0.oxbar "xy [21]" 18 11 164.48 U N
{ C36R13_xbar_tile.xbar_0.ixbar1 "i0 [6]" 17 12 164.48 U N
{ C36R13_xbar_tile.xbar_0.ixbar1 "z7 [0]" 17 12 250.665 U N
{ C37R13.le_tile.le_guts.lp1.lut0 "f0" 17 12 383.665 U N
}
}
}
}
{ C38R12_xbar_tile.xbar_0.oxbar "xy [16]" 18 11 164.48 U N
{ C38R12_xbar_tile.xbar_0.ixbar2 "i2 [6]" 18 11 164.48 U N
{ C38R12_xbar_tile.xbar_0.ixbar2 "z0 [1]" 18 11 248.901 U N
{ C38R14_xbar_tile.xbar_0.ixbar2 "i2 [0]" 18 13 248.901 U N
{ C38R14_xbar_tile.xbar_0.ixbar2 "z6 [0]" 18 13 417.323 U N
{ C39R14.le_tile.le_guts.lp0.muxf2_l0 "in0" 18 13 417.323 U N
{ C39R14.le_tile.le_guts.lp0.muxf2_l0 "out" 18 13 579.323 U N
{ C39R14.le_tile.le_guts.lp0.lut0 "f2" 18 13 579.323 U N
}
}
}
}
}
}
}
}
}
{ C38R12_xbar_tile.xbar_0.ixbar1 "i2 [3]" 18 11 0 U N
{ C38R12_xbar_tile.xbar_0.ixbar1 "z2 [1]" 18 11 107.48 U N
{ C38R10_xbar_tile.xbar_0.ixbar1 "i2 [8]" 18 9 107.48 U N
{ C38R10_xbar_tile.xbar_0.ixbar1 "z4 [3]" 18 9 276.735 U N
{ C39R10.le_tile.le_guts.lp0.muxf3_l41 "in1" 18 9 276.735 U N
{ C39R10.le_tile.le_guts.lp0.muxf3_l41 "out" 18 9 441.735 U N
{ C39R10.le_tile.le_guts.lp0.lut41 "f3" 18 9 441.735 U N
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sr_out []
{ C23R12.le_tile.le_guts.lbuf "a_sr" 10 11 0 U N
{ C23R12.le_tile.le_guts.lp0.reg0 "a_sr" 10 11 0 U N
}
}
rout C37R16_mux0_ble1_out_0 []
{ C37R16.le_tile.le_guts.lp1.SC_mux_dx4_0 "out" 17 15 0 U N
{ C36R16_xbar_tile.xbar_0.ixbar1 "i0 [12]" 17 15 0 U N
{ C36R16_xbar_tile.xbar_0.ixbar1 "z1 [1]" 17 15 94.18 U N
{ C36R19_xbar_tile.xbar_0.ixbar1 "i2 [15]" 17 18 94.18 U N
{ C36R19_xbar_tile.xbar_0.ixbar1 "z7 [0]" 17 18 271.671 U N
{ C37R19.le_tile.le_guts.lp1.lut0 "f0" 17 18 404.671 U N
}
}
}
}
{ C36R16_xbar_tile.xbar_0.ixbar1 "z0 [1]" 17 15 94.18 U N
{ C36R19_xbar_tile.xbar_0.ixbar1 "i1 [11]" 17 18 94.18 U N
{ C36R19_xbar_tile.xbar_0.ixbar1 "z7 [3]" 17 18 271.435 U N
{ C36R19_xbar_tile.xbar_0.ixbar3 "i0 [6]" 17 18 271.435 U N
{ C36R19_xbar_tile.xbar_0.ixbar3 "z5 [3]" 17 18 488.795 U N
{ C37R19.le_tile.le_guts.lp0.lut0 "f1" 17 18 621.795 U N
}
}
}
}
}
}
{ C36R16_xbar_tile.xbar_0.ixbar1 "z0 [0]" 17 15 94.18 U N
{ C36R20_xbar_tile.xbar_0.ixbar1 "i2 [1]" 17 19 94.18 U N
{ C36R20_xbar_tile.xbar_0.ixbar1 "z7 [0]" 17 19 321.982 U N
{ C37R20.le_tile.le_guts.lp1.lut0 "f0" 17 19 454.982 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [13]
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_13 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_db [13]" 14 16 0 U N
}
}
rout u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|qx_net []
{ C35R14.le_tile.le_guts.lp0.reg0 "qx" 16 13 0 U N
{ C34R14_xbar_tile.xbar_0.oxbar "d [1]" 16 13 0 U N
{ C34R14_xbar_tile.xbar_0.oxbar "xy [23]" 16 13 165.28 U N
{ C36R15_xbar_tile.xbar_0.ixbar1 "i0 [9]" 17 14 165.28 U N
{ C36R15_xbar_tile.xbar_0.ixbar1 "z1 [0]" 17 14 251.397 U N
{ C36R23_xbar_tile.xbar_0.ixbar1 "i2 [14]" 17 22 251.397 U N
{ C36R23_xbar_tile.xbar_0.ixbar1 "z0 [0]" 17 22 484.612 U N
{ C36R31_xbar_tile.xbar_0.ixbar1 "i1 [10]" 17 30 484.612 U N
{ C36R31_xbar_tile.xbar_0.ixbar1 "z0 [1]" 17 30 717.827 U N
{ C36R33_xbar_tile.xbar_0.ixbar1 "i2 [0]" 17 32 717.827 U N
{ C36R33_xbar_tile.xbar_0.ixbar1 "z5 [2]" 17 32 886.249 U N
{ C52R33.xbar_tile.xbar_0.ixbar1 "i0 [1]" 25 32 886.249 U N
{ C52R33.xbar_tile.xbar_0.ixbar1 "z1 [3]" 25 32 1210.23 U N
{ C53R4.M7S_SOC "fp0_m_ahb_addr [9]" 25 32 1343.23 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
{ C34R14_xbar_tile.xbar_0.ixbar0 "i3 [6]" 16 13 0 U N
{ C34R14_xbar_tile.xbar_0.ixbar0 "z7 [0]" 16 13 108.28 U N
{ C35R14.le_tile.le_guts.lp0.lut0 "f0" 16 13 241.28 U N
}
}
{ C34R14_xbar_tile.xbar_0.ixbar0 "z6 [1]" 16 13 108.28 U N
{ C26R14_xbar_tile.xbar_0.ixbar0 "i3 [10]" 12 13 108.28 U N
{ C26R14_xbar_tile.xbar_0.ixbar0 "z7 [0]" 12 13 420.928 U N
{ C27R14.le_tile.le_guts.lp0.lut0 "f0" 12 13 553.928 U N
}
}
}
}
{ C34R14_xbar_tile.xbar_0.ixbar0 "z4 [1]" 16 13 108.28 U N
{ C28R14_xbar_tile.xbar_0.ixbar0 "i3 [4]" 13 13 108.28 U N
{ C28R14_xbar_tile.xbar_0.ixbar0 "z2 [3]" 13 13 297.774 U N
{ C28R10_xbar_tile.xbar_0.ixbar0 "i2 [10]" 13 9 297.774 U N
{ C28R10_xbar_tile.xbar_0.ixbar0 "z2 [2]" 13 9 526.033 U N
{ C28R9_xbar_tile.xbar_0.ixbar0 "i2 [9]" 13 8 526.033 U N
{ C28R9_xbar_tile.xbar_0.ixbar0 "z7 [0]" 13 8 695.455 U N
{ C29R9.le_tile.le_guts.lp0.lut0 "f0" 13 8 828.455 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_dma_start_xfer_prev__reg|qx_net []
{ C45R11.le_tile.le_guts.lp2.reg0 "qx" 21 10 0 U N
{ C44R11_xbar_tile.xbar_0.ixbar2 "i1 [2]" 21 10 0 U N
{ C44R11_xbar_tile.xbar_0.ixbar2 "z6 [2]" 21 10 87.07 U N
{ C38R11_xbar_tile.xbar_0.ixbar2 "i3 [15]" 18 10 87.07 U N
{ C38R11_xbar_tile.xbar_0.ixbar2 "z6 [2]" 18 10 315.82 U N
{ C34R11_xbar_tile.xbar_0.ixbar2 "i3 [11]" 16 10 315.82 U N
{ C34R11_xbar_tile.xbar_0.ixbar2 "z4 [0]" 16 10 497.315 U N
{ C35R11.le_tile.le_guts.lp2.mux_di0 "in1" 16 10 497.315 U N
{ C35R11.le_tile.le_guts.lp2.mux_di0 "out" 16 10 673.635 U N
{ C35R11.le_tile.le_guts.lp2.reg0 "di" 16 10 673.635 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]|qx_net []
{ C33R7.le_tile.le_guts.lp3.reg0 "qx" 15 6 0 U N
{ C32R7_xbar_tile.xbar_0.oxbar "d [16]" 15 6 0 U N
{ C32R7_xbar_tile.xbar_0.oxbar "xy [1]" 15 6 144.07 U N
{ C30R6_xbar_tile.xbar_0.ixbar2 "i3 [6]" 14 5 144.07 U N
{ C30R6_xbar_tile.xbar_0.ixbar2 "z6 [2]" 14 5 230.187 U N
{ C24R6_xbar_tile.xbar_0.ixbar2 "i3 [15]" 11 5 230.187 U N
{ C24R6_xbar_tile.xbar_0.ixbar2 "z0 [0]" 11 5 458.937 U N
{ C24R14_xbar_tile.xbar_0.ixbar2 "i1 [10]" 11 13 458.937 U N
{ C24R14_xbar_tile.xbar_0.ixbar2 "z7 [3]" 11 13 692.152 U N
{ C24R14_xbar_tile.xbar_0.ixbar0 "i2 [3]" 11 13 692.152 U N
{ C24R14_xbar_tile.xbar_0.ixbar0 "z2 [1]" 11 13 909.512 U N
{ C25R14.le_tile.le_guts.lp0.mux_di4 "in1" 11 13 909.512 U N
{ C25R14.le_tile.le_guts.lp0.mux_di4 "out" 11 13 1106.83 U N
{ C25R14.le_tile.le_guts.lp0.reg1 "di" 11 13 1106.83 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout ii0482|dx_net []
{ C9R17.le_tile.le_guts.lp2.lut0 "dx" 3 16 0 U N
{ C8R17_xbar_tile.xbar_0.ixbar2 "i2 [7]" 3 16 0 U N
{ C8R17_xbar_tile.xbar_0.ixbar2 "z5 [1]" 3 16 87.2 U N
{ C14R17_xbar_tile.xbar_0.ixbar2 "i0 [0]" 6 16 87.2 U N
{ C14R17_xbar_tile.xbar_0.ixbar2 "z1 [2]" 6 16 311.311 U N
{ C14R17_xbar_tile.xbar_0.ixbar1 "i0 [7]" 6 16 311.311 U N
{ C14R17_xbar_tile.xbar_0.ixbar1 "z3 [1]" 6 16 528.671 U N
{ C15R17.le_tile.le_guts.lp1.mux_di0 "in1" 6 16 528.671 U N
{ C15R17.le_tile.le_guts.lp1.mux_di0 "out" 6 16 704.991 U N
{ C15R17.le_tile.le_guts.lp1.reg0 "di" 6 16 704.991 U N
}
}
}
}
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]|qx_net []
{ C37R9.le_tile.le_guts.lp2.reg0 "qx" 17 8 0 U N
{ C36R9_xbar_tile.xbar_0.oxbar "d [11]" 17 8 0 U N
{ C36R9_xbar_tile.xbar_0.oxbar "xy [12]" 17 8 144.07 U N
{ C34R9_xbar_tile.xbar_0.ixbar0 "i0 [6]" 16 8 144.07 U N
{ C34R9_xbar_tile.xbar_0.ixbar0 "z4 [1]" 16 8 225.84 U N
{ C28R9_xbar_tile.xbar_0.ixbar0 "i3 [4]" 13 8 225.84 U N
{ C28R9_xbar_tile.xbar_0.ixbar0 "z2 [1]" 13 8 415.334 U N
{ C29R9.le_tile.le_guts.lp0.mux_di4 "in1" 13 8 415.334 U N
{ C29R9.le_tile.le_guts.lp0.mux_di4 "out" 13 8 612.654 U N
{ C29R9.le_tile.le_guts.lp0.reg1 "di" 13 8 612.654 U N
}
}
}
}
}
}
}
}
}
}
rout ii0593|dx_net []
{ C29R13.le_tile.le_guts.lp0.lut41 "dx" 13 12 0 U N
{ C29R13.le_tile.le_guts.lp0.SC_mux_dx4_0 "in1" 13 12 0 U N
}
}
rout ii0603|dx_net []
{ C27R11.le_tile.le_guts.lp3.lut0 "dx" 12 10 0 U N
{ C27R11.le_tile.le_guts.lp3.mux_di0 "in2" 12 10 0 U N
{ C27R11.le_tile.le_guts.lp3.mux_di0 "out" 12 10 60.2 U N
{ C27R11.le_tile.le_guts.lp3.reg0 "di" 12 10 60.2 U N
}
}
}
}
rout u_sdram_to_RGB_buffer_rd_sel_r__reg[1].mclk_out []
{ C33R18.le_tile.le_guts.lbuf "mclk_b" 15 17 0 U N
{ C33R18.le_tile.le_guts.lp3.reg0 "mclk_b" 15 17 0 U N
}
{ C33R18.le_tile.le_guts.lp0.reg1 "mclk_b" 15 17 0 U N
}
{ C33R18.le_tile.le_guts.lp0.reg0 "mclk_b" 15 17 0 U N
}
}
rout u_sdram_to_RGB_emb_addr_wr_r__reg[0].sh0 []
{ C33R12.le_tile.le_guts.lbuf "sh [1]" 15 11 0 U N
{ C33R12.le_tile.le_guts.lp2.reg1 "shift" 15 11 0 U N
}
}
rout u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [14]
{ C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_14 "out" 14 16 0 U N
{ C31R17.emb_guts.emb18k_wrap.emb18k "c1r2_db [14]" 14 16 0 U N
}
}
rout ii0714|dx_net []
{ C33R14.le_tile.le_guts.lp1.lut0 "dx" 15 13 0 U N
{ C33R14.le_tile.le_guts.lp1.mux_di0 "in2" 15 13 0 U N
{ C33R14.le_tile.le_guts.lp1.mux_di0 "out" 15 13 60.2 U N
{ C33R14.le_tile.le_guts.lp1.reg0 "di" 15 13 60.2 U N
}
}
}
}
rout sbid1_0_0_dx1_out []
{ C35R13.le_tile.le_guts.lp1.lut40 "dx" 16 12 0 U N
{ C35R13.le_tile.le_guts.carry_skip_out "p1b" 16 12 0 U N
}
}
rout u_colorgen_v_cnt__reg[9].sr_out []
{ C13R16.le_tile.le_guts.lbuf "a_sr" 5 15 0 U N
{ C13R16.le_tile.le_guts.lp3.reg1 "a_sr" 5 15 0 U N
}
{ C13R16.le_tile.le_guts.lp2.reg0 "a_sr" 5 15 0 U N
}
{ C13R16.le_tile.le_guts.lp0.reg1 "a_sr" 5 15 0 U N
}
{ C13R16.le_tile.le_guts.lp0.reg0 "a_sr" 5 15 0 U N
}
}
rout u_sdram_to_RGB_emb_rdata_1_r__reg[10]|qx_net []
{ C33R17.le_tile.le_guts.lp2.reg1 "qx" 15 16 0 U N
{ C32R17_xbar_tile.xbar_0.oxbar "d [13]" 15 16 0 U N
{ C32R17_xbar_tile.xbar_0.oxbar "xy [8]" 15 16 144.07 U N
{ C32R18_xbar_tile.xbar_0.ixbar0 "i1 [9]" 15 17 144.07 U N
{ C32R18_xbar_tile.xbar_0.ixbar0 "z7 [0]" 15 17 228.905 U N
{ C33R18.le_tile.le_guts.lp0.lut0 "f0" 15 17 361.905 U N
}
}
}
}
}
}
rout u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]|qx_net []
{ C47R4.le_tile.le_guts.lp0.reg1 "qx" 22 3 0 U N
{ C46R4_xbar_tile.xbar_0.ixbar0 "i3 [7]" 22 3 0 U N
{ C46R4_xbar_tile.xbar_0.ixbar0 "z2 [1]" 22 3 94.14 U N
{ C47R4.le_tile.le_guts.lp0.mux_di4 "in1" 22 3 94.14 U N
{ C47R4.le_tile.le_guts.lp0.mux_di4 "out" 22 3 291.46 U N
{ C47R4.le_tile.le_guts.lp0.reg1 "di" 22 3 291.46 U N
}
}
}
}
{ C46R4_xbar_tile.xbar_0.ixbar0 "z0 [0]" 22 3 94.14 U N
{ C46R12_xbar_tile.xbar_0.ixbar0 "i1 [10]" 22 11 94.14 U N
{ C46R12_xbar_tile.xbar_0.ixbar0 "z0 [0]" 22 11 327.355 U N
{ C46R20_xbar_tile.xbar_0.ixbar0 "i1 [10]" 22 19 327.355 U N
{ C46R20_xbar_tile.xbar_0.ixbar0 "z0 [0]" 22 19 560.57 U N
{ C46R28_xbar_tile.xbar_0.ixbar0 "i1 [10]" 22 27 560.57 U N
{ C46R28_xbar_tile.xbar_0.ixbar0 "z0 [1]" 22 27 793.785 U N
{ C46R31_xbar_tile.xbar_0.ixbar0 "i1 [11]" 22 30 793.785 U N
{ C46R31_xbar_tile.xbar_0.ixbar0 "z3 [1]" 22 30 971.04 U N
{ C52R31.xbar_tile.xbar_0.ixbar0 "i0 [9]" 25 30 971.04 U N
{ C52R31.xbar_tile.xbar_0.ixbar0 "z4 [3]" 25 30 1195.15 U N
{ C53R4.M7S_SOC "fp0_m_ahb_wdata [27]" 25 30 1328.15 U N
}
}
}
}
}
}
}
}
}
}
}
}
}
}
rout C37R16_mux0_ble0_out_0 []
{ C37R16.le_tile.le_guts.lp0.SC_mux_dx4_0 "out" 17 15 0 U N
{ C36R16_xbar_tile.xbar_0.oxbar "d [2]" 17 15 0 U N
{ C36R16_xbar_tile.xbar_0.oxbar "xy [20]" 17 15 144.2 U N
{ C36R16_xbar_tile.xbar_0.ixbar3 "i3 [9]" 17 15 144.2 U N
{ C36R16_xbar_tile.xbar_0.ixbar3 "z4 [0]" 17 15 225.595 U N
{ C37R16.le_tile.le_guts.lp3.mux_di0 "in1" 17 15 225.595 U N
{ C37R16.le_tile.le_guts.lp3.mux_di0 "out" 17 15 401.915 U N
{ C37R16.le_tile.le_guts.lp3.reg0 "di" 17 15 401.915 U N
}
}
}
}
}
}
}
}
endcell
cell CFGINV
output out
input in
endcell
cell CFGMUX2S
input sel
output out
input in1
input in0
endcell
cell CFGMUX_DYN_SWITCH
output out
input in1
input in0
endcell
cell CFG_DYN_SWITCH
output out
input in1
input in0
endcell
cell CFG_DYN_SWITCH_S3
output out
input in1
input in0
input fp_sel
endcell
cell CFG_NOTINV
output out
input in
endcell
cell CRYSTAL
output outclk
endcell
cell DDR_IO
input setn
input rstn
inout pad
input oen
input odp
input odn
output idp
output idn
input clk_en
input clk
endcell
cell DEBUG_INF
output update
input tdo
output tdi
output shift
output [1:0] sel
output reset
output drck
output capture
endcell
cell DGPIO
output [1:0] sq_out
input [1:0] sq_in
input setn
input rstn
inout pad
input oen
input [3:0] od_d
output [1:0] mq_out
input [1:0] mq_in
output [3:0] id_q
output id
input dqsr_en_rstn
output dqsr_en
input dqsr90
output dqs_clk_out
input dqs_clk_in
input clkpol_user
output clkpol_out
input clkpol_in
input clk_en
input clk2
input clk1
input clk0
input alignwd
input align_rstn
endcell
cell GBUF
output out
input in
endcell
cell GBUF_GATE
input en
output clk_out
input clk
endcell
cell IOC
input setn
input rstn
inout pad
input oen
input od
output id
input clk_en
input clk
endcell
cell JS8051
output waitstaten
input swd
input ssn
output [7:0] spssn
output sdao
input sdai
output sclo
input scli
output scktri
output scko
input scki
output ro
input resetn
output [7:0] port3o
input [7:0] port3i
output [7:0] port2o
input [7:0] port2i
output [7:0] port1o
input [7:0] port1i
output [7:0] port0o
input [7:0] port0i
output mositri
output mosio
input mosii
output misotri
output misoo
input misoi
output memwr
output memrd
output [7:0] memdatao
input [7:0] memdatai
output [22:0] memaddr
input memack
output intoccur
output holda
input hold
output clkperen
input clkemif
output clkcpuen
input clkcpu
endcell
cell JS_MAC
input rstn
input clk
input b_sload
output b_overflow
output [20:0] b_mac_out
input b_dinz_en
input [20:0] b_dinz
input [9:0] b_diny
input [13:0] b_dinx
input b_acc_en
input a_sload
output a_overflow
output [20:0] a_mac_out
input a_dinz_en
input [20:0] a_dinz
input [9:0] a_diny
input [13:0] a_dinx
input a_acc_en
endcell
cell JS_PLL
input pwrdown
output locked
input fbclkin
output clkout3
output clkout2
output clkout1
output clkout0
input clkin
endcell
cell JS_SPRAM
input wen
output [15:0] datao
input [15:0] datai
input clk
input cen
input [16:0] addr
endcell
cell M7A_CAN
output oen_tx1
output oen_tx0
output o_tx1
output o_tx0
output o_clk
input i_rx0
endcell
cell M7A_DM
input [31:0] trig_in_1
input [31:0] trig_in_0
input ref_clk_1
input ref_clk_0
output mem_wen_1
output mem_wen_0
output [31:0] mem_wdata_1
output [31:0] mem_wdata_0
output mem_wclk_1
output mem_wclk_0
output [12:0] mem_waddr_1
output [12:0] mem_waddr_0
output mem_ren_1
output mem_ren_0
input [31:0] mem_rdata_1
input [31:0] mem_rdata_0
output mem_rclk_1
output mem_rclk_0
output [12:0] mem_raddr_1
output [12:0] mem_raddr_0
input [31:0] data_in_1
input [31:0] data_in_0
endcell
cell M7A_GPIO
output [31:0] gpio_0_out_o
output [31:0] gpio_0_oe_o
input [31:0] gpio_0_in_i
endcell
cell M7A_I2C
output sda_oe_o
input sda_i
output scl_oe_o
input scl_i
endcell
cell M7A_JTAG
output jtag_fp_update
input jtag_fp_tdo
output jtag_fp_tdi
output jtag_fp_shift
output [1:0] jtag_fp_sel
output jtag_fp_reset
output jtag_fp_drck
output jtag_fp_capture
endcell
cell M7A_M3
output [3:0] fp_TRACEDATA
input fp_TRACECLKIN
output fp_TRACECLK
output fp_SWV
input fp_RXEV
input [15:0] fp_INTNMI
endcell
cell M7A_MAC
input clk
input b_sload
output b_overflow
input b_out_sr
input b_mac_out_cen
output [24:0] b_mac_out
input b_in_sr
input b_dinz_en
input b_dinz_cen
input [24:0] b_dinz
input [9:0] b_diny
input b_dinxy_cen
input [13:0] b_dinx
input b_acc_en
input a_sload
output a_overflow
input a_out_sr
input a_mac_out_cen
output [24:0] a_mac_out
input a_in_sr
input a_dinz_en
input a_dinz_cen
input [24:0] a_dinz
input [9:0] a_diny
input a_dinxy_cen
input [13:0] a_dinx
input a_acc_en
endcell
cell M7A_PBUS
output s_ahb_write
output [31:0] s_ahb_wdata
output [1:0] s_ahb_trans
output [2:0] s_ahb_size
output s_ahb_sel
input s_ahb_resp
input s_ahb_readyout
input [31:0] s_ahb_rdata
output [3:0] s_ahb_prot
output s_ahb_mastlock
output [2:0] s_ahb_burst
output [31:0] s_ahb_addr
input rst_ahb_n
input m_ahb_write
input [31:0] m_ahb_wdata
input [1:0] m_ahb_trans
input [2:0] m_ahb_size
output m_ahb_resp
output m_ahb_ready
output [31:0] m_ahb_rdata
input [3:0] m_ahb_prot
input m_ahb_mastlock
input [2:0] m_ahb_burst
input [31:0] m_ahb_addr
input clk_ahb
endcell
cell M7A_SCLK
input fp_lvds_sclk
input fp_clk_usb
input fp_clk_sys
input fp_clk_arm
input fp_clk_adc
endcell
cell M7A_SPI
output ssn
output sck
output mosi
input miso
endcell
cell M7A_SPRAM
input rst_mem_fp_n
input fp_wr
input [31:0] fp_w_data
output [31:0] fp_r_data
input fp_ce_n
input [3:0] fp_byte_en
input [15:0] fp_addr
input clk_mem_fp
endcell
cell M7A_UART
output txd_o
input rxd_i
output rts_o
input cts_i
endcell
cell M7S_DGPIO
input setn
input rstn
inout pad
input oen
input od_d
output id_q
input clk_en
input clk0
endcell
cell M7S_EMB5K
input web
input wea
input rstnb
input rstna
output [17:0] q
input [17:0] db
input [17:0] da
input clkb
input clka
input ceb
input cea
input [11:0] ab
input [11:0] aa
endcell
cell M7S_POR
output z0
endcell
cell MCU_GATE
input en
output clk_out
input clk
endcell
cell OSC
output outclk
endcell
cell RBUF_GATE
input en
output clk_out
input clk
endcell
group le C13R16
endgroup
group le C13R17
endgroup
group le C15R16
endgroup
group le C15R17
endgroup
group le C17R16
endgroup
group le C17R17
endgroup
group le C19R16
endgroup
group le C19R17
endgroup
group le C23R11
endgroup
group le C23R12
endgroup
group le C23R13
endgroup
group le C23R16
endgroup
group le C23R17
endgroup
group le C25R10
endgroup
group le C25R11
endgroup
group le C25R12
endgroup
group le C25R13
endgroup
group le C25R14
endgroup
group le C25R16
endgroup
group le C25R9
endgroup
group le C27R10
endgroup
group le C27R11
endgroup
group le C27R12
endgroup
group le C27R13
endgroup
group le C27R14
endgroup
group le C27R15
endgroup
group le C27R16
endgroup
group le C27R17
endgroup
group le C27R9
endgroup
group le C29R10
endgroup
group le C29R11
endgroup
group le C29R12
endgroup
group le C29R13
endgroup
group le C29R14
endgroup
group le C29R15
endgroup
group le C29R16
endgroup
group le C29R17
endgroup
group le C29R18
endgroup
group le C29R19
endgroup
group le C29R20
endgroup
group le C29R21
endgroup
group le C29R30
endgroup
group le C29R31
endgroup
group le C29R8
endgroup
group le C29R9
endgroup
group le C33R10
endgroup
group le C33R11
endgroup
group le C33R12
endgroup
group le C33R13
endgroup
group le C33R14
endgroup
group le C33R15
endgroup
group le C33R16
endgroup
group le C33R17
endgroup
group le C33R18
endgroup
group le C33R19
endgroup
group le C33R20
endgroup
group le C33R21
endgroup
group le C33R23
endgroup
group le C33R24
endgroup
group le C33R30
endgroup
group le C33R32
endgroup
group le C33R33
endgroup
group le C33R7
endgroup
group le C33R8
endgroup
group le C33R9
endgroup
group le C35R10
endgroup
group le C35R11
endgroup
group le C35R12
endgroup
group le C35R13
endgroup
group le C35R14
endgroup
group le C35R15
endgroup
group le C35R16
endgroup
group le C35R17
endgroup
group le C35R18
endgroup
group le C35R19
endgroup
group le C35R20
endgroup
group le C35R21
endgroup
group le C35R23
endgroup
group le C35R25
endgroup
group le C35R30
endgroup
group le C35R31
endgroup
group le C35R32
endgroup
group le C35R7
endgroup
group le C35R8
endgroup
group le C35R9
endgroup
group le C37R10
endgroup
group le C37R11
endgroup
group le C37R12
endgroup
group le C37R13
endgroup
group le C37R14
endgroup
group le C37R15
endgroup
group le C37R16
endgroup
group le C37R17
endgroup
group le C37R18
endgroup
group le C37R19
endgroup
group le C37R20
endgroup
group le C37R21
endgroup
group le C37R22
endgroup
group le C37R23
endgroup
group le C37R26
endgroup
group le C37R30
endgroup
group le C37R7
endgroup
group le C37R8
endgroup
group le C37R9
endgroup
group le C39R10
endgroup
group le C39R11
endgroup
group le C39R12
endgroup
group le C39R13
endgroup
group le C39R14
endgroup
group le C39R15
endgroup
group le C39R16
endgroup
group le C39R17
endgroup
group le C39R18
endgroup
group le C39R19
endgroup
group le C39R20
endgroup
group le C39R21
endgroup
group le C39R22
endgroup
group le C39R26
endgroup
group le C39R4
endgroup
group le C39R7
endgroup
group le C39R9
endgroup
group le C43R11
endgroup
group le C43R12
endgroup
group le C43R13
endgroup
group le C43R14
endgroup
group le C43R15
endgroup
group le C45R11
endgroup
group le C45R12
endgroup
group le C45R13
endgroup
group le C45R14
endgroup
group le C45R15
endgroup
group le C47R4
endgroup
group le C49R4
endgroup
group le C49R5
endgroup
group le C9R16
endgroup
group le C9R17
endgroup
