# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/PGCD.vhd" \
"../../../../../S8/verif/EN224-Test-et-verification/2_Hardware/Etape_1/etape_1/etape_1.srcs/sim_1/new/PGCD_tb.vhd" \

# Do not sort compile order
nosort
