# Cadence Virtuoso Analog Design Projects

This repository documents my hands-on journey through the analog IC design flow using the **Cadence Virtuoso** suite. Each project follows the complete cycle from schematic design and simulation to physical layout, DRC/LVS verification, and post-layout performance analysis.

## Projects

| Circuit Block | Description | Key Metrics |
| :--- | :--- | :--- |
| [**Common-Source Amplifier**](./CS_Amplifier/CS_Amplifier.md) | Implemented a Common Source Amplifier with PMOS Current Mirror Load | Gain, Bandwidth |
| [**CMOS Inverter**](./Inverter/Inverter.md) | Designed and analyzed one of the fundamental digital building block the `CMOS Inverter`. | VTC, Propagation Delay |
| [**2-Input NOR Gate**](./NOR_Gate/NOR_gate.md) | Transistor-level design of a 2 input NOR gate. | Truth Table, Delay |

## Toolflow Proficiency
- **Schematic Capture:** Cadence Virtuoso
- **Simulation:** Cadence ADE L (Spectre)
- **Layout:** Virtuoso Layout Suite XL
- **Physical Verification:** Assura
- **Parasitic Extraction:** Quantus QRC
- **Platform:** Linux

---
*This portfolio is a continuous work-in-progress as I deepen my understanding of analog & digital IC design.*
