*----------------------------------------------------------------------------------------
*	Innovus 17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2021-Feb-20 18:54:17 (2021-Feb-20 17:54:17 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: risc_v_lite
*
*	Liberty Libraries used: 
*	        MyAnView: /home/isa32/DELIVER/isa-lab-3/innovus/risc_v_lite.enc.dat/libs/mmmc/NangateOpenCellLibrary_typical_ecsm_nowlm.lib
*
*	Power Domain used: 
*		Rail:        VDD 	Voltage:        1.1 
*
*       Power View : MyAnView
*
*       User-Defined Activity : N.A.
*
*	Switching Activity File used: 
*	        ../vcd/risc_v_lite_rou.vcd
*			Vcd Window used(Start Time, Stop Time):(2.27819e+19, 2.27819e+19) 
*                     Vcd Scale Factor: 1 
**                    Design annotation coverage: 0/7762 = 0% 
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: N.A.
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -outfile power/power_risc_v_lite.rpt -sort total
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:       16.53455412 	   81.9014%
Total Switching Power:       3.33782463 	   16.5334%
Total Leakage Power:         0.31599463 	    1.5652%
Total Power:                20.18837370 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         15.08      0.7227      0.1347       15.93       78.93 
Macro                                  0           0           0           0           0 
IO                                     0           0           0           0           0 
Combinational                      1.457       2.615      0.1813       4.254       21.07 
Clock (Combinational)                  0           0           0           0           0 
Clock (Sequential)                     0           0           0           0           0 
-----------------------------------------------------------------------------------------
Total                              16.53       3.338       0.316       20.19         100 
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       1.1      16.53       3.338       0.316       20.19         100 


-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:     FE_OFC111_ASYNC_RST_N (BUF_X32): 	   0.02974 
* 		Highest Leakage Power:      FE_OFC90_ASYNC_RST_N (BUF_X32): 	  0.000689 
* 		Total Cap: 	4.22424e-11 F
* 		Total instances in design:  7084
* 		Total instances in design with no power:     0
*          Total instances in design with no activity:     0
* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------

