Authors,Author(s) ID,Title,Year,Source tittle,Cited by,DOI,Country,Document Type,City,Access Type,aggregationType,EID
Gil C.,,Algebraic test-pattern generation based on the Reed-Muller spectrum,1998,IEE Proceedings: Computers and Digital Techniques,9,10.1049/ip-cdt:19982024,Spain,Article,Almeria,0,Journal,2-s2.0-0032119821
Wolf J.M.,,Analysis of fault partitioned parallel test generation,1996,IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,15,10.1109/43.506139,United States,Article,Charlottesville,0,Journal,2-s2.0-0030145093
Fujiwara H.,,Optimal Granularity and Scheme of Parallel Test Generation in a Distributed System,1995,IEEE Transactions on Parallel and Distributed Systems,9,10.1109/71.395397,Japan,Article,Ikoma,0,Journal,2-s2.0-0029343456
Stanion R.,,An Efficient Method for Generating Exhaustive Test Sets,1995,IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,12,10.1109/43.476582,United States;United States,Article,Seattle;New Haven,0,Journal,2-s2.0-0029545582
Ortega J.,,Test-Pattern Generation Based on Reed-Muller Coefficients,1993,IEEE Transactions on Computers,4,10.1109/12.238487,Spain,Article,Granada,0,Journal,2-s2.0-0027644520
Klenke R.H.,,Parallel-Processing Techniques for Automatic Test Pattern Generation,1992,Computer,31,10.1109/2.108056,United States,Article,Charlottesville,0,Trade Journal,2-s2.0-0026720766
Green D.,,Families of reed-muller canonical forms,1991,International Journal of Electronics,32,10.1080/00207219108921277,United Kingdom,Article,Manchester,0,Journal,2-s2.0-0026111177
Arvindam S.,,Automatic test pattern generation on multiprocessors: A summary of results,1990,Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics),1,10.1007/BFb0018367,United States,Conference Paper,Austin,0,Book Series,2-s2.0-0343346527
Fujiwara H.,,Optimal Granularity of Test Generation in a Distributed System,1990,IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,16,10.1109/43.57783,Japan,Article,Tokyo,0,Journal,2-s2.0-0025473033
Patil S.,,A Parallel Branch and Bound Algorithm for Test Generation,1990,IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,42,10.1109/43.46806,United States,Article,Urbana,0,Journal,2-s2.0-0025399222
Patil S.,,Fault partitioning issues in an integrated parallel test generation/fault simulation environment,1989,,33,,United States,Conference Paper,Urbana,0,Conference Proceeding,2-s2.0-0024914722
Brglez F.,,Combinational profiles of sequential benchmark circuits,1989,Proceedings - IEEE International Symposium on Circuits and Systems,1052,,United States,Conference Paper,Research Triangle Park,0,Conference Proceeding,2-s2.0-0024913805
Damarla T.,,Fault Detection in Combinational Networks by Reed-Muller Transforms,1989,IEEE Transactions on Computers,46,10.1109/12.24287,United States,Article,Lexington,0,Journal,2-s2.0-0024681171
Hirose F.,,Method to generate tests for combinational logic circuits using an ultrahigh-speed logic simulator,1988,Digest of Papers - International Test Conference,10,,Japan,Conference Paper,Minato,0,Conference Proceeding,2-s2.0-0024124839
Smith S.,,ANALYSIS OF SEVERAL APPROACHES TO CIRCUIT PARTITIONING FOR PARALLEL LOGIC SIMULATION.,1987,,32,,United States,Conference Paper,Austin,0,Conference Proceeding,2-s2.0-0023576644
Motohara A.,,PARALLEL SCHEME FOR TEST-PATTERN GENERATION.,1986,,23,,Japan,Conference Paper,Kadoma,0,Conference Proceeding,2-s2.0-0022982764
Goel P.,,An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits,1981,IEEE Transactions on Computers,556,10.1109/TC.1981.1675757,United States,Article,Armonk,0,Journal,2-s2.0-0019543877
