WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 30000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

BTB:
Basic BTB sets: 1024 ways: 8
Indirect:
history lengths: 0 0 10 16 27 44 60 96 109 219 449 487 714 1313 2146 3881 
ITTAGE tables: 64768 bytes;Region table: 240 bytes;IUM: 384 bytes;Total Storage= 65392 bytes;
RAS:
RAS size: 64
[LLC] INSTR Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] DATA  Demand IPV: 1 1 1 2 4 Prefetch IPV: 1 1 2 2 4
Berti Prefetcher
CPU 0 Entangling prefetcher
Off-chip DRAM Size: 8 GiB Channels: 2 Width: 64-bit Data Race: 6400 MT/s
[DUEL] Epoch ended. INSTR misses = 53, DATA misses = 45. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 16, DATA misses = 16. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 5, DATA misses = 10. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 8, DATA misses = 1. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 16, DATA misses = 18. Winner = INSTR
Heartbeat CPU 0 instructions: 10000003 cycles: 1715507 heartbeat IPC: 5.829 cumulative IPC: 5.829 (Simulation time: 00 hr 00 min 20 sec)
[DUEL] Epoch ended. INSTR misses = 7, DATA misses = 12. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 18, DATA misses = 20. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 93, DATA misses = 100. Winner = INSTR
Heartbeat CPU 0 instructions: 20000001 cycles: 3431807 heartbeat IPC: 5.826 cumulative IPC: 5.828 (Simulation time: 00 hr 00 min 40 sec)
[DUEL] Epoch ended. INSTR misses = 47, DATA misses = 38. Winner = DATA
Heartbeat CPU 0 instructions: 30000000 cycles: 5098560 heartbeat IPC: 6 cumulative IPC: 5.884 (Simulation time: 00 hr 00 min 59 sec)
Warmup finished CPU 0 instructions: 30000000 cycles: 5098561 cumulative IPC: 5.884 (Simulation time: 00 hr 00 min 59 sec)
Warmup complete CPU 0 instructions: 30000000 cycles: 5098561 cumulative IPC: 5.884 (Simulation time: 00 hr 00 min 59 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
*** Reached end of trace: (0, "../traces/secret_traces/crypto/crypto61.champsimtrace.xz")
[DUEL] Epoch ended. INSTR misses = 11, DATA misses = 21. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 29, DATA misses = 18. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 2, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 2, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
Heartbeat CPU 0 instructions: 40000001 cycles: 7239122 heartbeat IPC: 4.672 cumulative IPC: 4.672 (Simulation time: 00 hr 01 min 24 sec)
[DUEL] Epoch ended. INSTR misses = 3, DATA misses = 3. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 2, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 4, DATA misses = 0. Winner = DATA
Heartbeat CPU 0 instructions: 50000003 cycles: 9153679 heartbeat IPC: 5.223 cumulative IPC: 4.932 (Simulation time: 00 hr 01 min 48 sec)
[DUEL] Epoch ended. INSTR misses = 4, DATA misses = 7. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 4, DATA misses = 2. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 41, DATA misses = 53. Winner = INSTR
Heartbeat CPU 0 instructions: 60000004 cycles: 11444753 heartbeat IPC: 4.365 cumulative IPC: 4.727 (Simulation time: 00 hr 02 min 15 sec)
[DUEL] Epoch ended. INSTR misses = 21, DATA misses = 20. Winner = DATA
Heartbeat CPU 0 instructions: 70000001 cycles: 13124624 heartbeat IPC: 5.953 cumulative IPC: 4.984 (Simulation time: 00 hr 02 min 37 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
*** Reached end of trace: (0, "../traces/secret_traces/crypto/crypto61.champsimtrace.xz")
[DUEL] Epoch ended. INSTR misses = 6, DATA misses = 8. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 20, DATA misses = 9. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 4. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 3, DATA misses = 0. Winner = DATA
Heartbeat CPU 0 instructions: 80000003 cycles: 15353730 heartbeat IPC: 4.486 cumulative IPC: 4.876 (Simulation time: 00 hr 03 min 03 sec)
[DUEL] Epoch ended. INSTR misses = 5, DATA misses = 2. Winner = DATA
Heartbeat CPU 0 instructions: 90000009 cycles: 17069620 heartbeat IPC: 5.828 cumulative IPC: 5.012 (Simulation time: 00 hr 03 min 26 sec)
[DUEL] Epoch ended. INSTR misses = 4, DATA misses = 9. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 4, DATA misses = 3. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 40, DATA misses = 43. Winner = INSTR
Heartbeat CPU 0 instructions: 100000003 cycles: 19226151 heartbeat IPC: 4.637 cumulative IPC: 4.955 (Simulation time: 00 hr 03 min 52 sec)
[DUEL] Epoch ended. INSTR misses = 17, DATA misses = 14. Winner = DATA
Heartbeat CPU 0 instructions: 110000008 cycles: 20904294 heartbeat IPC: 5.959 cumulative IPC: 5.061 (Simulation time: 00 hr 04 min 14 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
*** Reached end of trace: (0, "../traces/secret_traces/crypto/crypto61.champsimtrace.xz")
[DUEL] Epoch ended. INSTR misses = 5, DATA misses = 10. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 16, DATA misses = 11. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 3. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 2, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 6, DATA misses = 1. Winner = DATA
Heartbeat CPU 0 instructions: 120000001 cycles: 23138424 heartbeat IPC: 4.476 cumulative IPC: 4.989 (Simulation time: 00 hr 04 min 41 sec)
Heartbeat CPU 0 instructions: 130000008 cycles: 24805090 heartbeat IPC: 6 cumulative IPC: 5.074 (Simulation time: 00 hr 05 min 03 sec)
Simulation finished CPU 0 instructions: 100000008 cycles: 19706530 cumulative IPC: 5.074 (Simulation time: 00 hr 05 min 03 sec)
Simulation complete CPU 0 instructions: 100000008 cycles: 19706530 cumulative IPC: 5.074 (Simulation time: 00 hr 05 min 03 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/crypto/crypto61.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 5.074 instructions: 100000008 cycles: 19706530
CPU 0 Branch Prediction Accuracy: 99.03% MPKI: 0.7128 Average ROB Occupancy at Mispredict: 31.91
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0381
BRANCH_INDIRECT: 0.358
BRANCH_CONDITIONAL: 0.128
BRANCH_DIRECT_CALL: 0.112
BRANCH_INDIRECT_CALL: 0.0148
BRANCH_RETURN: 0.0612

LLC TOTAL        ACCESS:     272408 HIT:     190969 MISS:      81439
LLC LOAD         ACCESS:      26500 HIT:      13184 MISS:      13316
LLC RFO          ACCESS:      81325 HIT:      63937 MISS:      17388
LLC PREFETCH     ACCESS:      70048 HIT:      33681 MISS:      36367
LLC WRITE        ACCESS:      92772 HIT:      79786 MISS:      12986
LLC TRANSLATION  ACCESS:       1763 HIT:        381 MISS:       1382
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 172.3 cycles
cpu0_DTLB TOTAL        ACCESS:   10778187 HIT:   10751634 MISS:      26553
cpu0_DTLB LOAD         ACCESS:   10778187 HIT:   10751634 MISS:      26553
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.64 cycles
cpu0_ITLB TOTAL        ACCESS:     485002 HIT:     474748 MISS:      10254
cpu0_ITLB LOAD         ACCESS:     485002 HIT:     474748 MISS:      10254
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 21.12 cycles
cpu0_L1D TOTAL        ACCESS:   14094474 HIT:   13710084 MISS:     384390
cpu0_L1D LOAD         ACCESS:    9868513 HIT:    9766379 MISS:     102134
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:     407142 HIT:     336365 MISS:      70777
cpu0_L1D WRITE        ACCESS:    3815203 HIT:    3606071 MISS:     209132
cpu0_L1D TRANSLATION  ACCESS:       3616 HIT:       1269 MISS:       2347
cpu0_L1D PREFETCH REQUESTED:    2563749 ISSUED:     407142 USEFUL:       8257 USELESS:        886
cpu0_L1D AVERAGE MISS LATENCY: 30.24 cycles
cpu0_L1I TOTAL        ACCESS:     705357 HIT:     590450 MISS:     114907
cpu0_L1I LOAD         ACCESS:     231157 HIT:     204494 MISS:      26663
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:     474200 HIT:     385956 MISS:      88244
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:     713361 ISSUED:     474200 USEFUL:      48849 USELESS:      35344
cpu0_L1I AVERAGE MISS LATENCY: 33.05 cycles
cpu0_L2C TOTAL        ACCESS:     636237 HIT:     401404 MISS:     234833
cpu0_L2C LOAD         ACCESS:      82597 HIT:      49183 MISS:      33414
cpu0_L2C RFO          ACCESS:      89012 HIT:       7655 MISS:      81357
cpu0_L2C PREFETCH     ACCESS:     359556 HIT:     241257 MISS:     118299
cpu0_L2C WRITE        ACCESS:     102807 HIT:     102807 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       2265 HIT:        502 MISS:       1763
cpu0_L2C PREFETCH REQUESTED:     225482 ISSUED:     216671 USEFUL:      17950 USELESS:      16213
cpu0_L2C AVERAGE MISS LATENCY: 72.24 cycles
cpu0_STLB TOTAL        ACCESS:      16974 HIT:      13652 MISS:       3322
cpu0_STLB LOAD         ACCESS:      16974 HIT:      13652 MISS:       3322
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 135.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      15486
  ROW_BUFFER_MISS:      19227
 AVG DBUS CONGESTED CYCLE: 3.893
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1469
  FULL:       9824

Channel 1 RQ ROW_BUFFER_HIT:      15052
  ROW_BUFFER_MISS:      18665
 AVG DBUS CONGESTED CYCLE: 3.885
WQ ROW_BUFFER_HIT: Channel 1 
  ROW_BUFFER_MISS:       1372
  FULL:       9726
BERTI TO_L1: 991378 TO_L2: 2030576 TO_L2_BC_MSHR: 1136898
BERTI AVG_LAT: 69.3977 NUM_TRACK_LATENCY: 105838 NUM_CANT_TRACK_LATENCY: 0
BERTI CROSS_PAGE 604717 NO_CROSS_PAGE: 2417237
BERTI FOUND_BERTI: 1390468 NO_FOUND_BERTI: 11742290
BERTI AVERAGE_ISSUED: 4.2474
CPU 0 L1I Entangling prefetcher final stats
IP accesses: 6f71 1bdc40 1323 / 231698
IP misses: 25bf 96fc0 131 / 27204
IP hits: 0 0 0 / 0
IP late: 59b0 166c00 37 / 13268
IP wrong: f7ed 3dfb40 80 / 35189
miss rate: 0.117412
coverage: 0
coverage_late: 0.487723
accuracy: 0
accuracy_late: 0.27381
discarded: 0
evicts entangled j table: 0
evicts entangled k table: 4508
max bb size: 53
formats: 1138 0 4013 1991 867 1834 0 
hist_lookups: 3656 3794 2746 2505 2257 1804 1349 1020 730 659 466 305 204 93 74 0 3 4558 
hist_lookups_evict: 0.0114404 %
hist_lookups_shortlat: 17.3817 %
bb_found_hist: 0 58432 23158 12085 5443 2573 1207 1061 312 70 14 76 26 52 18 0 3 0 0 0 1 6 0 0 0 0 0 0 0 0 0 3 3 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 
bb_found_summary: 196242 104548 1.87706
entangled_found_hist: 0 31442 22716 39985 7486 1607 427 0 
entangled_found_summary: 237370 103663 2.28983
bb_ent_found_hist: 0 78290 34692 25165 8859 5685 2245 1378 1338 35 26 125 57 35 9 0 3 0 0 0 1 16 0 0 0 0 0 0 0 0 0 3 3 0 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3 0 0 0 0 0 0 0 0 0 0 
bb_ent_found_summary: 324987 157973 2.05724
